
scorbot_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b698  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b90  0801b898  0801b898  0002b898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d428  0801d428  00031dec  2**0
                  CONTENTS
  4 .ARM          00000008  0801d428  0801d428  0002d428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d430  0801d430  00031dec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000014  0801d430  0801d430  0002d430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801d444  0801d444  0002d444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001dec  20000000  0801d44c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ea28  20001df0  0801f238  00031df0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20010818  0801f238  00040818  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00031dec  2**0
                  CONTENTS, READONLY
 12 .comment      00000076  00000000  00000000  00031e1a  2**0
                  CONTENTS, READONLY
 13 .debug_info   000377b8  00000000  00000000  00031e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000069b1  00000000  00000000  00069648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ed0  00000000  00000000  00070000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000179b  00000000  00000000  00071ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00035936  00000000  00000000  0007366b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002df9a  00000000  00000000  000a8fa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011f219  00000000  00000000  000d6f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008dc8  00000000  00000000  001f6154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001fef1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20001df0 	.word	0x20001df0
 800021c:	00000000 	.word	0x00000000
 8000220:	0801b880 	.word	0x0801b880

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20001df4 	.word	0x20001df4
 800023c:	0801b880 	.word	0x0801b880

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800032e:	f000 b9bb 	b.w	80006a8 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003c4:	f000 b970 	b.w	80006a8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	460d      	mov	r5, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	460f      	mov	r7, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4694      	mov	ip, r2
 80003f4:	d965      	bls.n	80004c2 <__udivmoddi4+0xe2>
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	b143      	cbz	r3, 800040e <__udivmoddi4+0x2e>
 80003fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000400:	f1c3 0220 	rsb	r2, r3, #32
 8000404:	409f      	lsls	r7, r3
 8000406:	fa20 f202 	lsr.w	r2, r0, r2
 800040a:	4317      	orrs	r7, r2
 800040c:	409c      	lsls	r4, r3
 800040e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000412:	fa1f f58c 	uxth.w	r5, ip
 8000416:	fbb7 f1fe 	udiv	r1, r7, lr
 800041a:	0c22      	lsrs	r2, r4, #16
 800041c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000420:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000424:	fb01 f005 	mul.w	r0, r1, r5
 8000428:	4290      	cmp	r0, r2
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x62>
 800042c:	eb1c 0202 	adds.w	r2, ip, r2
 8000430:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000434:	f080 811c 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000438:	4290      	cmp	r0, r2
 800043a:	f240 8119 	bls.w	8000670 <__udivmoddi4+0x290>
 800043e:	3902      	subs	r1, #2
 8000440:	4462      	add	r2, ip
 8000442:	1a12      	subs	r2, r2, r0
 8000444:	b2a4      	uxth	r4, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000452:	fb00 f505 	mul.w	r5, r0, r5
 8000456:	42a5      	cmp	r5, r4
 8000458:	d90a      	bls.n	8000470 <__udivmoddi4+0x90>
 800045a:	eb1c 0404 	adds.w	r4, ip, r4
 800045e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000462:	f080 8107 	bcs.w	8000674 <__udivmoddi4+0x294>
 8000466:	42a5      	cmp	r5, r4
 8000468:	f240 8104 	bls.w	8000674 <__udivmoddi4+0x294>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000474:	1b64      	subs	r4, r4, r5
 8000476:	2100      	movs	r1, #0
 8000478:	b11e      	cbz	r6, 8000482 <__udivmoddi4+0xa2>
 800047a:	40dc      	lsrs	r4, r3
 800047c:	2300      	movs	r3, #0
 800047e:	e9c6 4300 	strd	r4, r3, [r6]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0xbc>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80ed 	beq.w	800066a <__udivmoddi4+0x28a>
 8000490:	2100      	movs	r1, #0
 8000492:	e9c6 0500 	strd	r0, r5, [r6]
 8000496:	4608      	mov	r0, r1
 8000498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049c:	fab3 f183 	clz	r1, r3
 80004a0:	2900      	cmp	r1, #0
 80004a2:	d149      	bne.n	8000538 <__udivmoddi4+0x158>
 80004a4:	42ab      	cmp	r3, r5
 80004a6:	d302      	bcc.n	80004ae <__udivmoddi4+0xce>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	f200 80f8 	bhi.w	800069e <__udivmoddi4+0x2be>
 80004ae:	1a84      	subs	r4, r0, r2
 80004b0:	eb65 0203 	sbc.w	r2, r5, r3
 80004b4:	2001      	movs	r0, #1
 80004b6:	4617      	mov	r7, r2
 80004b8:	2e00      	cmp	r6, #0
 80004ba:	d0e2      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	e9c6 4700 	strd	r4, r7, [r6]
 80004c0:	e7df      	b.n	8000482 <__udivmoddi4+0xa2>
 80004c2:	b902      	cbnz	r2, 80004c6 <__udivmoddi4+0xe6>
 80004c4:	deff      	udf	#255	; 0xff
 80004c6:	fab2 f382 	clz	r3, r2
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	f040 8090 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d0:	1a8a      	subs	r2, r1, r2
 80004d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d6:	fa1f fe8c 	uxth.w	lr, ip
 80004da:	2101      	movs	r1, #1
 80004dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004e0:	fb07 2015 	mls	r0, r7, r5, r2
 80004e4:	0c22      	lsrs	r2, r4, #16
 80004e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ea:	fb0e f005 	mul.w	r0, lr, r5
 80004ee:	4290      	cmp	r0, r2
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f2:	eb1c 0202 	adds.w	r2, ip, r2
 80004f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4290      	cmp	r0, r2
 80004fe:	f200 80cb 	bhi.w	8000698 <__udivmoddi4+0x2b8>
 8000502:	4645      	mov	r5, r8
 8000504:	1a12      	subs	r2, r2, r0
 8000506:	b2a4      	uxth	r4, r4
 8000508:	fbb2 f0f7 	udiv	r0, r2, r7
 800050c:	fb07 2210 	mls	r2, r7, r0, r2
 8000510:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000514:	fb0e fe00 	mul.w	lr, lr, r0
 8000518:	45a6      	cmp	lr, r4
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x14e>
 800051c:	eb1c 0404 	adds.w	r4, ip, r4
 8000520:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000524:	d202      	bcs.n	800052c <__udivmoddi4+0x14c>
 8000526:	45a6      	cmp	lr, r4
 8000528:	f200 80bb 	bhi.w	80006a2 <__udivmoddi4+0x2c2>
 800052c:	4610      	mov	r0, r2
 800052e:	eba4 040e 	sub.w	r4, r4, lr
 8000532:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000536:	e79f      	b.n	8000478 <__udivmoddi4+0x98>
 8000538:	f1c1 0720 	rsb	r7, r1, #32
 800053c:	408b      	lsls	r3, r1
 800053e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000542:	ea4c 0c03 	orr.w	ip, ip, r3
 8000546:	fa05 f401 	lsl.w	r4, r5, r1
 800054a:	fa20 f307 	lsr.w	r3, r0, r7
 800054e:	40fd      	lsrs	r5, r7
 8000550:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000554:	4323      	orrs	r3, r4
 8000556:	fbb5 f8f9 	udiv	r8, r5, r9
 800055a:	fa1f fe8c 	uxth.w	lr, ip
 800055e:	fb09 5518 	mls	r5, r9, r8, r5
 8000562:	0c1c      	lsrs	r4, r3, #16
 8000564:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000568:	fb08 f50e 	mul.w	r5, r8, lr
 800056c:	42a5      	cmp	r5, r4
 800056e:	fa02 f201 	lsl.w	r2, r2, r1
 8000572:	fa00 f001 	lsl.w	r0, r0, r1
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1c 0404 	adds.w	r4, ip, r4
 800057c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000580:	f080 8088 	bcs.w	8000694 <__udivmoddi4+0x2b4>
 8000584:	42a5      	cmp	r5, r4
 8000586:	f240 8085 	bls.w	8000694 <__udivmoddi4+0x2b4>
 800058a:	f1a8 0802 	sub.w	r8, r8, #2
 800058e:	4464      	add	r4, ip
 8000590:	1b64      	subs	r4, r4, r5
 8000592:	b29d      	uxth	r5, r3
 8000594:	fbb4 f3f9 	udiv	r3, r4, r9
 8000598:	fb09 4413 	mls	r4, r9, r3, r4
 800059c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005a4:	45a6      	cmp	lr, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1c 0404 	adds.w	r4, ip, r4
 80005ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80005b0:	d26c      	bcs.n	800068c <__udivmoddi4+0x2ac>
 80005b2:	45a6      	cmp	lr, r4
 80005b4:	d96a      	bls.n	800068c <__udivmoddi4+0x2ac>
 80005b6:	3b02      	subs	r3, #2
 80005b8:	4464      	add	r4, ip
 80005ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005be:	fba3 9502 	umull	r9, r5, r3, r2
 80005c2:	eba4 040e 	sub.w	r4, r4, lr
 80005c6:	42ac      	cmp	r4, r5
 80005c8:	46c8      	mov	r8, r9
 80005ca:	46ae      	mov	lr, r5
 80005cc:	d356      	bcc.n	800067c <__udivmoddi4+0x29c>
 80005ce:	d053      	beq.n	8000678 <__udivmoddi4+0x298>
 80005d0:	b156      	cbz	r6, 80005e8 <__udivmoddi4+0x208>
 80005d2:	ebb0 0208 	subs.w	r2, r0, r8
 80005d6:	eb64 040e 	sbc.w	r4, r4, lr
 80005da:	fa04 f707 	lsl.w	r7, r4, r7
 80005de:	40ca      	lsrs	r2, r1
 80005e0:	40cc      	lsrs	r4, r1
 80005e2:	4317      	orrs	r7, r2
 80005e4:	e9c6 7400 	strd	r7, r4, [r6]
 80005e8:	4618      	mov	r0, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f0:	f1c3 0120 	rsb	r1, r3, #32
 80005f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005f8:	fa20 f201 	lsr.w	r2, r0, r1
 80005fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000600:	409d      	lsls	r5, r3
 8000602:	432a      	orrs	r2, r5
 8000604:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000608:	fa1f fe8c 	uxth.w	lr, ip
 800060c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000610:	fb07 1510 	mls	r5, r7, r0, r1
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800061a:	fb00 f50e 	mul.w	r5, r0, lr
 800061e:	428d      	cmp	r5, r1
 8000620:	fa04 f403 	lsl.w	r4, r4, r3
 8000624:	d908      	bls.n	8000638 <__udivmoddi4+0x258>
 8000626:	eb1c 0101 	adds.w	r1, ip, r1
 800062a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800062e:	d22f      	bcs.n	8000690 <__udivmoddi4+0x2b0>
 8000630:	428d      	cmp	r5, r1
 8000632:	d92d      	bls.n	8000690 <__udivmoddi4+0x2b0>
 8000634:	3802      	subs	r0, #2
 8000636:	4461      	add	r1, ip
 8000638:	1b49      	subs	r1, r1, r5
 800063a:	b292      	uxth	r2, r2
 800063c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000640:	fb07 1115 	mls	r1, r7, r5, r1
 8000644:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000648:	fb05 f10e 	mul.w	r1, r5, lr
 800064c:	4291      	cmp	r1, r2
 800064e:	d908      	bls.n	8000662 <__udivmoddi4+0x282>
 8000650:	eb1c 0202 	adds.w	r2, ip, r2
 8000654:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000658:	d216      	bcs.n	8000688 <__udivmoddi4+0x2a8>
 800065a:	4291      	cmp	r1, r2
 800065c:	d914      	bls.n	8000688 <__udivmoddi4+0x2a8>
 800065e:	3d02      	subs	r5, #2
 8000660:	4462      	add	r2, ip
 8000662:	1a52      	subs	r2, r2, r1
 8000664:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000668:	e738      	b.n	80004dc <__udivmoddi4+0xfc>
 800066a:	4631      	mov	r1, r6
 800066c:	4630      	mov	r0, r6
 800066e:	e708      	b.n	8000482 <__udivmoddi4+0xa2>
 8000670:	4639      	mov	r1, r7
 8000672:	e6e6      	b.n	8000442 <__udivmoddi4+0x62>
 8000674:	4610      	mov	r0, r2
 8000676:	e6fb      	b.n	8000470 <__udivmoddi4+0x90>
 8000678:	4548      	cmp	r0, r9
 800067a:	d2a9      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 800067c:	ebb9 0802 	subs.w	r8, r9, r2
 8000680:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000684:	3b01      	subs	r3, #1
 8000686:	e7a3      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000688:	4645      	mov	r5, r8
 800068a:	e7ea      	b.n	8000662 <__udivmoddi4+0x282>
 800068c:	462b      	mov	r3, r5
 800068e:	e794      	b.n	80005ba <__udivmoddi4+0x1da>
 8000690:	4640      	mov	r0, r8
 8000692:	e7d1      	b.n	8000638 <__udivmoddi4+0x258>
 8000694:	46d0      	mov	r8, sl
 8000696:	e77b      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000698:	3d02      	subs	r5, #2
 800069a:	4462      	add	r2, ip
 800069c:	e732      	b.n	8000504 <__udivmoddi4+0x124>
 800069e:	4608      	mov	r0, r1
 80006a0:	e70a      	b.n	80004b8 <__udivmoddi4+0xd8>
 80006a2:	4464      	add	r4, ip
 80006a4:	3802      	subs	r0, #2
 80006a6:	e742      	b.n	800052e <__udivmoddi4+0x14e>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <control_callback>:
#include <callbacks.hpp>

void control_callback(const void* request_msg, void* response_msg){
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
		racs_services__srv__Control_Request* req_in =
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	60fb      	str	r3, [r7, #12]
				(racs_services__srv__Control_Request*) request_msg;
		racs_services__srv__Control_Response* res_in =
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	60bb      	str	r3, [r7, #8]
				(racs_services__srv__Control_Response*) response_msg;
		//logica
	}
 80006be:	bf00      	nop
 80006c0:	3714      	adds	r7, #20
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
	...

080006cc <setup_callback>:

void setup_callback(const void* request_msg, void* response_msg){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
		racs_services__srv__Setup_Request* req_in =
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	60fb      	str	r3, [r7, #12]
				(racs_services__srv__Setup_Request*) request_msg;
		racs_services__srv__Setup_Response* res_in =
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	60bb      	str	r3, [r7, #8]
				(racs_services__srv__Setup_Response*) response_msg;
		ScorBot.rcvSetup(req_in);
 80006de:	68f9      	ldr	r1, [r7, #12]
 80006e0:	4805      	ldr	r0, [pc, #20]	; (80006f8 <setup_callback+0x2c>)
 80006e2:	f000 faaf 	bl	8000c44 <_ZN5Robot8rcvSetupEP33racs_services__srv__Setup_Request>
		ScorBot.sndSetup(res_in);
 80006e6:	68b9      	ldr	r1, [r7, #8]
 80006e8:	4803      	ldr	r0, [pc, #12]	; (80006f8 <setup_callback+0x2c>)
 80006ea:	f000 fb0b 	bl	8000d04 <_ZN5Robot8sndSetupEP34racs_services__srv__Setup_Response>
	}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20001e0c 	.word	0x20001e0c

080006fc <_ZN10PinControlC1Ev>:

// ==================================================
// PinControl
// ==================================================

PinControl::PinControl() {
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]

}
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	4618      	mov	r0, r3
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
	...

08000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>:

PinControl::PinControl(GPIO_TypeDef* port, uint16_t pin){
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	60f8      	str	r0, [r7, #12]
 800071c:	60b9      	str	r1, [r7, #8]
 800071e:	4613      	mov	r3, r2
 8000720:	80fb      	strh	r3, [r7, #6]
  this->port = port;
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	68ba      	ldr	r2, [r7, #8]
 8000726:	601a      	str	r2, [r3, #0]
  this->pin = pin;
 8000728:	88fb      	ldrh	r3, [r7, #6]
 800072a:	b2da      	uxtb	r2, r3
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	711a      	strb	r2, [r3, #4]
  //tolta la linea per impostare il pin ad output perché STM32 lo fa da sé, se settato correttamente
  setLimits(0.0, 0.0);
 8000730:	eddf 0a05 	vldr	s1, [pc, #20]	; 8000748 <_ZN10PinControlC1EP12GPIO_TypeDeft+0x34>
 8000734:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8000748 <_ZN10PinControlC1EP12GPIO_TypeDeft+0x34>
 8000738:	68f8      	ldr	r0, [r7, #12]
 800073a:	f000 f807 	bl	800074c <_ZN10PinControl9setLimitsEff>
}
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	4618      	mov	r0, r3
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	00000000 	.word	0x00000000

0800074c <_ZN10PinControl9setLimitsEff>:
  this->port = port;
  this->pin = pin;
  setLimits(v1, v2);
}

void PinControl::setLimits(float v1, float v2){
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	ed87 0a02 	vstr	s0, [r7, #8]
 8000758:	edc7 0a01 	vstr	s1, [r7, #4]
  this->v1 = v1;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	68ba      	ldr	r2, [r7, #8]
 8000760:	609a      	str	r2, [r3, #8]
  this->v2 = v2;
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	60da      	str	r2, [r3, #12]
}
 8000768:	bf00      	nop
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <_ZN10PinMeasureC1Ev>:

// ==================================================
// PinMeasure
// ==================================================

PinMeasure::PinMeasure() {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]

}
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4618      	mov	r0, r3
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <_ZN10PinMeasureC1EP12GPIO_TypeDeft>:

PinMeasure::PinMeasure(GPIO_TypeDef* port, uint16_t pin){
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	4613      	mov	r3, r2
 8000798:	80fb      	strh	r3, [r7, #6]
  this->port = port;
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	68ba      	ldr	r2, [r7, #8]
 800079e:	601a      	str	r2, [r3, #0]
  this->pin = pin;
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	88fa      	ldrh	r2, [r7, #6]
 80007a4:	809a      	strh	r2, [r3, #4]
  setLimits(0.0, 0.0);
 80007a6:	eddf 0a06 	vldr	s1, [pc, #24]	; 80007c0 <_ZN10PinMeasureC1EP12GPIO_TypeDeft+0x34>
 80007aa:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80007c0 <_ZN10PinMeasureC1EP12GPIO_TypeDeft+0x34>
 80007ae:	68f8      	ldr	r0, [r7, #12]
 80007b0:	f000 f808 	bl	80007c4 <_ZN10PinMeasure9setLimitsEff>
}
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	4618      	mov	r0, r3
 80007b8:	3710      	adds	r7, #16
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	00000000 	.word	0x00000000

080007c4 <_ZN10PinMeasure9setLimitsEff>:
  this->port = port;
  this->pin = pin;
  setLimits(v1, v2);
}

void PinMeasure::setLimits(float v1, float v2){
 80007c4:	b480      	push	{r7}
 80007c6:	b085      	sub	sp, #20
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80007d0:	edc7 0a01 	vstr	s1, [r7, #4]
  this->v1 = v1;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	68ba      	ldr	r2, [r7, #8]
 80007d8:	609a      	str	r2, [r3, #8]
  this->v2 = v2;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	60da      	str	r2, [r3, #12]
}
 80007e0:	bf00      	nop
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr

080007ec <_ZN10PinMeasure5stateEv>:

bool PinMeasure::state(){
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  return HAL_GPIO_ReadPin(port, pin);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	889b      	ldrh	r3, [r3, #4]
 80007fc:	4619      	mov	r1, r3
 80007fe:	4610      	mov	r0, r2
 8000800:	f003 fde6 	bl	80043d0 <HAL_GPIO_ReadPin>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	bf14      	ite	ne
 800080a:	2301      	movne	r3, #1
 800080c:	2300      	moveq	r3, #0
 800080e:	b2db      	uxtb	r3, r3
}
 8000810:	4618      	mov	r0, r3
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}

08000818 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhR10PinMeasure>:

// ==================================================
// Motor
// ==================================================

Motor::Motor(PinControl &INA, PinControl &INB,
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	60f8      	str	r0, [r7, #12]
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
 8000824:	603b      	str	r3, [r7, #0]
			 TIM_HandleTypeDef* htimPWM, uint8_t CCRx,
			 PinMeasure &END)
  : pin_INA(INA), pin_INB(INB), htimPWM(htimPWM), CCRx(CCRx), pin_END(END) {}
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	68ba      	ldr	r2, [r7, #8]
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	683a      	ldr	r2, [r7, #0]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	7e3a      	ldrb	r2, [r7, #24]
 800083c:	731a      	strb	r2, [r3, #12]
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	69fa      	ldr	r2, [r7, #28]
 8000842:	615a      	str	r2, [r3, #20]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	2200      	movs	r2, #0
 8000848:	761a      	strb	r2, [r3, #24]
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	4618      	mov	r0, r3
 800084e:	3714      	adds	r7, #20
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr

08000858 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhS3_R10PinMeasure>:

Motor::Motor(PinControl &INA, PinControl &INB,
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
 8000864:	603b      	str	r3, [r7, #0]
			 TIM_HandleTypeDef* htimPWM, uint8_t CCRx,
			 TIM_HandleTypeDef* htimENC, PinMeasure &END)
  : pin_INA(INA), pin_INB(INB), htimPWM(htimPWM), CCRx(CCRx), htimENC(htimENC), pin_END(END) {}
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	68ba      	ldr	r2, [r7, #8]
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	683a      	ldr	r2, [r7, #0]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	7e3a      	ldrb	r2, [r7, #24]
 800087c:	731a      	strb	r2, [r3, #12]
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	69fa      	ldr	r2, [r7, #28]
 8000882:	611a      	str	r2, [r3, #16]
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	6a3a      	ldr	r2, [r7, #32]
 8000888:	615a      	str	r2, [r3, #20]
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	2200      	movs	r2, #0
 800088e:	761a      	strb	r2, [r3, #24]
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	4618      	mov	r0, r3
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <_ZN5MotorD1Ev>:

Motor::~Motor() {}
 800089e:	b480      	push	{r7}
 80008a0:	b083      	sub	sp, #12
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4618      	mov	r0, r3
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <_ZN5Motor10getEncoderEv>:

/*void Motor::invertEncoder(bool invert){
  this->encoder_invert = invert;
}*/

long Motor::getEncoder(){
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  return htimENC->Instance->CNT;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	691b      	ldr	r3, [r3, #16]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <_ZN5Motor11isInEndStopEv>:
      break;

  }
}

bool Motor::isInEndStop(){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  return pin_END.state();
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	695b      	ldr	r3, [r3, #20]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff ff85 	bl	80007ec <_ZN10PinMeasure5stateEv>
 80008e2:	4603      	mov	r3, r0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf>:

// ==================================================
// Robot
// ==================================================

Robot::Robot(PinControl &enable, PinControl &toggle, unsigned long ts_ms, uint8_t size, Motor **motors, float *encs_div)
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
 80008f8:	603b      	str	r3, [r7, #0]
  : pin_enable(enable), pin_toggle(toggle) {
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	68ba      	ldr	r2, [r7, #8]
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	331c      	adds	r3, #28
 800090a:	4618      	mov	r0, r3
 800090c:	f002 fe22 	bl	8003554 <_ZN5TimerC1Ev>
  this->ts = ts_ms;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	683a      	ldr	r2, [r7, #0]
 8000914:	609a      	str	r2, [r3, #8]
  this->motors = 		(Motor**)	malloc(size * sizeof(Motor*));
 8000916:	f897 3020 	ldrb.w	r3, [r7, #32]
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	4618      	mov	r0, r3
 800091e:	f019 fc29 	bl	801a174 <malloc>
 8000922:	4603      	mov	r3, r0
 8000924:	461a      	mov	r2, r3
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	611a      	str	r2, [r3, #16]
  this->pids = 			(PID*)		malloc(size * sizeof(PID));
 800092a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800092e:	4613      	mov	r3, r2
 8000930:	00db      	lsls	r3, r3, #3
 8000932:	1a9b      	subs	r3, r3, r2
 8000934:	00db      	lsls	r3, r3, #3
 8000936:	4618      	mov	r0, r3
 8000938:	f019 fc1c 	bl	801a174 <malloc>
 800093c:	4603      	mov	r3, r0
 800093e:	461a      	mov	r2, r3
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	615a      	str	r2, [r3, #20]
  this->switches = 		(bool*) 	malloc(size * sizeof(bool));
 8000944:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000948:	4618      	mov	r0, r3
 800094a:	f019 fc13 	bl	801a174 <malloc>
 800094e:	4603      	mov	r3, r0
 8000950:	461a      	mov	r2, r3
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	625a      	str	r2, [r3, #36]	; 0x24
  this->motors_pwm = 	(int16_t*) 	malloc(size * sizeof(int16_t));
 8000956:	f897 3020 	ldrb.w	r3, [r7, #32]
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	4618      	mov	r0, r3
 800095e:	f019 fc09 	bl	801a174 <malloc>
 8000962:	4603      	mov	r3, r0
 8000964:	461a      	mov	r2, r3
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	629a      	str	r2, [r3, #40]	; 0x28
  //this->encoders_rcv = 	(int32_t*)	malloc(size * sizeof(int32_t));
  //this->encoders_snd = 	(int32_t*) 	malloc(size * sizeof(int32_t));
  this->encoders =		(int32_t*)	malloc(size * sizeof(int32_t));
 800096a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	4618      	mov	r0, r3
 8000972:	f019 fbff 	bl	801a174 <malloc>
 8000976:	4603      	mov	r3, r0
 8000978:	461a      	mov	r2, r3
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	62da      	str	r2, [r3, #44]	; 0x2c
  this->error_div = 	(float*) 	malloc(size * sizeof(float));
 800097e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	4618      	mov	r0, r3
 8000986:	f019 fbf5 	bl	801a174 <malloc>
 800098a:	4603      	mov	r3, r0
 800098c:	461a      	mov	r2, r3
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	631a      	str	r2, [r3, #48]	; 0x30

  this->size = size;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000998:	731a      	strb	r2, [r3, #12]
  this->status = Status::Idle;
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	2200      	movs	r2, #0
 800099e:	761a      	strb	r2, [r3, #24]

  for(int i = 0; i < size; i++){
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	e01e      	b.n	80009e4 <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf+0xf8>
    this->switches[i] = false;
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	4413      	add	r3, r2
 80009ae:	2200      	movs	r2, #0
 80009b0:	701a      	strb	r2, [r3, #0]
    this->motors_pwm[i] = 0;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	4413      	add	r3, r2
 80009bc:	2200      	movs	r2, #0
 80009be:	801a      	strh	r2, [r3, #0]
    //this->encoders_snd[i] = 0;
    //this->encoders_rcv[i] = 0;
    this->encoders[i] = 0;
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	4413      	add	r3, r2
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
    this->error_div[i] = 0.0;
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	4413      	add	r3, r2
 80009d8:	f04f 0200 	mov.w	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
  for(int i = 0; i < size; i++){
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3301      	adds	r3, #1
 80009e2:	617b      	str	r3, [r7, #20]
 80009e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80009e8:	697a      	ldr	r2, [r7, #20]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	dbdb      	blt.n	80009a6 <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf+0xba>
  }

  if(motors != NULL){
 80009ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d02c      	beq.n	8000a4e <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf+0x162>
    for(int i = 0; i < size; i++){
 80009f4:	2300      	movs	r3, #0
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	e024      	b.n	8000a44 <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf+0x158>
      if(encs_div != NULL){
 80009fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d013      	beq.n	8000a28 <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf+0x13c>
        setMotor(i, motors[i], encs_div[i]);
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	b2d9      	uxtb	r1, r3
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a0a:	4413      	add	r3, r2
 8000a0c:	6818      	ldr	r0, [r3, #0]
 8000a0e:	693b      	ldr	r3, [r7, #16]
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a14:	4413      	add	r3, r2
 8000a16:	edd3 7a00 	vldr	s15, [r3]
 8000a1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a1e:	4602      	mov	r2, r0
 8000a20:	68f8      	ldr	r0, [r7, #12]
 8000a22:	f000 f88c 	bl	8000b3e <_ZN5Robot8setMotorEhP5Motorf>
 8000a26:	e00a      	b.n	8000a3e <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf+0x152>
      } else {
        setMotor(i, motors[i]);
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	b2d9      	uxtb	r1, r3
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a32:	4413      	add	r3, r2
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	461a      	mov	r2, r3
 8000a38:	68f8      	ldr	r0, [r7, #12]
 8000a3a:	f000 f86c 	bl	8000b16 <_ZN5Robot8setMotorEhP5Motor>
    for(int i = 0; i < size; i++){
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	3301      	adds	r3, #1
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	dbd5      	blt.n	80009fa <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf+0x10e>
      }
    }
  }

  timer.setup(ts_ms);
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	331c      	adds	r3, #28
 8000a52:	6839      	ldr	r1, [r7, #0]
 8000a54:	4618      	mov	r0, r3
 8000a56:	f002 fd8e 	bl	8003576 <_ZN5Timer5setupEm>
  update();
 8000a5a:	68f8      	ldr	r0, [r7, #12]
 8000a5c:	f000 f960 	bl	8000d20 <_ZN5Robot6updateEv>
}
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	4618      	mov	r0, r3
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <_ZN5RobotD1Ev>:
  : Robot(enable, toggle,ts_ms, size, motors, NULL) {}

Robot::Robot(PinControl &enable, PinControl &toggle, unsigned long ts_ms, uint8_t size)
  : Robot(enable, toggle,ts_ms, size, NULL, NULL) {}

Robot::~Robot() {
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
  free(this->motors);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	691b      	ldr	r3, [r3, #16]
 8000a76:	4618      	mov	r0, r3
 8000a78:	f019 fb84 	bl	801a184 <free>
  free(this->pids);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	4618      	mov	r0, r3
 8000a82:	f019 fb7f 	bl	801a184 <free>
  free(this->switches);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f019 fb7a 	bl	801a184 <free>
  free(this->motors_pwm);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a94:	4618      	mov	r0, r3
 8000a96:	f019 fb75 	bl	801a184 <free>
  //free(this->encoders_rcv);
  //free(this->encoders_snd);
  free(this->encoders);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f019 fb70 	bl	801a184 <free>
  free(this->error_div);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f019 fb6b 	bl	801a184 <free>
}
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <_ZN5Robot9setStatusENS_6StatusEb>:

Robot::Status Robot::getStatus(){
  return this->status;
}

void Robot::setStatus(Status status, bool reset = false){
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	70bb      	strb	r3, [r7, #2]
  if(this->status != status || reset){
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	7e1b      	ldrb	r3, [r3, #24]
 8000acc:	78fa      	ldrb	r2, [r7, #3]
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	d102      	bne.n	8000ad8 <_ZN5Robot9setStatusENS_6StatusEb+0x20>
 8000ad2:	78bb      	ldrb	r3, [r7, #2]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d008      	beq.n	8000aea <_ZN5Robot9setStatusENS_6StatusEb+0x32>
    resetPWMs();
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	f000 f895 	bl	8000c08 <_ZN5Robot9resetPWMsEv>
    resetPIDs();
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f000 f873 	bl	8000bca <_ZN5Robot9resetPIDsEv>
    this->status = status;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	78fa      	ldrb	r2, [r7, #3]
 8000ae8:	761a      	strb	r2, [r3, #24]
  }
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <_ZN5Robot8getMotorEh>:

Motor * Robot::getMotor(uint8_t index){
 8000af2:	b480      	push	{r7}
 8000af4:	b083      	sub	sp, #12
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
 8000afa:	460b      	mov	r3, r1
 8000afc:	70fb      	strb	r3, [r7, #3]
  return this->motors[index];
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	691a      	ldr	r2, [r3, #16]
 8000b02:	78fb      	ldrb	r3, [r7, #3]
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	4413      	add	r3, r2
 8000b08:	681b      	ldr	r3, [r3, #0]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <_ZN5Robot8setMotorEhP5Motor>:

void Robot::setMotor(uint8_t index, Motor * motor){
 8000b16:	b480      	push	{r7}
 8000b18:	b085      	sub	sp, #20
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	460b      	mov	r3, r1
 8000b20:	607a      	str	r2, [r7, #4]
 8000b22:	72fb      	strb	r3, [r7, #11]
  this->motors[index] = motor;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	691a      	ldr	r2, [r3, #16]
 8000b28:	7afb      	ldrb	r3, [r7, #11]
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	4413      	add	r3, r2
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	601a      	str	r2, [r3, #0]
}
 8000b32:	bf00      	nop
 8000b34:	3714      	adds	r7, #20
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <_ZN5Robot8setMotorEhP5Motorf>:

void Robot::setMotor(uint8_t index, Motor * motor, float enc_div){
 8000b3e:	b480      	push	{r7}
 8000b40:	b085      	sub	sp, #20
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	60f8      	str	r0, [r7, #12]
 8000b46:	460b      	mov	r3, r1
 8000b48:	607a      	str	r2, [r7, #4]
 8000b4a:	ed87 0a00 	vstr	s0, [r7]
 8000b4e:	72fb      	strb	r3, [r7, #11]
  this->motors[index] = motor;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	691a      	ldr	r2, [r3, #16]
 8000b54:	7afb      	ldrb	r3, [r7, #11]
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	4413      	add	r3, r2
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	601a      	str	r2, [r3, #0]
  this->error_div[index] = enc_div;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b62:	7afb      	ldrb	r3, [r7, #11]
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	4413      	add	r3, r2
 8000b68:	683a      	ldr	r2, [r7, #0]
 8000b6a:	601a      	str	r2, [r3, #0]
}
 8000b6c:	bf00      	nop
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <_ZN5Robot17setEncoderDividerEhf>:

void Robot::setEncoderDivider(uint8_t index, float enc_div){
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	460b      	mov	r3, r1
 8000b82:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b86:	72fb      	strb	r3, [r7, #11]
  this->error_div[index] = enc_div;
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b8c:	7afb      	ldrb	r3, [r7, #11]
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	4413      	add	r3, r2
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	601a      	str	r2, [r3, #0]
}
 8000b96:	bf00      	nop
 8000b98:	3714      	adds	r7, #20
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <_ZN5Robot6getPIDEh>:

PID * Robot::getPID(uint8_t index){
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	460b      	mov	r3, r1
 8000bac:	70fb      	strb	r3, [r7, #3]
  return &(this->pids[index]);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6959      	ldr	r1, [r3, #20]
 8000bb2:	78fa      	ldrb	r2, [r7, #3]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	00db      	lsls	r3, r3, #3
 8000bb8:	1a9b      	subs	r3, r3, r2
 8000bba:	00db      	lsls	r3, r3, #3
 8000bbc:	440b      	add	r3, r1
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <_ZN5Robot9resetPIDsEv>:
  for(int i = 0; i < size; i++){
    getPID(i)->setup(kp, ki, kd);
  }
}

void Robot::resetPIDs(){
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b084      	sub	sp, #16
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < size; i++){
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	e00c      	b.n	8000bf2 <_ZN5Robot9resetPIDsEv+0x28>
    getPID(i)->reset();
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	4619      	mov	r1, r3
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff ffdf 	bl	8000ba2 <_ZN5Robot6getPIDEh>
 8000be4:	4603      	mov	r3, r0
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 fbf8 	bl	80013dc <_ZN3PID5resetEv>
  for(int i = 0; i < size; i++){
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	7b1b      	ldrb	r3, [r3, #12]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	dbec      	blt.n	8000bd8 <_ZN5Robot9resetPIDsEv+0xe>
  }
}
 8000bfe:	bf00      	nop
 8000c00:	bf00      	nop
 8000c02:	3710      	adds	r7, #16
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <_ZN5Robot9resetPWMsEv>:
void Robot::setPWM(uint8_t index, int16_t pwm){
  motors_pwm[index] = pwm;

}

void Robot::resetPWMs(){
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < size; i++){
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	e009      	b.n	8000c2a <_ZN5Robot9resetPWMsEv+0x22>
    motors_pwm[i] = 0;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	4413      	add	r3, r2
 8000c20:	2200      	movs	r2, #0
 8000c22:	801a      	strh	r2, [r3, #0]
  for(int i = 0; i < size; i++){
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	3301      	adds	r3, #1
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	7b1b      	ldrb	r3, [r3, #12]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	4293      	cmp	r3, r2
 8000c34:	dbef      	blt.n	8000c16 <_ZN5Robot9resetPWMsEv+0xe>
  }
}
 8000c36:	bf00      	nop
 8000c38:	bf00      	nop
 8000c3a:	3714      	adds	r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <_ZN5Robot8rcvSetupEP33racs_services__srv__Setup_Request>:
void Robot::sndCtrl(racs_services__srv__Control_Response* response){

	response->response = (uint8_t) status;
}

void Robot::rcvSetup(racs_services__srv__Setup_Request* request){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]

  setEncoderDivider(request->motor_index, request->eed);
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	781a      	ldrb	r2, [r3, #0]
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c58:	eeb0 0a67 	vmov.f32	s0, s15
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff ff8a 	bl	8000b78 <_ZN5Robot17setEncoderDividerEhf>
  getPID(request->motor_index)->reset();
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4619      	mov	r1, r3
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f7ff ff99 	bl	8000ba2 <_ZN5Robot6getPIDEh>
 8000c70:	4603      	mov	r3, r0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 fbb2 	bl	80013dc <_ZN3PID5resetEv>
  getPID(request->motor_index)->init((float) ts/1000.0, request->tau, request->sat, true);
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ff8f 	bl	8000ba2 <_ZN5Robot6getPIDEh>
 8000c84:	4602      	mov	r2, r0
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	ee07 3a90 	vmov	s15, r3
 8000c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c92:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000d00 <_ZN5Robot8rcvSetupEP33racs_services__srv__Setup_Request+0xbc>
 8000c96:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	edd3 7a05 	vldr	s15, [r3, #20]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	edd3 6a06 	vldr	s13, [r3, #24]
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	eeb0 1a66 	vmov.f32	s2, s13
 8000cac:	eef0 0a67 	vmov.f32	s1, s15
 8000cb0:	eeb0 0a47 	vmov.f32	s0, s14
 8000cb4:	4610      	mov	r0, r2
 8000cb6:	f000 fb09 	bl	80012cc <_ZN3PID4initEfffb>
  getPID(request->motor_index)->setup(request->p, request->i, request->d);
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff ff6e 	bl	8000ba2 <_ZN5Robot6getPIDEh>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	edd3 7a02 	vldr	s15, [r3, #8]
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	ed93 7a03 	vldr	s14, [r3, #12]
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	edd3 6a04 	vldr	s13, [r3, #16]
 8000cda:	eeb0 1a66 	vmov.f32	s2, s13
 8000cde:	eef0 0a47 	vmov.f32	s1, s14
 8000ce2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ce6:	4610      	mov	r0, r2
 8000ce8:	f000 fb5e 	bl	80013a8 <_ZN3PID5setupEfff>

  setStatus(Status::Idle, true);
 8000cec:	2201      	movs	r2, #1
 8000cee:	2100      	movs	r1, #0
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff fee1 	bl	8000ab8 <_ZN5Robot9setStatusENS_6StatusEb>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	447a0000 	.word	0x447a0000

08000d04 <_ZN5Robot8sndSetupEP34racs_services__srv__Setup_Response>:

void Robot::sndSetup(racs_services__srv__Setup_Response* response){
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
  response->response = (uint8_t) Status::Setup;
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	2203      	movs	r2, #3
 8000d12:	701a      	strb	r2, [r3, #0]
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <_ZN5Robot6updateEv>:

void Robot::update(){
 8000d20:	b590      	push	{r4, r7, lr}
 8000d22:	b089      	sub	sp, #36	; 0x24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  switch(status){
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	7e1b      	ldrb	r3, [r3, #24]
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d00c      	beq.n	8000d4a <_ZN5Robot6updateEv+0x2a>
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	f200 8085 	bhi.w	8000e40 <_ZN5Robot6updateEv+0x120>
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d003      	beq.n	8000d42 <_ZN5Robot6updateEv+0x22>
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	f000 808a 	beq.w	8000e54 <_ZN5Robot6updateEv+0x134>
 8000d40:	e07e      	b.n	8000e40 <_ZN5Robot6updateEv+0x120>
    case Status::Idle:
      resetPWMs();
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff ff60 	bl	8000c08 <_ZN5Robot9resetPWMsEv>
      break;
 8000d48:	e085      	b.n	8000e56 <_ZN5Robot6updateEv+0x136>

    case Status::DAQ:
      break;

    case Status::PID:
      for(int i = 0; i < size; i++){
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61fb      	str	r3, [r7, #28]
 8000d4e:	e070      	b.n	8000e32 <_ZN5Robot6updateEv+0x112>
        float err = (float) (getMotor(i)->getEncoder() - encoders[i]) / ((error_div[i] == 0) ? 1.0 : error_div[i]);
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	4619      	mov	r1, r3
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f7ff fecb 	bl	8000af2 <_ZN5Robot8getMotorEh>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fda8 	bl	80008b4 <_ZN5Motor10getEncoderEv>
 8000d64:	4601      	mov	r1, r0
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	1acb      	subs	r3, r1, r3
 8000d74:	ee07 3a90 	vmov	s15, r3
 8000d78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d7c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	4413      	add	r3, r2
 8000d8a:	edd3 7a00 	vldr	s15, [r3]
 8000d8e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d96:	d009      	beq.n	8000dac <_ZN5Robot6updateEv+0x8c>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	4413      	add	r3, r2
 8000da2:	edd3 7a00 	vldr	s15, [r3]
 8000da6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000daa:	e001      	b.n	8000db0 <_ZN5Robot6updateEv+0x90>
 8000dac:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8000db0:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000db4:	eef7 7bc6 	vcvt.f32.f64	s15, d6
 8000db8:	edc7 7a05 	vstr	s15, [r7, #20]
    	motors_pwm[i] = (int16_t) std::min(std::max((float) 0, getPID(i)->evolve(err)), (float) MAX_PWM) - HALF_PWM;
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff feea 	bl	8000ba2 <_ZN5Robot6getPIDEh>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	ed97 0a05 	vldr	s0, [r7, #20]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f000 fbee 	bl	80015b6 <_ZN3PID6evolveEf>
 8000dda:	eef0 7a40 	vmov.f32	s15, s0
 8000dde:	edc7 7a03 	vstr	s15, [r7, #12]
 8000de2:	f107 020c 	add.w	r2, r7, #12
 8000de6:	f107 0308 	add.w	r3, r7, #8
 8000dea:	4611      	mov	r1, r2
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 f9f9 	bl	80011e4 <_ZSt3maxIfERKT_S2_S2_>
 8000df2:	4602      	mov	r2, r0
 8000df4:	f04f 438f 	mov.w	r3, #1199570944	; 0x47800000
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	f107 0310 	add.w	r3, r7, #16
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4610      	mov	r0, r2
 8000e02:	f000 fa08 	bl	8001216 <_ZSt3minIfERKT_S2_S2_>
 8000e06:	4603      	mov	r3, r0
 8000e08:	edd3 7a00 	vldr	s15, [r3]
 8000e0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e10:	ee17 3a90 	vmov	r3, s15
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000e1c:	b299      	uxth	r1, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	4413      	add	r3, r2
 8000e28:	b20a      	sxth	r2, r1
 8000e2a:	801a      	strh	r2, [r3, #0]
      for(int i = 0; i < size; i++){
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	61fb      	str	r3, [r7, #28]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	7b1b      	ldrb	r3, [r3, #12]
 8000e36:	461a      	mov	r2, r3
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	db88      	blt.n	8000d50 <_ZN5Robot6updateEv+0x30>
      }
      break;
 8000e3e:	e00a      	b.n	8000e56 <_ZN5Robot6updateEv+0x136>

    default:
      resetPWMs();
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff fee1 	bl	8000c08 <_ZN5Robot9resetPWMsEv>
      resetPIDs();
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff febf 	bl	8000bca <_ZN5Robot9resetPIDsEv>
      status = Status::Idle;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	761a      	strb	r2, [r3, #24]
      break;
 8000e52:	e000      	b.n	8000e56 <_ZN5Robot6updateEv+0x136>
      break;
 8000e54:	bf00      	nop
  }

  for(int i = 0; i < size; i++){
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]
 8000e5a:	e012      	b.n	8000e82 <_ZN5Robot6updateEv+0x162>
    switches[i] = getMotor(i)->isInEndStop();
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	4619      	mov	r1, r3
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff fe45 	bl	8000af2 <_ZN5Robot8getMotorEh>
 8000e68:	4601      	mov	r1, r0
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e6e:	69bb      	ldr	r3, [r7, #24]
 8000e70:	18d4      	adds	r4, r2, r3
 8000e72:	4608      	mov	r0, r1
 8000e74:	f7ff fd2c 	bl	80008d0 <_ZN5Motor11isInEndStopEv>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	7023      	strb	r3, [r4, #0]
  for(int i = 0; i < size; i++){
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	61bb      	str	r3, [r7, #24]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	7b1b      	ldrb	r3, [r3, #12]
 8000e86:	461a      	mov	r2, r3
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	dbe6      	blt.n	8000e5c <_ZN5Robot6updateEv+0x13c>
  }
}
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
 8000e92:	3724      	adds	r7, #36	; 0x24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd90      	pop	{r4, r7, pc}

08000e98 <_Z12create_robotv>:
      }
    }
  }
}*/

Robot create_robot() {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000e9e:	af04      	add	r7, sp, #16
 8000ea0:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8000ea4:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000ea8:	6018      	str	r0, [r3, #0]

	PinControl mot1_ina = PinControl(MOTOR1_INA_GPIO_Port, MOTOR1_INA_Pin);
 8000eaa:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8000eae:	2201      	movs	r2, #1
 8000eb0:	49c3      	ldr	r1, [pc, #780]	; (80011c0 <_Z12create_robotv+0x328>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fc2e 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinControl mot1_inb = PinControl(MOTOR1_INB_GPIO_Port, MOTOR1_INB_Pin);
 8000eb8:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	49c0      	ldr	r1, [pc, #768]	; (80011c0 <_Z12create_robotv+0x328>)
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fc27 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinMeasure mot1_end = PinMeasure(MOTOR1_END_GPIO_Port, MOTOR1_END_Pin);
 8000ec6:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8000eca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ece:	49bd      	ldr	r1, [pc, #756]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fc5b 	bl	800078c <_ZN10PinMeasureC1EP12GPIO_TypeDeft>

	PinControl mot2_ina = PinControl(MOTOR2_INA_GPIO_Port, MOTOR2_INA_Pin);
 8000ed6:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8000eda:	2204      	movs	r2, #4
 8000edc:	49b8      	ldr	r1, [pc, #736]	; (80011c0 <_Z12create_robotv+0x328>)
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fc18 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinControl mot2_inb = PinControl(MOTOR2_INB_GPIO_Port, MOTOR2_INB_Pin);
 8000ee4:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8000ee8:	2208      	movs	r2, #8
 8000eea:	49b5      	ldr	r1, [pc, #724]	; (80011c0 <_Z12create_robotv+0x328>)
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fc11 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinMeasure mot2_end = PinMeasure(MOTOR2_END_GPIO_Port, MOTOR2_END_Pin);
 8000ef2:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8000ef6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000efa:	49b2      	ldr	r1, [pc, #712]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fc45 	bl	800078c <_ZN10PinMeasureC1EP12GPIO_TypeDeft>

	PinControl mot3_ina = PinControl(MOTOR3_INA_GPIO_Port, MOTOR3_INA_Pin);
 8000f02:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8000f06:	2210      	movs	r2, #16
 8000f08:	49ad      	ldr	r1, [pc, #692]	; (80011c0 <_Z12create_robotv+0x328>)
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff fc02 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinControl mot3_inb = PinControl(MOTOR3_INB_GPIO_Port, MOTOR3_INB_Pin);
 8000f10:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000f14:	2220      	movs	r2, #32
 8000f16:	49aa      	ldr	r1, [pc, #680]	; (80011c0 <_Z12create_robotv+0x328>)
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fbfb 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinMeasure mot3_end = PinMeasure(MOTOR3_END_GPIO_Port, MOTOR3_END_Pin);
 8000f1e:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8000f22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f26:	49a7      	ldr	r1, [pc, #668]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fc2f 	bl	800078c <_ZN10PinMeasureC1EP12GPIO_TypeDeft>

	PinControl mot4_ina = PinControl(MOTOR4_INA_GPIO_Port, MOTOR4_INA_Pin);
 8000f2e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f32:	2240      	movs	r2, #64	; 0x40
 8000f34:	49a2      	ldr	r1, [pc, #648]	; (80011c0 <_Z12create_robotv+0x328>)
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fbec 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinControl mot4_inb = PinControl(MOTOR4_INB_GPIO_Port, MOTOR4_INB_Pin);
 8000f3c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000f40:	2280      	movs	r2, #128	; 0x80
 8000f42:	499f      	ldr	r1, [pc, #636]	; (80011c0 <_Z12create_robotv+0x328>)
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fbe5 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinMeasure mot4_end = PinMeasure(MOTOR4_END_GPIO_Port, MOTOR4_END_Pin);
 8000f4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000f4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f52:	499c      	ldr	r1, [pc, #624]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fc19 	bl	800078c <_ZN10PinMeasureC1EP12GPIO_TypeDeft>

	PinControl mot5_ina = PinControl(MOTOR5_INA_GPIO_Port, MOTOR5_INA_Pin);
 8000f5a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8000f5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f62:	4997      	ldr	r1, [pc, #604]	; (80011c0 <_Z12create_robotv+0x328>)
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fbd5 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinControl mot5_inb = PinControl(MOTOR5_INB_GPIO_Port, MOTOR5_INB_Pin);
 8000f6a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000f6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000f72:	4993      	ldr	r1, [pc, #588]	; (80011c0 <_Z12create_robotv+0x328>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fbcd 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinMeasure mot5_end = PinMeasure(MOTOR5_END_GPIO_Port, MOTOR5_END_Pin);
 8000f7a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000f7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f82:	4990      	ldr	r1, [pc, #576]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fc01 	bl	800078c <_ZN10PinMeasureC1EP12GPIO_TypeDeft>

	PinControl mot6_ina = PinControl(MOTOR6_INA_GPIO_Port, MOTOR6_INA_Pin);
 8000f8a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f8e:	2204      	movs	r2, #4
 8000f90:	498c      	ldr	r1, [pc, #560]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fbbe 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinControl mot6_inb = PinControl(MOTOR6_INB_GPIO_Port, MOTOR6_INB_Pin);
 8000f98:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f9c:	2208      	movs	r2, #8
 8000f9e:	4989      	ldr	r1, [pc, #548]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff fbb7 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinMeasure mot6_end = PinMeasure(MOTOR6_END_GPIO_Port, MOTOR6_END_Pin);
 8000fa6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000faa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fae:	4985      	ldr	r1, [pc, #532]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fbeb 	bl	800078c <_ZN10PinMeasureC1EP12GPIO_TypeDeft>

	PinControl enable = PinControl(MOTORS_EN_GPIO_Port, MOTORS_EN_Pin);
 8000fb6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000fba:	2240      	movs	r2, #64	; 0x40
 8000fbc:	4981      	ldr	r1, [pc, #516]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fba8 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>
	PinControl toggle = PinControl(PIN_TOGGLE_GPIO_Port, PIN_TOGGLE_Pin);
 8000fc4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000fc8:	2220      	movs	r2, #32
 8000fca:	497e      	ldr	r1, [pc, #504]	; (80011c4 <_Z12create_robotv+0x32c>)
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fba1 	bl	8000714 <_ZN10PinControlC1EP12GPIO_TypeDeft>

	Motor motor1 = Motor(mot1_ina, mot1_inb, &htim1, 1, &htim2, mot1_end);
 8000fd2:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8000fd6:	f507 71f0 	add.w	r1, r7, #480	; 0x1e0
 8000fda:	f107 0094 	add.w	r0, r7, #148	; 0x94
 8000fde:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8000fe2:	9302      	str	r3, [sp, #8]
 8000fe4:	4b78      	ldr	r3, [pc, #480]	; (80011c8 <_Z12create_robotv+0x330>)
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	4b77      	ldr	r3, [pc, #476]	; (80011cc <_Z12create_robotv+0x334>)
 8000fee:	f7ff fc33 	bl	8000858 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhS3_R10PinMeasure>
	Motor motor2 = Motor(mot2_ina, mot2_inb, &htim1, 2, &htim3, mot2_end);
 8000ff2:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 8000ff6:	f507 71d8 	add.w	r1, r7, #432	; 0x1b0
 8000ffa:	f107 0078 	add.w	r0, r7, #120	; 0x78
 8000ffe:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8001002:	9302      	str	r3, [sp, #8]
 8001004:	4b72      	ldr	r3, [pc, #456]	; (80011d0 <_Z12create_robotv+0x338>)
 8001006:	9301      	str	r3, [sp, #4]
 8001008:	2302      	movs	r3, #2
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	4b6f      	ldr	r3, [pc, #444]	; (80011cc <_Z12create_robotv+0x334>)
 800100e:	f7ff fc23 	bl	8000858 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhS3_R10PinMeasure>
	Motor motor3 = Motor(mot3_ina, mot3_inb, &htim1, 3, &htim4, mot3_end);
 8001012:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8001016:	f507 71c0 	add.w	r1, r7, #384	; 0x180
 800101a:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 800101e:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001022:	9302      	str	r3, [sp, #8]
 8001024:	4b6b      	ldr	r3, [pc, #428]	; (80011d4 <_Z12create_robotv+0x33c>)
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	2303      	movs	r3, #3
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	4b67      	ldr	r3, [pc, #412]	; (80011cc <_Z12create_robotv+0x334>)
 800102e:	f7ff fc13 	bl	8000858 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhS3_R10PinMeasure>
	Motor motor4 = Motor(mot4_ina, mot4_inb, &htim1, 4, &htim5, mot4_end);
 8001032:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8001036:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800103a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800103e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001042:	9302      	str	r3, [sp, #8]
 8001044:	4b64      	ldr	r3, [pc, #400]	; (80011d8 <_Z12create_robotv+0x340>)
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	2304      	movs	r3, #4
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	4b5f      	ldr	r3, [pc, #380]	; (80011cc <_Z12create_robotv+0x334>)
 800104e:	f7ff fc03 	bl	8000858 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhS3_R10PinMeasure>
	Motor motor5 = Motor(mot5_ina, mot5_inb, &htim9, 1, &htim8, mot5_end);
 8001052:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001056:	f507 7190 	add.w	r1, r7, #288	; 0x120
 800105a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800105e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001062:	9302      	str	r3, [sp, #8]
 8001064:	4b5d      	ldr	r3, [pc, #372]	; (80011dc <_Z12create_robotv+0x344>)
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	2301      	movs	r3, #1
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	4b5c      	ldr	r3, [pc, #368]	; (80011e0 <_Z12create_robotv+0x348>)
 800106e:	f7ff fbf3 	bl	8000858 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhS3_R10PinMeasure>
	Motor motor6 = Motor(mot6_ina, mot6_inb, &htim9, 2, 		mot6_end);
 8001072:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8001076:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 800107a:	f107 0008 	add.w	r0, r7, #8
 800107e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	2302      	movs	r3, #2
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	4b55      	ldr	r3, [pc, #340]	; (80011e0 <_Z12create_robotv+0x348>)
 800108a:	f7ff fbc5 	bl	8000818 <_ZN5MotorC1ER10PinControlS1_P17TIM_HandleTypeDefhR10PinMeasure>

	Motor** motors = (Motor**) malloc(sizeof(Motor*)*6);
 800108e:	2018      	movs	r0, #24
 8001090:	f019 f870 	bl	801a174 <malloc>
 8001094:	4603      	mov	r3, r0
 8001096:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
	float* encs_div = (float*) malloc(sizeof(float)*6);
 800109a:	2018      	movs	r0, #24
 800109c:	f019 f86a 	bl	801a174 <malloc>
 80010a0:	4603      	mov	r3, r0
 80010a2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0

	motors[0] = &motor1; motors[1] = &motor2; motors[2] = &motor3; motors[3] = &motor4; motors[4] = &motor5; motors[5] = &motor6;
 80010a6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010aa:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010b4:	3304      	adds	r3, #4
 80010b6:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010c0:	3308      	adds	r3, #8
 80010c2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010cc:	330c      	adds	r3, #12
 80010ce:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010d8:	3310      	adds	r3, #16
 80010da:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010e4:	3314      	adds	r3, #20
 80010e6:	f107 0208 	add.w	r2, r7, #8
 80010ea:	601a      	str	r2, [r3, #0]
	encs_div[0] = 1; encs_div[1] = 1; encs_div[2] = 1; encs_div[3] = 1; encs_div[4] = 1; encs_div[5] = 1;
 80010ec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80010f0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80010fa:	3304      	adds	r3, #4
 80010fc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001106:	3308      	adds	r3, #8
 8001108:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001112:	330c      	adds	r3, #12
 8001114:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800111e:	3310      	adds	r3, #16
 8001120:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800112a:	3314      	adds	r3, #20
 800112c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001130:	601a      	str	r2, [r3, #0]

	Robot myRobot = Robot(enable, toggle, 10, 6, motors, encs_div);
 8001132:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8001136:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 800113a:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 800113e:	f5a3 70fa 	sub.w	r0, r3, #500	; 0x1f4
 8001142:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001146:	9302      	str	r3, [sp, #8]
 8001148:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	2306      	movs	r3, #6
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	230a      	movs	r3, #10
 8001154:	6800      	ldr	r0, [r0, #0]
 8001156:	f7ff fbc9 	bl	80008ec <_ZN5RobotC1ER10PinControlS1_mhPP5MotorPf>

	return myRobot;
 800115a:	bf00      	nop
}
 800115c:	f107 0308 	add.w	r3, r7, #8
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fb9c 	bl	800089e <_ZN5MotorD1Ev>
 8001166:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fb97 	bl	800089e <_ZN5MotorD1Ev>
 8001170:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff fb92 	bl	800089e <_ZN5MotorD1Ev>
 800117a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fb8d 	bl	800089e <_ZN5MotorD1Ev>
 8001184:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fb88 	bl	800089e <_ZN5MotorD1Ev>
 800118e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff fb83 	bl	800089e <_ZN5MotorD1Ev>
	return myRobot;
 8001198:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 800119c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80011a0:	f507 72fc 	add.w	r2, r7, #504	; 0x1f8
 80011a4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	601a      	str	r2, [r3, #0]
}
 80011ac:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 80011b0:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80011b4:	6818      	ldr	r0, [r3, #0]
 80011b6:	f507 77fc 	add.w	r7, r7, #504	; 0x1f8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40020c00 	.word	0x40020c00
 80011c4:	40021800 	.word	0x40021800
 80011c8:	2000641c 	.word	0x2000641c
 80011cc:	200063d0 	.word	0x200063d0
 80011d0:	20006468 	.word	0x20006468
 80011d4:	200064b4 	.word	0x200064b4
 80011d8:	20006500 	.word	0x20006500
 80011dc:	2000654c 	.word	0x2000654c
 80011e0:	20006598 	.word	0x20006598

080011e4 <_ZSt3maxIfERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	ed93 7a00 	vldr	s14, [r3]
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	edd3 7a00 	vldr	s15, [r3]
 80011fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001202:	d501      	bpl.n	8001208 <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	e000      	b.n	800120a <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 8001208:	687b      	ldr	r3, [r7, #4]
    }
 800120a:	4618      	mov	r0, r3
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001216:	b480      	push	{r7}
 8001218:	b083      	sub	sp, #12
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
 800121e:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	ed93 7a00 	vldr	s14, [r3]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	edd3 7a00 	vldr	s15, [r3]
 800122c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	d501      	bpl.n	800123a <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	e000      	b.n	800123c <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 800123a:	687b      	ldr	r3, [r7, #4]
    }
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <_Z41__static_initialization_and_destruction_0ii>:

Robot ScorBot = create_robot();
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d108      	bne.n	800126a <_Z41__static_initialization_and_destruction_0ii+0x22>
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800125e:	4293      	cmp	r3, r2
 8001260:	d103      	bne.n	800126a <_Z41__static_initialization_and_destruction_0ii+0x22>
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fe17 	bl	8000e98 <_Z12create_robotv>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d107      	bne.n	8001280 <_Z41__static_initialization_and_destruction_0ii+0x38>
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001276:	4293      	cmp	r3, r2
 8001278:	d102      	bne.n	8001280 <_Z41__static_initialization_and_destruction_0ii+0x38>
 800127a:	4803      	ldr	r0, [pc, #12]	; (8001288 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800127c:	f7ff fbf5 	bl	8000a6a <_ZN5RobotD1Ev>
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20001e0c 	.word	0x20001e0c

0800128c <_GLOBAL__sub_I__ZN10PinControlC2Ev>:
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
 8001290:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001294:	2001      	movs	r0, #1
 8001296:	f7ff ffd7 	bl	8001248 <_Z41__static_initialization_and_destruction_0ii>
 800129a:	bd80      	pop	{r7, pc}

0800129c <_GLOBAL__sub_D__ZN10PinControlC2Ev>:
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
 80012a0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80012a4:	2000      	movs	r0, #0
 80012a6:	f7ff ffcf 	bl	8001248 <_Z41__static_initialization_and_destruction_0ii>
 80012aa:	bd80      	pop	{r7, pc}

080012ac <_ZSt3expf>:
  using ::exp;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  exp(float __x)
  { return __builtin_expf(__x); }
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80012b6:	ed97 0a01 	vldr	s0, [r7, #4]
 80012ba:	f018 fe59 	bl	8019f70 <expf>
 80012be:	eef0 7a40 	vmov.f32	s15, s0
 80012c2:	eeb0 0a67 	vmov.f32	s0, s15
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <_ZN3PID4initEfffb>:


// PID

void PID::init(float ts, float pole, float sat, bool bumpless)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6178      	str	r0, [r7, #20]
 80012d4:	ed87 0a04 	vstr	s0, [r7, #16]
 80012d8:	edc7 0a03 	vstr	s1, [r7, #12]
 80012dc:	ed87 1a02 	vstr	s2, [r7, #8]
 80012e0:	460b      	mov	r3, r1
 80012e2:	71fb      	strb	r3, [r7, #7]
  this->ts = ts;
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	601a      	str	r2, [r3, #0]
  this->pole = pole;
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	605a      	str	r2, [r3, #4]
  this->sat = sat;
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	609a      	str	r2, [r3, #8]
  this->bumpless = bumpless;
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	79fa      	ldrb	r2, [r7, #7]
 80012fa:	731a      	strb	r2, [r3, #12]

  if(pole > 0)
 80012fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001300:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001308:	dd2d      	ble.n	8001366 <_ZN3PID4initEfffb+0x9a>
  {
    A = exp(-pole*ts);
 800130a:	edd7 7a03 	vldr	s15, [r7, #12]
 800130e:	eeb1 7a67 	vneg.f32	s14, s15
 8001312:	edd7 7a04 	vldr	s15, [r7, #16]
 8001316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800131a:	eeb0 0a67 	vmov.f32	s0, s15
 800131e:	f7ff ffc5 	bl	80012ac <_ZSt3expf>
 8001322:	eef0 7a40 	vmov.f32	s15, s0
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    B = (1-A)/pole;
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001332:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001336:	ee77 6a67 	vsub.f32	s13, s14, s15
 800133a:	ed97 7a03 	vldr	s14, [r7, #12]
 800133e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    C = -pole*pole;
 8001348:	edd7 7a03 	vldr	s15, [r7, #12]
 800134c:	eeb1 7a67 	vneg.f32	s14, s15
 8001350:	edd7 7a03 	vldr	s15, [r7, #12]
 8001354:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    D = pole;
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	635a      	str	r2, [r3, #52]	; 0x34
 8001364:	e019      	b.n	800139a <_ZN3PID4initEfffb+0xce>
  }
  else
  {
    A = 0;
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	629a      	str	r2, [r3, #40]	; 0x28
    B = 1;
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001374:	62da      	str	r2, [r3, #44]	; 0x2c
    C = -1/ts;
 8001376:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 800137a:	ed97 7a04 	vldr	s14, [r7, #16]
 800137e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    D = 1/ts;
 8001388:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800138c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
  }

  apply_saturation();
 800139a:	6978      	ldr	r0, [r7, #20]
 800139c:	f000 f926 	bl	80015ec <_ZN3PID16apply_saturationEv>
}
 80013a0:	bf00      	nop
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <_ZN3PID5setupEfff>:

void PID::setup(float kp, float ki, float kd)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80013b4:	edc7 0a01 	vstr	s1, [r7, #4]
 80013b8:	ed87 1a00 	vstr	s2, [r7]
  this->kp = kp;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	611a      	str	r2, [r3, #16]
  this->ki = ki;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	615a      	str	r2, [r3, #20]
  this->kd = kd;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	683a      	ldr	r2, [r7, #0]
 80013cc:	619a      	str	r2, [r3, #24]
}
 80013ce:	bf00      	nop
 80013d0:	3714      	adds	r7, #20
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
	...

080013dc <_ZN3PID5resetEv>:

void PID::reset()
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  reset(0.0, 0.0);
 80013e4:	eddf 0a05 	vldr	s1, [pc, #20]	; 80013fc <_ZN3PID5resetEv+0x20>
 80013e8:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80013fc <_ZN3PID5resetEv+0x20>
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f000 f807 	bl	8001400 <_ZN3PID5resetEff>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	00000000 	.word	0x00000000

08001400 <_ZN3PID5resetEff>:

void PID::reset(float xi, float xd)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	ed87 0a02 	vstr	s0, [r7, #8]
 800140c:	edc7 0a01 	vstr	s1, [r7, #4]
  this-> xi = xi;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	68ba      	ldr	r2, [r7, #8]
 8001414:	621a      	str	r2, [r3, #32]
  this-> xd = xd;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	625a      	str	r2, [r3, #36]	; 0x24

  apply_saturation();
 800141c:	68f8      	ldr	r0, [r7, #12]
 800141e:	f000 f8e5 	bl	80015ec <_ZN3PID16apply_saturationEv>
}
 8001422:	bf00      	nop
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <_ZN3PID5inputEf>:

void PID::input(float e)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
 8001432:	ed87 0a00 	vstr	s0, [r7]
  this->e = e;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	61da      	str	r2, [r3, #28]
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <_ZN3PID4stepEv>:

void PID::step()
{  
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  xi = xi + (bumpless ? ki*ts*e : ts*e);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	ed93 7a08 	vldr	s14, [r3, #32]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7b1b      	ldrb	r3, [r3, #12]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00d      	beq.n	800147a <_ZN3PID4stepEv+0x32>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	edd3 6a05 	vldr	s13, [r3, #20]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	edd3 7a00 	vldr	s15, [r3]
 800146a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	edd3 7a07 	vldr	s15, [r3, #28]
 8001474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001478:	e007      	b.n	800148a <_ZN3PID4stepEv+0x42>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	edd3 6a00 	vldr	s13, [r3]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	edd3 7a07 	vldr	s15, [r3, #28]
 8001486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800148a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	edc3 7a08 	vstr	s15, [r3, #32]
  xd = A*xd + (bumpless ? kd*B*e : B*e);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80014a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	7b1b      	ldrb	r3, [r3, #12]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d00d      	beq.n	80014c8 <_ZN3PID4stepEv+0x80>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	edd3 6a06 	vldr	s13, [r3, #24]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80014b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	edd3 7a07 	vldr	s15, [r3, #28]
 80014c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014c6:	e007      	b.n	80014d8 <_ZN3PID4stepEv+0x90>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	edd3 7a07 	vldr	s15, [r3, #28]
 80014d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

  apply_saturation();
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f000 f882 	bl	80015ec <_ZN3PID16apply_saturationEv>
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_ZN3PID6outputEv>:

float PID::output()
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  float u;

  if(bumpless) u = (kp + kd*D) * e + xi + C*xd;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7b1b      	ldrb	r3, [r3, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d023      	beq.n	8001548 <_ZN3PID6outputEv+0x58>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	ed93 7a04 	vldr	s14, [r3, #16]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	edd3 6a06 	vldr	s13, [r3, #24]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001512:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001516:	ee37 7a27 	vadd.f32	s14, s14, s15
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001520:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	edd3 7a08 	vldr	s15, [r3, #32]
 800152a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800153a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800153e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001542:	edc7 7a03 	vstr	s15, [r7, #12]
 8001546:	e02c      	b.n	80015a2 <_ZN3PID6outputEv+0xb2>
  else u = (kp + kd*D) * e + ki*xi + kd*C*xd;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	ed93 7a04 	vldr	s14, [r3, #16]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	edd3 6a06 	vldr	s13, [r3, #24]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800155a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800155e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	edd3 7a07 	vldr	s15, [r3, #28]
 8001568:	ee27 7a27 	vmul.f32	s14, s14, s15
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	edd3 6a05 	vldr	s13, [r3, #20]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edd3 7a08 	vldr	s15, [r3, #32]
 8001578:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800157c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	edd3 6a06 	vldr	s13, [r3, #24]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800158c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001596:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800159a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800159e:	edc7 7a03 	vstr	s15, [r7, #12]

  return u;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	ee07 3a90 	vmov	s15, r3
}
 80015a8:	eeb0 0a67 	vmov.f32	s0, s15
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <_ZN3PID6evolveEf>:

float PID::evolve(float e)
{ 
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b084      	sub	sp, #16
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
 80015be:	ed87 0a00 	vstr	s0, [r7]
  float u;
  
  input(e);
 80015c2:	ed97 0a00 	vldr	s0, [r7]
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ff2f 	bl	800142a <_ZN3PID5inputEf>
  u = output();
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ff8f 	bl	80014f0 <_ZN3PID6outputEv>
 80015d2:	ed87 0a03 	vstr	s0, [r7, #12]
  step();
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ff36 	bl	8001448 <_ZN3PID4stepEv>

  return u;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	ee07 3a90 	vmov	s15, r3
}
 80015e2:	eeb0 0a67 	vmov.f32	s0, s15
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <_ZN3PID16apply_saturationEv>:

void PID::apply_saturation()
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if(sat > 0)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80015fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001602:	dc00      	bgt.n	8001606 <_ZN3PID16apply_saturationEv+0x1a>
  {
    xi = xi > +sat ? +sat : xi;
    xi = xi < -sat ? -sat : xi;
  }
}
 8001604:	e02a      	b.n	800165c <_ZN3PID16apply_saturationEv+0x70>
    xi = xi > +sat ? +sat : xi;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	ed93 7a08 	vldr	s14, [r3, #32]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001612:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800161a:	dd02      	ble.n	8001622 <_ZN3PID16apply_saturationEv+0x36>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	e001      	b.n	8001626 <_ZN3PID16apply_saturationEv+0x3a>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a1b      	ldr	r3, [r3, #32]
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	6213      	str	r3, [r2, #32]
    xi = xi < -sat ? -sat : xi;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	edd3 7a02 	vldr	s15, [r3, #8]
 8001636:	eef1 7a67 	vneg.f32	s15, s15
 800163a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800163e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001642:	d505      	bpl.n	8001650 <_ZN3PID16apply_saturationEv+0x64>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	edd3 7a02 	vldr	s15, [r3, #8]
 800164a:	eef1 7a67 	vneg.f32	s15, s15
 800164e:	e002      	b.n	8001656 <_ZN3PID16apply_saturationEv+0x6a>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	edd3 7a08 	vldr	s15, [r3, #32]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	edc3 7a08 	vstr	s15, [r3, #32]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	; 0x28
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001674:	f008 fa46 	bl	8009b04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001678:	4b5b      	ldr	r3, [pc, #364]	; (80017e8 <pvPortMallocMicroROS+0x180>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d101      	bne.n	8001684 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8001680:	f000 f98a 	bl	8001998 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001684:	4b59      	ldr	r3, [pc, #356]	; (80017ec <pvPortMallocMicroROS+0x184>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4013      	ands	r3, r2
 800168c:	2b00      	cmp	r3, #0
 800168e:	f040 8092 	bne.w	80017b6 <pvPortMallocMicroROS+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d01f      	beq.n	80016d8 <pvPortMallocMicroROS+0x70>
			{
				xWantedSize += xHeapStructSize;
 8001698:	2208      	movs	r2, #8
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d016      	beq.n	80016d8 <pvPortMallocMicroROS+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f023 0307 	bic.w	r3, r3, #7
 80016b0:	3308      	adds	r3, #8
 80016b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00c      	beq.n	80016d8 <pvPortMallocMicroROS+0x70>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80016be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016c2:	b672      	cpsid	i
 80016c4:	f383 8811 	msr	BASEPRI, r3
 80016c8:	f3bf 8f6f 	isb	sy
 80016cc:	f3bf 8f4f 	dsb	sy
 80016d0:	b662      	cpsie	i
 80016d2:	617b      	str	r3, [r7, #20]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80016d4:	bf00      	nop
 80016d6:	e7fe      	b.n	80016d6 <pvPortMallocMicroROS+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d06b      	beq.n	80017b6 <pvPortMallocMicroROS+0x14e>
 80016de:	4b44      	ldr	r3, [pc, #272]	; (80017f0 <pvPortMallocMicroROS+0x188>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d866      	bhi.n	80017b6 <pvPortMallocMicroROS+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80016e8:	4b42      	ldr	r3, [pc, #264]	; (80017f4 <pvPortMallocMicroROS+0x18c>)
 80016ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80016ec:	4b41      	ldr	r3, [pc, #260]	; (80017f4 <pvPortMallocMicroROS+0x18c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80016f2:	e004      	b.n	80016fe <pvPortMallocMicroROS+0x96>
				{
					pxPreviousBlock = pxBlock;
 80016f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80016f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80016fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	429a      	cmp	r2, r3
 8001706:	d903      	bls.n	8001710 <pvPortMallocMicroROS+0xa8>
 8001708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f1      	bne.n	80016f4 <pvPortMallocMicroROS+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001710:	4b35      	ldr	r3, [pc, #212]	; (80017e8 <pvPortMallocMicroROS+0x180>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001716:	429a      	cmp	r2, r3
 8001718:	d04d      	beq.n	80017b6 <pvPortMallocMicroROS+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800171a:	6a3b      	ldr	r3, [r7, #32]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2208      	movs	r2, #8
 8001720:	4413      	add	r3, r2
 8001722:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	6a3b      	ldr	r3, [r7, #32]
 800172a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800172c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	1ad2      	subs	r2, r2, r3
 8001734:	2308      	movs	r3, #8
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	429a      	cmp	r2, r3
 800173a:	d921      	bls.n	8001780 <pvPortMallocMicroROS+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800173c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	2b00      	cmp	r3, #0
 800174c:	d00c      	beq.n	8001768 <pvPortMallocMicroROS+0x100>
	__asm volatile
 800174e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001752:	b672      	cpsid	i
 8001754:	f383 8811 	msr	BASEPRI, r3
 8001758:	f3bf 8f6f 	isb	sy
 800175c:	f3bf 8f4f 	dsb	sy
 8001760:	b662      	cpsie	i
 8001762:	613b      	str	r3, [r7, #16]
}
 8001764:	bf00      	nop
 8001766:	e7fe      	b.n	8001766 <pvPortMallocMicroROS+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	685a      	ldr	r2, [r3, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	1ad2      	subs	r2, r2, r3
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800177a:	69b8      	ldr	r0, [r7, #24]
 800177c:	f000 f96e 	bl	8001a5c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001780:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <pvPortMallocMicroROS+0x188>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	4a19      	ldr	r2, [pc, #100]	; (80017f0 <pvPortMallocMicroROS+0x188>)
 800178c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800178e:	4b18      	ldr	r3, [pc, #96]	; (80017f0 <pvPortMallocMicroROS+0x188>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <pvPortMallocMicroROS+0x190>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d203      	bcs.n	80017a2 <pvPortMallocMicroROS+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800179a:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <pvPortMallocMicroROS+0x188>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a16      	ldr	r2, [pc, #88]	; (80017f8 <pvPortMallocMicroROS+0x190>)
 80017a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80017a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	4b11      	ldr	r3, [pc, #68]	; (80017ec <pvPortMallocMicroROS+0x184>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	431a      	orrs	r2, r3
 80017ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80017b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80017b6:	f008 f9b3 	bl	8009b20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	f003 0307 	and.w	r3, r3, #7
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d00c      	beq.n	80017de <pvPortMallocMicroROS+0x176>
	__asm volatile
 80017c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017c8:	b672      	cpsid	i
 80017ca:	f383 8811 	msr	BASEPRI, r3
 80017ce:	f3bf 8f6f 	isb	sy
 80017d2:	f3bf 8f4f 	dsb	sy
 80017d6:	b662      	cpsie	i
 80017d8:	60fb      	str	r3, [r7, #12]
}
 80017da:	bf00      	nop
 80017dc:	e7fe      	b.n	80017dc <pvPortMallocMicroROS+0x174>
	return pvReturn;
 80017de:	69fb      	ldr	r3, [r7, #28]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3728      	adds	r7, #40	; 0x28
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20005a48 	.word	0x20005a48
 80017ec:	20005a54 	.word	0x20005a54
 80017f0:	20005a4c 	.word	0x20005a4c
 80017f4:	20005a40 	.word	0x20005a40
 80017f8:	20005a50 	.word	0x20005a50

080017fc <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d04c      	beq.n	80018a8 <vPortFreeMicroROS+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800180e:	2308      	movs	r3, #8
 8001810:	425b      	negs	r3, r3
 8001812:	697a      	ldr	r2, [r7, #20]
 8001814:	4413      	add	r3, r2
 8001816:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	685a      	ldr	r2, [r3, #4]
 8001820:	4b23      	ldr	r3, [pc, #140]	; (80018b0 <vPortFreeMicroROS+0xb4>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4013      	ands	r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d10c      	bne.n	8001844 <vPortFreeMicroROS+0x48>
	__asm volatile
 800182a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800182e:	b672      	cpsid	i
 8001830:	f383 8811 	msr	BASEPRI, r3
 8001834:	f3bf 8f6f 	isb	sy
 8001838:	f3bf 8f4f 	dsb	sy
 800183c:	b662      	cpsie	i
 800183e:	60fb      	str	r3, [r7, #12]
}
 8001840:	bf00      	nop
 8001842:	e7fe      	b.n	8001842 <vPortFreeMicroROS+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d00c      	beq.n	8001866 <vPortFreeMicroROS+0x6a>
	__asm volatile
 800184c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001850:	b672      	cpsid	i
 8001852:	f383 8811 	msr	BASEPRI, r3
 8001856:	f3bf 8f6f 	isb	sy
 800185a:	f3bf 8f4f 	dsb	sy
 800185e:	b662      	cpsie	i
 8001860:	60bb      	str	r3, [r7, #8]
}
 8001862:	bf00      	nop
 8001864:	e7fe      	b.n	8001864 <vPortFreeMicroROS+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <vPortFreeMicroROS+0xb4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4013      	ands	r3, r2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d019      	beq.n	80018a8 <vPortFreeMicroROS+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d115      	bne.n	80018a8 <vPortFreeMicroROS+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <vPortFreeMicroROS+0xb4>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	43db      	mvns	r3, r3
 8001886:	401a      	ands	r2, r3
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800188c:	f008 f93a 	bl	8009b04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	4b07      	ldr	r3, [pc, #28]	; (80018b4 <vPortFreeMicroROS+0xb8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4413      	add	r3, r2
 800189a:	4a06      	ldr	r2, [pc, #24]	; (80018b4 <vPortFreeMicroROS+0xb8>)
 800189c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800189e:	6938      	ldr	r0, [r7, #16]
 80018a0:	f000 f8dc 	bl	8001a5c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80018a4:	f008 f93c 	bl	8009b20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80018a8:	bf00      	nop
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20005a54 	.word	0x20005a54
 80018b4:	20005a4c 	.word	0x20005a4c

080018b8 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80018b8:	b480      	push	{r7}
 80018ba:	b087      	sub	sp, #28
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80018c4:	2308      	movs	r3, #8
 80018c6:	425b      	negs	r3, r3
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	4413      	add	r3, r2
 80018cc:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <getBlockSize+0x38>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	43db      	mvns	r3, r3
 80018dc:	4013      	ands	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]

	return count;
 80018e0:	68fb      	ldr	r3, [r7, #12]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	371c      	adds	r7, #28
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20005a54 	.word	0x20005a54

080018f4 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80018fe:	f008 f901 	bl	8009b04 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001902:	6838      	ldr	r0, [r7, #0]
 8001904:	f7ff feb0 	bl	8001668 <pvPortMallocMicroROS>
 8001908:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d017      	beq.n	8001940 <pvPortReallocMicroROS+0x4c>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d014      	beq.n	8001940 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f7ff ffce 	bl	80018b8 <getBlockSize>
 800191c:	4603      	mov	r3, r0
 800191e:	2208      	movs	r2, #8
 8001920:	1a9b      	subs	r3, r3, r2
 8001922:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	429a      	cmp	r2, r3
 800192a:	d201      	bcs.n	8001930 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	6879      	ldr	r1, [r7, #4]
 8001934:	68b8      	ldr	r0, [r7, #8]
 8001936:	f019 f8c6 	bl	801aac6 <memcpy>

		vPortFreeMicroROS(pv);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff ff5e 	bl	80017fc <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001940:	f008 f8ee 	bl	8009b20 <xTaskResumeAll>

	return newmem;
 8001944:	68bb      	ldr	r3, [r7, #8]
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b086      	sub	sp, #24
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001958:	f008 f8d4 	bl	8009b04 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	fb02 f303 	mul.w	r3, r2, r3
 8001964:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8001966:	6978      	ldr	r0, [r7, #20]
 8001968:	f7ff fe7e 	bl	8001668 <pvPortMallocMicroROS>
 800196c:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001972:	e004      	b.n	800197e <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	613a      	str	r2, [r7, #16]
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	1e5a      	subs	r2, r3, #1
 8001982:	617a      	str	r2, [r7, #20]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f5      	bne.n	8001974 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8001988:	f008 f8ca 	bl	8009b20 <xTaskResumeAll>
  	return mem;
 800198c:	68fb      	ldr	r3, [r7, #12]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800199e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80019a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80019a4:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <prvHeapInit+0xac>)
 80019a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d00c      	beq.n	80019cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	3307      	adds	r3, #7
 80019b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f023 0307 	bic.w	r3, r3, #7
 80019be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80019c0:	68ba      	ldr	r2, [r7, #8]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	4a1f      	ldr	r2, [pc, #124]	; (8001a44 <prvHeapInit+0xac>)
 80019c8:	4413      	add	r3, r2
 80019ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019d0:	4a1d      	ldr	r2, [pc, #116]	; (8001a48 <prvHeapInit+0xb0>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80019d6:	4b1c      	ldr	r3, [pc, #112]	; (8001a48 <prvHeapInit+0xb0>)
 80019d8:	2200      	movs	r2, #0
 80019da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	4413      	add	r3, r2
 80019e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80019e4:	2208      	movs	r2, #8
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	1a9b      	subs	r3, r3, r2
 80019ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f023 0307 	bic.w	r3, r3, #7
 80019f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	4a15      	ldr	r2, [pc, #84]	; (8001a4c <prvHeapInit+0xb4>)
 80019f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80019fa:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <prvHeapInit+0xb4>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2200      	movs	r2, #0
 8001a00:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <prvHeapInit+0xb4>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	1ad2      	subs	r2, r2, r3
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001a18:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <prvHeapInit+0xb4>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <prvHeapInit+0xb8>)
 8001a26:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	4a09      	ldr	r2, [pc, #36]	; (8001a54 <prvHeapInit+0xbc>)
 8001a2e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001a30:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <prvHeapInit+0xc0>)
 8001a32:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001a36:	601a      	str	r2, [r3, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	20001e40 	.word	0x20001e40
 8001a48:	20005a40 	.word	0x20005a40
 8001a4c:	20005a48 	.word	0x20005a48
 8001a50:	20005a50 	.word	0x20005a50
 8001a54:	20005a4c 	.word	0x20005a4c
 8001a58:	20005a54 	.word	0x20005a54

08001a5c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001a64:	4b28      	ldr	r3, [pc, #160]	; (8001b08 <prvInsertBlockIntoFreeList+0xac>)
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	e002      	b.n	8001a70 <prvInsertBlockIntoFreeList+0x14>
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d8f7      	bhi.n	8001a6a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	68ba      	ldr	r2, [r7, #8]
 8001a84:	4413      	add	r3, r2
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d108      	bne.n	8001a9e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	441a      	add	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	441a      	add	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d118      	bne.n	8001ae4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <prvInsertBlockIntoFreeList+0xb0>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d00d      	beq.n	8001ada <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	441a      	add	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	e008      	b.n	8001aec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <prvInsertBlockIntoFreeList+0xb0>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	e003      	b.n	8001aec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d002      	beq.n	8001afa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001afa:	bf00      	nop
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20005a40 	.word	0x20005a40
 8001b0c:	20005a48 	.word	0x20005a48

08001b10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b16:	4b10      	ldr	r3, [pc, #64]	; (8001b58 <MX_DMA_Init+0x48>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a0f      	ldr	r2, [pc, #60]	; (8001b58 <MX_DMA_Init+0x48>)
 8001b1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b0d      	ldr	r3, [pc, #52]	; (8001b58 <MX_DMA_Init+0x48>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b2a:	607b      	str	r3, [r7, #4]
 8001b2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2105      	movs	r1, #5
 8001b32:	200c      	movs	r0, #12
 8001b34:	f001 fe60 	bl	80037f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b38:	200c      	movs	r0, #12
 8001b3a:	f001 fe79 	bl	8003830 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2105      	movs	r1, #5
 8001b42:	200e      	movs	r0, #14
 8001b44:	f001 fe58 	bl	80037f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001b48:	200e      	movs	r0, #14
 8001b4a:	f001 fe71 	bl	8003830 <HAL_NVIC_EnableIRQ>

}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800

08001b5c <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001b6a:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8001b6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b70:	4904      	ldr	r1, [pc, #16]	; (8001b84 <cubemx_transport_open+0x28>)
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f005 f85a 	bl	8006c2c <HAL_UART_Receive_DMA>
    return true;
 8001b78:	2301      	movs	r3, #1
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20005a58 	.word	0x20005a58

08001b88 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001b96:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8001b98:	68f8      	ldr	r0, [r7, #12]
 8001b9a:	f005 f88b 	bl	8006cb4 <HAL_UART_DMAStop>
    return true;
 8001b9e:	2301      	movs	r3, #1
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, const uint8_t * buf, size_t len, uint8_t * err){
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
 8001bb4:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001bbc:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001bc2:	2b20      	cmp	r3, #32
 8001bc4:	d11a      	bne.n	8001bfc <cubemx_transport_write+0x54>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	461a      	mov	r2, r3
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	6978      	ldr	r0, [r7, #20]
 8001bd0:	f004 ffb0 	bl	8006b34 <HAL_UART_Transmit_DMA>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8001bd8:	e002      	b.n	8001be0 <cubemx_transport_write+0x38>
            osDelay(1);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f006 ff08 	bl	80089f0 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8001be0:	7cfb      	ldrb	r3, [r7, #19]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d103      	bne.n	8001bee <cubemx_transport_write+0x46>
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001bea:	2b20      	cmp	r3, #32
 8001bec:	d1f5      	bne.n	8001bda <cubemx_transport_write+0x32>
        }

        return (ret == HAL_OK) ? len : 0;
 8001bee:	7cfb      	ldrb	r3, [r7, #19]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <cubemx_transport_write+0x50>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	e002      	b.n	8001bfe <cubemx_transport_write+0x56>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	e000      	b.n	8001bfe <cubemx_transport_write+0x56>
    }else{
        return 0;
 8001bfc:	2300      	movs	r3, #0
    }
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b088      	sub	sp, #32
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
 8001c14:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001c1c:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c22:	b672      	cpsid	i
}
 8001c24:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8001c32:	4a1c      	ldr	r2, [pc, #112]	; (8001ca4 <cubemx_transport_read+0x9c>)
 8001c34:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001c36:	b662      	cpsie	i
}
 8001c38:	bf00      	nop
        __enable_irq();
        ms_used++;
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001c40:	2001      	movs	r0, #1
 8001c42:	f006 fed5 	bl	80089f0 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8001c46:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <cubemx_transport_read+0xa0>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	4b16      	ldr	r3, [pc, #88]	; (8001ca4 <cubemx_transport_read+0x9c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d103      	bne.n	8001c5a <cubemx_transport_read+0x52>
 8001c52:	69fa      	ldr	r2, [r7, #28]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	dbe3      	blt.n	8001c22 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001c5e:	e011      	b.n	8001c84 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <cubemx_transport_read+0xa0>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	440b      	add	r3, r1
 8001c6a:	4910      	ldr	r1, [pc, #64]	; (8001cac <cubemx_transport_read+0xa4>)
 8001c6c:	5c8a      	ldrb	r2, [r1, r2]
 8001c6e:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8001c70:	4b0d      	ldr	r3, [pc, #52]	; (8001ca8 <cubemx_transport_read+0xa0>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	3301      	adds	r3, #1
 8001c76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c7a:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <cubemx_transport_read+0xa0>)
 8001c7c:	6013      	str	r3, [r2, #0]
        wrote++;
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	3301      	adds	r3, #1
 8001c82:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001c84:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <cubemx_transport_read+0xa0>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <cubemx_transport_read+0x9c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d003      	beq.n	8001c98 <cubemx_transport_read+0x90>
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d3e3      	bcc.n	8001c60 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8001c98:	69bb      	ldr	r3, [r7, #24]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3720      	adds	r7, #32
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	2000625c 	.word	0x2000625c
 8001ca8:	20006258 	.word	0x20006258
 8001cac:	20005a58 	.word	0x20005a58

08001cb0 <_Z16MX_FREERTOS_Initv>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001cb4:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <_Z16MX_FREERTOS_Initv+0x18>)
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4804      	ldr	r0, [pc, #16]	; (8001ccc <_Z16MX_FREERTOS_Initv+0x1c>)
 8001cba:	f006 fdf3 	bl	80088a4 <osThreadNew>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	4a03      	ldr	r2, [pc, #12]	; (8001cd0 <_Z16MX_FREERTOS_Initv+0x20>)
 8001cc2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	0801b8fc 	.word	0x0801b8fc
 8001ccc:	08001cd5 	.word	0x08001cd5
 8001cd0:	20006260 	.word	0x20006260

08001cd4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001cd4:	b5b0      	push	{r4, r5, r7, lr}
 8001cd6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001cda:	af02      	add	r7, sp, #8
 8001cdc:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8001ce0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001ce4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartDefaultTask */
	rmw_uros_set_custom_transport(
 8001ce6:	4b6f      	ldr	r3, [pc, #444]	; (8001ea4 <_Z16StartDefaultTaskPv+0x1d0>)
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	4b6f      	ldr	r3, [pc, #444]	; (8001ea8 <_Z16StartDefaultTaskPv+0x1d4>)
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	4b6f      	ldr	r3, [pc, #444]	; (8001eac <_Z16StartDefaultTaskPv+0x1d8>)
 8001cf0:	4a6f      	ldr	r2, [pc, #444]	; (8001eb0 <_Z16StartDefaultTaskPv+0x1dc>)
 8001cf2:	4970      	ldr	r1, [pc, #448]	; (8001eb4 <_Z16StartDefaultTaskPv+0x1e0>)
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	f00b f9cb 	bl	800d090 <rmw_uros_set_custom_transport>
		cubemx_transport_open,
		cubemx_transport_close,
		cubemx_transport_write,
		cubemx_transport_read);

	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001cfa:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f00b f8fc 	bl	800cefc <rcutils_get_zero_initialized_allocator>
	freeRTOS_allocator.allocate = microros_allocate;
 8001d04:	4b6c      	ldr	r3, [pc, #432]	; (8001eb8 <_Z16StartDefaultTaskPv+0x1e4>)
 8001d06:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	freeRTOS_allocator.deallocate = microros_deallocate;
 8001d0a:	4b6c      	ldr	r3, [pc, #432]	; (8001ebc <_Z16StartDefaultTaskPv+0x1e8>)
 8001d0c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	freeRTOS_allocator.reallocate = microros_reallocate;
 8001d10:	4b6b      	ldr	r3, [pc, #428]	; (8001ec0 <_Z16StartDefaultTaskPv+0x1ec>)
 8001d12:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001d16:	4b6b      	ldr	r3, [pc, #428]	; (8001ec4 <_Z16StartDefaultTaskPv+0x1f0>)
 8001d18:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8

	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) return;
 8001d1c:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001d20:	4618      	mov	r0, r3
 8001d22:	f00b f8f9 	bl	800cf18 <rcutils_set_default_allocator>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f083 0301 	eor.w	r3, r3, #1
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f040 80a6 	bne.w	8001e80 <_Z16StartDefaultTaskPv+0x1ac>

	rcl_ret_t rc;
	rcl_node_t node; // nodo;
	rcl_service_t setup_service, control_service; //servizi
	const char* setup_service_name = "/setup";
 8001d34:	4b64      	ldr	r3, [pc, #400]	; (8001ec8 <_Z16StartDefaultTaskPv+0x1f4>)
 8001d36:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
	const char* control_service_name = "/control"; //nomi dei servizi
 8001d3a:	4b64      	ldr	r3, [pc, #400]	; (8001ecc <_Z16StartDefaultTaskPv+0x1f8>)
 8001d3c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
	const rosidl_service_type_support_t* setup_type_support =
		ROSIDL_GET_SRV_TYPE_SUPPORT(racs_services, srv, Setup);
 8001d40:	f009 fb8a 	bl	800b458 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Setup>
 8001d44:	f8c7 01ec 	str.w	r0, [r7, #492]	; 0x1ec
	const rosidl_service_type_support_t* control_type_support =
		ROSIDL_GET_SRV_TYPE_SUPPORT(racs_services, srv, Control);
 8001d48:	f009 fb60 	bl	800b40c <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Control>
 8001d4c:	f8c7 01e8 	str.w	r0, [r7, #488]	; 0x1e8
	racs_services__srv__Setup_Request req_setup;
	racs_services__srv__Setup_Response res_setup;
	racs_services__srv__Control_Request req_control;
	racs_services__srv__Control_Response res_control;

	allocator = rcl_get_default_allocator();
 8001d50:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001d54:	4618      	mov	r0, r3
 8001d56:	f00b f8fd 	bl	800cf54 <rcutils_get_default_allocator>
 8001d5a:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8001d5e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001d62:	f507 74ba 	add.w	r4, r7, #372	; 0x174
 8001d66:	461d      	mov	r5, r3
 8001d68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d6c:	682b      	ldr	r3, [r5, #0]
 8001d6e:	6023      	str	r3, [r4, #0]

	rc = rclc_support_init(&support, 0, NULL, &allocator);
 8001d70:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001d74:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	f00a fff0 	bl	800cd60 <rclc_support_init>
 8001d80:	f8c7 01e4 	str.w	r0, [r7, #484]	; 0x1e4
	if (rc != RCL_RET_OK) return;
 8001d84:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d17b      	bne.n	8001e84 <_Z16StartDefaultTaskPv+0x1b0>

	rc = rclc_node_init_default(&node, "STM32_node", "", &support);
 8001d8c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001d90:	f507 70e2 	add.w	r0, r7, #452	; 0x1c4
 8001d94:	4a4e      	ldr	r2, [pc, #312]	; (8001ed0 <_Z16StartDefaultTaskPv+0x1fc>)
 8001d96:	494f      	ldr	r1, [pc, #316]	; (8001ed4 <_Z16StartDefaultTaskPv+0x200>)
 8001d98:	f00b f82c 	bl	800cdf4 <rclc_node_init_default>
 8001d9c:	f8c7 01e4 	str.w	r0, [r7, #484]	; 0x1e4
	if (rc != RCL_RET_OK) return;
 8001da0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d16f      	bne.n	8001e88 <_Z16StartDefaultTaskPv+0x1b4>

	rc = rclc_service_init_default(
 8001da8:	f507 71e2 	add.w	r1, r7, #452	; 0x1c4
 8001dac:	f507 70e0 	add.w	r0, r7, #448	; 0x1c0
 8001db0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001db4:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8001db8:	f00b f85e 	bl	800ce78 <rclc_service_init_default>
 8001dbc:	f8c7 01e4 	str.w	r0, [r7, #484]	; 0x1e4
		&setup_service, &node, setup_type_support, setup_service_name);

	if (rc != RCL_RET_OK) return;
 8001dc0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d161      	bne.n	8001e8c <_Z16StartDefaultTaskPv+0x1b8>

	rc = rclc_service_init_default(
 8001dc8:	f507 71e2 	add.w	r1, r7, #452	; 0x1c4
 8001dcc:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 8001dd0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001dd4:	f8d7 21e8 	ldr.w	r2, [r7, #488]	; 0x1e8
 8001dd8:	f00b f84e 	bl	800ce78 <rclc_service_init_default>
 8001ddc:	f8c7 01e4 	str.w	r0, [r7, #484]	; 0x1e4
		&control_service, &node, control_type_support, control_service_name);

	if (rc != RCL_RET_OK) return;
 8001de0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d153      	bne.n	8001e90 <_Z16StartDefaultTaskPv+0x1bc>

	rclc_executor_t executor;
	executor = rclc_executor_get_zero_initialized_executor();
 8001de8:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8001dec:	f5a3 74a4 	sub.w	r4, r3, #328	; 0x148
 8001df0:	463b      	mov	r3, r7
 8001df2:	4618      	mov	r0, r3
 8001df4:	f00a fcbc 	bl	800c770 <rclc_executor_get_zero_initialized_executor>
 8001df8:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8001dfc:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001e00:	4620      	mov	r0, r4
 8001e02:	4619      	mov	r1, r3
 8001e04:	2390      	movs	r3, #144	; 0x90
 8001e06:	461a      	mov	r2, r3
 8001e08:	f018 fe5d 	bl	801aac6 <memcpy>
	unsigned int num_handles = 2;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
	rclc_executor_init(&executor, &support.context, num_handles, &allocator);
 8001e12:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001e16:	f507 71c4 	add.w	r1, r7, #392	; 0x188
 8001e1a:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8001e1e:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8001e22:	f00a fcb1 	bl	800c788 <rclc_executor_init>

	rc = rclc_executor_add_service(
 8001e26:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001e2a:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8001e2e:	f507 71e0 	add.w	r1, r7, #448	; 0x1c0
 8001e32:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8001e36:	4c28      	ldr	r4, [pc, #160]	; (8001ed8 <_Z16StartDefaultTaskPv+0x204>)
 8001e38:	9400      	str	r4, [sp, #0]
 8001e3a:	f00a fd21 	bl	800c880 <rclc_executor_add_service>
 8001e3e:	f8c7 01e4 	str.w	r0, [r7, #484]	; 0x1e4
		&executor, &setup_service, &req_setup,
		&res_setup, setup_callback);
	if (rc != RCL_RET_OK) return;
 8001e42:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d124      	bne.n	8001e94 <_Z16StartDefaultTaskPv+0x1c0>

	rc = rclc_executor_add_service(
 8001e4a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001e4e:	f507 72a2 	add.w	r2, r7, #324	; 0x144
 8001e52:	f507 71de 	add.w	r1, r7, #444	; 0x1bc
 8001e56:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8001e5a:	4c20      	ldr	r4, [pc, #128]	; (8001edc <_Z16StartDefaultTaskPv+0x208>)
 8001e5c:	9400      	str	r4, [sp, #0]
 8001e5e:	f00a fd0f 	bl	800c880 <rclc_executor_add_service>
 8001e62:	f8c7 01e4 	str.w	r0, [r7, #484]	; 0x1e4
		&executor, &control_service, &req_control,
		&res_control, control_callback);
	if (rc != RCL_RET_OK) return;
 8001e66:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d114      	bne.n	8001e98 <_Z16StartDefaultTaskPv+0x1c4>

	rclc_executor_spin(&executor);
 8001e6e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001e72:	4618      	mov	r0, r3
 8001e74:	f00a ff34 	bl	800cce0 <rclc_executor_spin>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001e78:	2001      	movs	r0, #1
 8001e7a:	f006 fdb9 	bl	80089f0 <osDelay>
 8001e7e:	e7fb      	b.n	8001e78 <_Z16StartDefaultTaskPv+0x1a4>
	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) return;
 8001e80:	bf00      	nop
 8001e82:	e00a      	b.n	8001e9a <_Z16StartDefaultTaskPv+0x1c6>
	if (rc != RCL_RET_OK) return;
 8001e84:	bf00      	nop
 8001e86:	e008      	b.n	8001e9a <_Z16StartDefaultTaskPv+0x1c6>
	if (rc != RCL_RET_OK) return;
 8001e88:	bf00      	nop
 8001e8a:	e006      	b.n	8001e9a <_Z16StartDefaultTaskPv+0x1c6>
	if (rc != RCL_RET_OK) return;
 8001e8c:	bf00      	nop
 8001e8e:	e004      	b.n	8001e9a <_Z16StartDefaultTaskPv+0x1c6>
	if (rc != RCL_RET_OK) return;
 8001e90:	bf00      	nop
 8001e92:	e002      	b.n	8001e9a <_Z16StartDefaultTaskPv+0x1c6>
	if (rc != RCL_RET_OK) return;
 8001e94:	bf00      	nop
 8001e96:	e000      	b.n	8001e9a <_Z16StartDefaultTaskPv+0x1c6>
	if (rc != RCL_RET_OK) return;
 8001e98:	bf00      	nop
  }
  /* USER CODE END StartDefaultTask */
}
 8001e9a:	f507 77fc 	add.w	r7, r7, #504	; 0x1f8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	08001c09 	.word	0x08001c09
 8001ea8:	08001ba9 	.word	0x08001ba9
 8001eac:	08001b89 	.word	0x08001b89
 8001eb0:	08001b5d 	.word	0x08001b5d
 8001eb4:	200065e4 	.word	0x200065e4
 8001eb8:	080021e5 	.word	0x080021e5
 8001ebc:	08002229 	.word	0x08002229
 8001ec0:	08002261 	.word	0x08002261
 8001ec4:	080022cd 	.word	0x080022cd
 8001ec8:	0801b8a4 	.word	0x0801b8a4
 8001ecc:	0801b8ac 	.word	0x0801b8ac
 8001ed0:	0801b8b8 	.word	0x0801b8b8
 8001ed4:	0801b8bc 	.word	0x0801b8bc
 8001ed8:	080006cd 	.word	0x080006cd
 8001edc:	080006ad 	.word	0x080006ad

08001ee0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08c      	sub	sp, #48	; 0x30
 8001ee4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee6:	f107 031c 	add.w	r3, r7, #28
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]
 8001ef2:	60da      	str	r2, [r3, #12]
 8001ef4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ef6:	4b58      	ldr	r3, [pc, #352]	; (8002058 <MX_GPIO_Init+0x178>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	4a57      	ldr	r2, [pc, #348]	; (8002058 <MX_GPIO_Init+0x178>)
 8001efc:	f043 0310 	orr.w	r3, r3, #16
 8001f00:	6313      	str	r3, [r2, #48]	; 0x30
 8001f02:	4b55      	ldr	r3, [pc, #340]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f06:	f003 0310 	and.w	r3, r3, #16
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f0e:	4b52      	ldr	r3, [pc, #328]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	4a51      	ldr	r2, [pc, #324]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f14:	f043 0304 	orr.w	r3, r3, #4
 8001f18:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1a:	4b4f      	ldr	r3, [pc, #316]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	f003 0304 	and.w	r3, r3, #4
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f26:	4b4c      	ldr	r3, [pc, #304]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	4a4b      	ldr	r2, [pc, #300]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f30:	6313      	str	r3, [r2, #48]	; 0x30
 8001f32:	4b49      	ldr	r3, [pc, #292]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	4b46      	ldr	r3, [pc, #280]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a45      	ldr	r2, [pc, #276]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b43      	ldr	r3, [pc, #268]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f56:	4b40      	ldr	r3, [pc, #256]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	4a3f      	ldr	r2, [pc, #252]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f5c:	f043 0302 	orr.w	r3, r3, #2
 8001f60:	6313      	str	r3, [r2, #48]	; 0x30
 8001f62:	4b3d      	ldr	r3, [pc, #244]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f6e:	4b3a      	ldr	r3, [pc, #232]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a39      	ldr	r2, [pc, #228]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f74:	f043 0308 	orr.w	r3, r3, #8
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b37      	ldr	r3, [pc, #220]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0308 	and.w	r3, r3, #8
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f86:	4b34      	ldr	r3, [pc, #208]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4a33      	ldr	r2, [pc, #204]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4b31      	ldr	r3, [pc, #196]	; (8002058 <MX_GPIO_Init+0x178>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f9a:	603b      	str	r3, [r7, #0]
 8001f9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f244 0181 	movw	r1, #16513	; 0x4081
 8001fa4:	482d      	ldr	r0, [pc, #180]	; (800205c <MX_GPIO_Init+0x17c>)
 8001fa6:	f002 fa2b 	bl	8004400 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MOTOR5_INA_Pin|MOTOR5_INB_Pin|MOTOR1_INA_Pin|MOTOR1_INB_Pin
 8001faa:	2200      	movs	r2, #0
 8001fac:	f24c 01ff 	movw	r1, #49407	; 0xc0ff
 8001fb0:	482b      	ldr	r0, [pc, #172]	; (8002060 <MX_GPIO_Init+0x180>)
 8001fb2:	f002 fa25 	bl	8004400 <HAL_GPIO_WritePin>
                          |MOTOR2_INA_Pin|MOTOR2_INB_Pin|MOTOR3_INA_Pin|MOTOR3_INB_Pin
                          |MOTOR4_INA_Pin|MOTOR4_INB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MOTOR6_INA_Pin|MOTOR6_INB_Pin|PIN_TOGGLE_Pin|MOTORS_EN_Pin
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f647 616c 	movw	r1, #32364	; 0x7e6c
 8001fbc:	4829      	ldr	r0, [pc, #164]	; (8002064 <MX_GPIO_Init+0x184>)
 8001fbe:	f002 fa1f 	bl	8004400 <HAL_GPIO_WritePin>
                          |MOTOR1_END_Pin|MOTOR2_END_Pin|MOTOR3_END_Pin|MOTOR4_END_Pin
                          |MOTOR5_END_Pin|MOTOR6_END_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001fc2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fc8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001fd2:	f107 031c 	add.w	r3, r7, #28
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4823      	ldr	r0, [pc, #140]	; (8002068 <MX_GPIO_Init+0x188>)
 8001fda:	f002 f84d 	bl	8004078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001fde:	f244 0381 	movw	r3, #16513	; 0x4081
 8001fe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff0:	f107 031c 	add.w	r3, r7, #28
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4819      	ldr	r0, [pc, #100]	; (800205c <MX_GPIO_Init+0x17c>)
 8001ff8:	f002 f83e 	bl	8004078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = MOTOR5_INA_Pin|MOTOR5_INB_Pin|MOTOR1_INA_Pin|MOTOR1_INB_Pin
 8001ffc:	f24c 03ff 	movw	r3, #49407	; 0xc0ff
 8002000:	61fb      	str	r3, [r7, #28]
                          |MOTOR2_INA_Pin|MOTOR2_INB_Pin|MOTOR3_INA_Pin|MOTOR3_INB_Pin
                          |MOTOR4_INA_Pin|MOTOR4_INB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002002:	2301      	movs	r3, #1
 8002004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200a:	2300      	movs	r3, #0
 800200c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800200e:	f107 031c 	add.w	r3, r7, #28
 8002012:	4619      	mov	r1, r3
 8002014:	4812      	ldr	r0, [pc, #72]	; (8002060 <MX_GPIO_Init+0x180>)
 8002016:	f002 f82f 	bl	8004078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin
                           PGPin PGPin */
  GPIO_InitStruct.Pin = MOTOR6_INA_Pin|MOTOR6_INB_Pin|PIN_TOGGLE_Pin|MOTORS_EN_Pin
 800201a:	f647 636c 	movw	r3, #32364	; 0x7e6c
 800201e:	61fb      	str	r3, [r7, #28]
                          |MOTOR1_END_Pin|MOTOR2_END_Pin|MOTOR3_END_Pin|MOTOR4_END_Pin
                          |MOTOR5_END_Pin|MOTOR6_END_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002020:	2301      	movs	r3, #1
 8002022:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002028:	2300      	movs	r3, #0
 800202a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	4619      	mov	r1, r3
 8002032:	480c      	ldr	r0, [pc, #48]	; (8002064 <MX_GPIO_Init+0x184>)
 8002034:	f002 f820 	bl	8004078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002038:	2380      	movs	r3, #128	; 0x80
 800203a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800203c:	2300      	movs	r3, #0
 800203e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002044:	f107 031c 	add.w	r3, r7, #28
 8002048:	4619      	mov	r1, r3
 800204a:	4806      	ldr	r0, [pc, #24]	; (8002064 <MX_GPIO_Init+0x184>)
 800204c:	f002 f814 	bl	8004078 <HAL_GPIO_Init>

}
 8002050:	bf00      	nop
 8002052:	3730      	adds	r7, #48	; 0x30
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40023800 	.word	0x40023800
 800205c:	40020400 	.word	0x40020400
 8002060:	40020c00 	.word	0x40020c00
 8002064:	40021800 	.word	0x40021800
 8002068:	40020800 	.word	0x40020800

0800206c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002070:	f001 fab9 	bl	80035e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002074:	f000 f81e 	bl	80020b4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002078:	f7ff ff32 	bl	8001ee0 <MX_GPIO_Init>
  MX_DMA_Init();
 800207c:	f7ff fd48 	bl	8001b10 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002080:	f001 f8c0 	bl	8003204 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002084:	f001 f9be 	bl	8003404 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8002088:	f000 fc38 	bl	80028fc <MX_TIM1_Init>
  MX_TIM2_Init();
 800208c:	f000 fcea 	bl	8002a64 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002090:	f000 fd3c 	bl	8002b0c <MX_TIM3_Init>
  MX_TIM4_Init();
 8002094:	f000 fd90 	bl	8002bb8 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002098:	f000 fde4 	bl	8002c64 <MX_TIM5_Init>
  MX_TIM8_Init();
 800209c:	f000 fe38 	bl	8002d10 <MX_TIM8_Init>
  MX_TIM9_Init();
 80020a0:	f000 fe90 	bl	8002dc4 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80020a4:	f006 fb94 	bl	80087d0 <osKernelInitialize>
  MX_FREERTOS_Init();
 80020a8:	f7ff fe02 	bl	8001cb0 <_Z16MX_FREERTOS_Initv>

  /* Start scheduler */
  osKernelStart();
 80020ac:	f006 fbc4 	bl	8008838 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020b0:	e7fe      	b.n	80020b0 <main+0x44>
	...

080020b4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b094      	sub	sp, #80	; 0x50
 80020b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ba:	f107 031c 	add.w	r3, r7, #28
 80020be:	2234      	movs	r2, #52	; 0x34
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f018 fbce 	bl	801a864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020c8:	f107 0308 	add.w	r3, r7, #8
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80020d8:	f002 faf4 	bl	80046c4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020dc:	4b33      	ldr	r3, [pc, #204]	; (80021ac <_Z18SystemClock_Configv+0xf8>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e0:	4a32      	ldr	r2, [pc, #200]	; (80021ac <_Z18SystemClock_Configv+0xf8>)
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	; 0x40
 80020e8:	4b30      	ldr	r3, [pc, #192]	; (80021ac <_Z18SystemClock_Configv+0xf8>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020f4:	4b2e      	ldr	r3, [pc, #184]	; (80021b0 <_Z18SystemClock_Configv+0xfc>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020fc:	4a2c      	ldr	r2, [pc, #176]	; (80021b0 <_Z18SystemClock_Configv+0xfc>)
 80020fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	4b2a      	ldr	r3, [pc, #168]	; (80021b0 <_Z18SystemClock_Configv+0xfc>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800210c:	603b      	str	r3, [r7, #0]
 800210e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002110:	2301      	movs	r3, #1
 8002112:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002114:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002118:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800211a:	2302      	movs	r3, #2
 800211c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800211e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002122:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002124:	2304      	movs	r3, #4
 8002126:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002128:	2360      	movs	r3, #96	; 0x60
 800212a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800212c:	2302      	movs	r3, #2
 800212e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002130:	2304      	movs	r3, #4
 8002132:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002134:	2302      	movs	r3, #2
 8002136:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002138:	f107 031c 	add.w	r3, r7, #28
 800213c:	4618      	mov	r0, r3
 800213e:	f002 fb21 	bl	8004784 <HAL_RCC_OscConfig>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	bf14      	ite	ne
 8002148:	2301      	movne	r3, #1
 800214a:	2300      	moveq	r3, #0
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8002152:	f000 f841 	bl	80021d8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002156:	f002 fac5 	bl	80046e4 <HAL_PWREx_EnableOverDrive>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	bf14      	ite	ne
 8002160:	2301      	movne	r3, #1
 8002162:	2300      	moveq	r3, #0
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 800216a:	f000 f835 	bl	80021d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800216e:	230f      	movs	r3, #15
 8002170:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002172:	2302      	movs	r3, #2
 8002174:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800217a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800217e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002180:	2300      	movs	r3, #0
 8002182:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002184:	f107 0308 	add.w	r3, r7, #8
 8002188:	2103      	movs	r1, #3
 800218a:	4618      	mov	r0, r3
 800218c:	f002 fda8 	bl	8004ce0 <HAL_RCC_ClockConfig>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	bf14      	ite	ne
 8002196:	2301      	movne	r3, #1
 8002198:	2300      	moveq	r3, #0
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <_Z18SystemClock_Configv+0xf0>
  {
    Error_Handler();
 80021a0:	f000 f81a 	bl	80021d8 <Error_Handler>
  }
}
 80021a4:	bf00      	nop
 80021a6:	3750      	adds	r7, #80	; 0x50
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40007000 	.word	0x40007000

080021b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a04      	ldr	r2, [pc, #16]	; (80021d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d101      	bne.n	80021ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80021c6:	f001 fa1b 	bl	8003600 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40001000 	.word	0x40001000

080021d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021dc:	b672      	cpsid	i
}
 80021de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021e0:	e7fe      	b.n	80021e0 <Error_Handler+0x8>
	...

080021e4 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80021ee:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <microros_allocate+0x3c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	461a      	mov	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4413      	add	r3, r2
 80021f8:	461a      	mov	r2, r3
 80021fa:	4b09      	ldr	r3, [pc, #36]	; (8002220 <microros_allocate+0x3c>)
 80021fc:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <microros_allocate+0x40>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4413      	add	r3, r2
 8002208:	461a      	mov	r2, r3
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <microros_allocate+0x40>)
 800220c:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff fa2a 	bl	8001668 <pvPortMallocMicroROS>
 8002214:	4603      	mov	r3, r0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20006264 	.word	0x20006264
 8002224:	20006268 	.word	0x20006268

08002228 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00c      	beq.n	8002252 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f7ff fb3d 	bl	80018b8 <getBlockSize>
 800223e:	4603      	mov	r3, r0
 8002240:	4a06      	ldr	r2, [pc, #24]	; (800225c <microros_deallocate+0x34>)
 8002242:	6812      	ldr	r2, [r2, #0]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	461a      	mov	r2, r3
 8002248:	4b04      	ldr	r3, [pc, #16]	; (800225c <microros_deallocate+0x34>)
 800224a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff fad5 	bl	80017fc <vPortFreeMicroROS>
  }
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20006268 	.word	0x20006268

08002260 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800226c:	4b15      	ldr	r3, [pc, #84]	; (80022c4 <microros_reallocate+0x64>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	461a      	mov	r2, r3
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	4413      	add	r3, r2
 8002276:	461a      	mov	r2, r3
 8002278:	4b12      	ldr	r3, [pc, #72]	; (80022c4 <microros_reallocate+0x64>)
 800227a:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800227c:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <microros_reallocate+0x68>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	461a      	mov	r2, r3
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	4413      	add	r3, r2
 8002286:	461a      	mov	r2, r3
 8002288:	4b0f      	ldr	r3, [pc, #60]	; (80022c8 <microros_reallocate+0x68>)
 800228a:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d104      	bne.n	800229c <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002292:	68b8      	ldr	r0, [r7, #8]
 8002294:	f7ff f9e8 	bl	8001668 <pvPortMallocMicroROS>
 8002298:	4603      	mov	r3, r0
 800229a:	e00e      	b.n	80022ba <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 800229c:	68f8      	ldr	r0, [r7, #12]
 800229e:	f7ff fb0b 	bl	80018b8 <getBlockSize>
 80022a2:	4603      	mov	r3, r0
 80022a4:	4a08      	ldr	r2, [pc, #32]	; (80022c8 <microros_reallocate+0x68>)
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	461a      	mov	r2, r3
 80022ac:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <microros_reallocate+0x68>)
 80022ae:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80022b0:	68b9      	ldr	r1, [r7, #8]
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f7ff fb1e 	bl	80018f4 <pvPortReallocMicroROS>
 80022b8:	4603      	mov	r3, r0
  }
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20006264 	.word	0x20006264
 80022c8:	20006268 	.word	0x20006268

080022cc <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	fb02 f303 	mul.w	r3, r2, r3
 80022e0:	4a0c      	ldr	r2, [pc, #48]	; (8002314 <microros_zero_allocate+0x48>)
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	4413      	add	r3, r2
 80022e6:	461a      	mov	r2, r3
 80022e8:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <microros_zero_allocate+0x48>)
 80022ea:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	68ba      	ldr	r2, [r7, #8]
 80022f0:	fb02 f303 	mul.w	r3, r2, r3
 80022f4:	4a08      	ldr	r2, [pc, #32]	; (8002318 <microros_zero_allocate+0x4c>)
 80022f6:	6812      	ldr	r2, [r2, #0]
 80022f8:	4413      	add	r3, r2
 80022fa:	461a      	mov	r2, r3
 80022fc:	4b06      	ldr	r3, [pc, #24]	; (8002318 <microros_zero_allocate+0x4c>)
 80022fe:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002300:	68b9      	ldr	r1, [r7, #8]
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f7ff fb23 	bl	800194e <pvPortCallocMicroROS>
 8002308:	4603      	mov	r3, r0
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20006264 	.word	0x20006264
 8002318:	20006268 	.word	0x20006268
 800231c:	00000000 	.word	0x00000000

08002320 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002320:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002324:	b086      	sub	sp, #24
 8002326:	af00      	add	r7, sp, #0
 8002328:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 800232e:	2300      	movs	r3, #0
 8002330:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002332:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002336:	a320      	add	r3, pc, #128	; (adr r3, 80023b8 <UTILS_NanosecondsToTimespec+0x98>)
 8002338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233c:	f7fd ffe8 	bl	8000310 <__aeabi_ldivmod>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800234a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800234e:	a31a      	add	r3, pc, #104	; (adr r3, 80023b8 <UTILS_NanosecondsToTimespec+0x98>)
 8002350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002354:	f7fd ffdc 	bl	8000310 <__aeabi_ldivmod>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	2b00      	cmp	r3, #0
 8002362:	da20      	bge.n	80023a6 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	4a11      	ldr	r2, [pc, #68]	; (80023b0 <UTILS_NanosecondsToTimespec+0x90>)
 800236a:	fb82 1203 	smull	r1, r2, r2, r3
 800236e:	1712      	asrs	r2, r2, #28
 8002370:	17db      	asrs	r3, r3, #31
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	3301      	adds	r3, #1
 8002376:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237e:	6979      	ldr	r1, [r7, #20]
 8002380:	17c8      	asrs	r0, r1, #31
 8002382:	460c      	mov	r4, r1
 8002384:	4605      	mov	r5, r0
 8002386:	ebb2 0804 	subs.w	r8, r2, r4
 800238a:	eb63 0905 	sbc.w	r9, r3, r5
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	4906      	ldr	r1, [pc, #24]	; (80023b4 <UTILS_NanosecondsToTimespec+0x94>)
 800239c:	fb01 f303 	mul.w	r3, r1, r3
 80023a0:	441a      	add	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	609a      	str	r2, [r3, #8]
    }
}
 80023a6:	bf00      	nop
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80023b0:	44b82fa1 	.word	0x44b82fa1
 80023b4:	3b9aca00 	.word	0x3b9aca00
 80023b8:	3b9aca00 	.word	0x3b9aca00
 80023bc:	00000000 	.word	0x00000000

080023c0 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80023c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023c4:	b08e      	sub	sp, #56	; 0x38
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6278      	str	r0, [r7, #36]	; 0x24
 80023ca:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80023cc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023d0:	2300      	movs	r3, #0
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80023d6:	f04f 0200 	mov.w	r2, #0
 80023da:	f04f 0300 	mov.w	r3, #0
 80023de:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80023e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023e6:	4618      	mov	r0, r3
 80023e8:	f007 fe26 	bl	800a038 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80023ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ee:	17da      	asrs	r2, r3, #31
 80023f0:	61bb      	str	r3, [r7, #24]
 80023f2:	61fa      	str	r2, [r7, #28]
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	f04f 0300 	mov.w	r3, #0
 80023fc:	69b9      	ldr	r1, [r7, #24]
 80023fe:	000b      	movs	r3, r1
 8002400:	2200      	movs	r2, #0
 8002402:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002408:	2200      	movs	r2, #0
 800240a:	461c      	mov	r4, r3
 800240c:	4615      	mov	r5, r2
 800240e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002412:	1911      	adds	r1, r2, r4
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	416b      	adcs	r3, r5
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800241e:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002422:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	f04f 0400 	mov.w	r4, #0
 800242e:	f04f 0500 	mov.w	r5, #0
 8002432:	015d      	lsls	r5, r3, #5
 8002434:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002438:	0154      	lsls	r4, r2, #5
 800243a:	4622      	mov	r2, r4
 800243c:	462b      	mov	r3, r5
 800243e:	ebb2 0800 	subs.w	r8, r2, r0
 8002442:	eb63 0901 	sbc.w	r9, r3, r1
 8002446:	f04f 0200 	mov.w	r2, #0
 800244a:	f04f 0300 	mov.w	r3, #0
 800244e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002452:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002456:	ea4f 2248 	mov.w	r2, r8, lsl #9
 800245a:	4690      	mov	r8, r2
 800245c:	4699      	mov	r9, r3
 800245e:	eb18 0a00 	adds.w	sl, r8, r0
 8002462:	eb49 0b01 	adc.w	fp, r9, r1
 8002466:	f04f 0200 	mov.w	r2, #0
 800246a:	f04f 0300 	mov.w	r3, #0
 800246e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002472:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002476:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800247a:	ebb2 040a 	subs.w	r4, r2, sl
 800247e:	603c      	str	r4, [r7, #0]
 8002480:	eb63 030b 	sbc.w	r3, r3, fp
 8002484:	607b      	str	r3, [r7, #4]
 8002486:	e9d7 4500 	ldrd	r4, r5, [r7]
 800248a:	4623      	mov	r3, r4
 800248c:	181b      	adds	r3, r3, r0
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	462b      	mov	r3, r5
 8002492:	eb41 0303 	adc.w	r3, r1, r3
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	6a3a      	ldr	r2, [r7, #32]
 800249a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800249e:	f7ff ff3f 	bl	8002320 <UTILS_NanosecondsToTimespec>

    return 0;
 80024a2:	2300      	movs	r3, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	3738      	adds	r7, #56	; 0x38
 80024a8:	46bd      	mov	sp, r7
 80024aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080024b0 <_Z41__static_initialization_and_destruction_0ii>:

GPIO_TypeDef* Port1A, Port2A, Port3A, Port4A, Port5A, Port6A;
GPIO_TypeDef* Port1B, Port2B, Port3B, Port4B, Port5B, Port6B;

uint16_t Pin1A, Pin2A, Pin3A, Pin4A, Pin5A, Pin6A;
uint16_t Pin1B, Pin2B, Pin3B, Pin4B, Pin5B, Pin6B;
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d137      	bne.n	8002530 <_Z41__static_initialization_and_destruction_0ii+0x80>
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d132      	bne.n	8002530 <_Z41__static_initialization_and_destruction_0ii+0x80>
PinControl INA1;
 80024ca:	481b      	ldr	r0, [pc, #108]	; (8002538 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80024cc:	f7fe f916 	bl	80006fc <_ZN10PinControlC1Ev>
PinControl INA2, INA3, INA4, INA5, INA6;
 80024d0:	481a      	ldr	r0, [pc, #104]	; (800253c <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80024d2:	f7fe f913 	bl	80006fc <_ZN10PinControlC1Ev>
 80024d6:	481a      	ldr	r0, [pc, #104]	; (8002540 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80024d8:	f7fe f910 	bl	80006fc <_ZN10PinControlC1Ev>
 80024dc:	4819      	ldr	r0, [pc, #100]	; (8002544 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80024de:	f7fe f90d 	bl	80006fc <_ZN10PinControlC1Ev>
 80024e2:	4819      	ldr	r0, [pc, #100]	; (8002548 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80024e4:	f7fe f90a 	bl	80006fc <_ZN10PinControlC1Ev>
 80024e8:	4818      	ldr	r0, [pc, #96]	; (800254c <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80024ea:	f7fe f907 	bl	80006fc <_ZN10PinControlC1Ev>
PinControl INB1, INB2, INB3, INB4, INB5, INB6;
 80024ee:	4818      	ldr	r0, [pc, #96]	; (8002550 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80024f0:	f7fe f904 	bl	80006fc <_ZN10PinControlC1Ev>
 80024f4:	4817      	ldr	r0, [pc, #92]	; (8002554 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80024f6:	f7fe f901 	bl	80006fc <_ZN10PinControlC1Ev>
 80024fa:	4817      	ldr	r0, [pc, #92]	; (8002558 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80024fc:	f7fe f8fe 	bl	80006fc <_ZN10PinControlC1Ev>
 8002500:	4816      	ldr	r0, [pc, #88]	; (800255c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8002502:	f7fe f8fb 	bl	80006fc <_ZN10PinControlC1Ev>
 8002506:	4816      	ldr	r0, [pc, #88]	; (8002560 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8002508:	f7fe f8f8 	bl	80006fc <_ZN10PinControlC1Ev>
 800250c:	4815      	ldr	r0, [pc, #84]	; (8002564 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800250e:	f7fe f8f5 	bl	80006fc <_ZN10PinControlC1Ev>
PinMeasure END1, END2, END3, END4, END5;
 8002512:	4815      	ldr	r0, [pc, #84]	; (8002568 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8002514:	f7fe f92e 	bl	8000774 <_ZN10PinMeasureC1Ev>
 8002518:	4814      	ldr	r0, [pc, #80]	; (800256c <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800251a:	f7fe f92b 	bl	8000774 <_ZN10PinMeasureC1Ev>
 800251e:	4814      	ldr	r0, [pc, #80]	; (8002570 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8002520:	f7fe f928 	bl	8000774 <_ZN10PinMeasureC1Ev>
 8002524:	4813      	ldr	r0, [pc, #76]	; (8002574 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8002526:	f7fe f925 	bl	8000774 <_ZN10PinMeasureC1Ev>
 800252a:	4813      	ldr	r0, [pc, #76]	; (8002578 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 800252c:	f7fe f922 	bl	8000774 <_ZN10PinMeasureC1Ev>
uint16_t Pin1B, Pin2B, Pin3B, Pin4B, Pin5B, Pin6B;
 8002530:	bf00      	nop
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	2000626c 	.word	0x2000626c
 800253c:	2000627c 	.word	0x2000627c
 8002540:	2000628c 	.word	0x2000628c
 8002544:	2000629c 	.word	0x2000629c
 8002548:	200062ac 	.word	0x200062ac
 800254c:	200062bc 	.word	0x200062bc
 8002550:	200062cc 	.word	0x200062cc
 8002554:	200062dc 	.word	0x200062dc
 8002558:	200062ec 	.word	0x200062ec
 800255c:	200062fc 	.word	0x200062fc
 8002560:	2000630c 	.word	0x2000630c
 8002564:	2000631c 	.word	0x2000631c
 8002568:	2000632c 	.word	0x2000632c
 800256c:	2000633c 	.word	0x2000633c
 8002570:	2000634c 	.word	0x2000634c
 8002574:	2000635c 	.word	0x2000635c
 8002578:	2000636c 	.word	0x2000636c

0800257c <_GLOBAL__sub_I_INA1>:
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
 8002580:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002584:	2001      	movs	r0, #1
 8002586:	f7ff ff93 	bl	80024b0 <_Z41__static_initialization_and_destruction_0ii>
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002592:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <HAL_MspInit+0x4c>)
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	4a10      	ldr	r2, [pc, #64]	; (80025d8 <HAL_MspInit+0x4c>)
 8002598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800259c:	6413      	str	r3, [r2, #64]	; 0x40
 800259e:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <HAL_MspInit+0x4c>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a6:	607b      	str	r3, [r7, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025aa:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <HAL_MspInit+0x4c>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ae:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <HAL_MspInit+0x4c>)
 80025b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025b4:	6453      	str	r3, [r2, #68]	; 0x44
 80025b6:	4b08      	ldr	r3, [pc, #32]	; (80025d8 <HAL_MspInit+0x4c>)
 80025b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025be:	603b      	str	r3, [r7, #0]
 80025c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	210f      	movs	r1, #15
 80025c6:	f06f 0001 	mvn.w	r0, #1
 80025ca:	f001 f915 	bl	80037f8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800

080025dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b08e      	sub	sp, #56	; 0x38
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80025ec:	4b33      	ldr	r3, [pc, #204]	; (80026bc <HAL_InitTick+0xe0>)
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	4a32      	ldr	r2, [pc, #200]	; (80026bc <HAL_InitTick+0xe0>)
 80025f2:	f043 0310 	orr.w	r3, r3, #16
 80025f6:	6413      	str	r3, [r2, #64]	; 0x40
 80025f8:	4b30      	ldr	r3, [pc, #192]	; (80026bc <HAL_InitTick+0xe0>)
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	f003 0310 	and.w	r3, r3, #16
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002604:	f107 0210 	add.w	r2, r7, #16
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	4611      	mov	r1, r2
 800260e:	4618      	mov	r0, r3
 8002610:	f002 fd8c 	bl	800512c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002614:	6a3b      	ldr	r3, [r7, #32]
 8002616:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261a:	2b00      	cmp	r3, #0
 800261c:	d103      	bne.n	8002626 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800261e:	f002 fd5d 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 8002622:	6378      	str	r0, [r7, #52]	; 0x34
 8002624:	e004      	b.n	8002630 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002626:	f002 fd59 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 800262a:	4603      	mov	r3, r0
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002632:	4a23      	ldr	r2, [pc, #140]	; (80026c0 <HAL_InitTick+0xe4>)
 8002634:	fba2 2303 	umull	r2, r3, r2, r3
 8002638:	0c9b      	lsrs	r3, r3, #18
 800263a:	3b01      	subs	r3, #1
 800263c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800263e:	4b21      	ldr	r3, [pc, #132]	; (80026c4 <HAL_InitTick+0xe8>)
 8002640:	4a21      	ldr	r2, [pc, #132]	; (80026c8 <HAL_InitTick+0xec>)
 8002642:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002644:	4b1f      	ldr	r3, [pc, #124]	; (80026c4 <HAL_InitTick+0xe8>)
 8002646:	f240 32e7 	movw	r2, #999	; 0x3e7
 800264a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800264c:	4a1d      	ldr	r2, [pc, #116]	; (80026c4 <HAL_InitTick+0xe8>)
 800264e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002650:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002652:	4b1c      	ldr	r3, [pc, #112]	; (80026c4 <HAL_InitTick+0xe8>)
 8002654:	2200      	movs	r2, #0
 8002656:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002658:	4b1a      	ldr	r3, [pc, #104]	; (80026c4 <HAL_InitTick+0xe8>)
 800265a:	2200      	movs	r2, #0
 800265c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800265e:	4b19      	ldr	r3, [pc, #100]	; (80026c4 <HAL_InitTick+0xe8>)
 8002660:	2200      	movs	r2, #0
 8002662:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002664:	4817      	ldr	r0, [pc, #92]	; (80026c4 <HAL_InitTick+0xe8>)
 8002666:	f003 f9bb 	bl	80059e0 <HAL_TIM_Base_Init>
 800266a:	4603      	mov	r3, r0
 800266c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002670:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002674:	2b00      	cmp	r3, #0
 8002676:	d11b      	bne.n	80026b0 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002678:	4812      	ldr	r0, [pc, #72]	; (80026c4 <HAL_InitTick+0xe8>)
 800267a:	f003 fa13 	bl	8005aa4 <HAL_TIM_Base_Start_IT>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002684:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002688:	2b00      	cmp	r3, #0
 800268a:	d111      	bne.n	80026b0 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800268c:	2036      	movs	r0, #54	; 0x36
 800268e:	f001 f8cf 	bl	8003830 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b0f      	cmp	r3, #15
 8002696:	d808      	bhi.n	80026aa <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002698:	2200      	movs	r2, #0
 800269a:	6879      	ldr	r1, [r7, #4]
 800269c:	2036      	movs	r0, #54	; 0x36
 800269e:	f001 f8ab 	bl	80037f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026a2:	4a0a      	ldr	r2, [pc, #40]	; (80026cc <HAL_InitTick+0xf0>)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6013      	str	r3, [r2, #0]
 80026a8:	e002      	b.n	80026b0 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80026b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3738      	adds	r7, #56	; 0x38
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40023800 	.word	0x40023800
 80026c0:	431bde83 	.word	0x431bde83
 80026c4:	2000637c 	.word	0x2000637c
 80026c8:	40001000 	.word	0x40001000
 80026cc:	20000008 	.word	0x20000008

080026d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026d4:	e7fe      	b.n	80026d4 <NMI_Handler+0x4>

080026d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d6:	b480      	push	{r7}
 80026d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026da:	e7fe      	b.n	80026da <HardFault_Handler+0x4>

080026dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026e0:	e7fe      	b.n	80026e0 <MemManage_Handler+0x4>

080026e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026e2:	b480      	push	{r7}
 80026e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e6:	e7fe      	b.n	80026e6 <BusFault_Handler+0x4>

080026e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026ec:	e7fe      	b.n	80026ec <UsageFault_Handler+0x4>

080026ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026ee:	b480      	push	{r7}
 80026f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002700:	4802      	ldr	r0, [pc, #8]	; (800270c <DMA1_Stream1_IRQHandler+0x10>)
 8002702:	f001 fa43 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	200066cc 	.word	0x200066cc

08002710 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002714:	4802      	ldr	r0, [pc, #8]	; (8002720 <DMA1_Stream3_IRQHandler+0x10>)
 8002716:	f001 fa39 	bl	8003b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	2000666c 	.word	0x2000666c

08002724 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002728:	4802      	ldr	r0, [pc, #8]	; (8002734 <USART3_IRQHandler+0x10>)
 800272a:	f004 fb55 	bl	8006dd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	200065e4 	.word	0x200065e4

08002738 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800273c:	4802      	ldr	r0, [pc, #8]	; (8002748 <TIM6_DAC_IRQHandler+0x10>)
 800273e:	f003 fb27 	bl	8005d90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	2000637c 	.word	0x2000637c

0800274c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return 1;
 8002750:	2301      	movs	r3, #1
}
 8002752:	4618      	mov	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <_kill>:

int _kill(int pid, int sig)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002766:	f018 f979 	bl	801aa5c <__errno>
 800276a:	4603      	mov	r3, r0
 800276c:	2216      	movs	r2, #22
 800276e:	601a      	str	r2, [r3, #0]
  return -1;
 8002770:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002774:	4618      	mov	r0, r3
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <_exit>:

void _exit (int status)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002784:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff ffe7 	bl	800275c <_kill>
  while (1) {}    /* Make sure we hang here */
 800278e:	e7fe      	b.n	800278e <_exit+0x12>

08002790 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
 80027a0:	e00a      	b.n	80027b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027a2:	f3af 8000 	nop.w
 80027a6:	4601      	mov	r1, r0
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	1c5a      	adds	r2, r3, #1
 80027ac:	60ba      	str	r2, [r7, #8]
 80027ae:	b2ca      	uxtb	r2, r1
 80027b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	3301      	adds	r3, #1
 80027b6:	617b      	str	r3, [r7, #20]
 80027b8:	697a      	ldr	r2, [r7, #20]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	429a      	cmp	r2, r3
 80027be:	dbf0      	blt.n	80027a2 <_read+0x12>
  }

  return len;
 80027c0:	687b      	ldr	r3, [r7, #4]
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3718      	adds	r7, #24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b086      	sub	sp, #24
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	e009      	b.n	80027f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	60ba      	str	r2, [r7, #8]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	3301      	adds	r3, #1
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	dbf1      	blt.n	80027dc <_write+0x12>
  }
  return len;
 80027f8:	687b      	ldr	r3, [r7, #4]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3718      	adds	r7, #24
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <_close>:

int _close(int file)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800280e:	4618      	mov	r0, r3
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
 8002822:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800282a:	605a      	str	r2, [r3, #4]
  return 0;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr

0800283a <_isatty>:

int _isatty(int file)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002842:	2301      	movs	r3, #1
}
 8002844:	4618      	mov	r0, r3
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
	...

0800286c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002874:	4a14      	ldr	r2, [pc, #80]	; (80028c8 <_sbrk+0x5c>)
 8002876:	4b15      	ldr	r3, [pc, #84]	; (80028cc <_sbrk+0x60>)
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002880:	4b13      	ldr	r3, [pc, #76]	; (80028d0 <_sbrk+0x64>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d102      	bne.n	800288e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002888:	4b11      	ldr	r3, [pc, #68]	; (80028d0 <_sbrk+0x64>)
 800288a:	4a12      	ldr	r2, [pc, #72]	; (80028d4 <_sbrk+0x68>)
 800288c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800288e:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <_sbrk+0x64>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4413      	add	r3, r2
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	429a      	cmp	r2, r3
 800289a:	d207      	bcs.n	80028ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800289c:	f018 f8de 	bl	801aa5c <__errno>
 80028a0:	4603      	mov	r3, r0
 80028a2:	220c      	movs	r2, #12
 80028a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028aa:	e009      	b.n	80028c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028ac:	4b08      	ldr	r3, [pc, #32]	; (80028d0 <_sbrk+0x64>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028b2:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <_sbrk+0x64>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	4a05      	ldr	r2, [pc, #20]	; (80028d0 <_sbrk+0x64>)
 80028bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028be:	68fb      	ldr	r3, [r7, #12]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20080000 	.word	0x20080000
 80028cc:	00000400 	.word	0x00000400
 80028d0:	200063cc 	.word	0x200063cc
 80028d4:	20010818 	.word	0x20010818

080028d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028dc:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <SystemInit+0x20>)
 80028de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e2:	4a05      	ldr	r2, [pc, #20]	; (80028f8 <SystemInit+0x20>)
 80028e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028ec:	bf00      	nop
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b096      	sub	sp, #88	; 0x58
 8002900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002902:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	605a      	str	r2, [r3, #4]
 800290c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800290e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	605a      	str	r2, [r3, #4]
 8002918:	609a      	str	r2, [r3, #8]
 800291a:	60da      	str	r2, [r3, #12]
 800291c:	611a      	str	r2, [r3, #16]
 800291e:	615a      	str	r2, [r3, #20]
 8002920:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002922:	1d3b      	adds	r3, r7, #4
 8002924:	222c      	movs	r2, #44	; 0x2c
 8002926:	2100      	movs	r1, #0
 8002928:	4618      	mov	r0, r3
 800292a:	f017 ff9b 	bl	801a864 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800292e:	4b4b      	ldr	r3, [pc, #300]	; (8002a5c <MX_TIM1_Init+0x160>)
 8002930:	4a4b      	ldr	r2, [pc, #300]	; (8002a60 <MX_TIM1_Init+0x164>)
 8002932:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002934:	4b49      	ldr	r3, [pc, #292]	; (8002a5c <MX_TIM1_Init+0x160>)
 8002936:	2200      	movs	r2, #0
 8002938:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800293a:	4b48      	ldr	r3, [pc, #288]	; (8002a5c <MX_TIM1_Init+0x160>)
 800293c:	2200      	movs	r2, #0
 800293e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002940:	4b46      	ldr	r3, [pc, #280]	; (8002a5c <MX_TIM1_Init+0x160>)
 8002942:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002946:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002948:	4b44      	ldr	r3, [pc, #272]	; (8002a5c <MX_TIM1_Init+0x160>)
 800294a:	2200      	movs	r2, #0
 800294c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800294e:	4b43      	ldr	r3, [pc, #268]	; (8002a5c <MX_TIM1_Init+0x160>)
 8002950:	2200      	movs	r2, #0
 8002952:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002954:	4b41      	ldr	r3, [pc, #260]	; (8002a5c <MX_TIM1_Init+0x160>)
 8002956:	2200      	movs	r2, #0
 8002958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800295a:	4840      	ldr	r0, [pc, #256]	; (8002a5c <MX_TIM1_Init+0x160>)
 800295c:	f003 f91a 	bl	8005b94 <HAL_TIM_PWM_Init>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002966:	f7ff fc37 	bl	80021d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800296a:	2300      	movs	r3, #0
 800296c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800296e:	2300      	movs	r3, #0
 8002970:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002972:	2300      	movs	r3, #0
 8002974:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002976:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800297a:	4619      	mov	r1, r3
 800297c:	4837      	ldr	r0, [pc, #220]	; (8002a5c <MX_TIM1_Init+0x160>)
 800297e:	f003 ff61 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002988:	f7ff fc26 	bl	80021d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800298c:	2360      	movs	r3, #96	; 0x60
 800298e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002994:	2300      	movs	r3, #0
 8002996:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002998:	2300      	movs	r3, #0
 800299a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800299c:	2300      	movs	r3, #0
 800299e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80029a0:	2300      	movs	r3, #0
 80029a2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029a4:	2300      	movs	r3, #0
 80029a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029ac:	2200      	movs	r2, #0
 80029ae:	4619      	mov	r1, r3
 80029b0:	482a      	ldr	r0, [pc, #168]	; (8002a5c <MX_TIM1_Init+0x160>)
 80029b2:	f003 fb0d 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80029bc:	f7ff fc0c 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029c4:	2204      	movs	r2, #4
 80029c6:	4619      	mov	r1, r3
 80029c8:	4824      	ldr	r0, [pc, #144]	; (8002a5c <MX_TIM1_Init+0x160>)
 80029ca:	f003 fb01 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80029d4:	f7ff fc00 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029dc:	2208      	movs	r2, #8
 80029de:	4619      	mov	r1, r3
 80029e0:	481e      	ldr	r0, [pc, #120]	; (8002a5c <MX_TIM1_Init+0x160>)
 80029e2:	f003 faf5 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80029ec:	f7ff fbf4 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80029f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029f4:	220c      	movs	r2, #12
 80029f6:	4619      	mov	r1, r3
 80029f8:	4818      	ldr	r0, [pc, #96]	; (8002a5c <MX_TIM1_Init+0x160>)
 80029fa:	f003 fae9 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8002a04:	f7ff fbe8 	bl	80021d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a20:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002a26:	2300      	movs	r3, #0
 8002a28:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002a2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a2e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a34:	2300      	movs	r3, #0
 8002a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a38:	1d3b      	adds	r3, r7, #4
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4807      	ldr	r0, [pc, #28]	; (8002a5c <MX_TIM1_Init+0x160>)
 8002a3e:	f003 ff8f 	bl	8006960 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8002a48:	f7ff fbc6 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002a4c:	4803      	ldr	r0, [pc, #12]	; (8002a5c <MX_TIM1_Init+0x160>)
 8002a4e:	f000 fb7d 	bl	800314c <HAL_TIM_MspPostInit>

}
 8002a52:	bf00      	nop
 8002a54:	3758      	adds	r7, #88	; 0x58
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	200063d0 	.word	0x200063d0
 8002a60:	40010000 	.word	0x40010000

08002a64 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08c      	sub	sp, #48	; 0x30
 8002a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a6a:	f107 030c 	add.w	r3, r7, #12
 8002a6e:	2224      	movs	r2, #36	; 0x24
 8002a70:	2100      	movs	r1, #0
 8002a72:	4618      	mov	r0, r3
 8002a74:	f017 fef6 	bl	801a864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a78:	463b      	mov	r3, r7
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	605a      	str	r2, [r3, #4]
 8002a80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002a82:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002a84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002a8a:	4b1f      	ldr	r3, [pc, #124]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a90:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002a96:	4b1c      	ldr	r3, [pc, #112]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002a98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a9e:	4b1a      	ldr	r3, [pc, #104]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aa4:	4b18      	ldr	r3, [pc, #96]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002ace:	f107 030c 	add.w	r3, r7, #12
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	480c      	ldr	r0, [pc, #48]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002ad6:	f003 f8b5 	bl	8005c44 <HAL_TIM_Encoder_Init>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002ae0:	f7ff fb7a 	bl	80021d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002aec:	463b      	mov	r3, r7
 8002aee:	4619      	mov	r1, r3
 8002af0:	4805      	ldr	r0, [pc, #20]	; (8002b08 <MX_TIM2_Init+0xa4>)
 8002af2:	f003 fea7 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002afc:	f7ff fb6c 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b00:	bf00      	nop
 8002b02:	3730      	adds	r7, #48	; 0x30
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	2000641c 	.word	0x2000641c

08002b0c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b08c      	sub	sp, #48	; 0x30
 8002b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b12:	f107 030c 	add.w	r3, r7, #12
 8002b16:	2224      	movs	r2, #36	; 0x24
 8002b18:	2100      	movs	r1, #0
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f017 fea2 	bl	801a864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b20:	463b      	mov	r3, r7
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	605a      	str	r2, [r3, #4]
 8002b28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b2a:	4b21      	ldr	r3, [pc, #132]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b2c:	4a21      	ldr	r2, [pc, #132]	; (8002bb4 <MX_TIM3_Init+0xa8>)
 8002b2e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002b30:	4b1f      	ldr	r3, [pc, #124]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b36:	4b1e      	ldr	r3, [pc, #120]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002b3c:	4b1c      	ldr	r3, [pc, #112]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b44:	4b1a      	ldr	r3, [pc, #104]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b4a:	4b19      	ldr	r3, [pc, #100]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002b50:	2301      	movs	r3, #1
 8002b52:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b54:	2300      	movs	r3, #0
 8002b56:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002b60:	2300      	movs	r3, #0
 8002b62:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b64:	2300      	movs	r3, #0
 8002b66:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002b70:	2300      	movs	r3, #0
 8002b72:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002b74:	f107 030c 	add.w	r3, r7, #12
 8002b78:	4619      	mov	r1, r3
 8002b7a:	480d      	ldr	r0, [pc, #52]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b7c:	f003 f862 	bl	8005c44 <HAL_TIM_Encoder_Init>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002b86:	f7ff fb27 	bl	80021d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b92:	463b      	mov	r3, r7
 8002b94:	4619      	mov	r1, r3
 8002b96:	4806      	ldr	r0, [pc, #24]	; (8002bb0 <MX_TIM3_Init+0xa4>)
 8002b98:	f003 fe54 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002ba2:	f7ff fb19 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ba6:	bf00      	nop
 8002ba8:	3730      	adds	r7, #48	; 0x30
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20006468 	.word	0x20006468
 8002bb4:	40000400 	.word	0x40000400

08002bb8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b08c      	sub	sp, #48	; 0x30
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002bbe:	f107 030c 	add.w	r3, r7, #12
 8002bc2:	2224      	movs	r2, #36	; 0x24
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f017 fe4c 	bl	801a864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bcc:	463b      	mov	r3, r7
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
 8002bd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002bd6:	4b21      	ldr	r3, [pc, #132]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002bd8:	4a21      	ldr	r2, [pc, #132]	; (8002c60 <MX_TIM4_Init+0xa8>)
 8002bda:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002bdc:	4b1f      	ldr	r3, [pc, #124]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be2:	4b1e      	ldr	r3, [pc, #120]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002be8:	4b1c      	ldr	r3, [pc, #112]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002bea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bf0:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bf6:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002c00:	2300      	movs	r3, #0
 8002c02:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c04:	2301      	movs	r3, #1
 8002c06:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002c10:	2300      	movs	r3, #0
 8002c12:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c14:	2301      	movs	r3, #1
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002c20:	f107 030c 	add.w	r3, r7, #12
 8002c24:	4619      	mov	r1, r3
 8002c26:	480d      	ldr	r0, [pc, #52]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002c28:	f003 f80c 	bl	8005c44 <HAL_TIM_Encoder_Init>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002c32:	f7ff fad1 	bl	80021d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c36:	2300      	movs	r3, #0
 8002c38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c3e:	463b      	mov	r3, r7
 8002c40:	4619      	mov	r1, r3
 8002c42:	4806      	ldr	r0, [pc, #24]	; (8002c5c <MX_TIM4_Init+0xa4>)
 8002c44:	f003 fdfe 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002c4e:	f7ff fac3 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002c52:	bf00      	nop
 8002c54:	3730      	adds	r7, #48	; 0x30
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	200064b4 	.word	0x200064b4
 8002c60:	40000800 	.word	0x40000800

08002c64 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08c      	sub	sp, #48	; 0x30
 8002c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002c6a:	f107 030c 	add.w	r3, r7, #12
 8002c6e:	2224      	movs	r2, #36	; 0x24
 8002c70:	2100      	movs	r1, #0
 8002c72:	4618      	mov	r0, r3
 8002c74:	f017 fdf6 	bl	801a864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c78:	463b      	mov	r3, r7
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	605a      	str	r2, [r3, #4]
 8002c80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002c82:	4b21      	ldr	r3, [pc, #132]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002c84:	4a21      	ldr	r2, [pc, #132]	; (8002d0c <MX_TIM5_Init+0xa8>)
 8002c86:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002c88:	4b1f      	ldr	r3, [pc, #124]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c8e:	4b1e      	ldr	r3, [pc, #120]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002c94:	4b1c      	ldr	r3, [pc, #112]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002c96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c9a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c9c:	4b1a      	ldr	r3, [pc, #104]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ca2:	4b19      	ldr	r3, [pc, #100]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002cac:	2300      	movs	r3, #0
 8002cae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002ccc:	f107 030c 	add.w	r3, r7, #12
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	480d      	ldr	r0, [pc, #52]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002cd4:	f002 ffb6 	bl	8005c44 <HAL_TIM_Encoder_Init>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8002cde:	f7ff fa7b 	bl	80021d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002cea:	463b      	mov	r3, r7
 8002cec:	4619      	mov	r1, r3
 8002cee:	4806      	ldr	r0, [pc, #24]	; (8002d08 <MX_TIM5_Init+0xa4>)
 8002cf0:	f003 fda8 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8002cfa:	f7ff fa6d 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002cfe:	bf00      	nop
 8002d00:	3730      	adds	r7, #48	; 0x30
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	20006500 	.word	0x20006500
 8002d0c:	40000c00 	.word	0x40000c00

08002d10 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08c      	sub	sp, #48	; 0x30
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d16:	f107 030c 	add.w	r3, r7, #12
 8002d1a:	2224      	movs	r2, #36	; 0x24
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f017 fda0 	bl	801a864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d24:	463b      	mov	r3, r7
 8002d26:	2200      	movs	r2, #0
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	605a      	str	r2, [r3, #4]
 8002d2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002d2e:	4b23      	ldr	r3, [pc, #140]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d30:	4a23      	ldr	r2, [pc, #140]	; (8002dc0 <MX_TIM8_Init+0xb0>)
 8002d32:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002d34:	4b21      	ldr	r3, [pc, #132]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d3a:	4b20      	ldr	r3, [pc, #128]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002d40:	4b1e      	ldr	r3, [pc, #120]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d46:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d48:	4b1c      	ldr	r3, [pc, #112]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002d4e:	4b1b      	ldr	r3, [pc, #108]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d54:	4b19      	ldr	r3, [pc, #100]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d62:	2301      	movs	r3, #1
 8002d64:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d66:	2300      	movs	r3, #0
 8002d68:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d72:	2301      	movs	r3, #1
 8002d74:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d76:	2300      	movs	r3, #0
 8002d78:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002d7e:	f107 030c 	add.w	r3, r7, #12
 8002d82:	4619      	mov	r1, r3
 8002d84:	480d      	ldr	r0, [pc, #52]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002d86:	f002 ff5d 	bl	8005c44 <HAL_TIM_Encoder_Init>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8002d90:	f7ff fa22 	bl	80021d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d94:	2300      	movs	r3, #0
 8002d96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002da0:	463b      	mov	r3, r7
 8002da2:	4619      	mov	r1, r3
 8002da4:	4805      	ldr	r0, [pc, #20]	; (8002dbc <MX_TIM8_Init+0xac>)
 8002da6:	f003 fd4d 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002db0:	f7ff fa12 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002db4:	bf00      	nop
 8002db6:	3730      	adds	r7, #48	; 0x30
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	2000654c 	.word	0x2000654c
 8002dc0:	40010400 	.word	0x40010400

08002dc4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b088      	sub	sp, #32
 8002dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dca:	1d3b      	adds	r3, r7, #4
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	611a      	str	r2, [r3, #16]
 8002dd8:	615a      	str	r2, [r3, #20]
 8002dda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002ddc:	4b1f      	ldr	r3, [pc, #124]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002dde:	4a20      	ldr	r2, [pc, #128]	; (8002e60 <MX_TIM9_Init+0x9c>)
 8002de0:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002de2:	4b1e      	ldr	r3, [pc, #120]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002de8:	4b1c      	ldr	r3, [pc, #112]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002dee:	4b1b      	ldr	r3, [pc, #108]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002df0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002df4:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002df6:	4b19      	ldr	r3, [pc, #100]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dfc:	4b17      	ldr	r3, [pc, #92]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002e02:	4816      	ldr	r0, [pc, #88]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002e04:	f002 fec6 	bl	8005b94 <HAL_TIM_PWM_Init>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8002e0e:	f7ff f9e3 	bl	80021d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e12:	2360      	movs	r3, #96	; 0x60
 8002e14:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e16:	2300      	movs	r3, #0
 8002e18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e22:	1d3b      	adds	r3, r7, #4
 8002e24:	2200      	movs	r2, #0
 8002e26:	4619      	mov	r1, r3
 8002e28:	480c      	ldr	r0, [pc, #48]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002e2a:	f003 f8d1 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8002e34:	f7ff f9d0 	bl	80021d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e38:	1d3b      	adds	r3, r7, #4
 8002e3a:	2204      	movs	r2, #4
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4807      	ldr	r0, [pc, #28]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002e40:	f003 f8c6 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8002e4a:	f7ff f9c5 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002e4e:	4803      	ldr	r0, [pc, #12]	; (8002e5c <MX_TIM9_Init+0x98>)
 8002e50:	f000 f97c 	bl	800314c <HAL_TIM_MspPostInit>

}
 8002e54:	bf00      	nop
 8002e56:	3720      	adds	r7, #32
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20006598 	.word	0x20006598
 8002e60:	40014000 	.word	0x40014000

08002e64 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a13      	ldr	r2, [pc, #76]	; (8002ec0 <HAL_TIM_PWM_MspInit+0x5c>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d10c      	bne.n	8002e90 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e76:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x60>)
 8002e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7a:	4a12      	ldr	r2, [pc, #72]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x60>)
 8002e7c:	f043 0301 	orr.w	r3, r3, #1
 8002e80:	6453      	str	r3, [r2, #68]	; 0x44
 8002e82:	4b10      	ldr	r3, [pc, #64]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x60>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002e8e:	e010      	b.n	8002eb2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM9)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a0c      	ldr	r2, [pc, #48]	; (8002ec8 <HAL_TIM_PWM_MspInit+0x64>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d10b      	bne.n	8002eb2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002e9a:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x60>)
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9e:	4a09      	ldr	r2, [pc, #36]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x60>)
 8002ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea6:	4b07      	ldr	r3, [pc, #28]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x60>)
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eae:	60bb      	str	r3, [r7, #8]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
}
 8002eb2:	bf00      	nop
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40010000 	.word	0x40010000
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	40014000 	.word	0x40014000

08002ecc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b094      	sub	sp, #80	; 0x50
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eec:	d144      	bne.n	8002f78 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002eee:	4b8e      	ldr	r3, [pc, #568]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	4a8d      	ldr	r2, [pc, #564]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8002efa:	4b8b      	ldr	r3, [pc, #556]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f06:	4b88      	ldr	r3, [pc, #544]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	4a87      	ldr	r2, [pc, #540]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f0c:	f043 0301 	orr.w	r3, r3, #1
 8002f10:	6313      	str	r3, [r2, #48]	; 0x30
 8002f12:	4b85      	ldr	r3, [pc, #532]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	637b      	str	r3, [r7, #52]	; 0x34
 8002f1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f1e:	4b82      	ldr	r3, [pc, #520]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	4a81      	ldr	r2, [pc, #516]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f24:	f043 0302 	orr.w	r3, r3, #2
 8002f28:	6313      	str	r3, [r2, #48]	; 0x30
 8002f2a:	4b7f      	ldr	r3, [pc, #508]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	633b      	str	r3, [r7, #48]	; 0x30
 8002f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOTOR1_CHA_Pin;
 8002f36:	2320      	movs	r3, #32
 8002f38:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f42:	2300      	movs	r3, #0
 8002f44:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f46:	2301      	movs	r3, #1
 8002f48:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(MOTOR1_CHA_GPIO_Port, &GPIO_InitStruct);
 8002f4a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4876      	ldr	r0, [pc, #472]	; (800312c <HAL_TIM_Encoder_MspInit+0x260>)
 8002f52:	f001 f891 	bl	8004078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR1_CHB_Pin;
 8002f56:	2308      	movs	r3, #8
 8002f58:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f62:	2300      	movs	r3, #0
 8002f64:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f66:	2301      	movs	r3, #1
 8002f68:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(MOTOR1_CHB_GPIO_Port, &GPIO_InitStruct);
 8002f6a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f6e:	4619      	mov	r1, r3
 8002f70:	486f      	ldr	r0, [pc, #444]	; (8003130 <HAL_TIM_Encoder_MspInit+0x264>)
 8002f72:	f001 f881 	bl	8004078 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002f76:	e0d3      	b.n	8003120 <HAL_TIM_Encoder_MspInit+0x254>
  else if(tim_encoderHandle->Instance==TIM3)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a6d      	ldr	r2, [pc, #436]	; (8003134 <HAL_TIM_Encoder_MspInit+0x268>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d144      	bne.n	800300c <HAL_TIM_Encoder_MspInit+0x140>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f82:	4b69      	ldr	r3, [pc, #420]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	4a68      	ldr	r2, [pc, #416]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f88:	f043 0302 	orr.w	r3, r3, #2
 8002f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f8e:	4b66      	ldr	r3, [pc, #408]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f9a:	4b63      	ldr	r3, [pc, #396]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	4a62      	ldr	r2, [pc, #392]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa6:	4b60      	ldr	r3, [pc, #384]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fb2:	4b5d      	ldr	r3, [pc, #372]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	4a5c      	ldr	r2, [pc, #368]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002fb8:	f043 0302 	orr.w	r3, r3, #2
 8002fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fbe:	4b5a      	ldr	r3, [pc, #360]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = MOTOR2_CHA_Pin;
 8002fca:	2340      	movs	r3, #64	; 0x40
 8002fcc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(MOTOR2_CHA_GPIO_Port, &GPIO_InitStruct);
 8002fde:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4851      	ldr	r0, [pc, #324]	; (800312c <HAL_TIM_Encoder_MspInit+0x260>)
 8002fe6:	f001 f847 	bl	8004078 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MOTOR2_CHB_Pin;
 8002fea:	2320      	movs	r3, #32
 8002fec:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(MOTOR2_CHB_GPIO_Port, &GPIO_InitStruct);
 8002ffe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003002:	4619      	mov	r1, r3
 8003004:	484a      	ldr	r0, [pc, #296]	; (8003130 <HAL_TIM_Encoder_MspInit+0x264>)
 8003006:	f001 f837 	bl	8004078 <HAL_GPIO_Init>
}
 800300a:	e089      	b.n	8003120 <HAL_TIM_Encoder_MspInit+0x254>
  else if(tim_encoderHandle->Instance==TIM4)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a49      	ldr	r2, [pc, #292]	; (8003138 <HAL_TIM_Encoder_MspInit+0x26c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d129      	bne.n	800306a <HAL_TIM_Encoder_MspInit+0x19e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003016:	4b44      	ldr	r3, [pc, #272]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	4a43      	ldr	r2, [pc, #268]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 800301c:	f043 0304 	orr.w	r3, r3, #4
 8003020:	6413      	str	r3, [r2, #64]	; 0x40
 8003022:	4b41      	ldr	r3, [pc, #260]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	f003 0304 	and.w	r3, r3, #4
 800302a:	623b      	str	r3, [r7, #32]
 800302c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800302e:	4b3e      	ldr	r3, [pc, #248]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	4a3d      	ldr	r2, [pc, #244]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8003034:	f043 0308 	orr.w	r3, r3, #8
 8003038:	6313      	str	r3, [r2, #48]	; 0x30
 800303a:	4b3b      	ldr	r3, [pc, #236]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	61fb      	str	r3, [r7, #28]
 8003044:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = MOTOR3_CHA_Pin|MOTOR3_CHB_Pin;
 8003046:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800304a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304c:	2302      	movs	r3, #2
 800304e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003050:	2300      	movs	r3, #0
 8003052:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003054:	2300      	movs	r3, #0
 8003056:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003058:	2302      	movs	r3, #2
 800305a:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800305c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003060:	4619      	mov	r1, r3
 8003062:	4836      	ldr	r0, [pc, #216]	; (800313c <HAL_TIM_Encoder_MspInit+0x270>)
 8003064:	f001 f808 	bl	8004078 <HAL_GPIO_Init>
}
 8003068:	e05a      	b.n	8003120 <HAL_TIM_Encoder_MspInit+0x254>
  else if(tim_encoderHandle->Instance==TIM5)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a34      	ldr	r2, [pc, #208]	; (8003140 <HAL_TIM_Encoder_MspInit+0x274>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d128      	bne.n	80030c6 <HAL_TIM_Encoder_MspInit+0x1fa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003074:	4b2c      	ldr	r3, [pc, #176]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	4a2b      	ldr	r2, [pc, #172]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 800307a:	f043 0308 	orr.w	r3, r3, #8
 800307e:	6413      	str	r3, [r2, #64]	; 0x40
 8003080:	4b29      	ldr	r3, [pc, #164]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	f003 0308 	and.w	r3, r3, #8
 8003088:	61bb      	str	r3, [r7, #24]
 800308a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800308c:	4b26      	ldr	r3, [pc, #152]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 800308e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003090:	4a25      	ldr	r2, [pc, #148]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	6313      	str	r3, [r2, #48]	; 0x30
 8003098:	4b23      	ldr	r3, [pc, #140]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 800309a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MOTOR4_CHA_Pin|MOTOR4_CHB_Pin;
 80030a4:	2303      	movs	r3, #3
 80030a6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a8:	2302      	movs	r3, #2
 80030aa:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b0:	2300      	movs	r3, #0
 80030b2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80030b4:	2302      	movs	r3, #2
 80030b6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80030bc:	4619      	mov	r1, r3
 80030be:	481b      	ldr	r0, [pc, #108]	; (800312c <HAL_TIM_Encoder_MspInit+0x260>)
 80030c0:	f000 ffda 	bl	8004078 <HAL_GPIO_Init>
}
 80030c4:	e02c      	b.n	8003120 <HAL_TIM_Encoder_MspInit+0x254>
  else if(tim_encoderHandle->Instance==TIM8)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a1e      	ldr	r2, [pc, #120]	; (8003144 <HAL_TIM_Encoder_MspInit+0x278>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d127      	bne.n	8003120 <HAL_TIM_Encoder_MspInit+0x254>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80030d0:	4b15      	ldr	r3, [pc, #84]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 80030d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d4:	4a14      	ldr	r2, [pc, #80]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 80030d6:	f043 0302 	orr.w	r3, r3, #2
 80030da:	6453      	str	r3, [r2, #68]	; 0x44
 80030dc:	4b12      	ldr	r3, [pc, #72]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 80030de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030e8:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 80030ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ec:	4a0e      	ldr	r2, [pc, #56]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 80030ee:	f043 0304 	orr.w	r3, r3, #4
 80030f2:	6313      	str	r3, [r2, #48]	; 0x30
 80030f4:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <HAL_TIM_Encoder_MspInit+0x25c>)
 80030f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	60fb      	str	r3, [r7, #12]
 80030fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR5_CHA_Pin|MOTOR5_CHB_Pin;
 8003100:	23c0      	movs	r3, #192	; 0xc0
 8003102:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003104:	2302      	movs	r3, #2
 8003106:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003108:	2300      	movs	r3, #0
 800310a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800310c:	2300      	movs	r3, #0
 800310e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003110:	2303      	movs	r3, #3
 8003112:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003114:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003118:	4619      	mov	r1, r3
 800311a:	480b      	ldr	r0, [pc, #44]	; (8003148 <HAL_TIM_Encoder_MspInit+0x27c>)
 800311c:	f000 ffac 	bl	8004078 <HAL_GPIO_Init>
}
 8003120:	bf00      	nop
 8003122:	3750      	adds	r7, #80	; 0x50
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40023800 	.word	0x40023800
 800312c:	40020000 	.word	0x40020000
 8003130:	40020400 	.word	0x40020400
 8003134:	40000400 	.word	0x40000400
 8003138:	40000800 	.word	0x40000800
 800313c:	40020c00 	.word	0x40020c00
 8003140:	40000c00 	.word	0x40000c00
 8003144:	40010400 	.word	0x40010400
 8003148:	40020800 	.word	0x40020800

0800314c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b08a      	sub	sp, #40	; 0x28
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003154:	f107 0314 	add.w	r3, r7, #20
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	605a      	str	r2, [r3, #4]
 800315e:	609a      	str	r2, [r3, #8]
 8003160:	60da      	str	r2, [r3, #12]
 8003162:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a22      	ldr	r2, [pc, #136]	; (80031f4 <HAL_TIM_MspPostInit+0xa8>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d11d      	bne.n	80031aa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800316e:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <HAL_TIM_MspPostInit+0xac>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	4a21      	ldr	r2, [pc, #132]	; (80031f8 <HAL_TIM_MspPostInit+0xac>)
 8003174:	f043 0310 	orr.w	r3, r3, #16
 8003178:	6313      	str	r3, [r2, #48]	; 0x30
 800317a:	4b1f      	ldr	r3, [pc, #124]	; (80031f8 <HAL_TIM_MspPostInit+0xac>)
 800317c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317e:	f003 0310 	and.w	r3, r3, #16
 8003182:	613b      	str	r3, [r7, #16]
 8003184:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin|MOTOR2_PWM_Pin|MOTOR3_PWM_Pin|MOTOR4_PWM_Pin;
 8003186:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800318a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800318c:	2302      	movs	r3, #2
 800318e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003190:	2300      	movs	r3, #0
 8003192:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003194:	2300      	movs	r3, #0
 8003196:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003198:	2301      	movs	r3, #1
 800319a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800319c:	f107 0314 	add.w	r3, r7, #20
 80031a0:	4619      	mov	r1, r3
 80031a2:	4816      	ldr	r0, [pc, #88]	; (80031fc <HAL_TIM_MspPostInit+0xb0>)
 80031a4:	f000 ff68 	bl	8004078 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80031a8:	e020      	b.n	80031ec <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM9)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a14      	ldr	r2, [pc, #80]	; (8003200 <HAL_TIM_MspPostInit+0xb4>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d11b      	bne.n	80031ec <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80031b4:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <HAL_TIM_MspPostInit+0xac>)
 80031b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b8:	4a0f      	ldr	r2, [pc, #60]	; (80031f8 <HAL_TIM_MspPostInit+0xac>)
 80031ba:	f043 0310 	orr.w	r3, r3, #16
 80031be:	6313      	str	r3, [r2, #48]	; 0x30
 80031c0:	4b0d      	ldr	r3, [pc, #52]	; (80031f8 <HAL_TIM_MspPostInit+0xac>)
 80031c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR5_PWM_Pin|MOTOR6_PWM_Pin;
 80031cc:	2360      	movs	r3, #96	; 0x60
 80031ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d0:	2302      	movs	r3, #2
 80031d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d4:	2300      	movs	r3, #0
 80031d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d8:	2300      	movs	r3, #0
 80031da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80031dc:	2303      	movs	r3, #3
 80031de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031e0:	f107 0314 	add.w	r3, r7, #20
 80031e4:	4619      	mov	r1, r3
 80031e6:	4805      	ldr	r0, [pc, #20]	; (80031fc <HAL_TIM_MspPostInit+0xb0>)
 80031e8:	f000 ff46 	bl	8004078 <HAL_GPIO_Init>
}
 80031ec:	bf00      	nop
 80031ee:	3728      	adds	r7, #40	; 0x28
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40010000 	.word	0x40010000
 80031f8:	40023800 	.word	0x40023800
 80031fc:	40021000 	.word	0x40021000
 8003200:	40014000 	.word	0x40014000

08003204 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003208:	4b14      	ldr	r3, [pc, #80]	; (800325c <MX_USART3_UART_Init+0x58>)
 800320a:	4a15      	ldr	r2, [pc, #84]	; (8003260 <MX_USART3_UART_Init+0x5c>)
 800320c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800320e:	4b13      	ldr	r3, [pc, #76]	; (800325c <MX_USART3_UART_Init+0x58>)
 8003210:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003214:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003216:	4b11      	ldr	r3, [pc, #68]	; (800325c <MX_USART3_UART_Init+0x58>)
 8003218:	2200      	movs	r2, #0
 800321a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800321c:	4b0f      	ldr	r3, [pc, #60]	; (800325c <MX_USART3_UART_Init+0x58>)
 800321e:	2200      	movs	r2, #0
 8003220:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003222:	4b0e      	ldr	r3, [pc, #56]	; (800325c <MX_USART3_UART_Init+0x58>)
 8003224:	2200      	movs	r2, #0
 8003226:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003228:	4b0c      	ldr	r3, [pc, #48]	; (800325c <MX_USART3_UART_Init+0x58>)
 800322a:	220c      	movs	r2, #12
 800322c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800322e:	4b0b      	ldr	r3, [pc, #44]	; (800325c <MX_USART3_UART_Init+0x58>)
 8003230:	2200      	movs	r2, #0
 8003232:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003234:	4b09      	ldr	r3, [pc, #36]	; (800325c <MX_USART3_UART_Init+0x58>)
 8003236:	2200      	movs	r2, #0
 8003238:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800323a:	4b08      	ldr	r3, [pc, #32]	; (800325c <MX_USART3_UART_Init+0x58>)
 800323c:	2200      	movs	r2, #0
 800323e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003240:	4b06      	ldr	r3, [pc, #24]	; (800325c <MX_USART3_UART_Init+0x58>)
 8003242:	2200      	movs	r2, #0
 8003244:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003246:	4805      	ldr	r0, [pc, #20]	; (800325c <MX_USART3_UART_Init+0x58>)
 8003248:	f003 fc26 	bl	8006a98 <HAL_UART_Init>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d001      	beq.n	8003256 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003252:	f7fe ffc1 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003256:	bf00      	nop
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	200065e4 	.word	0x200065e4
 8003260:	40004800 	.word	0x40004800

08003264 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b0ae      	sub	sp, #184	; 0xb8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800326c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
 800327a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800327c:	f107 0314 	add.w	r3, r7, #20
 8003280:	2290      	movs	r2, #144	; 0x90
 8003282:	2100      	movs	r1, #0
 8003284:	4618      	mov	r0, r3
 8003286:	f017 faed 	bl	801a864 <memset>
  if(uartHandle->Instance==USART3)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a56      	ldr	r2, [pc, #344]	; (80033e8 <HAL_UART_MspInit+0x184>)
 8003290:	4293      	cmp	r3, r2
 8003292:	f040 80a4 	bne.w	80033de <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003296:	f44f 7380 	mov.w	r3, #256	; 0x100
 800329a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800329c:	2300      	movs	r3, #0
 800329e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032a0:	f107 0314 	add.w	r3, r7, #20
 80032a4:	4618      	mov	r0, r3
 80032a6:	f001 ff73 	bl	8005190 <HAL_RCCEx_PeriphCLKConfig>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80032b0:	f7fe ff92 	bl	80021d8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80032b4:	4b4d      	ldr	r3, [pc, #308]	; (80033ec <HAL_UART_MspInit+0x188>)
 80032b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b8:	4a4c      	ldr	r2, [pc, #304]	; (80033ec <HAL_UART_MspInit+0x188>)
 80032ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032be:	6413      	str	r3, [r2, #64]	; 0x40
 80032c0:	4b4a      	ldr	r3, [pc, #296]	; (80033ec <HAL_UART_MspInit+0x188>)
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032c8:	613b      	str	r3, [r7, #16]
 80032ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80032cc:	4b47      	ldr	r3, [pc, #284]	; (80033ec <HAL_UART_MspInit+0x188>)
 80032ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d0:	4a46      	ldr	r2, [pc, #280]	; (80033ec <HAL_UART_MspInit+0x188>)
 80032d2:	f043 0308 	orr.w	r3, r3, #8
 80032d6:	6313      	str	r3, [r2, #48]	; 0x30
 80032d8:	4b44      	ldr	r3, [pc, #272]	; (80033ec <HAL_UART_MspInit+0x188>)
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80032e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80032e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ec:	2302      	movs	r3, #2
 80032ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f2:	2300      	movs	r3, #0
 80032f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032f8:	2303      	movs	r3, #3
 80032fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80032fe:	2307      	movs	r3, #7
 8003300:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003304:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003308:	4619      	mov	r1, r3
 800330a:	4839      	ldr	r0, [pc, #228]	; (80033f0 <HAL_UART_MspInit+0x18c>)
 800330c:	f000 feb4 	bl	8004078 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003310:	4b38      	ldr	r3, [pc, #224]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003312:	4a39      	ldr	r2, [pc, #228]	; (80033f8 <HAL_UART_MspInit+0x194>)
 8003314:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003316:	4b37      	ldr	r3, [pc, #220]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003318:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800331c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800331e:	4b35      	ldr	r3, [pc, #212]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003320:	2240      	movs	r2, #64	; 0x40
 8003322:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003324:	4b33      	ldr	r3, [pc, #204]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003326:	2200      	movs	r2, #0
 8003328:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800332a:	4b32      	ldr	r3, [pc, #200]	; (80033f4 <HAL_UART_MspInit+0x190>)
 800332c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003330:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003332:	4b30      	ldr	r3, [pc, #192]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003334:	2200      	movs	r2, #0
 8003336:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003338:	4b2e      	ldr	r3, [pc, #184]	; (80033f4 <HAL_UART_MspInit+0x190>)
 800333a:	2200      	movs	r2, #0
 800333c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800333e:	4b2d      	ldr	r3, [pc, #180]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003340:	2200      	movs	r2, #0
 8003342:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003344:	4b2b      	ldr	r3, [pc, #172]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003346:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800334a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800334c:	4b29      	ldr	r3, [pc, #164]	; (80033f4 <HAL_UART_MspInit+0x190>)
 800334e:	2200      	movs	r2, #0
 8003350:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003352:	4828      	ldr	r0, [pc, #160]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003354:	f000 fa7a 	bl	800384c <HAL_DMA_Init>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 800335e:	f7fe ff3b 	bl	80021d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a23      	ldr	r2, [pc, #140]	; (80033f4 <HAL_UART_MspInit+0x190>)
 8003366:	671a      	str	r2, [r3, #112]	; 0x70
 8003368:	4a22      	ldr	r2, [pc, #136]	; (80033f4 <HAL_UART_MspInit+0x190>)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800336e:	4b23      	ldr	r3, [pc, #140]	; (80033fc <HAL_UART_MspInit+0x198>)
 8003370:	4a23      	ldr	r2, [pc, #140]	; (8003400 <HAL_UART_MspInit+0x19c>)
 8003372:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003374:	4b21      	ldr	r3, [pc, #132]	; (80033fc <HAL_UART_MspInit+0x198>)
 8003376:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800337a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800337c:	4b1f      	ldr	r3, [pc, #124]	; (80033fc <HAL_UART_MspInit+0x198>)
 800337e:	2200      	movs	r2, #0
 8003380:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003382:	4b1e      	ldr	r3, [pc, #120]	; (80033fc <HAL_UART_MspInit+0x198>)
 8003384:	2200      	movs	r2, #0
 8003386:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003388:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <HAL_UART_MspInit+0x198>)
 800338a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800338e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003390:	4b1a      	ldr	r3, [pc, #104]	; (80033fc <HAL_UART_MspInit+0x198>)
 8003392:	2200      	movs	r2, #0
 8003394:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003396:	4b19      	ldr	r3, [pc, #100]	; (80033fc <HAL_UART_MspInit+0x198>)
 8003398:	2200      	movs	r2, #0
 800339a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800339c:	4b17      	ldr	r3, [pc, #92]	; (80033fc <HAL_UART_MspInit+0x198>)
 800339e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033a2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80033a4:	4b15      	ldr	r3, [pc, #84]	; (80033fc <HAL_UART_MspInit+0x198>)
 80033a6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80033aa:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033ac:	4b13      	ldr	r3, [pc, #76]	; (80033fc <HAL_UART_MspInit+0x198>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80033b2:	4812      	ldr	r0, [pc, #72]	; (80033fc <HAL_UART_MspInit+0x198>)
 80033b4:	f000 fa4a 	bl	800384c <HAL_DMA_Init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 80033be:	f7fe ff0b 	bl	80021d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a0d      	ldr	r2, [pc, #52]	; (80033fc <HAL_UART_MspInit+0x198>)
 80033c6:	675a      	str	r2, [r3, #116]	; 0x74
 80033c8:	4a0c      	ldr	r2, [pc, #48]	; (80033fc <HAL_UART_MspInit+0x198>)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80033ce:	2200      	movs	r2, #0
 80033d0:	2105      	movs	r1, #5
 80033d2:	2027      	movs	r0, #39	; 0x27
 80033d4:	f000 fa10 	bl	80037f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80033d8:	2027      	movs	r0, #39	; 0x27
 80033da:	f000 fa29 	bl	8003830 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80033de:	bf00      	nop
 80033e0:	37b8      	adds	r7, #184	; 0xb8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	40004800 	.word	0x40004800
 80033ec:	40023800 	.word	0x40023800
 80033f0:	40020c00 	.word	0x40020c00
 80033f4:	2000666c 	.word	0x2000666c
 80033f8:	40026058 	.word	0x40026058
 80033fc:	200066cc 	.word	0x200066cc
 8003400:	40026028 	.word	0x40026028

08003404 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003408:	4b14      	ldr	r3, [pc, #80]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800340a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800340e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003410:	4b12      	ldr	r3, [pc, #72]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003412:	2206      	movs	r2, #6
 8003414:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003416:	4b11      	ldr	r3, [pc, #68]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003418:	2202      	movs	r2, #2
 800341a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800341c:	4b0f      	ldr	r3, [pc, #60]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800341e:	2200      	movs	r2, #0
 8003420:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003422:	4b0e      	ldr	r3, [pc, #56]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003424:	2202      	movs	r2, #2
 8003426:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8003428:	4b0c      	ldr	r3, [pc, #48]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800342a:	2201      	movs	r2, #1
 800342c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800342e:	4b0b      	ldr	r3, [pc, #44]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003430:	2200      	movs	r2, #0
 8003432:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003434:	4b09      	ldr	r3, [pc, #36]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003436:	2200      	movs	r2, #0
 8003438:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800343a:	4b08      	ldr	r3, [pc, #32]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800343c:	2201      	movs	r2, #1
 800343e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003440:	4b06      	ldr	r3, [pc, #24]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003442:	2200      	movs	r2, #0
 8003444:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003446:	4805      	ldr	r0, [pc, #20]	; (800345c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003448:	f000 fff3 	bl	8004432 <HAL_PCD_Init>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003452:	f7fe fec1 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	2000672c 	.word	0x2000672c

08003460 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b0ae      	sub	sp, #184	; 0xb8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003468:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	605a      	str	r2, [r3, #4]
 8003472:	609a      	str	r2, [r3, #8]
 8003474:	60da      	str	r2, [r3, #12]
 8003476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003478:	f107 0314 	add.w	r3, r7, #20
 800347c:	2290      	movs	r2, #144	; 0x90
 800347e:	2100      	movs	r1, #0
 8003480:	4618      	mov	r0, r3
 8003482:	f017 f9ef 	bl	801a864 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800348e:	d159      	bne.n	8003544 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003490:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003494:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8003496:	2300      	movs	r3, #0
 8003498:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800349c:	f107 0314 	add.w	r3, r7, #20
 80034a0:	4618      	mov	r0, r3
 80034a2:	f001 fe75 	bl	8005190 <HAL_RCCEx_PeriphCLKConfig>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80034ac:	f7fe fe94 	bl	80021d8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034b0:	4b26      	ldr	r3, [pc, #152]	; (800354c <HAL_PCD_MspInit+0xec>)
 80034b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b4:	4a25      	ldr	r2, [pc, #148]	; (800354c <HAL_PCD_MspInit+0xec>)
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	6313      	str	r3, [r2, #48]	; 0x30
 80034bc:	4b23      	ldr	r3, [pc, #140]	; (800354c <HAL_PCD_MspInit+0xec>)
 80034be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	613b      	str	r3, [r7, #16]
 80034c6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80034c8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80034cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d0:	2302      	movs	r3, #2
 80034d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d6:	2300      	movs	r3, #0
 80034d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034dc:	2303      	movs	r3, #3
 80034de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80034e2:	230a      	movs	r3, #10
 80034e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80034ec:	4619      	mov	r1, r3
 80034ee:	4818      	ldr	r0, [pc, #96]	; (8003550 <HAL_PCD_MspInit+0xf0>)
 80034f0:	f000 fdc2 	bl	8004078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80034f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034fc:	2300      	movs	r3, #0
 80034fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003502:	2300      	movs	r3, #0
 8003504:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003508:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800350c:	4619      	mov	r1, r3
 800350e:	4810      	ldr	r0, [pc, #64]	; (8003550 <HAL_PCD_MspInit+0xf0>)
 8003510:	f000 fdb2 	bl	8004078 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003514:	4b0d      	ldr	r3, [pc, #52]	; (800354c <HAL_PCD_MspInit+0xec>)
 8003516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003518:	4a0c      	ldr	r2, [pc, #48]	; (800354c <HAL_PCD_MspInit+0xec>)
 800351a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800351e:	6353      	str	r3, [r2, #52]	; 0x34
 8003520:	4b0a      	ldr	r3, [pc, #40]	; (800354c <HAL_PCD_MspInit+0xec>)
 8003522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4b07      	ldr	r3, [pc, #28]	; (800354c <HAL_PCD_MspInit+0xec>)
 800352e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003530:	4a06      	ldr	r2, [pc, #24]	; (800354c <HAL_PCD_MspInit+0xec>)
 8003532:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003536:	6453      	str	r3, [r2, #68]	; 0x44
 8003538:	4b04      	ldr	r3, [pc, #16]	; (800354c <HAL_PCD_MspInit+0xec>)
 800353a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003540:	60bb      	str	r3, [r7, #8]
 8003542:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003544:	bf00      	nop
 8003546:	37b8      	adds	r7, #184	; 0xb8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40023800 	.word	0x40023800
 8003550:	40020000 	.word	0x40020000

08003554 <_ZN5TimerC1Ev>:

// ==================================================
// Timer
// ==================================================

Timer::Timer(){
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  this->delta = 0;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	605a      	str	r2, [r3, #4]
  this->time = 0;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
}
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <_ZN5Timer5setupEm>:
Timer::Timer(unsigned long delta, unsigned long time){
  this->delta = delta;
  this->time = time;
}

void Timer::setup(unsigned long delta){
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
 800357e:	6039      	str	r1, [r7, #0]
  this->delta = delta;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	605a      	str	r2, [r3, #4]
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
	...

08003594 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003594:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003598:	480d      	ldr	r0, [pc, #52]	; (80035d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800359a:	490e      	ldr	r1, [pc, #56]	; (80035d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800359c:	4a0e      	ldr	r2, [pc, #56]	; (80035d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800359e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035a0:	e002      	b.n	80035a8 <LoopCopyDataInit>

080035a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035a6:	3304      	adds	r3, #4

080035a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035ac:	d3f9      	bcc.n	80035a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035ae:	4a0b      	ldr	r2, [pc, #44]	; (80035dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80035b0:	4c0b      	ldr	r4, [pc, #44]	; (80035e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80035b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035b4:	e001      	b.n	80035ba <LoopFillZerobss>

080035b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035b8:	3204      	adds	r2, #4

080035ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035bc:	d3fb      	bcc.n	80035b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80035be:	f7ff f98b 	bl	80028d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035c2:	f017 fa51 	bl	801aa68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035c6:	f7fe fd51 	bl	800206c <main>
  bx  lr    
 80035ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035cc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80035d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035d4:	20001dec 	.word	0x20001dec
  ldr r2, =_sidata
 80035d8:	0801d44c 	.word	0x0801d44c
  ldr r2, =_sbss
 80035dc:	20001df0 	.word	0x20001df0
  ldr r4, =_ebss
 80035e0:	20010818 	.word	0x20010818

080035e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035e4:	e7fe      	b.n	80035e4 <ADC_IRQHandler>

080035e6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035ea:	2003      	movs	r0, #3
 80035ec:	f000 f8f9 	bl	80037e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035f0:	200f      	movs	r0, #15
 80035f2:	f7fe fff3 	bl	80025dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035f6:	f7fe ffc9 	bl	800258c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003604:	4b06      	ldr	r3, [pc, #24]	; (8003620 <HAL_IncTick+0x20>)
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	461a      	mov	r2, r3
 800360a:	4b06      	ldr	r3, [pc, #24]	; (8003624 <HAL_IncTick+0x24>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4413      	add	r3, r2
 8003610:	4a04      	ldr	r2, [pc, #16]	; (8003624 <HAL_IncTick+0x24>)
 8003612:	6013      	str	r3, [r2, #0]
}
 8003614:	bf00      	nop
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	2000000c 	.word	0x2000000c
 8003624:	20006c34 	.word	0x20006c34

08003628 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  return uwTick;
 800362c:	4b03      	ldr	r3, [pc, #12]	; (800363c <HAL_GetTick+0x14>)
 800362e:	681b      	ldr	r3, [r3, #0]
}
 8003630:	4618      	mov	r0, r3
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	20006c34 	.word	0x20006c34

08003640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003648:	f7ff ffee 	bl	8003628 <HAL_GetTick>
 800364c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003658:	d005      	beq.n	8003666 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800365a:	4b0a      	ldr	r3, [pc, #40]	; (8003684 <HAL_Delay+0x44>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4413      	add	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003666:	bf00      	nop
 8003668:	f7ff ffde 	bl	8003628 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	429a      	cmp	r2, r3
 8003676:	d8f7      	bhi.n	8003668 <HAL_Delay+0x28>
  {
  }
}
 8003678:	bf00      	nop
 800367a:	bf00      	nop
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	2000000c 	.word	0x2000000c

08003688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003698:	4b0b      	ldr	r3, [pc, #44]	; (80036c8 <__NVIC_SetPriorityGrouping+0x40>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036a4:	4013      	ands	r3, r2
 80036a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80036b0:	4b06      	ldr	r3, [pc, #24]	; (80036cc <__NVIC_SetPriorityGrouping+0x44>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036b6:	4a04      	ldr	r2, [pc, #16]	; (80036c8 <__NVIC_SetPriorityGrouping+0x40>)
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	60d3      	str	r3, [r2, #12]
}
 80036bc:	bf00      	nop
 80036be:	3714      	adds	r7, #20
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	e000ed00 	.word	0xe000ed00
 80036cc:	05fa0000 	.word	0x05fa0000

080036d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036d4:	4b04      	ldr	r3, [pc, #16]	; (80036e8 <__NVIC_GetPriorityGrouping+0x18>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	f003 0307 	and.w	r3, r3, #7
}
 80036de:	4618      	mov	r0, r3
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	e000ed00 	.word	0xe000ed00

080036ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	db0b      	blt.n	8003716 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	f003 021f 	and.w	r2, r3, #31
 8003704:	4907      	ldr	r1, [pc, #28]	; (8003724 <__NVIC_EnableIRQ+0x38>)
 8003706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	2001      	movs	r0, #1
 800370e:	fa00 f202 	lsl.w	r2, r0, r2
 8003712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	e000e100 	.word	0xe000e100

08003728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	6039      	str	r1, [r7, #0]
 8003732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003738:	2b00      	cmp	r3, #0
 800373a:	db0a      	blt.n	8003752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	b2da      	uxtb	r2, r3
 8003740:	490c      	ldr	r1, [pc, #48]	; (8003774 <__NVIC_SetPriority+0x4c>)
 8003742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003746:	0112      	lsls	r2, r2, #4
 8003748:	b2d2      	uxtb	r2, r2
 800374a:	440b      	add	r3, r1
 800374c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003750:	e00a      	b.n	8003768 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	b2da      	uxtb	r2, r3
 8003756:	4908      	ldr	r1, [pc, #32]	; (8003778 <__NVIC_SetPriority+0x50>)
 8003758:	79fb      	ldrb	r3, [r7, #7]
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	3b04      	subs	r3, #4
 8003760:	0112      	lsls	r2, r2, #4
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	440b      	add	r3, r1
 8003766:	761a      	strb	r2, [r3, #24]
}
 8003768:	bf00      	nop
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr
 8003774:	e000e100 	.word	0xe000e100
 8003778:	e000ed00 	.word	0xe000ed00

0800377c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800377c:	b480      	push	{r7}
 800377e:	b089      	sub	sp, #36	; 0x24
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f1c3 0307 	rsb	r3, r3, #7
 8003796:	2b04      	cmp	r3, #4
 8003798:	bf28      	it	cs
 800379a:	2304      	movcs	r3, #4
 800379c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3304      	adds	r3, #4
 80037a2:	2b06      	cmp	r3, #6
 80037a4:	d902      	bls.n	80037ac <NVIC_EncodePriority+0x30>
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	3b03      	subs	r3, #3
 80037aa:	e000      	b.n	80037ae <NVIC_EncodePriority+0x32>
 80037ac:	2300      	movs	r3, #0
 80037ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43da      	mvns	r2, r3
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	401a      	ands	r2, r3
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	fa01 f303 	lsl.w	r3, r1, r3
 80037ce:	43d9      	mvns	r1, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d4:	4313      	orrs	r3, r2
         );
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3724      	adds	r7, #36	; 0x24
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr

080037e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b082      	sub	sp, #8
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7ff ff4c 	bl	8003688 <__NVIC_SetPriorityGrouping>
}
 80037f0:	bf00      	nop
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003806:	2300      	movs	r3, #0
 8003808:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800380a:	f7ff ff61 	bl	80036d0 <__NVIC_GetPriorityGrouping>
 800380e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	6978      	ldr	r0, [r7, #20]
 8003816:	f7ff ffb1 	bl	800377c <NVIC_EncodePriority>
 800381a:	4602      	mov	r2, r0
 800381c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003820:	4611      	mov	r1, r2
 8003822:	4618      	mov	r0, r3
 8003824:	f7ff ff80 	bl	8003728 <__NVIC_SetPriority>
}
 8003828:	bf00      	nop
 800382a:	3718      	adds	r7, #24
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	4603      	mov	r3, r0
 8003838:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800383a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383e:	4618      	mov	r0, r3
 8003840:	f7ff ff54 	bl	80036ec <__NVIC_EnableIRQ>
}
 8003844:	bf00      	nop
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003858:	f7ff fee6 	bl	8003628 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d101      	bne.n	8003868 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e099      	b.n	800399c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0201 	bic.w	r2, r2, #1
 8003886:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003888:	e00f      	b.n	80038aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800388a:	f7ff fecd 	bl	8003628 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	2b05      	cmp	r3, #5
 8003896:	d908      	bls.n	80038aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2220      	movs	r2, #32
 800389c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2203      	movs	r2, #3
 80038a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e078      	b.n	800399c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1e8      	bne.n	800388a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4b38      	ldr	r3, [pc, #224]	; (80039a4 <HAL_DMA_Init+0x158>)
 80038c4:	4013      	ands	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685a      	ldr	r2, [r3, #4]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	2b04      	cmp	r3, #4
 8003902:	d107      	bne.n	8003914 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390c:	4313      	orrs	r3, r2
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	f023 0307 	bic.w	r3, r3, #7
 800392a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	697a      	ldr	r2, [r7, #20]
 8003932:	4313      	orrs	r3, r2
 8003934:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	2b04      	cmp	r3, #4
 800393c:	d117      	bne.n	800396e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	4313      	orrs	r3, r2
 8003946:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00e      	beq.n	800396e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 fb15 	bl	8003f80 <DMA_CheckFifoParam>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d008      	beq.n	800396e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2240      	movs	r2, #64	; 0x40
 8003960:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800396a:	2301      	movs	r3, #1
 800396c:	e016      	b.n	800399c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 facc 	bl	8003f14 <DMA_CalcBaseAndBitshift>
 800397c:	4603      	mov	r3, r0
 800397e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003984:	223f      	movs	r2, #63	; 0x3f
 8003986:	409a      	lsls	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2201      	movs	r2, #1
 8003996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	e010803f 	.word	0xe010803f

080039a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d101      	bne.n	80039ce <HAL_DMA_Start_IT+0x26>
 80039ca:	2302      	movs	r3, #2
 80039cc:	e048      	b.n	8003a60 <HAL_DMA_Start_IT+0xb8>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d137      	bne.n	8003a52 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2202      	movs	r2, #2
 80039e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	68b9      	ldr	r1, [r7, #8]
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f000 fa5e 	bl	8003eb8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a00:	223f      	movs	r2, #63	; 0x3f
 8003a02:	409a      	lsls	r2, r3
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0216 	orr.w	r2, r2, #22
 8003a16:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a26:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d007      	beq.n	8003a40 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0208 	orr.w	r2, r2, #8
 8003a3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	e005      	b.n	8003a5e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3718      	adds	r7, #24
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a74:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a76:	f7ff fdd7 	bl	8003628 <HAL_GetTick>
 8003a7a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d008      	beq.n	8003a9a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2280      	movs	r2, #128	; 0x80
 8003a8c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e052      	b.n	8003b40 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0216 	bic.w	r2, r2, #22
 8003aa8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695a      	ldr	r2, [r3, #20]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ab8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d103      	bne.n	8003aca <HAL_DMA_Abort+0x62>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d007      	beq.n	8003ada <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f022 0208 	bic.w	r2, r2, #8
 8003ad8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 0201 	bic.w	r2, r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aea:	e013      	b.n	8003b14 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003aec:	f7ff fd9c 	bl	8003628 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b05      	cmp	r3, #5
 8003af8:	d90c      	bls.n	8003b14 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2220      	movs	r2, #32
 8003afe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2203      	movs	r2, #3
 8003b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e015      	b.n	8003b40 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1e4      	bne.n	8003aec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b26:	223f      	movs	r2, #63	; 0x3f
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d004      	beq.n	8003b66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2280      	movs	r2, #128	; 0x80
 8003b60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e00c      	b.n	8003b80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2205      	movs	r2, #5
 8003b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 0201 	bic.w	r2, r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003b94:	2300      	movs	r3, #0
 8003b96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003b98:	4b8e      	ldr	r3, [pc, #568]	; (8003dd4 <HAL_DMA_IRQHandler+0x248>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a8e      	ldr	r2, [pc, #568]	; (8003dd8 <HAL_DMA_IRQHandler+0x24c>)
 8003b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba2:	0a9b      	lsrs	r3, r3, #10
 8003ba4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003baa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb6:	2208      	movs	r2, #8
 8003bb8:	409a      	lsls	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d01a      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d013      	beq.n	8003bf8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0204 	bic.w	r2, r2, #4
 8003bde:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be4:	2208      	movs	r2, #8
 8003be6:	409a      	lsls	r2, r3
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf0:	f043 0201 	orr.w	r2, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	409a      	lsls	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4013      	ands	r3, r2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d012      	beq.n	8003c2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00b      	beq.n	8003c2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	409a      	lsls	r2, r3
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c26:	f043 0202 	orr.w	r2, r3, #2
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c32:	2204      	movs	r2, #4
 8003c34:	409a      	lsls	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d012      	beq.n	8003c64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00b      	beq.n	8003c64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c50:	2204      	movs	r2, #4
 8003c52:	409a      	lsls	r2, r3
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c5c:	f043 0204 	orr.w	r2, r3, #4
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c68:	2210      	movs	r2, #16
 8003c6a:	409a      	lsls	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d043      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d03c      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c86:	2210      	movs	r2, #16
 8003c88:	409a      	lsls	r2, r3
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d018      	beq.n	8003cce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d108      	bne.n	8003cbc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d024      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	4798      	blx	r3
 8003cba:	e01f      	b.n	8003cfc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d01b      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	4798      	blx	r3
 8003ccc:	e016      	b.n	8003cfc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d107      	bne.n	8003cec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 0208 	bic.w	r2, r2, #8
 8003cea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d00:	2220      	movs	r2, #32
 8003d02:	409a      	lsls	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4013      	ands	r3, r2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 808f 	beq.w	8003e2c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0310 	and.w	r3, r3, #16
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 8087 	beq.w	8003e2c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d22:	2220      	movs	r2, #32
 8003d24:	409a      	lsls	r2, r3
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b05      	cmp	r3, #5
 8003d34:	d136      	bne.n	8003da4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0216 	bic.w	r2, r2, #22
 8003d44:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695a      	ldr	r2, [r3, #20]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d54:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d103      	bne.n	8003d66 <HAL_DMA_IRQHandler+0x1da>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d007      	beq.n	8003d76 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0208 	bic.w	r2, r2, #8
 8003d74:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7a:	223f      	movs	r2, #63	; 0x3f
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d07e      	beq.n	8003e98 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	4798      	blx	r3
        }
        return;
 8003da2:	e079      	b.n	8003e98 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d01d      	beq.n	8003dee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10d      	bne.n	8003ddc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d031      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	4798      	blx	r3
 8003dd0:	e02c      	b.n	8003e2c <HAL_DMA_IRQHandler+0x2a0>
 8003dd2:	bf00      	nop
 8003dd4:	20000004 	.word	0x20000004
 8003dd8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d023      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	4798      	blx	r3
 8003dec:	e01e      	b.n	8003e2c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10f      	bne.n	8003e1c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0210 	bic.w	r2, r2, #16
 8003e0a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d032      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d022      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2205      	movs	r2, #5
 8003e44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0201 	bic.w	r2, r2, #1
 8003e56:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d307      	bcc.n	8003e74 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f2      	bne.n	8003e58 <HAL_DMA_IRQHandler+0x2cc>
 8003e72:	e000      	b.n	8003e76 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e74:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d005      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	4798      	blx	r3
 8003e96:	e000      	b.n	8003e9a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003e98:	bf00      	nop
    }
  }
}
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
 8003ec4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ed4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	683a      	ldr	r2, [r7, #0]
 8003edc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2b40      	cmp	r3, #64	; 0x40
 8003ee4:	d108      	bne.n	8003ef8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ef6:	e007      	b.n	8003f08 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	60da      	str	r2, [r3, #12]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	3b10      	subs	r3, #16
 8003f24:	4a13      	ldr	r2, [pc, #76]	; (8003f74 <DMA_CalcBaseAndBitshift+0x60>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	091b      	lsrs	r3, r3, #4
 8003f2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f2e:	4a12      	ldr	r2, [pc, #72]	; (8003f78 <DMA_CalcBaseAndBitshift+0x64>)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	4413      	add	r3, r2
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	461a      	mov	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2b03      	cmp	r3, #3
 8003f40:	d908      	bls.n	8003f54 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	461a      	mov	r2, r3
 8003f48:	4b0c      	ldr	r3, [pc, #48]	; (8003f7c <DMA_CalcBaseAndBitshift+0x68>)
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	1d1a      	adds	r2, r3, #4
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	659a      	str	r2, [r3, #88]	; 0x58
 8003f52:	e006      	b.n	8003f62 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4b08      	ldr	r3, [pc, #32]	; (8003f7c <DMA_CalcBaseAndBitshift+0x68>)
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	aaaaaaab 	.word	0xaaaaaaab
 8003f78:	0801b938 	.word	0x0801b938
 8003f7c:	fffffc00 	.word	0xfffffc00

08003f80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d11f      	bne.n	8003fda <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	d856      	bhi.n	800404e <DMA_CheckFifoParam+0xce>
 8003fa0:	a201      	add	r2, pc, #4	; (adr r2, 8003fa8 <DMA_CheckFifoParam+0x28>)
 8003fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa6:	bf00      	nop
 8003fa8:	08003fb9 	.word	0x08003fb9
 8003fac:	08003fcb 	.word	0x08003fcb
 8003fb0:	08003fb9 	.word	0x08003fb9
 8003fb4:	0800404f 	.word	0x0800404f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d046      	beq.n	8004052 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fc8:	e043      	b.n	8004052 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fd2:	d140      	bne.n	8004056 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd8:	e03d      	b.n	8004056 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fe2:	d121      	bne.n	8004028 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2b03      	cmp	r3, #3
 8003fe8:	d837      	bhi.n	800405a <DMA_CheckFifoParam+0xda>
 8003fea:	a201      	add	r2, pc, #4	; (adr r2, 8003ff0 <DMA_CheckFifoParam+0x70>)
 8003fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff0:	08004001 	.word	0x08004001
 8003ff4:	08004007 	.word	0x08004007
 8003ff8:	08004001 	.word	0x08004001
 8003ffc:	08004019 	.word	0x08004019
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
      break;
 8004004:	e030      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d025      	beq.n	800405e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004016:	e022      	b.n	800405e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004020:	d11f      	bne.n	8004062 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004026:	e01c      	b.n	8004062 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	2b02      	cmp	r3, #2
 800402c:	d903      	bls.n	8004036 <DMA_CheckFifoParam+0xb6>
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b03      	cmp	r3, #3
 8004032:	d003      	beq.n	800403c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004034:	e018      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	73fb      	strb	r3, [r7, #15]
      break;
 800403a:	e015      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004040:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00e      	beq.n	8004066 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	73fb      	strb	r3, [r7, #15]
      break;
 800404c:	e00b      	b.n	8004066 <DMA_CheckFifoParam+0xe6>
      break;
 800404e:	bf00      	nop
 8004050:	e00a      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      break;
 8004052:	bf00      	nop
 8004054:	e008      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      break;
 8004056:	bf00      	nop
 8004058:	e006      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      break;
 800405a:	bf00      	nop
 800405c:	e004      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      break;
 800405e:	bf00      	nop
 8004060:	e002      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      break;   
 8004062:	bf00      	nop
 8004064:	e000      	b.n	8004068 <DMA_CheckFifoParam+0xe8>
      break;
 8004066:	bf00      	nop
    }
  } 
  
  return status; 
 8004068:	7bfb      	ldrb	r3, [r7, #15]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop

08004078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004078:	b480      	push	{r7}
 800407a:	b089      	sub	sp, #36	; 0x24
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004082:	2300      	movs	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004086:	2300      	movs	r3, #0
 8004088:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800408a:	2300      	movs	r3, #0
 800408c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800408e:	2300      	movs	r3, #0
 8004090:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004092:	2300      	movs	r3, #0
 8004094:	61fb      	str	r3, [r7, #28]
 8004096:	e175      	b.n	8004384 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004098:	2201      	movs	r2, #1
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	4013      	ands	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	f040 8164 	bne.w	800437e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f003 0303 	and.w	r3, r3, #3
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d005      	beq.n	80040ce <HAL_GPIO_Init+0x56>
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f003 0303 	and.w	r3, r3, #3
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d130      	bne.n	8004130 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	2203      	movs	r2, #3
 80040da:	fa02 f303 	lsl.w	r3, r2, r3
 80040de:	43db      	mvns	r3, r3
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	4013      	ands	r3, r2
 80040e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	68da      	ldr	r2, [r3, #12]
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	fa02 f303 	lsl.w	r3, r2, r3
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004104:	2201      	movs	r2, #1
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	fa02 f303 	lsl.w	r3, r2, r3
 800410c:	43db      	mvns	r3, r3
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	4013      	ands	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	091b      	lsrs	r3, r3, #4
 800411a:	f003 0201 	and.w	r2, r3, #1
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	4313      	orrs	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f003 0303 	and.w	r3, r3, #3
 8004138:	2b03      	cmp	r3, #3
 800413a:	d017      	beq.n	800416c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	2203      	movs	r2, #3
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	43db      	mvns	r3, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4013      	ands	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	689a      	ldr	r2, [r3, #8]
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	005b      	lsls	r3, r3, #1
 800415c:	fa02 f303 	lsl.w	r3, r2, r3
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	4313      	orrs	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f003 0303 	and.w	r3, r3, #3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d123      	bne.n	80041c0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	08da      	lsrs	r2, r3, #3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	3208      	adds	r2, #8
 8004180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	f003 0307 	and.w	r3, r3, #7
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	220f      	movs	r2, #15
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	43db      	mvns	r3, r3
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	4013      	ands	r3, r2
 800419a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	08da      	lsrs	r2, r3, #3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3208      	adds	r2, #8
 80041ba:	69b9      	ldr	r1, [r7, #24]
 80041bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	2203      	movs	r2, #3
 80041cc:	fa02 f303 	lsl.w	r3, r2, r3
 80041d0:	43db      	mvns	r3, r3
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	4013      	ands	r3, r2
 80041d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f003 0203 	and.w	r2, r3, #3
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	fa02 f303 	lsl.w	r3, r2, r3
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 80be 	beq.w	800437e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004202:	4b66      	ldr	r3, [pc, #408]	; (800439c <HAL_GPIO_Init+0x324>)
 8004204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004206:	4a65      	ldr	r2, [pc, #404]	; (800439c <HAL_GPIO_Init+0x324>)
 8004208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800420c:	6453      	str	r3, [r2, #68]	; 0x44
 800420e:	4b63      	ldr	r3, [pc, #396]	; (800439c <HAL_GPIO_Init+0x324>)
 8004210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004216:	60fb      	str	r3, [r7, #12]
 8004218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800421a:	4a61      	ldr	r2, [pc, #388]	; (80043a0 <HAL_GPIO_Init+0x328>)
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	089b      	lsrs	r3, r3, #2
 8004220:	3302      	adds	r3, #2
 8004222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004226:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	220f      	movs	r2, #15
 8004232:	fa02 f303 	lsl.w	r3, r2, r3
 8004236:	43db      	mvns	r3, r3
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	4013      	ands	r3, r2
 800423c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a58      	ldr	r2, [pc, #352]	; (80043a4 <HAL_GPIO_Init+0x32c>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d037      	beq.n	80042b6 <HAL_GPIO_Init+0x23e>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a57      	ldr	r2, [pc, #348]	; (80043a8 <HAL_GPIO_Init+0x330>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d031      	beq.n	80042b2 <HAL_GPIO_Init+0x23a>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a56      	ldr	r2, [pc, #344]	; (80043ac <HAL_GPIO_Init+0x334>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d02b      	beq.n	80042ae <HAL_GPIO_Init+0x236>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a55      	ldr	r2, [pc, #340]	; (80043b0 <HAL_GPIO_Init+0x338>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d025      	beq.n	80042aa <HAL_GPIO_Init+0x232>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a54      	ldr	r2, [pc, #336]	; (80043b4 <HAL_GPIO_Init+0x33c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d01f      	beq.n	80042a6 <HAL_GPIO_Init+0x22e>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a53      	ldr	r2, [pc, #332]	; (80043b8 <HAL_GPIO_Init+0x340>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d019      	beq.n	80042a2 <HAL_GPIO_Init+0x22a>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a52      	ldr	r2, [pc, #328]	; (80043bc <HAL_GPIO_Init+0x344>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d013      	beq.n	800429e <HAL_GPIO_Init+0x226>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a51      	ldr	r2, [pc, #324]	; (80043c0 <HAL_GPIO_Init+0x348>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00d      	beq.n	800429a <HAL_GPIO_Init+0x222>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a50      	ldr	r2, [pc, #320]	; (80043c4 <HAL_GPIO_Init+0x34c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d007      	beq.n	8004296 <HAL_GPIO_Init+0x21e>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a4f      	ldr	r2, [pc, #316]	; (80043c8 <HAL_GPIO_Init+0x350>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d101      	bne.n	8004292 <HAL_GPIO_Init+0x21a>
 800428e:	2309      	movs	r3, #9
 8004290:	e012      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 8004292:	230a      	movs	r3, #10
 8004294:	e010      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 8004296:	2308      	movs	r3, #8
 8004298:	e00e      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 800429a:	2307      	movs	r3, #7
 800429c:	e00c      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 800429e:	2306      	movs	r3, #6
 80042a0:	e00a      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 80042a2:	2305      	movs	r3, #5
 80042a4:	e008      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 80042a6:	2304      	movs	r3, #4
 80042a8:	e006      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 80042aa:	2303      	movs	r3, #3
 80042ac:	e004      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 80042ae:	2302      	movs	r3, #2
 80042b0:	e002      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 80042b2:	2301      	movs	r3, #1
 80042b4:	e000      	b.n	80042b8 <HAL_GPIO_Init+0x240>
 80042b6:	2300      	movs	r3, #0
 80042b8:	69fa      	ldr	r2, [r7, #28]
 80042ba:	f002 0203 	and.w	r2, r2, #3
 80042be:	0092      	lsls	r2, r2, #2
 80042c0:	4093      	lsls	r3, r2
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80042c8:	4935      	ldr	r1, [pc, #212]	; (80043a0 <HAL_GPIO_Init+0x328>)
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	089b      	lsrs	r3, r3, #2
 80042ce:	3302      	adds	r3, #2
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042d6:	4b3d      	ldr	r3, [pc, #244]	; (80043cc <HAL_GPIO_Init+0x354>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	43db      	mvns	r3, r3
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	4013      	ands	r3, r2
 80042e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80042fa:	4a34      	ldr	r2, [pc, #208]	; (80043cc <HAL_GPIO_Init+0x354>)
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004300:	4b32      	ldr	r3, [pc, #200]	; (80043cc <HAL_GPIO_Init+0x354>)
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	43db      	mvns	r3, r3
 800430a:	69ba      	ldr	r2, [r7, #24]
 800430c:	4013      	ands	r3, r2
 800430e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d003      	beq.n	8004324 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	4313      	orrs	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004324:	4a29      	ldr	r2, [pc, #164]	; (80043cc <HAL_GPIO_Init+0x354>)
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800432a:	4b28      	ldr	r3, [pc, #160]	; (80043cc <HAL_GPIO_Init+0x354>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	43db      	mvns	r3, r3
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	4013      	ands	r3, r2
 8004338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	4313      	orrs	r3, r2
 800434c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800434e:	4a1f      	ldr	r2, [pc, #124]	; (80043cc <HAL_GPIO_Init+0x354>)
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004354:	4b1d      	ldr	r3, [pc, #116]	; (80043cc <HAL_GPIO_Init+0x354>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	43db      	mvns	r3, r3
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	4013      	ands	r3, r2
 8004362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	4313      	orrs	r3, r2
 8004376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004378:	4a14      	ldr	r2, [pc, #80]	; (80043cc <HAL_GPIO_Init+0x354>)
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	3301      	adds	r3, #1
 8004382:	61fb      	str	r3, [r7, #28]
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	2b0f      	cmp	r3, #15
 8004388:	f67f ae86 	bls.w	8004098 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800438c:	bf00      	nop
 800438e:	bf00      	nop
 8004390:	3724      	adds	r7, #36	; 0x24
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40023800 	.word	0x40023800
 80043a0:	40013800 	.word	0x40013800
 80043a4:	40020000 	.word	0x40020000
 80043a8:	40020400 	.word	0x40020400
 80043ac:	40020800 	.word	0x40020800
 80043b0:	40020c00 	.word	0x40020c00
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40021400 	.word	0x40021400
 80043bc:	40021800 	.word	0x40021800
 80043c0:	40021c00 	.word	0x40021c00
 80043c4:	40022000 	.word	0x40022000
 80043c8:	40022400 	.word	0x40022400
 80043cc:	40013c00 	.word	0x40013c00

080043d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	460b      	mov	r3, r1
 80043da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	691a      	ldr	r2, [r3, #16]
 80043e0:	887b      	ldrh	r3, [r7, #2]
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043e8:	2301      	movs	r3, #1
 80043ea:	73fb      	strb	r3, [r7, #15]
 80043ec:	e001      	b.n	80043f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043ee:	2300      	movs	r3, #0
 80043f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3714      	adds	r7, #20
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	460b      	mov	r3, r1
 800440a:	807b      	strh	r3, [r7, #2]
 800440c:	4613      	mov	r3, r2
 800440e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004410:	787b      	ldrb	r3, [r7, #1]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004416:	887a      	ldrh	r2, [r7, #2]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800441c:	e003      	b.n	8004426 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800441e:	887b      	ldrh	r3, [r7, #2]
 8004420:	041a      	lsls	r2, r3, #16
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	619a      	str	r2, [r3, #24]
}
 8004426:	bf00      	nop
 8004428:	370c      	adds	r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004432:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004434:	b08f      	sub	sp, #60	; 0x3c
 8004436:	af0a      	add	r7, sp, #40	; 0x28
 8004438:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e116      	b.n	8004672 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fe fffe 	bl	8003460 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2203      	movs	r2, #3
 8004468:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004474:	2b00      	cmp	r3, #0
 8004476:	d102      	bne.n	800447e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4618      	mov	r0, r3
 8004484:	f003 ff00 	bl	8008288 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	603b      	str	r3, [r7, #0]
 800448e:	687e      	ldr	r6, [r7, #4]
 8004490:	466d      	mov	r5, sp
 8004492:	f106 0410 	add.w	r4, r6, #16
 8004496:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004498:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800449a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800449c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800449e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80044a2:	e885 0003 	stmia.w	r5, {r0, r1}
 80044a6:	1d33      	adds	r3, r6, #4
 80044a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044aa:	6838      	ldr	r0, [r7, #0]
 80044ac:	f003 fe94 	bl	80081d8 <USB_CoreInit>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d005      	beq.n	80044c2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2202      	movs	r2, #2
 80044ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e0d7      	b.n	8004672 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2100      	movs	r1, #0
 80044c8:	4618      	mov	r0, r3
 80044ca:	f003 feee 	bl	80082aa <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044ce:	2300      	movs	r3, #0
 80044d0:	73fb      	strb	r3, [r7, #15]
 80044d2:	e04a      	b.n	800456a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80044d4:	7bfa      	ldrb	r2, [r7, #15]
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	4613      	mov	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	440b      	add	r3, r1
 80044e2:	333d      	adds	r3, #61	; 0x3d
 80044e4:	2201      	movs	r2, #1
 80044e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80044e8:	7bfa      	ldrb	r2, [r7, #15]
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	4613      	mov	r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	4413      	add	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	440b      	add	r3, r1
 80044f6:	333c      	adds	r3, #60	; 0x3c
 80044f8:	7bfa      	ldrb	r2, [r7, #15]
 80044fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80044fc:	7bfa      	ldrb	r2, [r7, #15]
 80044fe:	7bfb      	ldrb	r3, [r7, #15]
 8004500:	b298      	uxth	r0, r3
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	4613      	mov	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	4413      	add	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	440b      	add	r3, r1
 800450e:	3344      	adds	r3, #68	; 0x44
 8004510:	4602      	mov	r2, r0
 8004512:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004514:	7bfa      	ldrb	r2, [r7, #15]
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	4613      	mov	r3, r2
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	4413      	add	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	440b      	add	r3, r1
 8004522:	3340      	adds	r3, #64	; 0x40
 8004524:	2200      	movs	r2, #0
 8004526:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004528:	7bfa      	ldrb	r2, [r7, #15]
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	4613      	mov	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	3348      	adds	r3, #72	; 0x48
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800453c:	7bfa      	ldrb	r2, [r7, #15]
 800453e:	6879      	ldr	r1, [r7, #4]
 8004540:	4613      	mov	r3, r2
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	4413      	add	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	440b      	add	r3, r1
 800454a:	334c      	adds	r3, #76	; 0x4c
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004550:	7bfa      	ldrb	r2, [r7, #15]
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	4613      	mov	r3, r2
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	3354      	adds	r3, #84	; 0x54
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004564:	7bfb      	ldrb	r3, [r7, #15]
 8004566:	3301      	adds	r3, #1
 8004568:	73fb      	strb	r3, [r7, #15]
 800456a:	7bfa      	ldrb	r2, [r7, #15]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	429a      	cmp	r2, r3
 8004572:	d3af      	bcc.n	80044d4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004574:	2300      	movs	r3, #0
 8004576:	73fb      	strb	r3, [r7, #15]
 8004578:	e044      	b.n	8004604 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800457a:	7bfa      	ldrb	r2, [r7, #15]
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4413      	add	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	440b      	add	r3, r1
 8004588:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800458c:	2200      	movs	r2, #0
 800458e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004590:	7bfa      	ldrb	r2, [r7, #15]
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	4613      	mov	r3, r2
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	4413      	add	r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80045a2:	7bfa      	ldrb	r2, [r7, #15]
 80045a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80045a6:	7bfa      	ldrb	r2, [r7, #15]
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	4613      	mov	r3, r2
 80045ac:	00db      	lsls	r3, r3, #3
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	440b      	add	r3, r1
 80045b4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80045b8:	2200      	movs	r2, #0
 80045ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80045bc:	7bfa      	ldrb	r2, [r7, #15]
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	4613      	mov	r3, r2
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	4413      	add	r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80045ce:	2200      	movs	r2, #0
 80045d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80045d2:	7bfa      	ldrb	r2, [r7, #15]
 80045d4:	6879      	ldr	r1, [r7, #4]
 80045d6:	4613      	mov	r3, r2
 80045d8:	00db      	lsls	r3, r3, #3
 80045da:	4413      	add	r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	440b      	add	r3, r1
 80045e0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80045e8:	7bfa      	ldrb	r2, [r7, #15]
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	4613      	mov	r3, r2
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4413      	add	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
 8004600:	3301      	adds	r3, #1
 8004602:	73fb      	strb	r3, [r7, #15]
 8004604:	7bfa      	ldrb	r2, [r7, #15]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	429a      	cmp	r2, r3
 800460c:	d3b5      	bcc.n	800457a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	603b      	str	r3, [r7, #0]
 8004614:	687e      	ldr	r6, [r7, #4]
 8004616:	466d      	mov	r5, sp
 8004618:	f106 0410 	add.w	r4, r6, #16
 800461c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800461e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004620:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004622:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004624:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004628:	e885 0003 	stmia.w	r5, {r0, r1}
 800462c:	1d33      	adds	r3, r6, #4
 800462e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004630:	6838      	ldr	r0, [r7, #0]
 8004632:	f003 fe87 	bl	8008344 <USB_DevInit>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d005      	beq.n	8004648 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e014      	b.n	8004672 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465c:	2b01      	cmp	r3, #1
 800465e:	d102      	bne.n	8004666 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f80b 	bl	800467c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4618      	mov	r0, r3
 800466c:	f004 f845 	bl	80086fa <USB_DevDisconnect>

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3714      	adds	r7, #20
 8004676:	46bd      	mov	sp, r7
 8004678:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800467c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2201      	movs	r2, #1
 800468e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046aa:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <HAL_PCDEx_ActivateLPM+0x44>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3714      	adds	r7, #20
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	10000003 	.word	0x10000003

080046c4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046c8:	4b05      	ldr	r3, [pc, #20]	; (80046e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a04      	ldr	r2, [pc, #16]	; (80046e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046d2:	6013      	str	r3, [r2, #0]
}
 80046d4:	bf00      	nop
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40007000 	.word	0x40007000

080046e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80046ea:	2300      	movs	r3, #0
 80046ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80046ee:	4b23      	ldr	r3, [pc, #140]	; (800477c <HAL_PWREx_EnableOverDrive+0x98>)
 80046f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f2:	4a22      	ldr	r2, [pc, #136]	; (800477c <HAL_PWREx_EnableOverDrive+0x98>)
 80046f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046f8:	6413      	str	r3, [r2, #64]	; 0x40
 80046fa:	4b20      	ldr	r3, [pc, #128]	; (800477c <HAL_PWREx_EnableOverDrive+0x98>)
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004706:	4b1e      	ldr	r3, [pc, #120]	; (8004780 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a1d      	ldr	r2, [pc, #116]	; (8004780 <HAL_PWREx_EnableOverDrive+0x9c>)
 800470c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004710:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004712:	f7fe ff89 	bl	8003628 <HAL_GetTick>
 8004716:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004718:	e009      	b.n	800472e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800471a:	f7fe ff85 	bl	8003628 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004728:	d901      	bls.n	800472e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e022      	b.n	8004774 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800472e:	4b14      	ldr	r3, [pc, #80]	; (8004780 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800473a:	d1ee      	bne.n	800471a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800473c:	4b10      	ldr	r3, [pc, #64]	; (8004780 <HAL_PWREx_EnableOverDrive+0x9c>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a0f      	ldr	r2, [pc, #60]	; (8004780 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004742:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004746:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004748:	f7fe ff6e 	bl	8003628 <HAL_GetTick>
 800474c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800474e:	e009      	b.n	8004764 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004750:	f7fe ff6a 	bl	8003628 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800475e:	d901      	bls.n	8004764 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e007      	b.n	8004774 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004764:	4b06      	ldr	r3, [pc, #24]	; (8004780 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800476c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004770:	d1ee      	bne.n	8004750 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3708      	adds	r7, #8
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	40023800 	.word	0x40023800
 8004780:	40007000 	.word	0x40007000

08004784 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800478c:	2300      	movs	r3, #0
 800478e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e29b      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f000 8087 	beq.w	80048b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80047a8:	4b96      	ldr	r3, [pc, #600]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f003 030c 	and.w	r3, r3, #12
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d00c      	beq.n	80047ce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047b4:	4b93      	ldr	r3, [pc, #588]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f003 030c 	and.w	r3, r3, #12
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d112      	bne.n	80047e6 <HAL_RCC_OscConfig+0x62>
 80047c0:	4b90      	ldr	r3, [pc, #576]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047cc:	d10b      	bne.n	80047e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047ce:	4b8d      	ldr	r3, [pc, #564]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d06c      	beq.n	80048b4 <HAL_RCC_OscConfig+0x130>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d168      	bne.n	80048b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e275      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ee:	d106      	bne.n	80047fe <HAL_RCC_OscConfig+0x7a>
 80047f0:	4b84      	ldr	r3, [pc, #528]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a83      	ldr	r2, [pc, #524]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80047f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047fa:	6013      	str	r3, [r2, #0]
 80047fc:	e02e      	b.n	800485c <HAL_RCC_OscConfig+0xd8>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10c      	bne.n	8004820 <HAL_RCC_OscConfig+0x9c>
 8004806:	4b7f      	ldr	r3, [pc, #508]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a7e      	ldr	r2, [pc, #504]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800480c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	4b7c      	ldr	r3, [pc, #496]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a7b      	ldr	r2, [pc, #492]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004818:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800481c:	6013      	str	r3, [r2, #0]
 800481e:	e01d      	b.n	800485c <HAL_RCC_OscConfig+0xd8>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004828:	d10c      	bne.n	8004844 <HAL_RCC_OscConfig+0xc0>
 800482a:	4b76      	ldr	r3, [pc, #472]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a75      	ldr	r2, [pc, #468]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	4b73      	ldr	r3, [pc, #460]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a72      	ldr	r2, [pc, #456]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800483c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004840:	6013      	str	r3, [r2, #0]
 8004842:	e00b      	b.n	800485c <HAL_RCC_OscConfig+0xd8>
 8004844:	4b6f      	ldr	r3, [pc, #444]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a6e      	ldr	r2, [pc, #440]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800484a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800484e:	6013      	str	r3, [r2, #0]
 8004850:	4b6c      	ldr	r3, [pc, #432]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a6b      	ldr	r2, [pc, #428]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800485a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d013      	beq.n	800488c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004864:	f7fe fee0 	bl	8003628 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800486c:	f7fe fedc 	bl	8003628 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b64      	cmp	r3, #100	; 0x64
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e229      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487e:	4b61      	ldr	r3, [pc, #388]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d0f0      	beq.n	800486c <HAL_RCC_OscConfig+0xe8>
 800488a:	e014      	b.n	80048b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488c:	f7fe fecc 	bl	8003628 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004894:	f7fe fec8 	bl	8003628 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b64      	cmp	r3, #100	; 0x64
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e215      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048a6:	4b57      	ldr	r3, [pc, #348]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x110>
 80048b2:	e000      	b.n	80048b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d069      	beq.n	8004996 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048c2:	4b50      	ldr	r3, [pc, #320]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 030c 	and.w	r3, r3, #12
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00b      	beq.n	80048e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ce:	4b4d      	ldr	r3, [pc, #308]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 030c 	and.w	r3, r3, #12
 80048d6:	2b08      	cmp	r3, #8
 80048d8:	d11c      	bne.n	8004914 <HAL_RCC_OscConfig+0x190>
 80048da:	4b4a      	ldr	r3, [pc, #296]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d116      	bne.n	8004914 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e6:	4b47      	ldr	r3, [pc, #284]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d005      	beq.n	80048fe <HAL_RCC_OscConfig+0x17a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d001      	beq.n	80048fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e1e9      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fe:	4b41      	ldr	r3, [pc, #260]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	493d      	ldr	r1, [pc, #244]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800490e:	4313      	orrs	r3, r2
 8004910:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004912:	e040      	b.n	8004996 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d023      	beq.n	8004964 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800491c:	4b39      	ldr	r3, [pc, #228]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a38      	ldr	r2, [pc, #224]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004922:	f043 0301 	orr.w	r3, r3, #1
 8004926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004928:	f7fe fe7e 	bl	8003628 <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800492e:	e008      	b.n	8004942 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004930:	f7fe fe7a 	bl	8003628 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b02      	cmp	r3, #2
 800493c:	d901      	bls.n	8004942 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e1c7      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004942:	4b30      	ldr	r3, [pc, #192]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d0f0      	beq.n	8004930 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800494e:	4b2d      	ldr	r3, [pc, #180]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	4929      	ldr	r1, [pc, #164]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800495e:	4313      	orrs	r3, r2
 8004960:	600b      	str	r3, [r1, #0]
 8004962:	e018      	b.n	8004996 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004964:	4b27      	ldr	r3, [pc, #156]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a26      	ldr	r2, [pc, #152]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800496a:	f023 0301 	bic.w	r3, r3, #1
 800496e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004970:	f7fe fe5a 	bl	8003628 <HAL_GetTick>
 8004974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004978:	f7fe fe56 	bl	8003628 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b02      	cmp	r3, #2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e1a3      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800498a:	4b1e      	ldr	r3, [pc, #120]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1f0      	bne.n	8004978 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0308 	and.w	r3, r3, #8
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d038      	beq.n	8004a14 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d019      	beq.n	80049de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049aa:	4b16      	ldr	r3, [pc, #88]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80049ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ae:	4a15      	ldr	r2, [pc, #84]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80049b0:	f043 0301 	orr.w	r3, r3, #1
 80049b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b6:	f7fe fe37 	bl	8003628 <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049be:	f7fe fe33 	bl	8003628 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e180      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049d0:	4b0c      	ldr	r3, [pc, #48]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80049d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d0f0      	beq.n	80049be <HAL_RCC_OscConfig+0x23a>
 80049dc:	e01a      	b.n	8004a14 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049de:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80049e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049e2:	4a08      	ldr	r2, [pc, #32]	; (8004a04 <HAL_RCC_OscConfig+0x280>)
 80049e4:	f023 0301 	bic.w	r3, r3, #1
 80049e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ea:	f7fe fe1d 	bl	8003628 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049f0:	e00a      	b.n	8004a08 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f2:	f7fe fe19 	bl	8003628 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d903      	bls.n	8004a08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e166      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
 8004a04:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a08:	4b92      	ldr	r3, [pc, #584]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004a0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1ee      	bne.n	80049f2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0304 	and.w	r3, r3, #4
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 80a4 	beq.w	8004b6a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a22:	4b8c      	ldr	r3, [pc, #560]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10d      	bne.n	8004a4a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a2e:	4b89      	ldr	r3, [pc, #548]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	4a88      	ldr	r2, [pc, #544]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a38:	6413      	str	r3, [r2, #64]	; 0x40
 8004a3a:	4b86      	ldr	r3, [pc, #536]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a42:	60bb      	str	r3, [r7, #8]
 8004a44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a46:	2301      	movs	r3, #1
 8004a48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a4a:	4b83      	ldr	r3, [pc, #524]	; (8004c58 <HAL_RCC_OscConfig+0x4d4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d118      	bne.n	8004a88 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004a56:	4b80      	ldr	r3, [pc, #512]	; (8004c58 <HAL_RCC_OscConfig+0x4d4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a7f      	ldr	r2, [pc, #508]	; (8004c58 <HAL_RCC_OscConfig+0x4d4>)
 8004a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a62:	f7fe fde1 	bl	8003628 <HAL_GetTick>
 8004a66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a68:	e008      	b.n	8004a7c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a6a:	f7fe fddd 	bl	8003628 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	2b64      	cmp	r3, #100	; 0x64
 8004a76:	d901      	bls.n	8004a7c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e12a      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a7c:	4b76      	ldr	r3, [pc, #472]	; (8004c58 <HAL_RCC_OscConfig+0x4d4>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d0f0      	beq.n	8004a6a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d106      	bne.n	8004a9e <HAL_RCC_OscConfig+0x31a>
 8004a90:	4b70      	ldr	r3, [pc, #448]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a94:	4a6f      	ldr	r2, [pc, #444]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004a96:	f043 0301 	orr.w	r3, r3, #1
 8004a9a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a9c:	e02d      	b.n	8004afa <HAL_RCC_OscConfig+0x376>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10c      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x33c>
 8004aa6:	4b6b      	ldr	r3, [pc, #428]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aaa:	4a6a      	ldr	r2, [pc, #424]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004aac:	f023 0301 	bic.w	r3, r3, #1
 8004ab0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ab2:	4b68      	ldr	r3, [pc, #416]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab6:	4a67      	ldr	r2, [pc, #412]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004ab8:	f023 0304 	bic.w	r3, r3, #4
 8004abc:	6713      	str	r3, [r2, #112]	; 0x70
 8004abe:	e01c      	b.n	8004afa <HAL_RCC_OscConfig+0x376>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	2b05      	cmp	r3, #5
 8004ac6:	d10c      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x35e>
 8004ac8:	4b62      	ldr	r3, [pc, #392]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004acc:	4a61      	ldr	r2, [pc, #388]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004ace:	f043 0304 	orr.w	r3, r3, #4
 8004ad2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ad4:	4b5f      	ldr	r3, [pc, #380]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad8:	4a5e      	ldr	r2, [pc, #376]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004ada:	f043 0301 	orr.w	r3, r3, #1
 8004ade:	6713      	str	r3, [r2, #112]	; 0x70
 8004ae0:	e00b      	b.n	8004afa <HAL_RCC_OscConfig+0x376>
 8004ae2:	4b5c      	ldr	r3, [pc, #368]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae6:	4a5b      	ldr	r2, [pc, #364]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	6713      	str	r3, [r2, #112]	; 0x70
 8004aee:	4b59      	ldr	r3, [pc, #356]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af2:	4a58      	ldr	r2, [pc, #352]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004af4:	f023 0304 	bic.w	r3, r3, #4
 8004af8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d015      	beq.n	8004b2e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b02:	f7fe fd91 	bl	8003628 <HAL_GetTick>
 8004b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b08:	e00a      	b.n	8004b20 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b0a:	f7fe fd8d 	bl	8003628 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e0d8      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b20:	4b4c      	ldr	r3, [pc, #304]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d0ee      	beq.n	8004b0a <HAL_RCC_OscConfig+0x386>
 8004b2c:	e014      	b.n	8004b58 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b2e:	f7fe fd7b 	bl	8003628 <HAL_GetTick>
 8004b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b34:	e00a      	b.n	8004b4c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b36:	f7fe fd77 	bl	8003628 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d901      	bls.n	8004b4c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e0c2      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b4c:	4b41      	ldr	r3, [pc, #260]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1ee      	bne.n	8004b36 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b58:	7dfb      	ldrb	r3, [r7, #23]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d105      	bne.n	8004b6a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b5e:	4b3d      	ldr	r3, [pc, #244]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	4a3c      	ldr	r2, [pc, #240]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004b64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 80ae 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b74:	4b37      	ldr	r3, [pc, #220]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f003 030c 	and.w	r3, r3, #12
 8004b7c:	2b08      	cmp	r3, #8
 8004b7e:	d06d      	beq.n	8004c5c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d14b      	bne.n	8004c20 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b88:	4b32      	ldr	r3, [pc, #200]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a31      	ldr	r2, [pc, #196]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004b8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b94:	f7fe fd48 	bl	8003628 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b9c:	f7fe fd44 	bl	8003628 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e091      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bae:	4b29      	ldr	r3, [pc, #164]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f0      	bne.n	8004b9c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69da      	ldr	r2, [r3, #28]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	019b      	lsls	r3, r3, #6
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd0:	085b      	lsrs	r3, r3, #1
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	041b      	lsls	r3, r3, #16
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bdc:	061b      	lsls	r3, r3, #24
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be4:	071b      	lsls	r3, r3, #28
 8004be6:	491b      	ldr	r1, [pc, #108]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bec:	4b19      	ldr	r3, [pc, #100]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a18      	ldr	r2, [pc, #96]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004bf2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf8:	f7fe fd16 	bl	8003628 <HAL_GetTick>
 8004bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bfe:	e008      	b.n	8004c12 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c00:	f7fe fd12 	bl	8003628 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e05f      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c12:	4b10      	ldr	r3, [pc, #64]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d0f0      	beq.n	8004c00 <HAL_RCC_OscConfig+0x47c>
 8004c1e:	e057      	b.n	8004cd0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c20:	4b0c      	ldr	r3, [pc, #48]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a0b      	ldr	r2, [pc, #44]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004c26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c2c:	f7fe fcfc 	bl	8003628 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c34:	f7fe fcf8 	bl	8003628 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e045      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c46:	4b03      	ldr	r3, [pc, #12]	; (8004c54 <HAL_RCC_OscConfig+0x4d0>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1f0      	bne.n	8004c34 <HAL_RCC_OscConfig+0x4b0>
 8004c52:	e03d      	b.n	8004cd0 <HAL_RCC_OscConfig+0x54c>
 8004c54:	40023800 	.word	0x40023800
 8004c58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004c5c:	4b1f      	ldr	r3, [pc, #124]	; (8004cdc <HAL_RCC_OscConfig+0x558>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d030      	beq.n	8004ccc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d129      	bne.n	8004ccc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d122      	bne.n	8004ccc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d119      	bne.n	8004ccc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca2:	085b      	lsrs	r3, r3, #1
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d10f      	bne.n	8004ccc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d107      	bne.n	8004ccc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d001      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e000      	b.n	8004cd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3718      	adds	r7, #24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	40023800 	.word	0x40023800

08004ce0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e0d0      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cf8:	4b6a      	ldr	r3, [pc, #424]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 030f 	and.w	r3, r3, #15
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d910      	bls.n	8004d28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d06:	4b67      	ldr	r3, [pc, #412]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f023 020f 	bic.w	r2, r3, #15
 8004d0e:	4965      	ldr	r1, [pc, #404]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d16:	4b63      	ldr	r3, [pc, #396]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d001      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0b8      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d020      	beq.n	8004d76 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d005      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d40:	4b59      	ldr	r3, [pc, #356]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	4a58      	ldr	r2, [pc, #352]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0308 	and.w	r3, r3, #8
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d005      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d58:	4b53      	ldr	r3, [pc, #332]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	4a52      	ldr	r2, [pc, #328]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d64:	4b50      	ldr	r3, [pc, #320]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	494d      	ldr	r1, [pc, #308]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d040      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d107      	bne.n	8004d9a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d8a:	4b47      	ldr	r3, [pc, #284]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d115      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e07f      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d107      	bne.n	8004db2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004da2:	4b41      	ldr	r3, [pc, #260]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d109      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e073      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004db2:	4b3d      	ldr	r3, [pc, #244]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e06b      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dc2:	4b39      	ldr	r3, [pc, #228]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f023 0203 	bic.w	r2, r3, #3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	4936      	ldr	r1, [pc, #216]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dd4:	f7fe fc28 	bl	8003628 <HAL_GetTick>
 8004dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dda:	e00a      	b.n	8004df2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ddc:	f7fe fc24 	bl	8003628 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e053      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004df2:	4b2d      	ldr	r3, [pc, #180]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 020c 	and.w	r2, r3, #12
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d1eb      	bne.n	8004ddc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e04:	4b27      	ldr	r3, [pc, #156]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 030f 	and.w	r3, r3, #15
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d210      	bcs.n	8004e34 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e12:	4b24      	ldr	r3, [pc, #144]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f023 020f 	bic.w	r2, r3, #15
 8004e1a:	4922      	ldr	r1, [pc, #136]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e22:	4b20      	ldr	r3, [pc, #128]	; (8004ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 030f 	and.w	r3, r3, #15
 8004e2a:	683a      	ldr	r2, [r7, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d001      	beq.n	8004e34 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e032      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0304 	and.w	r3, r3, #4
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d008      	beq.n	8004e52 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e40:	4b19      	ldr	r3, [pc, #100]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	4916      	ldr	r1, [pc, #88]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d009      	beq.n	8004e72 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e5e:	4b12      	ldr	r3, [pc, #72]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	490e      	ldr	r1, [pc, #56]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e72:	f000 f821 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8004e76:	4602      	mov	r2, r0
 8004e78:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	091b      	lsrs	r3, r3, #4
 8004e7e:	f003 030f 	and.w	r3, r3, #15
 8004e82:	490a      	ldr	r1, [pc, #40]	; (8004eac <HAL_RCC_ClockConfig+0x1cc>)
 8004e84:	5ccb      	ldrb	r3, [r1, r3]
 8004e86:	fa22 f303 	lsr.w	r3, r2, r3
 8004e8a:	4a09      	ldr	r2, [pc, #36]	; (8004eb0 <HAL_RCC_ClockConfig+0x1d0>)
 8004e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e8e:	4b09      	ldr	r3, [pc, #36]	; (8004eb4 <HAL_RCC_ClockConfig+0x1d4>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fd fba2 	bl	80025dc <HAL_InitTick>

  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3710      	adds	r7, #16
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	40023c00 	.word	0x40023c00
 8004ea8:	40023800 	.word	0x40023800
 8004eac:	0801b920 	.word	0x0801b920
 8004eb0:	20000004 	.word	0x20000004
 8004eb4:	20000008 	.word	0x20000008

08004eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ebc:	b094      	sub	sp, #80	; 0x50
 8004ebe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	647b      	str	r3, [r7, #68]	; 0x44
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ec8:	2300      	movs	r3, #0
 8004eca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ed0:	4b79      	ldr	r3, [pc, #484]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 030c 	and.w	r3, r3, #12
 8004ed8:	2b08      	cmp	r3, #8
 8004eda:	d00d      	beq.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x40>
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	f200 80e1 	bhi.w	80050a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <HAL_RCC_GetSysClockFreq+0x34>
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	d003      	beq.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004eea:	e0db      	b.n	80050a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004eec:	4b73      	ldr	r3, [pc, #460]	; (80050bc <HAL_RCC_GetSysClockFreq+0x204>)
 8004eee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ef0:	e0db      	b.n	80050aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ef2:	4b73      	ldr	r3, [pc, #460]	; (80050c0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ef4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ef6:	e0d8      	b.n	80050aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ef8:	4b6f      	ldr	r3, [pc, #444]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f00:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004f02:	4b6d      	ldr	r3, [pc, #436]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d063      	beq.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f0e:	4b6a      	ldr	r3, [pc, #424]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	099b      	lsrs	r3, r3, #6
 8004f14:	2200      	movs	r2, #0
 8004f16:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f18:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f20:	633b      	str	r3, [r7, #48]	; 0x30
 8004f22:	2300      	movs	r3, #0
 8004f24:	637b      	str	r3, [r7, #52]	; 0x34
 8004f26:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f2a:	4622      	mov	r2, r4
 8004f2c:	462b      	mov	r3, r5
 8004f2e:	f04f 0000 	mov.w	r0, #0
 8004f32:	f04f 0100 	mov.w	r1, #0
 8004f36:	0159      	lsls	r1, r3, #5
 8004f38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f3c:	0150      	lsls	r0, r2, #5
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4621      	mov	r1, r4
 8004f44:	1a51      	subs	r1, r2, r1
 8004f46:	6139      	str	r1, [r7, #16]
 8004f48:	4629      	mov	r1, r5
 8004f4a:	eb63 0301 	sbc.w	r3, r3, r1
 8004f4e:	617b      	str	r3, [r7, #20]
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f5c:	4659      	mov	r1, fp
 8004f5e:	018b      	lsls	r3, r1, #6
 8004f60:	4651      	mov	r1, sl
 8004f62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f66:	4651      	mov	r1, sl
 8004f68:	018a      	lsls	r2, r1, #6
 8004f6a:	4651      	mov	r1, sl
 8004f6c:	ebb2 0801 	subs.w	r8, r2, r1
 8004f70:	4659      	mov	r1, fp
 8004f72:	eb63 0901 	sbc.w	r9, r3, r1
 8004f76:	f04f 0200 	mov.w	r2, #0
 8004f7a:	f04f 0300 	mov.w	r3, #0
 8004f7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f8a:	4690      	mov	r8, r2
 8004f8c:	4699      	mov	r9, r3
 8004f8e:	4623      	mov	r3, r4
 8004f90:	eb18 0303 	adds.w	r3, r8, r3
 8004f94:	60bb      	str	r3, [r7, #8]
 8004f96:	462b      	mov	r3, r5
 8004f98:	eb49 0303 	adc.w	r3, r9, r3
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	f04f 0200 	mov.w	r2, #0
 8004fa2:	f04f 0300 	mov.w	r3, #0
 8004fa6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004faa:	4629      	mov	r1, r5
 8004fac:	024b      	lsls	r3, r1, #9
 8004fae:	4621      	mov	r1, r4
 8004fb0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	024a      	lsls	r2, r1, #9
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4619      	mov	r1, r3
 8004fbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fc2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004fc8:	f7fb f9f2 	bl	80003b0 <__aeabi_uldivmod>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fd4:	e058      	b.n	8005088 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fd6:	4b38      	ldr	r3, [pc, #224]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	099b      	lsrs	r3, r3, #6
 8004fdc:	2200      	movs	r2, #0
 8004fde:	4618      	mov	r0, r3
 8004fe0:	4611      	mov	r1, r2
 8004fe2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fe6:	623b      	str	r3, [r7, #32]
 8004fe8:	2300      	movs	r3, #0
 8004fea:	627b      	str	r3, [r7, #36]	; 0x24
 8004fec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ff0:	4642      	mov	r2, r8
 8004ff2:	464b      	mov	r3, r9
 8004ff4:	f04f 0000 	mov.w	r0, #0
 8004ff8:	f04f 0100 	mov.w	r1, #0
 8004ffc:	0159      	lsls	r1, r3, #5
 8004ffe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005002:	0150      	lsls	r0, r2, #5
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	4641      	mov	r1, r8
 800500a:	ebb2 0a01 	subs.w	sl, r2, r1
 800500e:	4649      	mov	r1, r9
 8005010:	eb63 0b01 	sbc.w	fp, r3, r1
 8005014:	f04f 0200 	mov.w	r2, #0
 8005018:	f04f 0300 	mov.w	r3, #0
 800501c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005020:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005024:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005028:	ebb2 040a 	subs.w	r4, r2, sl
 800502c:	eb63 050b 	sbc.w	r5, r3, fp
 8005030:	f04f 0200 	mov.w	r2, #0
 8005034:	f04f 0300 	mov.w	r3, #0
 8005038:	00eb      	lsls	r3, r5, #3
 800503a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800503e:	00e2      	lsls	r2, r4, #3
 8005040:	4614      	mov	r4, r2
 8005042:	461d      	mov	r5, r3
 8005044:	4643      	mov	r3, r8
 8005046:	18e3      	adds	r3, r4, r3
 8005048:	603b      	str	r3, [r7, #0]
 800504a:	464b      	mov	r3, r9
 800504c:	eb45 0303 	adc.w	r3, r5, r3
 8005050:	607b      	str	r3, [r7, #4]
 8005052:	f04f 0200 	mov.w	r2, #0
 8005056:	f04f 0300 	mov.w	r3, #0
 800505a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800505e:	4629      	mov	r1, r5
 8005060:	028b      	lsls	r3, r1, #10
 8005062:	4621      	mov	r1, r4
 8005064:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005068:	4621      	mov	r1, r4
 800506a:	028a      	lsls	r2, r1, #10
 800506c:	4610      	mov	r0, r2
 800506e:	4619      	mov	r1, r3
 8005070:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005072:	2200      	movs	r2, #0
 8005074:	61bb      	str	r3, [r7, #24]
 8005076:	61fa      	str	r2, [r7, #28]
 8005078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800507c:	f7fb f998 	bl	80003b0 <__aeabi_uldivmod>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4613      	mov	r3, r2
 8005086:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005088:	4b0b      	ldr	r3, [pc, #44]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	0c1b      	lsrs	r3, r3, #16
 800508e:	f003 0303 	and.w	r3, r3, #3
 8005092:	3301      	adds	r3, #1
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8005098:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800509a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800509c:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050a2:	e002      	b.n	80050aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <HAL_RCC_GetSysClockFreq+0x204>)
 80050a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3750      	adds	r7, #80	; 0x50
 80050b0:	46bd      	mov	sp, r7
 80050b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050b6:	bf00      	nop
 80050b8:	40023800 	.word	0x40023800
 80050bc:	00f42400 	.word	0x00f42400
 80050c0:	007a1200 	.word	0x007a1200

080050c4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050c8:	4b03      	ldr	r3, [pc, #12]	; (80050d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80050ca:	681b      	ldr	r3, [r3, #0]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	20000004 	.word	0x20000004

080050dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050e0:	f7ff fff0 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 80050e4:	4602      	mov	r2, r0
 80050e6:	4b05      	ldr	r3, [pc, #20]	; (80050fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	0a9b      	lsrs	r3, r3, #10
 80050ec:	f003 0307 	and.w	r3, r3, #7
 80050f0:	4903      	ldr	r1, [pc, #12]	; (8005100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050f2:	5ccb      	ldrb	r3, [r1, r3]
 80050f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40023800 	.word	0x40023800
 8005100:	0801b930 	.word	0x0801b930

08005104 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005108:	f7ff ffdc 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 800510c:	4602      	mov	r2, r0
 800510e:	4b05      	ldr	r3, [pc, #20]	; (8005124 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	0b5b      	lsrs	r3, r3, #13
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	4903      	ldr	r1, [pc, #12]	; (8005128 <HAL_RCC_GetPCLK2Freq+0x24>)
 800511a:	5ccb      	ldrb	r3, [r1, r3]
 800511c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005120:	4618      	mov	r0, r3
 8005122:	bd80      	pop	{r7, pc}
 8005124:	40023800 	.word	0x40023800
 8005128:	0801b930 	.word	0x0801b930

0800512c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	220f      	movs	r2, #15
 800513a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800513c:	4b12      	ldr	r3, [pc, #72]	; (8005188 <HAL_RCC_GetClockConfig+0x5c>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f003 0203 	and.w	r2, r3, #3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005148:	4b0f      	ldr	r3, [pc, #60]	; (8005188 <HAL_RCC_GetClockConfig+0x5c>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005154:	4b0c      	ldr	r3, [pc, #48]	; (8005188 <HAL_RCC_GetClockConfig+0x5c>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005160:	4b09      	ldr	r3, [pc, #36]	; (8005188 <HAL_RCC_GetClockConfig+0x5c>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	08db      	lsrs	r3, r3, #3
 8005166:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800516e:	4b07      	ldr	r3, [pc, #28]	; (800518c <HAL_RCC_GetClockConfig+0x60>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 020f 	and.w	r2, r3, #15
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	601a      	str	r2, [r3, #0]
}
 800517a:	bf00      	nop
 800517c:	370c      	adds	r7, #12
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	40023800 	.word	0x40023800
 800518c:	40023c00 	.word	0x40023c00

08005190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b088      	sub	sp, #32
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005198:	2300      	movs	r3, #0
 800519a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800519c:	2300      	movs	r3, #0
 800519e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80051a0:	2300      	movs	r3, #0
 80051a2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80051a4:	2300      	movs	r3, #0
 80051a6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80051a8:	2300      	movs	r3, #0
 80051aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d012      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80051b8:	4b69      	ldr	r3, [pc, #420]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	4a68      	ldr	r2, [pc, #416]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051be:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80051c2:	6093      	str	r3, [r2, #8]
 80051c4:	4b66      	ldr	r3, [pc, #408]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051cc:	4964      	ldr	r1, [pc, #400]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80051da:	2301      	movs	r3, #1
 80051dc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d017      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051ea:	4b5d      	ldr	r3, [pc, #372]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f8:	4959      	ldr	r1, [pc, #356]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005204:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005208:	d101      	bne.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800520a:	2301      	movs	r3, #1
 800520c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005216:	2301      	movs	r3, #1
 8005218:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d017      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005226:	4b4e      	ldr	r3, [pc, #312]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005228:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800522c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005234:	494a      	ldr	r1, [pc, #296]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005236:	4313      	orrs	r3, r2
 8005238:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005244:	d101      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005246:	2301      	movs	r3, #1
 8005248:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005252:	2301      	movs	r3, #1
 8005254:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005262:	2301      	movs	r3, #1
 8005264:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0320 	and.w	r3, r3, #32
 800526e:	2b00      	cmp	r3, #0
 8005270:	f000 808b 	beq.w	800538a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005274:	4b3a      	ldr	r3, [pc, #232]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005278:	4a39      	ldr	r2, [pc, #228]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800527a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800527e:	6413      	str	r3, [r2, #64]	; 0x40
 8005280:	4b37      	ldr	r3, [pc, #220]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005288:	60bb      	str	r3, [r7, #8]
 800528a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800528c:	4b35      	ldr	r3, [pc, #212]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a34      	ldr	r2, [pc, #208]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005292:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005296:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005298:	f7fe f9c6 	bl	8003628 <HAL_GetTick>
 800529c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a0:	f7fe f9c2 	bl	8003628 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	; 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e38f      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80052b2:	4b2c      	ldr	r3, [pc, #176]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0f0      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052be:	4b28      	ldr	r3, [pc, #160]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052c6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d035      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d02e      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052dc:	4b20      	ldr	r3, [pc, #128]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052e4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052e6:	4b1e      	ldr	r3, [pc, #120]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ea:	4a1d      	ldr	r2, [pc, #116]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052f0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052f2:	4b1b      	ldr	r3, [pc, #108]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f6:	4a1a      	ldr	r2, [pc, #104]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052fc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80052fe:	4a18      	ldr	r2, [pc, #96]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005304:	4b16      	ldr	r3, [pc, #88]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b01      	cmp	r3, #1
 800530e:	d114      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005310:	f7fe f98a 	bl	8003628 <HAL_GetTick>
 8005314:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005316:	e00a      	b.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005318:	f7fe f986 	bl	8003628 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	f241 3288 	movw	r2, #5000	; 0x1388
 8005326:	4293      	cmp	r3, r2
 8005328:	d901      	bls.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e351      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800532e:	4b0c      	ldr	r3, [pc, #48]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0ee      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005342:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005346:	d111      	bne.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005348:	4b05      	ldr	r3, [pc, #20]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005354:	4b04      	ldr	r3, [pc, #16]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005356:	400b      	ands	r3, r1
 8005358:	4901      	ldr	r1, [pc, #4]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800535a:	4313      	orrs	r3, r2
 800535c:	608b      	str	r3, [r1, #8]
 800535e:	e00b      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005360:	40023800 	.word	0x40023800
 8005364:	40007000 	.word	0x40007000
 8005368:	0ffffcff 	.word	0x0ffffcff
 800536c:	4bac      	ldr	r3, [pc, #688]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	4aab      	ldr	r2, [pc, #684]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005372:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005376:	6093      	str	r3, [r2, #8]
 8005378:	4ba9      	ldr	r3, [pc, #676]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800537a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005380:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005384:	49a6      	ldr	r1, [pc, #664]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005386:	4313      	orrs	r3, r2
 8005388:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0310 	and.w	r3, r3, #16
 8005392:	2b00      	cmp	r3, #0
 8005394:	d010      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005396:	4ba2      	ldr	r3, [pc, #648]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005398:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800539c:	4aa0      	ldr	r2, [pc, #640]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800539e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053a2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80053a6:	4b9e      	ldr	r3, [pc, #632]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053a8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b0:	499b      	ldr	r1, [pc, #620]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00a      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053c4:	4b96      	ldr	r3, [pc, #600]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053ca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053d2:	4993      	ldr	r1, [pc, #588]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00a      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053e6:	4b8e      	ldr	r3, [pc, #568]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053f4:	498a      	ldr	r1, [pc, #552]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00a      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005408:	4b85      	ldr	r3, [pc, #532]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800540a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800540e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005416:	4982      	ldr	r1, [pc, #520]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00a      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800542a:	4b7d      	ldr	r3, [pc, #500]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800542c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005430:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005438:	4979      	ldr	r1, [pc, #484]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800543a:	4313      	orrs	r3, r2
 800543c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00a      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800544c:	4b74      	ldr	r3, [pc, #464]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800544e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005452:	f023 0203 	bic.w	r2, r3, #3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800545a:	4971      	ldr	r1, [pc, #452]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800545c:	4313      	orrs	r3, r2
 800545e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00a      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800546e:	4b6c      	ldr	r3, [pc, #432]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005474:	f023 020c 	bic.w	r2, r3, #12
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800547c:	4968      	ldr	r1, [pc, #416]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800547e:	4313      	orrs	r3, r2
 8005480:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00a      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005490:	4b63      	ldr	r3, [pc, #396]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005496:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800549e:	4960      	ldr	r1, [pc, #384]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00a      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054b2:	4b5b      	ldr	r3, [pc, #364]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054c0:	4957      	ldr	r1, [pc, #348]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00a      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80054d4:	4b52      	ldr	r3, [pc, #328]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e2:	494f      	ldr	r1, [pc, #316]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00a      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80054f6:	4b4a      	ldr	r3, [pc, #296]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054fc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005504:	4946      	ldr	r1, [pc, #280]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00a      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005518:	4b41      	ldr	r3, [pc, #260]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800551a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800551e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005526:	493e      	ldr	r1, [pc, #248]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005528:	4313      	orrs	r3, r2
 800552a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00a      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800553a:	4b39      	ldr	r3, [pc, #228]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800553c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005540:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005548:	4935      	ldr	r1, [pc, #212]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800554a:	4313      	orrs	r3, r2
 800554c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00a      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800555c:	4b30      	ldr	r3, [pc, #192]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800555e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005562:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800556a:	492d      	ldr	r1, [pc, #180]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800556c:	4313      	orrs	r3, r2
 800556e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d011      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800557e:	4b28      	ldr	r3, [pc, #160]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005584:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800558c:	4924      	ldr	r1, [pc, #144]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800558e:	4313      	orrs	r3, r2
 8005590:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005598:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800559c:	d101      	bne.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800559e:	2301      	movs	r3, #1
 80055a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0308 	and.w	r3, r3, #8
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80055ae:	2301      	movs	r3, #1
 80055b0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00a      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055be:	4b18      	ldr	r3, [pc, #96]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055c4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055cc:	4914      	ldr	r1, [pc, #80]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00b      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055e0:	4b0f      	ldr	r3, [pc, #60]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055f0:	490b      	ldr	r1, [pc, #44]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00f      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005604:	4b06      	ldr	r3, [pc, #24]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800560a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005614:	4902      	ldr	r1, [pc, #8]	; (8005620 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005616:	4313      	orrs	r3, r2
 8005618:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800561c:	e002      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800561e:	bf00      	nop
 8005620:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00b      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005630:	4b8a      	ldr	r3, [pc, #552]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005632:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005636:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005640:	4986      	ldr	r1, [pc, #536]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005642:	4313      	orrs	r3, r2
 8005644:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00b      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005654:	4b81      	ldr	r3, [pc, #516]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005656:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800565a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005664:	497d      	ldr	r1, [pc, #500]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005666:	4313      	orrs	r3, r2
 8005668:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d006      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800567a:	2b00      	cmp	r3, #0
 800567c:	f000 80d6 	beq.w	800582c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005680:	4b76      	ldr	r3, [pc, #472]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a75      	ldr	r2, [pc, #468]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005686:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800568a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800568c:	f7fd ffcc 	bl	8003628 <HAL_GetTick>
 8005690:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005692:	e008      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005694:	f7fd ffc8 	bl	8003628 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b64      	cmp	r3, #100	; 0x64
 80056a0:	d901      	bls.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e195      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056a6:	4b6d      	ldr	r3, [pc, #436]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1f0      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d021      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d11d      	bne.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80056c6:	4b65      	ldr	r3, [pc, #404]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056cc:	0c1b      	lsrs	r3, r3, #16
 80056ce:	f003 0303 	and.w	r3, r3, #3
 80056d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80056d4:	4b61      	ldr	r3, [pc, #388]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056da:	0e1b      	lsrs	r3, r3, #24
 80056dc:	f003 030f 	and.w	r3, r3, #15
 80056e0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	019a      	lsls	r2, r3, #6
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	041b      	lsls	r3, r3, #16
 80056ec:	431a      	orrs	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	061b      	lsls	r3, r3, #24
 80056f2:	431a      	orrs	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	071b      	lsls	r3, r3, #28
 80056fa:	4958      	ldr	r1, [pc, #352]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d004      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005712:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005716:	d00a      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005720:	2b00      	cmp	r3, #0
 8005722:	d02e      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005728:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800572c:	d129      	bne.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800572e:	4b4b      	ldr	r3, [pc, #300]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005730:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005734:	0c1b      	lsrs	r3, r3, #16
 8005736:	f003 0303 	and.w	r3, r3, #3
 800573a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800573c:	4b47      	ldr	r3, [pc, #284]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800573e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005742:	0f1b      	lsrs	r3, r3, #28
 8005744:	f003 0307 	and.w	r3, r3, #7
 8005748:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	019a      	lsls	r2, r3, #6
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	041b      	lsls	r3, r3, #16
 8005754:	431a      	orrs	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	061b      	lsls	r3, r3, #24
 800575c:	431a      	orrs	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	071b      	lsls	r3, r3, #28
 8005762:	493e      	ldr	r1, [pc, #248]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005764:	4313      	orrs	r3, r2
 8005766:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800576a:	4b3c      	ldr	r3, [pc, #240]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800576c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005770:	f023 021f 	bic.w	r2, r3, #31
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005778:	3b01      	subs	r3, #1
 800577a:	4938      	ldr	r1, [pc, #224]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800577c:	4313      	orrs	r3, r2
 800577e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d01d      	beq.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800578e:	4b33      	ldr	r3, [pc, #204]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005794:	0e1b      	lsrs	r3, r3, #24
 8005796:	f003 030f 	and.w	r3, r3, #15
 800579a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800579c:	4b2f      	ldr	r3, [pc, #188]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800579e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057a2:	0f1b      	lsrs	r3, r3, #28
 80057a4:	f003 0307 	and.w	r3, r3, #7
 80057a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	019a      	lsls	r2, r3, #6
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	041b      	lsls	r3, r3, #16
 80057b6:	431a      	orrs	r2, r3
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	061b      	lsls	r3, r3, #24
 80057bc:	431a      	orrs	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	071b      	lsls	r3, r3, #28
 80057c2:	4926      	ldr	r1, [pc, #152]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d011      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	019a      	lsls	r2, r3, #6
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	041b      	lsls	r3, r3, #16
 80057e2:	431a      	orrs	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	061b      	lsls	r3, r3, #24
 80057ea:	431a      	orrs	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	071b      	lsls	r3, r3, #28
 80057f2:	491a      	ldr	r1, [pc, #104]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80057fa:	4b18      	ldr	r3, [pc, #96]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a17      	ldr	r2, [pc, #92]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005800:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005804:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005806:	f7fd ff0f 	bl	8003628 <HAL_GetTick>
 800580a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800580c:	e008      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800580e:	f7fd ff0b 	bl	8003628 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b64      	cmp	r3, #100	; 0x64
 800581a:	d901      	bls.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e0d8      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005820:	4b0e      	ldr	r3, [pc, #56]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0f0      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	2b01      	cmp	r3, #1
 8005830:	f040 80ce 	bne.w	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005834:	4b09      	ldr	r3, [pc, #36]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a08      	ldr	r2, [pc, #32]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800583a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800583e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005840:	f7fd fef2 	bl	8003628 <HAL_GetTick>
 8005844:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005846:	e00b      	b.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005848:	f7fd feee 	bl	8003628 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b64      	cmp	r3, #100	; 0x64
 8005854:	d904      	bls.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e0bb      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800585a:	bf00      	nop
 800585c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005860:	4b5e      	ldr	r3, [pc, #376]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005868:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800586c:	d0ec      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800587e:	2b00      	cmp	r3, #0
 8005880:	d009      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800588a:	2b00      	cmp	r3, #0
 800588c:	d02e      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	d12a      	bne.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005896:	4b51      	ldr	r3, [pc, #324]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589c:	0c1b      	lsrs	r3, r3, #16
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80058a4:	4b4d      	ldr	r3, [pc, #308]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058aa:	0f1b      	lsrs	r3, r3, #28
 80058ac:	f003 0307 	and.w	r3, r3, #7
 80058b0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	019a      	lsls	r2, r3, #6
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	041b      	lsls	r3, r3, #16
 80058bc:	431a      	orrs	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	061b      	lsls	r3, r3, #24
 80058c4:	431a      	orrs	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	071b      	lsls	r3, r3, #28
 80058ca:	4944      	ldr	r1, [pc, #272]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058cc:	4313      	orrs	r3, r2
 80058ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80058d2:	4b42      	ldr	r3, [pc, #264]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058d8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e0:	3b01      	subs	r3, #1
 80058e2:	021b      	lsls	r3, r3, #8
 80058e4:	493d      	ldr	r1, [pc, #244]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d022      	beq.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005900:	d11d      	bne.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005902:	4b36      	ldr	r3, [pc, #216]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005908:	0e1b      	lsrs	r3, r3, #24
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005910:	4b32      	ldr	r3, [pc, #200]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005916:	0f1b      	lsrs	r3, r3, #28
 8005918:	f003 0307 	and.w	r3, r3, #7
 800591c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	019a      	lsls	r2, r3, #6
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	041b      	lsls	r3, r3, #16
 800592a:	431a      	orrs	r2, r3
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	061b      	lsls	r3, r3, #24
 8005930:	431a      	orrs	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	071b      	lsls	r3, r3, #28
 8005936:	4929      	ldr	r1, [pc, #164]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005938:	4313      	orrs	r3, r2
 800593a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	2b00      	cmp	r3, #0
 8005948:	d028      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800594a:	4b24      	ldr	r3, [pc, #144]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800594c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005950:	0e1b      	lsrs	r3, r3, #24
 8005952:	f003 030f 	and.w	r3, r3, #15
 8005956:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005958:	4b20      	ldr	r3, [pc, #128]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800595a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800595e:	0c1b      	lsrs	r3, r3, #16
 8005960:	f003 0303 	and.w	r3, r3, #3
 8005964:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	019a      	lsls	r2, r3, #6
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	041b      	lsls	r3, r3, #16
 8005970:	431a      	orrs	r2, r3
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	061b      	lsls	r3, r3, #24
 8005976:	431a      	orrs	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	071b      	lsls	r3, r3, #28
 800597e:	4917      	ldr	r1, [pc, #92]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005980:	4313      	orrs	r3, r2
 8005982:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005986:	4b15      	ldr	r3, [pc, #84]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005988:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800598c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005994:	4911      	ldr	r1, [pc, #68]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005996:	4313      	orrs	r3, r2
 8005998:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800599c:	4b0f      	ldr	r3, [pc, #60]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a0e      	ldr	r2, [pc, #56]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a8:	f7fd fe3e 	bl	8003628 <HAL_GetTick>
 80059ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80059b0:	f7fd fe3a 	bl	8003628 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b64      	cmp	r3, #100	; 0x64
 80059bc:	d901      	bls.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e007      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059c2:	4b06      	ldr	r3, [pc, #24]	; (80059dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059ce:	d1ef      	bne.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3720      	adds	r7, #32
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	40023800 	.word	0x40023800

080059e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e049      	b.n	8005a86 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d106      	bne.n	8005a0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 f841 	bl	8005a8e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	4610      	mov	r0, r2
 8005a20:	f000 fc12 	bl	8006248 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3708      	adds	r7, #8
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}

08005a8e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b083      	sub	sp, #12
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
	...

08005aa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d001      	beq.n	8005abc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e054      	b.n	8005b66 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68da      	ldr	r2, [r3, #12]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f042 0201 	orr.w	r2, r2, #1
 8005ad2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a26      	ldr	r2, [pc, #152]	; (8005b74 <HAL_TIM_Base_Start_IT+0xd0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d022      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x80>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae6:	d01d      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x80>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a22      	ldr	r2, [pc, #136]	; (8005b78 <HAL_TIM_Base_Start_IT+0xd4>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d018      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x80>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a21      	ldr	r2, [pc, #132]	; (8005b7c <HAL_TIM_Base_Start_IT+0xd8>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d013      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x80>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a1f      	ldr	r2, [pc, #124]	; (8005b80 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d00e      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x80>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a1e      	ldr	r2, [pc, #120]	; (8005b84 <HAL_TIM_Base_Start_IT+0xe0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d009      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x80>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a1c      	ldr	r2, [pc, #112]	; (8005b88 <HAL_TIM_Base_Start_IT+0xe4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d004      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x80>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a1b      	ldr	r2, [pc, #108]	; (8005b8c <HAL_TIM_Base_Start_IT+0xe8>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d115      	bne.n	8005b50 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689a      	ldr	r2, [r3, #8]
 8005b2a:	4b19      	ldr	r3, [pc, #100]	; (8005b90 <HAL_TIM_Base_Start_IT+0xec>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2b06      	cmp	r3, #6
 8005b34:	d015      	beq.n	8005b62 <HAL_TIM_Base_Start_IT+0xbe>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b3c:	d011      	beq.n	8005b62 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f042 0201 	orr.w	r2, r2, #1
 8005b4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b4e:	e008      	b.n	8005b62 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f042 0201 	orr.w	r2, r2, #1
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	e000      	b.n	8005b64 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40010000 	.word	0x40010000
 8005b78:	40000400 	.word	0x40000400
 8005b7c:	40000800 	.word	0x40000800
 8005b80:	40000c00 	.word	0x40000c00
 8005b84:	40010400 	.word	0x40010400
 8005b88:	40014000 	.word	0x40014000
 8005b8c:	40001800 	.word	0x40001800
 8005b90:	00010007 	.word	0x00010007

08005b94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e049      	b.n	8005c3a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d106      	bne.n	8005bc0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7fd f952 	bl	8002e64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3304      	adds	r3, #4
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	f000 fb38 	bl	8006248 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
	...

08005c44 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e08f      	b.n	8005d78 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d106      	bne.n	8005c72 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7fd f92d 	bl	8002ecc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2202      	movs	r2, #2
 8005c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	6899      	ldr	r1, [r3, #8]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	4b3e      	ldr	r3, [pc, #248]	; (8005d80 <HAL_TIM_Encoder_Init+0x13c>)
 8005c86:	400b      	ands	r3, r1
 8005c88:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	3304      	adds	r3, #4
 8005c92:	4619      	mov	r1, r3
 8005c94:	4610      	mov	r0, r2
 8005c96:	f000 fad7 	bl	8006248 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4b31      	ldr	r3, [pc, #196]	; (8005d84 <HAL_TIM_Encoder_Init+0x140>)
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	699b      	ldr	r3, [r3, #24]
 8005ccc:	021b      	lsls	r3, r3, #8
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4b2b      	ldr	r3, [pc, #172]	; (8005d88 <HAL_TIM_Encoder_Init+0x144>)
 8005cda:	4013      	ands	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	4b2a      	ldr	r3, [pc, #168]	; (8005d8c <HAL_TIM_Encoder_Init+0x148>)
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	69db      	ldr	r3, [r3, #28]
 8005cee:	021b      	lsls	r3, r3, #8
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	691b      	ldr	r3, [r3, #16]
 8005cfc:	011a      	lsls	r2, r3, #4
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	031b      	lsls	r3, r3, #12
 8005d04:	4313      	orrs	r3, r2
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005d12:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005d1a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	695b      	ldr	r3, [r3, #20]
 8005d24:	011b      	lsls	r3, r3, #4
 8005d26:	4313      	orrs	r3, r2
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	fffebff8 	.word	0xfffebff8
 8005d84:	fffffcfc 	.word	0xfffffcfc
 8005d88:	fffff3f3 	.word	0xfffff3f3
 8005d8c:	ffff0f0f 	.word	0xffff0f0f

08005d90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	f003 0302 	and.w	r3, r3, #2
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d122      	bne.n	8005dec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d11b      	bne.n	8005dec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0202 	mvn.w	r2, #2
 8005dbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	f003 0303 	and.w	r3, r3, #3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 fa1a 	bl	800620c <HAL_TIM_IC_CaptureCallback>
 8005dd8:	e005      	b.n	8005de6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 fa0c 	bl	80061f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fa1d 	bl	8006220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	f003 0304 	and.w	r3, r3, #4
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	d122      	bne.n	8005e40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d11b      	bne.n	8005e40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f06f 0204 	mvn.w	r2, #4
 8005e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2202      	movs	r2, #2
 8005e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d003      	beq.n	8005e2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f9f0 	bl	800620c <HAL_TIM_IC_CaptureCallback>
 8005e2c:	e005      	b.n	8005e3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 f9e2 	bl	80061f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f9f3 	bl	8006220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f003 0308 	and.w	r3, r3, #8
 8005e4a:	2b08      	cmp	r3, #8
 8005e4c:	d122      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	f003 0308 	and.w	r3, r3, #8
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d11b      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f06f 0208 	mvn.w	r2, #8
 8005e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2204      	movs	r2, #4
 8005e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	f003 0303 	and.w	r3, r3, #3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d003      	beq.n	8005e82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 f9c6 	bl	800620c <HAL_TIM_IC_CaptureCallback>
 8005e80:	e005      	b.n	8005e8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f9b8 	bl	80061f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 f9c9 	bl	8006220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f003 0310 	and.w	r3, r3, #16
 8005e9e:	2b10      	cmp	r3, #16
 8005ea0:	d122      	bne.n	8005ee8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	f003 0310 	and.w	r3, r3, #16
 8005eac:	2b10      	cmp	r3, #16
 8005eae:	d11b      	bne.n	8005ee8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f06f 0210 	mvn.w	r2, #16
 8005eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2208      	movs	r2, #8
 8005ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 f99c 	bl	800620c <HAL_TIM_IC_CaptureCallback>
 8005ed4:	e005      	b.n	8005ee2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 f98e 	bl	80061f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 f99f 	bl	8006220 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	f003 0301 	and.w	r3, r3, #1
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d10e      	bne.n	8005f14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d107      	bne.n	8005f14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f06f 0201 	mvn.w	r2, #1
 8005f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7fc f950 	bl	80021b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f1e:	2b80      	cmp	r3, #128	; 0x80
 8005f20:	d10e      	bne.n	8005f40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f2c:	2b80      	cmp	r3, #128	; 0x80
 8005f2e:	d107      	bne.n	8005f40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 fd98 	bl	8006a70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f4e:	d10e      	bne.n	8005f6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5a:	2b80      	cmp	r3, #128	; 0x80
 8005f5c:	d107      	bne.n	8005f6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f000 fd8b 	bl	8006a84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f78:	2b40      	cmp	r3, #64	; 0x40
 8005f7a:	d10e      	bne.n	8005f9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f86:	2b40      	cmp	r3, #64	; 0x40
 8005f88:	d107      	bne.n	8005f9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f94d 	bl	8006234 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	f003 0320 	and.w	r3, r3, #32
 8005fa4:	2b20      	cmp	r3, #32
 8005fa6:	d10e      	bne.n	8005fc6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f003 0320 	and.w	r3, r3, #32
 8005fb2:	2b20      	cmp	r3, #32
 8005fb4:	d107      	bne.n	8005fc6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f06f 0220 	mvn.w	r2, #32
 8005fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fd4b 	bl	8006a5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fc6:	bf00      	nop
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e0ff      	b.n	80061ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b14      	cmp	r3, #20
 8005ffa:	f200 80f0 	bhi.w	80061de <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005ffe:	a201      	add	r2, pc, #4	; (adr r2, 8006004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006004:	08006059 	.word	0x08006059
 8006008:	080061df 	.word	0x080061df
 800600c:	080061df 	.word	0x080061df
 8006010:	080061df 	.word	0x080061df
 8006014:	08006099 	.word	0x08006099
 8006018:	080061df 	.word	0x080061df
 800601c:	080061df 	.word	0x080061df
 8006020:	080061df 	.word	0x080061df
 8006024:	080060db 	.word	0x080060db
 8006028:	080061df 	.word	0x080061df
 800602c:	080061df 	.word	0x080061df
 8006030:	080061df 	.word	0x080061df
 8006034:	0800611b 	.word	0x0800611b
 8006038:	080061df 	.word	0x080061df
 800603c:	080061df 	.word	0x080061df
 8006040:	080061df 	.word	0x080061df
 8006044:	0800615d 	.word	0x0800615d
 8006048:	080061df 	.word	0x080061df
 800604c:	080061df 	.word	0x080061df
 8006050:	080061df 	.word	0x080061df
 8006054:	0800619d 	.word	0x0800619d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68b9      	ldr	r1, [r7, #8]
 800605e:	4618      	mov	r0, r3
 8006060:	f000 f992 	bl	8006388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	699a      	ldr	r2, [r3, #24]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0208 	orr.w	r2, r2, #8
 8006072:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	699a      	ldr	r2, [r3, #24]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f022 0204 	bic.w	r2, r2, #4
 8006082:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	6999      	ldr	r1, [r3, #24]
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	691a      	ldr	r2, [r3, #16]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	430a      	orrs	r2, r1
 8006094:	619a      	str	r2, [r3, #24]
      break;
 8006096:	e0a5      	b.n	80061e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 f9e4 	bl	800646c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	699a      	ldr	r2, [r3, #24]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	699a      	ldr	r2, [r3, #24]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6999      	ldr	r1, [r3, #24]
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	021a      	lsls	r2, r3, #8
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	430a      	orrs	r2, r1
 80060d6:	619a      	str	r2, [r3, #24]
      break;
 80060d8:	e084      	b.n	80061e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68b9      	ldr	r1, [r7, #8]
 80060e0:	4618      	mov	r0, r3
 80060e2:	f000 fa3b 	bl	800655c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	69da      	ldr	r2, [r3, #28]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f042 0208 	orr.w	r2, r2, #8
 80060f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	69da      	ldr	r2, [r3, #28]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f022 0204 	bic.w	r2, r2, #4
 8006104:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	69d9      	ldr	r1, [r3, #28]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	691a      	ldr	r2, [r3, #16]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	430a      	orrs	r2, r1
 8006116:	61da      	str	r2, [r3, #28]
      break;
 8006118:	e064      	b.n	80061e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68b9      	ldr	r1, [r7, #8]
 8006120:	4618      	mov	r0, r3
 8006122:	f000 fa91 	bl	8006648 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	69da      	ldr	r2, [r3, #28]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006134:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	69da      	ldr	r2, [r3, #28]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006144:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	69d9      	ldr	r1, [r3, #28]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	021a      	lsls	r2, r3, #8
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	430a      	orrs	r2, r1
 8006158:	61da      	str	r2, [r3, #28]
      break;
 800615a:	e043      	b.n	80061e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68b9      	ldr	r1, [r7, #8]
 8006162:	4618      	mov	r0, r3
 8006164:	f000 fac8 	bl	80066f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f042 0208 	orr.w	r2, r2, #8
 8006176:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f022 0204 	bic.w	r2, r2, #4
 8006186:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	691a      	ldr	r2, [r3, #16]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	430a      	orrs	r2, r1
 8006198:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800619a:	e023      	b.n	80061e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68b9      	ldr	r1, [r7, #8]
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 fafa 	bl	800679c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	021a      	lsls	r2, r3, #8
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	430a      	orrs	r2, r1
 80061da:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80061dc:	e002      	b.n	80061e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	75fb      	strb	r3, [r7, #23]
      break;
 80061e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3718      	adds	r7, #24
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop

080061f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a40      	ldr	r2, [pc, #256]	; (800635c <TIM_Base_SetConfig+0x114>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d013      	beq.n	8006288 <TIM_Base_SetConfig+0x40>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006266:	d00f      	beq.n	8006288 <TIM_Base_SetConfig+0x40>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a3d      	ldr	r2, [pc, #244]	; (8006360 <TIM_Base_SetConfig+0x118>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d00b      	beq.n	8006288 <TIM_Base_SetConfig+0x40>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a3c      	ldr	r2, [pc, #240]	; (8006364 <TIM_Base_SetConfig+0x11c>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d007      	beq.n	8006288 <TIM_Base_SetConfig+0x40>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a3b      	ldr	r2, [pc, #236]	; (8006368 <TIM_Base_SetConfig+0x120>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d003      	beq.n	8006288 <TIM_Base_SetConfig+0x40>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a3a      	ldr	r2, [pc, #232]	; (800636c <TIM_Base_SetConfig+0x124>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d108      	bne.n	800629a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800628e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	4313      	orrs	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a2f      	ldr	r2, [pc, #188]	; (800635c <TIM_Base_SetConfig+0x114>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d02b      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062a8:	d027      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a2c      	ldr	r2, [pc, #176]	; (8006360 <TIM_Base_SetConfig+0x118>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d023      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a2b      	ldr	r2, [pc, #172]	; (8006364 <TIM_Base_SetConfig+0x11c>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d01f      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a2a      	ldr	r2, [pc, #168]	; (8006368 <TIM_Base_SetConfig+0x120>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d01b      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a29      	ldr	r2, [pc, #164]	; (800636c <TIM_Base_SetConfig+0x124>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d017      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a28      	ldr	r2, [pc, #160]	; (8006370 <TIM_Base_SetConfig+0x128>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d013      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a27      	ldr	r2, [pc, #156]	; (8006374 <TIM_Base_SetConfig+0x12c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d00f      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a26      	ldr	r2, [pc, #152]	; (8006378 <TIM_Base_SetConfig+0x130>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d00b      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a25      	ldr	r2, [pc, #148]	; (800637c <TIM_Base_SetConfig+0x134>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d007      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a24      	ldr	r2, [pc, #144]	; (8006380 <TIM_Base_SetConfig+0x138>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d003      	beq.n	80062fa <TIM_Base_SetConfig+0xb2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a23      	ldr	r2, [pc, #140]	; (8006384 <TIM_Base_SetConfig+0x13c>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d108      	bne.n	800630c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006300:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	4313      	orrs	r3, r2
 800630a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	4313      	orrs	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	689a      	ldr	r2, [r3, #8]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a0a      	ldr	r2, [pc, #40]	; (800635c <TIM_Base_SetConfig+0x114>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d003      	beq.n	8006340 <TIM_Base_SetConfig+0xf8>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a0c      	ldr	r2, [pc, #48]	; (800636c <TIM_Base_SetConfig+0x124>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d103      	bne.n	8006348 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	615a      	str	r2, [r3, #20]
}
 800634e:	bf00      	nop
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40010000 	.word	0x40010000
 8006360:	40000400 	.word	0x40000400
 8006364:	40000800 	.word	0x40000800
 8006368:	40000c00 	.word	0x40000c00
 800636c:	40010400 	.word	0x40010400
 8006370:	40014000 	.word	0x40014000
 8006374:	40014400 	.word	0x40014400
 8006378:	40014800 	.word	0x40014800
 800637c:	40001800 	.word	0x40001800
 8006380:	40001c00 	.word	0x40001c00
 8006384:	40002000 	.word	0x40002000

08006388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006388:	b480      	push	{r7}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a1b      	ldr	r3, [r3, #32]
 8006396:	f023 0201 	bic.w	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a1b      	ldr	r3, [r3, #32]
 80063a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	4b2b      	ldr	r3, [pc, #172]	; (8006460 <TIM_OC1_SetConfig+0xd8>)
 80063b4:	4013      	ands	r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0303 	bic.w	r3, r3, #3
 80063be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f023 0302 	bic.w	r3, r3, #2
 80063d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	4313      	orrs	r3, r2
 80063da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a21      	ldr	r2, [pc, #132]	; (8006464 <TIM_OC1_SetConfig+0xdc>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d003      	beq.n	80063ec <TIM_OC1_SetConfig+0x64>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a20      	ldr	r2, [pc, #128]	; (8006468 <TIM_OC1_SetConfig+0xe0>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d10c      	bne.n	8006406 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f023 0308 	bic.w	r3, r3, #8
 80063f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	f023 0304 	bic.w	r3, r3, #4
 8006404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a16      	ldr	r2, [pc, #88]	; (8006464 <TIM_OC1_SetConfig+0xdc>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d003      	beq.n	8006416 <TIM_OC1_SetConfig+0x8e>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a15      	ldr	r2, [pc, #84]	; (8006468 <TIM_OC1_SetConfig+0xe0>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d111      	bne.n	800643a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800641c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	4313      	orrs	r3, r2
 800642e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	4313      	orrs	r3, r2
 8006438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	621a      	str	r2, [r3, #32]
}
 8006454:	bf00      	nop
 8006456:	371c      	adds	r7, #28
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	fffeff8f 	.word	0xfffeff8f
 8006464:	40010000 	.word	0x40010000
 8006468:	40010400 	.word	0x40010400

0800646c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	f023 0210 	bic.w	r2, r3, #16
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a1b      	ldr	r3, [r3, #32]
 8006486:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	699b      	ldr	r3, [r3, #24]
 8006492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	4b2e      	ldr	r3, [pc, #184]	; (8006550 <TIM_OC2_SetConfig+0xe4>)
 8006498:	4013      	ands	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	021b      	lsls	r3, r3, #8
 80064aa:	68fa      	ldr	r2, [r7, #12]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	f023 0320 	bic.w	r3, r3, #32
 80064b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	011b      	lsls	r3, r3, #4
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a23      	ldr	r2, [pc, #140]	; (8006554 <TIM_OC2_SetConfig+0xe8>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d003      	beq.n	80064d4 <TIM_OC2_SetConfig+0x68>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a22      	ldr	r2, [pc, #136]	; (8006558 <TIM_OC2_SetConfig+0xec>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d10d      	bne.n	80064f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	011b      	lsls	r3, r3, #4
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a18      	ldr	r2, [pc, #96]	; (8006554 <TIM_OC2_SetConfig+0xe8>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d003      	beq.n	8006500 <TIM_OC2_SetConfig+0x94>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a17      	ldr	r2, [pc, #92]	; (8006558 <TIM_OC2_SetConfig+0xec>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d113      	bne.n	8006528 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006506:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800650e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	695b      	ldr	r3, [r3, #20]
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	4313      	orrs	r3, r2
 800651a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4313      	orrs	r3, r2
 8006526:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685a      	ldr	r2, [r3, #4]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	621a      	str	r2, [r3, #32]
}
 8006542:	bf00      	nop
 8006544:	371c      	adds	r7, #28
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	feff8fff 	.word	0xfeff8fff
 8006554:	40010000 	.word	0x40010000
 8006558:	40010400 	.word	0x40010400

0800655c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800655c:	b480      	push	{r7}
 800655e:	b087      	sub	sp, #28
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	69db      	ldr	r3, [r3, #28]
 8006582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	4b2d      	ldr	r3, [pc, #180]	; (800663c <TIM_OC3_SetConfig+0xe0>)
 8006588:	4013      	ands	r3, r2
 800658a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f023 0303 	bic.w	r3, r3, #3
 8006592:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	4313      	orrs	r3, r2
 800659c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	021b      	lsls	r3, r3, #8
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a22      	ldr	r2, [pc, #136]	; (8006640 <TIM_OC3_SetConfig+0xe4>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d003      	beq.n	80065c2 <TIM_OC3_SetConfig+0x66>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a21      	ldr	r2, [pc, #132]	; (8006644 <TIM_OC3_SetConfig+0xe8>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d10d      	bne.n	80065de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	021b      	lsls	r3, r3, #8
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a17      	ldr	r2, [pc, #92]	; (8006640 <TIM_OC3_SetConfig+0xe4>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d003      	beq.n	80065ee <TIM_OC3_SetConfig+0x92>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a16      	ldr	r2, [pc, #88]	; (8006644 <TIM_OC3_SetConfig+0xe8>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d113      	bne.n	8006616 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	011b      	lsls	r3, r3, #4
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	4313      	orrs	r3, r2
 8006614:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	685a      	ldr	r2, [r3, #4]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	697a      	ldr	r2, [r7, #20]
 800662e:	621a      	str	r2, [r3, #32]
}
 8006630:	bf00      	nop
 8006632:	371c      	adds	r7, #28
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr
 800663c:	fffeff8f 	.word	0xfffeff8f
 8006640:	40010000 	.word	0x40010000
 8006644:	40010400 	.word	0x40010400

08006648 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006648:	b480      	push	{r7}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	4b1e      	ldr	r3, [pc, #120]	; (80066ec <TIM_OC4_SetConfig+0xa4>)
 8006674:	4013      	ands	r3, r2
 8006676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800667e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	021b      	lsls	r3, r3, #8
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	4313      	orrs	r3, r2
 800668a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006692:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	031b      	lsls	r3, r3, #12
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	4313      	orrs	r3, r2
 800669e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a13      	ldr	r2, [pc, #76]	; (80066f0 <TIM_OC4_SetConfig+0xa8>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d003      	beq.n	80066b0 <TIM_OC4_SetConfig+0x68>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a12      	ldr	r2, [pc, #72]	; (80066f4 <TIM_OC4_SetConfig+0xac>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d109      	bne.n	80066c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80066b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	019b      	lsls	r3, r3, #6
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	621a      	str	r2, [r3, #32]
}
 80066de:	bf00      	nop
 80066e0:	371c      	adds	r7, #28
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	feff8fff 	.word	0xfeff8fff
 80066f0:	40010000 	.word	0x40010000
 80066f4:	40010400 	.word	0x40010400

080066f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b087      	sub	sp, #28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a1b      	ldr	r3, [r3, #32]
 8006706:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a1b      	ldr	r3, [r3, #32]
 8006712:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800671e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	4b1b      	ldr	r3, [pc, #108]	; (8006790 <TIM_OC5_SetConfig+0x98>)
 8006724:	4013      	ands	r3, r2
 8006726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	4313      	orrs	r3, r2
 8006730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006738:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	041b      	lsls	r3, r3, #16
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	4313      	orrs	r3, r2
 8006744:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4a12      	ldr	r2, [pc, #72]	; (8006794 <TIM_OC5_SetConfig+0x9c>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d003      	beq.n	8006756 <TIM_OC5_SetConfig+0x5e>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a11      	ldr	r2, [pc, #68]	; (8006798 <TIM_OC5_SetConfig+0xa0>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d109      	bne.n	800676a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800675c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	021b      	lsls	r3, r3, #8
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	4313      	orrs	r3, r2
 8006768:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	697a      	ldr	r2, [r7, #20]
 800676e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	621a      	str	r2, [r3, #32]
}
 8006784:	bf00      	nop
 8006786:	371c      	adds	r7, #28
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr
 8006790:	fffeff8f 	.word	0xfffeff8f
 8006794:	40010000 	.word	0x40010000
 8006798:	40010400 	.word	0x40010400

0800679c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800679c:	b480      	push	{r7}
 800679e:	b087      	sub	sp, #28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a1b      	ldr	r3, [r3, #32]
 80067b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	4b1c      	ldr	r3, [pc, #112]	; (8006838 <TIM_OC6_SetConfig+0x9c>)
 80067c8:	4013      	ands	r3, r2
 80067ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	021b      	lsls	r3, r3, #8
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80067de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	051b      	lsls	r3, r3, #20
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a13      	ldr	r2, [pc, #76]	; (800683c <TIM_OC6_SetConfig+0xa0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d003      	beq.n	80067fc <TIM_OC6_SetConfig+0x60>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a12      	ldr	r2, [pc, #72]	; (8006840 <TIM_OC6_SetConfig+0xa4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d109      	bne.n	8006810 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006802:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	695b      	ldr	r3, [r3, #20]
 8006808:	029b      	lsls	r3, r3, #10
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	4313      	orrs	r3, r2
 800680e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	685a      	ldr	r2, [r3, #4]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	621a      	str	r2, [r3, #32]
}
 800682a:	bf00      	nop
 800682c:	371c      	adds	r7, #28
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	feff8fff 	.word	0xfeff8fff
 800683c:	40010000 	.word	0x40010000
 8006840:	40010400 	.word	0x40010400

08006844 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006844:	b480      	push	{r7}
 8006846:	b085      	sub	sp, #20
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006854:	2b01      	cmp	r3, #1
 8006856:	d101      	bne.n	800685c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006858:	2302      	movs	r3, #2
 800685a:	e06d      	b.n	8006938 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2202      	movs	r2, #2
 8006868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a30      	ldr	r2, [pc, #192]	; (8006944 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d004      	beq.n	8006890 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a2f      	ldr	r2, [pc, #188]	; (8006948 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d108      	bne.n	80068a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006896:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	4313      	orrs	r3, r2
 80068a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68fa      	ldr	r2, [r7, #12]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a20      	ldr	r2, [pc, #128]	; (8006944 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d022      	beq.n	800690c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ce:	d01d      	beq.n	800690c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a1d      	ldr	r2, [pc, #116]	; (800694c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d018      	beq.n	800690c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a1c      	ldr	r2, [pc, #112]	; (8006950 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d013      	beq.n	800690c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a1a      	ldr	r2, [pc, #104]	; (8006954 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d00e      	beq.n	800690c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a15      	ldr	r2, [pc, #84]	; (8006948 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d009      	beq.n	800690c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a16      	ldr	r2, [pc, #88]	; (8006958 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d004      	beq.n	800690c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a15      	ldr	r2, [pc, #84]	; (800695c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d10c      	bne.n	8006926 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006912:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	4313      	orrs	r3, r2
 800691c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68ba      	ldr	r2, [r7, #8]
 8006924:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	40010000 	.word	0x40010000
 8006948:	40010400 	.word	0x40010400
 800694c:	40000400 	.word	0x40000400
 8006950:	40000800 	.word	0x40000800
 8006954:	40000c00 	.word	0x40000c00
 8006958:	40014000 	.word	0x40014000
 800695c:	40001800 	.word	0x40001800

08006960 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800696a:	2300      	movs	r3, #0
 800696c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006974:	2b01      	cmp	r3, #1
 8006976:	d101      	bne.n	800697c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006978:	2302      	movs	r3, #2
 800697a:	e065      	b.n	8006a48 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	4313      	orrs	r3, r2
 800699e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	695b      	ldr	r3, [r3, #20]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	041b      	lsls	r3, r3, #16
 80069f2:	4313      	orrs	r3, r2
 80069f4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a16      	ldr	r2, [pc, #88]	; (8006a54 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d004      	beq.n	8006a0a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a14      	ldr	r2, [pc, #80]	; (8006a58 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d115      	bne.n	8006a36 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a14:	051b      	lsls	r3, r3, #20
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3714      	adds	r7, #20
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr
 8006a54:	40010000 	.word	0x40010000
 8006a58:	40010400 	.word	0x40010400

08006a5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a64:	bf00      	nop
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b082      	sub	sp, #8
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d101      	bne.n	8006aaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e040      	b.n	8006b2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d106      	bne.n	8006ac0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f7fc fbd2 	bl	8003264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2224      	movs	r2, #36	; 0x24
 8006ac4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f022 0201 	bic.w	r2, r2, #1
 8006ad4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 fcae 	bl	8007438 <UART_SetConfig>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d101      	bne.n	8006ae6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e022      	b.n	8006b2c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d002      	beq.n	8006af4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 ff06 	bl	8007900 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685a      	ldr	r2, [r3, #4]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	689a      	ldr	r2, [r3, #8]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f042 0201 	orr.w	r2, r2, #1
 8006b22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 ff8d 	bl	8007a44 <UART_CheckIdleState>
 8006b2a:	4603      	mov	r3, r0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3708      	adds	r7, #8
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b08a      	sub	sp, #40	; 0x28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b46:	2b20      	cmp	r3, #32
 8006b48:	d165      	bne.n	8006c16 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d002      	beq.n	8006b56 <HAL_UART_Transmit_DMA+0x22>
 8006b50:	88fb      	ldrh	r3, [r7, #6]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e05e      	b.n	8006c18 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	88fa      	ldrh	r2, [r7, #6]
 8006b64:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	88fa      	ldrh	r2, [r7, #6]
 8006b6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2221      	movs	r2, #33	; 0x21
 8006b7c:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d027      	beq.n	8006bd6 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b8a:	4a25      	ldr	r2, [pc, #148]	; (8006c20 <HAL_UART_Transmit_DMA+0xec>)
 8006b8c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b92:	4a24      	ldr	r2, [pc, #144]	; (8006c24 <HAL_UART_Transmit_DMA+0xf0>)
 8006b94:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b9a:	4a23      	ldr	r2, [pc, #140]	; (8006c28 <HAL_UART_Transmit_DMA+0xf4>)
 8006b9c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bae:	4619      	mov	r1, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3328      	adds	r3, #40	; 0x28
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	88fb      	ldrh	r3, [r7, #6]
 8006bba:	f7fc fef5 	bl	80039a8 <HAL_DMA_Start_IT>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d008      	beq.n	8006bd6 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2210      	movs	r2, #16
 8006bc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e020      	b.n	8006c18 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	2240      	movs	r2, #64	; 0x40
 8006bdc:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3308      	adds	r3, #8
 8006be4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	e853 3f00 	ldrex	r3, [r3]
 8006bec:	613b      	str	r3, [r7, #16]
   return(result);
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	3308      	adds	r3, #8
 8006bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bfe:	623a      	str	r2, [r7, #32]
 8006c00:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c02:	69f9      	ldr	r1, [r7, #28]
 8006c04:	6a3a      	ldr	r2, [r7, #32]
 8006c06:	e841 2300 	strex	r3, r2, [r1]
 8006c0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1e5      	bne.n	8006bde <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	e000      	b.n	8006c18 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8006c16:	2302      	movs	r3, #2
  }
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3728      	adds	r7, #40	; 0x28
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	08007ec1 	.word	0x08007ec1
 8006c24:	08007f57 	.word	0x08007f57
 8006c28:	080080d9 	.word	0x080080d9

08006c2c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08a      	sub	sp, #40	; 0x28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	4613      	mov	r3, r2
 8006c38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c40:	2b20      	cmp	r3, #32
 8006c42:	d132      	bne.n	8006caa <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <HAL_UART_Receive_DMA+0x24>
 8006c4a:	88fb      	ldrh	r3, [r7, #6]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e02b      	b.n	8006cac <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d018      	beq.n	8006c9a <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	e853 3f00 	ldrex	r3, [r3]
 8006c74:	613b      	str	r3, [r7, #16]
   return(result);
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c86:	623b      	str	r3, [r7, #32]
 8006c88:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	69f9      	ldr	r1, [r7, #28]
 8006c8c:	6a3a      	ldr	r2, [r7, #32]
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e6      	bne.n	8006c68 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006c9a:	88fb      	ldrh	r3, [r7, #6]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	68b9      	ldr	r1, [r7, #8]
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 ffe3 	bl	8007c6c <UART_Start_Receive_DMA>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	e000      	b.n	8006cac <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006caa:	2302      	movs	r3, #2
  }
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3728      	adds	r7, #40	; 0x28
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b090      	sub	sp, #64	; 0x40
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cc8:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cd4:	2b80      	cmp	r3, #128	; 0x80
 8006cd6:	d139      	bne.n	8006d4c <HAL_UART_DMAStop+0x98>
 8006cd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cda:	2b21      	cmp	r3, #33	; 0x21
 8006cdc:	d136      	bne.n	8006d4c <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3308      	adds	r3, #8
 8006ce4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce6:	6a3b      	ldr	r3, [r7, #32]
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cf4:	637b      	str	r3, [r7, #52]	; 0x34
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3308      	adds	r3, #8
 8006cfc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cfe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d00:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d015      	beq.n	8006d46 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7fc fea2 	bl	8003a68 <HAL_DMA_Abort>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00d      	beq.n	8006d46 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fd f8b6 	bl	8003ea0 <HAL_DMA_GetError>
 8006d34:	4603      	mov	r3, r0
 8006d36:	2b20      	cmp	r3, #32
 8006d38:	d105      	bne.n	8006d46 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2210      	movs	r2, #16
 8006d3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e044      	b.n	8006dd0 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f001 f830 	bl	8007dac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d56:	2b40      	cmp	r3, #64	; 0x40
 8006d58:	d139      	bne.n	8006dce <HAL_UART_DMAStop+0x11a>
 8006d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5c:	2b22      	cmp	r3, #34	; 0x22
 8006d5e:	d136      	bne.n	8006dce <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	3308      	adds	r3, #8
 8006d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	e853 3f00 	ldrex	r3, [r3]
 8006d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d76:	633b      	str	r3, [r7, #48]	; 0x30
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d80:	61ba      	str	r2, [r7, #24]
 8006d82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d84:	6979      	ldr	r1, [r7, #20]
 8006d86:	69ba      	ldr	r2, [r7, #24]
 8006d88:	e841 2300 	strex	r3, r2, [r1]
 8006d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e5      	bne.n	8006d60 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d015      	beq.n	8006dc8 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7fc fe61 	bl	8003a68 <HAL_DMA_Abort>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d00d      	beq.n	8006dc8 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7fd f875 	bl	8003ea0 <HAL_DMA_GetError>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b20      	cmp	r3, #32
 8006dba:	d105      	bne.n	8006dc8 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2210      	movs	r2, #16
 8006dc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e003      	b.n	8006dd0 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f001 f815 	bl	8007df8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3740      	adds	r7, #64	; 0x40
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b0ba      	sub	sp, #232	; 0xe8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006dfe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006e02:	f640 030f 	movw	r3, #2063	; 0x80f
 8006e06:	4013      	ands	r3, r2
 8006e08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006e0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d115      	bne.n	8006e40 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e18:	f003 0320 	and.w	r3, r3, #32
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00f      	beq.n	8006e40 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e24:	f003 0320 	and.w	r3, r3, #32
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d009      	beq.n	8006e40 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f000 82ac 	beq.w	800738e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	4798      	blx	r3
      }
      return;
 8006e3e:	e2a6      	b.n	800738e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006e40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 8117 	beq.w	8007078 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006e4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e4e:	f003 0301 	and.w	r3, r3, #1
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d106      	bne.n	8006e64 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006e56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006e5a:	4b85      	ldr	r3, [pc, #532]	; (8007070 <HAL_UART_IRQHandler+0x298>)
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f000 810a 	beq.w	8007078 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d011      	beq.n	8006e94 <HAL_UART_IRQHandler+0xbc>
 8006e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d00b      	beq.n	8006e94 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2201      	movs	r2, #1
 8006e82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e8a:	f043 0201 	orr.w	r2, r3, #1
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d011      	beq.n	8006ec4 <HAL_UART_IRQHandler+0xec>
 8006ea0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ea4:	f003 0301 	and.w	r3, r3, #1
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00b      	beq.n	8006ec4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2202      	movs	r2, #2
 8006eb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eba:	f043 0204 	orr.w	r2, r3, #4
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ec8:	f003 0304 	and.w	r3, r3, #4
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d011      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x11c>
 8006ed0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00b      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2204      	movs	r2, #4
 8006ee2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eea:	f043 0202 	orr.w	r2, r3, #2
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ef8:	f003 0308 	and.w	r3, r3, #8
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d017      	beq.n	8006f30 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f04:	f003 0320 	and.w	r3, r3, #32
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d105      	bne.n	8006f18 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006f0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f10:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00b      	beq.n	8006f30 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2208      	movs	r2, #8
 8006f1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f26:	f043 0208 	orr.w	r2, r3, #8
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d012      	beq.n	8006f62 <HAL_UART_IRQHandler+0x18a>
 8006f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00c      	beq.n	8006f62 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f58:	f043 0220 	orr.w	r2, r3, #32
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 8212 	beq.w	8007392 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f72:	f003 0320 	and.w	r3, r3, #32
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00d      	beq.n	8006f96 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f7e:	f003 0320 	and.w	r3, r3, #32
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d007      	beq.n	8006f96 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d003      	beq.n	8006f96 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f9c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006faa:	2b40      	cmp	r3, #64	; 0x40
 8006fac:	d005      	beq.n	8006fba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006fae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006fb2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d04f      	beq.n	800705a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 ff1c 	bl	8007df8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fca:	2b40      	cmp	r3, #64	; 0x40
 8006fcc:	d141      	bne.n	8007052 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	3308      	adds	r3, #8
 8006fd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006fe4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006fe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	3308      	adds	r3, #8
 8006ff6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ffa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ffe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007002:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007006:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800700a:	e841 2300 	strex	r3, r2, [r1]
 800700e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007012:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1d9      	bne.n	8006fce <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800701e:	2b00      	cmp	r3, #0
 8007020:	d013      	beq.n	800704a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007026:	4a13      	ldr	r2, [pc, #76]	; (8007074 <HAL_UART_IRQHandler+0x29c>)
 8007028:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800702e:	4618      	mov	r0, r3
 8007030:	f7fc fd8a 	bl	8003b48 <HAL_DMA_Abort_IT>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d017      	beq.n	800706a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800703e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007044:	4610      	mov	r0, r2
 8007046:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007048:	e00f      	b.n	800706a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f9d4 	bl	80073f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007050:	e00b      	b.n	800706a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f9d0 	bl	80073f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007058:	e007      	b.n	800706a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f000 f9cc 	bl	80073f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007068:	e193      	b.n	8007392 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800706a:	bf00      	nop
    return;
 800706c:	e191      	b.n	8007392 <HAL_UART_IRQHandler+0x5ba>
 800706e:	bf00      	nop
 8007070:	04000120 	.word	0x04000120
 8007074:	08008157 	.word	0x08008157

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800707c:	2b01      	cmp	r3, #1
 800707e:	f040 814c 	bne.w	800731a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007086:	f003 0310 	and.w	r3, r3, #16
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 8145 	beq.w	800731a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007094:	f003 0310 	and.w	r3, r3, #16
 8007098:	2b00      	cmp	r3, #0
 800709a:	f000 813e 	beq.w	800731a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2210      	movs	r2, #16
 80070a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b0:	2b40      	cmp	r3, #64	; 0x40
 80070b2:	f040 80b6 	bne.w	8007222 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070c2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 8165 	beq.w	8007396 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80070d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070d6:	429a      	cmp	r2, r3
 80070d8:	f080 815d 	bcs.w	8007396 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070ea:	69db      	ldr	r3, [r3, #28]
 80070ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070f0:	f000 8086 	beq.w	8007200 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007108:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800710c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007110:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	461a      	mov	r2, r3
 800711a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800711e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007122:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007126:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800712a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800712e:	e841 2300 	strex	r3, r2, [r1]
 8007132:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007136:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1da      	bne.n	80070f4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	3308      	adds	r3, #8
 8007144:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007146:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007148:	e853 3f00 	ldrex	r3, [r3]
 800714c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800714e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007150:	f023 0301 	bic.w	r3, r3, #1
 8007154:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	3308      	adds	r3, #8
 800715e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007162:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007166:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800716a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800716e:	e841 2300 	strex	r3, r2, [r1]
 8007172:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007174:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007176:	2b00      	cmp	r3, #0
 8007178:	d1e1      	bne.n	800713e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	3308      	adds	r3, #8
 8007180:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007182:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007184:	e853 3f00 	ldrex	r3, [r3]
 8007188:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800718a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800718c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007190:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	3308      	adds	r3, #8
 800719a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800719e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071a6:	e841 2300 	strex	r3, r2, [r1]
 80071aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1e3      	bne.n	800717a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2220      	movs	r2, #32
 80071b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071c8:	e853 3f00 	ldrex	r3, [r3]
 80071cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071d0:	f023 0310 	bic.w	r3, r3, #16
 80071d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	461a      	mov	r2, r3
 80071de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80071e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80071e4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071ea:	e841 2300 	strex	r3, r2, [r1]
 80071ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80071f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1e4      	bne.n	80071c0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7fc fc34 	bl	8003a68 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2202      	movs	r2, #2
 8007204:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007212:	b29b      	uxth	r3, r3
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	b29b      	uxth	r3, r3
 8007218:	4619      	mov	r1, r3
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f8f6 	bl	800740c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007220:	e0b9      	b.n	8007396 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800722e:	b29b      	uxth	r3, r3
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800723c:	b29b      	uxth	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	f000 80ab 	beq.w	800739a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8007244:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007248:	2b00      	cmp	r3, #0
 800724a:	f000 80a6 	beq.w	800739a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007256:	e853 3f00 	ldrex	r3, [r3]
 800725a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800725c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800725e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007262:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007270:	647b      	str	r3, [r7, #68]	; 0x44
 8007272:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007274:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007276:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007278:	e841 2300 	strex	r3, r2, [r1]
 800727c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800727e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007280:	2b00      	cmp	r3, #0
 8007282:	d1e4      	bne.n	800724e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3308      	adds	r3, #8
 800728a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728e:	e853 3f00 	ldrex	r3, [r3]
 8007292:	623b      	str	r3, [r7, #32]
   return(result);
 8007294:	6a3b      	ldr	r3, [r7, #32]
 8007296:	f023 0301 	bic.w	r3, r3, #1
 800729a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	3308      	adds	r3, #8
 80072a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072a8:	633a      	str	r2, [r7, #48]	; 0x30
 80072aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072b0:	e841 2300 	strex	r3, r2, [r1]
 80072b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1e3      	bne.n	8007284 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2220      	movs	r2, #32
 80072c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	e853 3f00 	ldrex	r3, [r3]
 80072dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f023 0310 	bic.w	r3, r3, #16
 80072e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	461a      	mov	r2, r3
 80072ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80072f2:	61fb      	str	r3, [r7, #28]
 80072f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f6:	69b9      	ldr	r1, [r7, #24]
 80072f8:	69fa      	ldr	r2, [r7, #28]
 80072fa:	e841 2300 	strex	r3, r2, [r1]
 80072fe:	617b      	str	r3, [r7, #20]
   return(result);
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1e4      	bne.n	80072d0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2202      	movs	r2, #2
 800730a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800730c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007310:	4619      	mov	r1, r3
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 f87a 	bl	800740c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007318:	e03f      	b.n	800739a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800731a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800731e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00e      	beq.n	8007344 <HAL_UART_IRQHandler+0x56c>
 8007326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800732a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d008      	beq.n	8007344 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800733a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 f871 	bl	8007424 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007342:	e02d      	b.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007348:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00e      	beq.n	800736e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007358:	2b00      	cmp	r3, #0
 800735a:	d008      	beq.n	800736e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007360:	2b00      	cmp	r3, #0
 8007362:	d01c      	beq.n	800739e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	4798      	blx	r3
    }
    return;
 800736c:	e017      	b.n	800739e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800736e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007376:	2b00      	cmp	r3, #0
 8007378:	d012      	beq.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
 800737a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800737e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00c      	beq.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 fefb 	bl	8008182 <UART_EndTransmit_IT>
    return;
 800738c:	e008      	b.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
      return;
 800738e:	bf00      	nop
 8007390:	e006      	b.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007392:	bf00      	nop
 8007394:	e004      	b.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007396:	bf00      	nop
 8007398:	e002      	b.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
      return;
 800739a:	bf00      	nop
 800739c:	e000      	b.n	80073a0 <HAL_UART_IRQHandler+0x5c8>
    return;
 800739e:	bf00      	nop
  }

}
 80073a0:	37e8      	adds	r7, #232	; 0xe8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop

080073a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80073d8:	bf00      	nop
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80073ec:	bf00      	nop
 80073ee:	370c      	adds	r7, #12
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007400:	bf00      	nop
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	460b      	mov	r3, r1
 8007416:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007418:	bf00      	nop
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800742c:	bf00      	nop
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b088      	sub	sp, #32
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	689a      	ldr	r2, [r3, #8]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	431a      	orrs	r2, r3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	431a      	orrs	r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	69db      	ldr	r3, [r3, #28]
 8007458:	4313      	orrs	r3, r2
 800745a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	4ba6      	ldr	r3, [pc, #664]	; (80076fc <UART_SetConfig+0x2c4>)
 8007464:	4013      	ands	r3, r2
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	6812      	ldr	r2, [r2, #0]
 800746a:	6979      	ldr	r1, [r7, #20]
 800746c:	430b      	orrs	r3, r1
 800746e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	68da      	ldr	r2, [r3, #12]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	430a      	orrs	r2, r1
 8007484:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6a1b      	ldr	r3, [r3, #32]
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	4313      	orrs	r3, r2
 8007494:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	697a      	ldr	r2, [r7, #20]
 80074a6:	430a      	orrs	r2, r1
 80074a8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a94      	ldr	r2, [pc, #592]	; (8007700 <UART_SetConfig+0x2c8>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d120      	bne.n	80074f6 <UART_SetConfig+0xbe>
 80074b4:	4b93      	ldr	r3, [pc, #588]	; (8007704 <UART_SetConfig+0x2cc>)
 80074b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ba:	f003 0303 	and.w	r3, r3, #3
 80074be:	2b03      	cmp	r3, #3
 80074c0:	d816      	bhi.n	80074f0 <UART_SetConfig+0xb8>
 80074c2:	a201      	add	r2, pc, #4	; (adr r2, 80074c8 <UART_SetConfig+0x90>)
 80074c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c8:	080074d9 	.word	0x080074d9
 80074cc:	080074e5 	.word	0x080074e5
 80074d0:	080074df 	.word	0x080074df
 80074d4:	080074eb 	.word	0x080074eb
 80074d8:	2301      	movs	r3, #1
 80074da:	77fb      	strb	r3, [r7, #31]
 80074dc:	e150      	b.n	8007780 <UART_SetConfig+0x348>
 80074de:	2302      	movs	r3, #2
 80074e0:	77fb      	strb	r3, [r7, #31]
 80074e2:	e14d      	b.n	8007780 <UART_SetConfig+0x348>
 80074e4:	2304      	movs	r3, #4
 80074e6:	77fb      	strb	r3, [r7, #31]
 80074e8:	e14a      	b.n	8007780 <UART_SetConfig+0x348>
 80074ea:	2308      	movs	r3, #8
 80074ec:	77fb      	strb	r3, [r7, #31]
 80074ee:	e147      	b.n	8007780 <UART_SetConfig+0x348>
 80074f0:	2310      	movs	r3, #16
 80074f2:	77fb      	strb	r3, [r7, #31]
 80074f4:	e144      	b.n	8007780 <UART_SetConfig+0x348>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a83      	ldr	r2, [pc, #524]	; (8007708 <UART_SetConfig+0x2d0>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d132      	bne.n	8007566 <UART_SetConfig+0x12e>
 8007500:	4b80      	ldr	r3, [pc, #512]	; (8007704 <UART_SetConfig+0x2cc>)
 8007502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007506:	f003 030c 	and.w	r3, r3, #12
 800750a:	2b0c      	cmp	r3, #12
 800750c:	d828      	bhi.n	8007560 <UART_SetConfig+0x128>
 800750e:	a201      	add	r2, pc, #4	; (adr r2, 8007514 <UART_SetConfig+0xdc>)
 8007510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007514:	08007549 	.word	0x08007549
 8007518:	08007561 	.word	0x08007561
 800751c:	08007561 	.word	0x08007561
 8007520:	08007561 	.word	0x08007561
 8007524:	08007555 	.word	0x08007555
 8007528:	08007561 	.word	0x08007561
 800752c:	08007561 	.word	0x08007561
 8007530:	08007561 	.word	0x08007561
 8007534:	0800754f 	.word	0x0800754f
 8007538:	08007561 	.word	0x08007561
 800753c:	08007561 	.word	0x08007561
 8007540:	08007561 	.word	0x08007561
 8007544:	0800755b 	.word	0x0800755b
 8007548:	2300      	movs	r3, #0
 800754a:	77fb      	strb	r3, [r7, #31]
 800754c:	e118      	b.n	8007780 <UART_SetConfig+0x348>
 800754e:	2302      	movs	r3, #2
 8007550:	77fb      	strb	r3, [r7, #31]
 8007552:	e115      	b.n	8007780 <UART_SetConfig+0x348>
 8007554:	2304      	movs	r3, #4
 8007556:	77fb      	strb	r3, [r7, #31]
 8007558:	e112      	b.n	8007780 <UART_SetConfig+0x348>
 800755a:	2308      	movs	r3, #8
 800755c:	77fb      	strb	r3, [r7, #31]
 800755e:	e10f      	b.n	8007780 <UART_SetConfig+0x348>
 8007560:	2310      	movs	r3, #16
 8007562:	77fb      	strb	r3, [r7, #31]
 8007564:	e10c      	b.n	8007780 <UART_SetConfig+0x348>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a68      	ldr	r2, [pc, #416]	; (800770c <UART_SetConfig+0x2d4>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d120      	bne.n	80075b2 <UART_SetConfig+0x17a>
 8007570:	4b64      	ldr	r3, [pc, #400]	; (8007704 <UART_SetConfig+0x2cc>)
 8007572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007576:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800757a:	2b30      	cmp	r3, #48	; 0x30
 800757c:	d013      	beq.n	80075a6 <UART_SetConfig+0x16e>
 800757e:	2b30      	cmp	r3, #48	; 0x30
 8007580:	d814      	bhi.n	80075ac <UART_SetConfig+0x174>
 8007582:	2b20      	cmp	r3, #32
 8007584:	d009      	beq.n	800759a <UART_SetConfig+0x162>
 8007586:	2b20      	cmp	r3, #32
 8007588:	d810      	bhi.n	80075ac <UART_SetConfig+0x174>
 800758a:	2b00      	cmp	r3, #0
 800758c:	d002      	beq.n	8007594 <UART_SetConfig+0x15c>
 800758e:	2b10      	cmp	r3, #16
 8007590:	d006      	beq.n	80075a0 <UART_SetConfig+0x168>
 8007592:	e00b      	b.n	80075ac <UART_SetConfig+0x174>
 8007594:	2300      	movs	r3, #0
 8007596:	77fb      	strb	r3, [r7, #31]
 8007598:	e0f2      	b.n	8007780 <UART_SetConfig+0x348>
 800759a:	2302      	movs	r3, #2
 800759c:	77fb      	strb	r3, [r7, #31]
 800759e:	e0ef      	b.n	8007780 <UART_SetConfig+0x348>
 80075a0:	2304      	movs	r3, #4
 80075a2:	77fb      	strb	r3, [r7, #31]
 80075a4:	e0ec      	b.n	8007780 <UART_SetConfig+0x348>
 80075a6:	2308      	movs	r3, #8
 80075a8:	77fb      	strb	r3, [r7, #31]
 80075aa:	e0e9      	b.n	8007780 <UART_SetConfig+0x348>
 80075ac:	2310      	movs	r3, #16
 80075ae:	77fb      	strb	r3, [r7, #31]
 80075b0:	e0e6      	b.n	8007780 <UART_SetConfig+0x348>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a56      	ldr	r2, [pc, #344]	; (8007710 <UART_SetConfig+0x2d8>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d120      	bne.n	80075fe <UART_SetConfig+0x1c6>
 80075bc:	4b51      	ldr	r3, [pc, #324]	; (8007704 <UART_SetConfig+0x2cc>)
 80075be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075c6:	2bc0      	cmp	r3, #192	; 0xc0
 80075c8:	d013      	beq.n	80075f2 <UART_SetConfig+0x1ba>
 80075ca:	2bc0      	cmp	r3, #192	; 0xc0
 80075cc:	d814      	bhi.n	80075f8 <UART_SetConfig+0x1c0>
 80075ce:	2b80      	cmp	r3, #128	; 0x80
 80075d0:	d009      	beq.n	80075e6 <UART_SetConfig+0x1ae>
 80075d2:	2b80      	cmp	r3, #128	; 0x80
 80075d4:	d810      	bhi.n	80075f8 <UART_SetConfig+0x1c0>
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d002      	beq.n	80075e0 <UART_SetConfig+0x1a8>
 80075da:	2b40      	cmp	r3, #64	; 0x40
 80075dc:	d006      	beq.n	80075ec <UART_SetConfig+0x1b4>
 80075de:	e00b      	b.n	80075f8 <UART_SetConfig+0x1c0>
 80075e0:	2300      	movs	r3, #0
 80075e2:	77fb      	strb	r3, [r7, #31]
 80075e4:	e0cc      	b.n	8007780 <UART_SetConfig+0x348>
 80075e6:	2302      	movs	r3, #2
 80075e8:	77fb      	strb	r3, [r7, #31]
 80075ea:	e0c9      	b.n	8007780 <UART_SetConfig+0x348>
 80075ec:	2304      	movs	r3, #4
 80075ee:	77fb      	strb	r3, [r7, #31]
 80075f0:	e0c6      	b.n	8007780 <UART_SetConfig+0x348>
 80075f2:	2308      	movs	r3, #8
 80075f4:	77fb      	strb	r3, [r7, #31]
 80075f6:	e0c3      	b.n	8007780 <UART_SetConfig+0x348>
 80075f8:	2310      	movs	r3, #16
 80075fa:	77fb      	strb	r3, [r7, #31]
 80075fc:	e0c0      	b.n	8007780 <UART_SetConfig+0x348>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a44      	ldr	r2, [pc, #272]	; (8007714 <UART_SetConfig+0x2dc>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d125      	bne.n	8007654 <UART_SetConfig+0x21c>
 8007608:	4b3e      	ldr	r3, [pc, #248]	; (8007704 <UART_SetConfig+0x2cc>)
 800760a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800760e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007612:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007616:	d017      	beq.n	8007648 <UART_SetConfig+0x210>
 8007618:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800761c:	d817      	bhi.n	800764e <UART_SetConfig+0x216>
 800761e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007622:	d00b      	beq.n	800763c <UART_SetConfig+0x204>
 8007624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007628:	d811      	bhi.n	800764e <UART_SetConfig+0x216>
 800762a:	2b00      	cmp	r3, #0
 800762c:	d003      	beq.n	8007636 <UART_SetConfig+0x1fe>
 800762e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007632:	d006      	beq.n	8007642 <UART_SetConfig+0x20a>
 8007634:	e00b      	b.n	800764e <UART_SetConfig+0x216>
 8007636:	2300      	movs	r3, #0
 8007638:	77fb      	strb	r3, [r7, #31]
 800763a:	e0a1      	b.n	8007780 <UART_SetConfig+0x348>
 800763c:	2302      	movs	r3, #2
 800763e:	77fb      	strb	r3, [r7, #31]
 8007640:	e09e      	b.n	8007780 <UART_SetConfig+0x348>
 8007642:	2304      	movs	r3, #4
 8007644:	77fb      	strb	r3, [r7, #31]
 8007646:	e09b      	b.n	8007780 <UART_SetConfig+0x348>
 8007648:	2308      	movs	r3, #8
 800764a:	77fb      	strb	r3, [r7, #31]
 800764c:	e098      	b.n	8007780 <UART_SetConfig+0x348>
 800764e:	2310      	movs	r3, #16
 8007650:	77fb      	strb	r3, [r7, #31]
 8007652:	e095      	b.n	8007780 <UART_SetConfig+0x348>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a2f      	ldr	r2, [pc, #188]	; (8007718 <UART_SetConfig+0x2e0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d125      	bne.n	80076aa <UART_SetConfig+0x272>
 800765e:	4b29      	ldr	r3, [pc, #164]	; (8007704 <UART_SetConfig+0x2cc>)
 8007660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007664:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007668:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800766c:	d017      	beq.n	800769e <UART_SetConfig+0x266>
 800766e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007672:	d817      	bhi.n	80076a4 <UART_SetConfig+0x26c>
 8007674:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007678:	d00b      	beq.n	8007692 <UART_SetConfig+0x25a>
 800767a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800767e:	d811      	bhi.n	80076a4 <UART_SetConfig+0x26c>
 8007680:	2b00      	cmp	r3, #0
 8007682:	d003      	beq.n	800768c <UART_SetConfig+0x254>
 8007684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007688:	d006      	beq.n	8007698 <UART_SetConfig+0x260>
 800768a:	e00b      	b.n	80076a4 <UART_SetConfig+0x26c>
 800768c:	2301      	movs	r3, #1
 800768e:	77fb      	strb	r3, [r7, #31]
 8007690:	e076      	b.n	8007780 <UART_SetConfig+0x348>
 8007692:	2302      	movs	r3, #2
 8007694:	77fb      	strb	r3, [r7, #31]
 8007696:	e073      	b.n	8007780 <UART_SetConfig+0x348>
 8007698:	2304      	movs	r3, #4
 800769a:	77fb      	strb	r3, [r7, #31]
 800769c:	e070      	b.n	8007780 <UART_SetConfig+0x348>
 800769e:	2308      	movs	r3, #8
 80076a0:	77fb      	strb	r3, [r7, #31]
 80076a2:	e06d      	b.n	8007780 <UART_SetConfig+0x348>
 80076a4:	2310      	movs	r3, #16
 80076a6:	77fb      	strb	r3, [r7, #31]
 80076a8:	e06a      	b.n	8007780 <UART_SetConfig+0x348>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a1b      	ldr	r2, [pc, #108]	; (800771c <UART_SetConfig+0x2e4>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d138      	bne.n	8007726 <UART_SetConfig+0x2ee>
 80076b4:	4b13      	ldr	r3, [pc, #76]	; (8007704 <UART_SetConfig+0x2cc>)
 80076b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076ba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80076be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076c2:	d017      	beq.n	80076f4 <UART_SetConfig+0x2bc>
 80076c4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076c8:	d82a      	bhi.n	8007720 <UART_SetConfig+0x2e8>
 80076ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ce:	d00b      	beq.n	80076e8 <UART_SetConfig+0x2b0>
 80076d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076d4:	d824      	bhi.n	8007720 <UART_SetConfig+0x2e8>
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <UART_SetConfig+0x2aa>
 80076da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076de:	d006      	beq.n	80076ee <UART_SetConfig+0x2b6>
 80076e0:	e01e      	b.n	8007720 <UART_SetConfig+0x2e8>
 80076e2:	2300      	movs	r3, #0
 80076e4:	77fb      	strb	r3, [r7, #31]
 80076e6:	e04b      	b.n	8007780 <UART_SetConfig+0x348>
 80076e8:	2302      	movs	r3, #2
 80076ea:	77fb      	strb	r3, [r7, #31]
 80076ec:	e048      	b.n	8007780 <UART_SetConfig+0x348>
 80076ee:	2304      	movs	r3, #4
 80076f0:	77fb      	strb	r3, [r7, #31]
 80076f2:	e045      	b.n	8007780 <UART_SetConfig+0x348>
 80076f4:	2308      	movs	r3, #8
 80076f6:	77fb      	strb	r3, [r7, #31]
 80076f8:	e042      	b.n	8007780 <UART_SetConfig+0x348>
 80076fa:	bf00      	nop
 80076fc:	efff69f3 	.word	0xefff69f3
 8007700:	40011000 	.word	0x40011000
 8007704:	40023800 	.word	0x40023800
 8007708:	40004400 	.word	0x40004400
 800770c:	40004800 	.word	0x40004800
 8007710:	40004c00 	.word	0x40004c00
 8007714:	40005000 	.word	0x40005000
 8007718:	40011400 	.word	0x40011400
 800771c:	40007800 	.word	0x40007800
 8007720:	2310      	movs	r3, #16
 8007722:	77fb      	strb	r3, [r7, #31]
 8007724:	e02c      	b.n	8007780 <UART_SetConfig+0x348>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a72      	ldr	r2, [pc, #456]	; (80078f4 <UART_SetConfig+0x4bc>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d125      	bne.n	800777c <UART_SetConfig+0x344>
 8007730:	4b71      	ldr	r3, [pc, #452]	; (80078f8 <UART_SetConfig+0x4c0>)
 8007732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007736:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800773a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800773e:	d017      	beq.n	8007770 <UART_SetConfig+0x338>
 8007740:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007744:	d817      	bhi.n	8007776 <UART_SetConfig+0x33e>
 8007746:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800774a:	d00b      	beq.n	8007764 <UART_SetConfig+0x32c>
 800774c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007750:	d811      	bhi.n	8007776 <UART_SetConfig+0x33e>
 8007752:	2b00      	cmp	r3, #0
 8007754:	d003      	beq.n	800775e <UART_SetConfig+0x326>
 8007756:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800775a:	d006      	beq.n	800776a <UART_SetConfig+0x332>
 800775c:	e00b      	b.n	8007776 <UART_SetConfig+0x33e>
 800775e:	2300      	movs	r3, #0
 8007760:	77fb      	strb	r3, [r7, #31]
 8007762:	e00d      	b.n	8007780 <UART_SetConfig+0x348>
 8007764:	2302      	movs	r3, #2
 8007766:	77fb      	strb	r3, [r7, #31]
 8007768:	e00a      	b.n	8007780 <UART_SetConfig+0x348>
 800776a:	2304      	movs	r3, #4
 800776c:	77fb      	strb	r3, [r7, #31]
 800776e:	e007      	b.n	8007780 <UART_SetConfig+0x348>
 8007770:	2308      	movs	r3, #8
 8007772:	77fb      	strb	r3, [r7, #31]
 8007774:	e004      	b.n	8007780 <UART_SetConfig+0x348>
 8007776:	2310      	movs	r3, #16
 8007778:	77fb      	strb	r3, [r7, #31]
 800777a:	e001      	b.n	8007780 <UART_SetConfig+0x348>
 800777c:	2310      	movs	r3, #16
 800777e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	69db      	ldr	r3, [r3, #28]
 8007784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007788:	d15b      	bne.n	8007842 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800778a:	7ffb      	ldrb	r3, [r7, #31]
 800778c:	2b08      	cmp	r3, #8
 800778e:	d828      	bhi.n	80077e2 <UART_SetConfig+0x3aa>
 8007790:	a201      	add	r2, pc, #4	; (adr r2, 8007798 <UART_SetConfig+0x360>)
 8007792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007796:	bf00      	nop
 8007798:	080077bd 	.word	0x080077bd
 800779c:	080077c5 	.word	0x080077c5
 80077a0:	080077cd 	.word	0x080077cd
 80077a4:	080077e3 	.word	0x080077e3
 80077a8:	080077d3 	.word	0x080077d3
 80077ac:	080077e3 	.word	0x080077e3
 80077b0:	080077e3 	.word	0x080077e3
 80077b4:	080077e3 	.word	0x080077e3
 80077b8:	080077db 	.word	0x080077db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077bc:	f7fd fc8e 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 80077c0:	61b8      	str	r0, [r7, #24]
        break;
 80077c2:	e013      	b.n	80077ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077c4:	f7fd fc9e 	bl	8005104 <HAL_RCC_GetPCLK2Freq>
 80077c8:	61b8      	str	r0, [r7, #24]
        break;
 80077ca:	e00f      	b.n	80077ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077cc:	4b4b      	ldr	r3, [pc, #300]	; (80078fc <UART_SetConfig+0x4c4>)
 80077ce:	61bb      	str	r3, [r7, #24]
        break;
 80077d0:	e00c      	b.n	80077ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077d2:	f7fd fb71 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 80077d6:	61b8      	str	r0, [r7, #24]
        break;
 80077d8:	e008      	b.n	80077ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077de:	61bb      	str	r3, [r7, #24]
        break;
 80077e0:	e004      	b.n	80077ec <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80077e2:	2300      	movs	r3, #0
 80077e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	77bb      	strb	r3, [r7, #30]
        break;
 80077ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d074      	beq.n	80078dc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	005a      	lsls	r2, r3, #1
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	085b      	lsrs	r3, r3, #1
 80077fc:	441a      	add	r2, r3
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	fbb2 f3f3 	udiv	r3, r2, r3
 8007806:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	2b0f      	cmp	r3, #15
 800780c:	d916      	bls.n	800783c <UART_SetConfig+0x404>
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007814:	d212      	bcs.n	800783c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	b29b      	uxth	r3, r3
 800781a:	f023 030f 	bic.w	r3, r3, #15
 800781e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	085b      	lsrs	r3, r3, #1
 8007824:	b29b      	uxth	r3, r3
 8007826:	f003 0307 	and.w	r3, r3, #7
 800782a:	b29a      	uxth	r2, r3
 800782c:	89fb      	ldrh	r3, [r7, #14]
 800782e:	4313      	orrs	r3, r2
 8007830:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	89fa      	ldrh	r2, [r7, #14]
 8007838:	60da      	str	r2, [r3, #12]
 800783a:	e04f      	b.n	80078dc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800783c:	2301      	movs	r3, #1
 800783e:	77bb      	strb	r3, [r7, #30]
 8007840:	e04c      	b.n	80078dc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007842:	7ffb      	ldrb	r3, [r7, #31]
 8007844:	2b08      	cmp	r3, #8
 8007846:	d828      	bhi.n	800789a <UART_SetConfig+0x462>
 8007848:	a201      	add	r2, pc, #4	; (adr r2, 8007850 <UART_SetConfig+0x418>)
 800784a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800784e:	bf00      	nop
 8007850:	08007875 	.word	0x08007875
 8007854:	0800787d 	.word	0x0800787d
 8007858:	08007885 	.word	0x08007885
 800785c:	0800789b 	.word	0x0800789b
 8007860:	0800788b 	.word	0x0800788b
 8007864:	0800789b 	.word	0x0800789b
 8007868:	0800789b 	.word	0x0800789b
 800786c:	0800789b 	.word	0x0800789b
 8007870:	08007893 	.word	0x08007893
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007874:	f7fd fc32 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 8007878:	61b8      	str	r0, [r7, #24]
        break;
 800787a:	e013      	b.n	80078a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800787c:	f7fd fc42 	bl	8005104 <HAL_RCC_GetPCLK2Freq>
 8007880:	61b8      	str	r0, [r7, #24]
        break;
 8007882:	e00f      	b.n	80078a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007884:	4b1d      	ldr	r3, [pc, #116]	; (80078fc <UART_SetConfig+0x4c4>)
 8007886:	61bb      	str	r3, [r7, #24]
        break;
 8007888:	e00c      	b.n	80078a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800788a:	f7fd fb15 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 800788e:	61b8      	str	r0, [r7, #24]
        break;
 8007890:	e008      	b.n	80078a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007896:	61bb      	str	r3, [r7, #24]
        break;
 8007898:	e004      	b.n	80078a4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	77bb      	strb	r3, [r7, #30]
        break;
 80078a2:	bf00      	nop
    }

    if (pclk != 0U)
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d018      	beq.n	80078dc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	085a      	lsrs	r2, r3, #1
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	441a      	add	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80078bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	2b0f      	cmp	r3, #15
 80078c2:	d909      	bls.n	80078d8 <UART_SetConfig+0x4a0>
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ca:	d205      	bcs.n	80078d8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	60da      	str	r2, [r3, #12]
 80078d6:	e001      	b.n	80078dc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80078e8:	7fbb      	ldrb	r3, [r7, #30]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3720      	adds	r7, #32
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	40007c00 	.word	0x40007c00
 80078f8:	40023800 	.word	0x40023800
 80078fc:	00f42400 	.word	0x00f42400

08007900 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790c:	f003 0301 	and.w	r3, r3, #1
 8007910:	2b00      	cmp	r3, #0
 8007912:	d00a      	beq.n	800792a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	430a      	orrs	r2, r1
 8007928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792e:	f003 0302 	and.w	r3, r3, #2
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00a      	beq.n	800794c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	430a      	orrs	r2, r1
 800794a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007950:	f003 0304 	and.w	r3, r3, #4
 8007954:	2b00      	cmp	r3, #0
 8007956:	d00a      	beq.n	800796e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	430a      	orrs	r2, r1
 800796c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007972:	f003 0308 	and.w	r3, r3, #8
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00a      	beq.n	8007990 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	430a      	orrs	r2, r1
 800798e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007994:	f003 0310 	and.w	r3, r3, #16
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00a      	beq.n	80079b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	430a      	orrs	r2, r1
 80079b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b6:	f003 0320 	and.w	r3, r3, #32
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00a      	beq.n	80079d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	430a      	orrs	r2, r1
 80079d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d01a      	beq.n	8007a16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	430a      	orrs	r2, r1
 80079f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80079fe:	d10a      	bne.n	8007a16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00a      	beq.n	8007a38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	430a      	orrs	r2, r1
 8007a36:	605a      	str	r2, [r3, #4]
  }
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af02      	add	r7, sp, #8
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a54:	f7fb fde8 	bl	8003628 <HAL_GetTick>
 8007a58:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0308 	and.w	r3, r3, #8
 8007a64:	2b08      	cmp	r3, #8
 8007a66:	d10e      	bne.n	8007a86 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2200      	movs	r2, #0
 8007a72:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f831 	bl	8007ade <UART_WaitOnFlagUntilTimeout>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d001      	beq.n	8007a86 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a82:	2303      	movs	r3, #3
 8007a84:	e027      	b.n	8007ad6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0304 	and.w	r3, r3, #4
 8007a90:	2b04      	cmp	r3, #4
 8007a92:	d10e      	bne.n	8007ab2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a98:	9300      	str	r3, [sp, #0]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f000 f81b 	bl	8007ade <UART_WaitOnFlagUntilTimeout>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d001      	beq.n	8007ab2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007aae:	2303      	movs	r3, #3
 8007ab0:	e011      	b.n	8007ad6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2220      	movs	r2, #32
 8007ab6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2220      	movs	r2, #32
 8007abc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3710      	adds	r7, #16
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}

08007ade <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ade:	b580      	push	{r7, lr}
 8007ae0:	b09c      	sub	sp, #112	; 0x70
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	60f8      	str	r0, [r7, #12]
 8007ae6:	60b9      	str	r1, [r7, #8]
 8007ae8:	603b      	str	r3, [r7, #0]
 8007aea:	4613      	mov	r3, r2
 8007aec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007aee:	e0a7      	b.n	8007c40 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007af0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007af2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007af6:	f000 80a3 	beq.w	8007c40 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007afa:	f7fb fd95 	bl	8003628 <HAL_GetTick>
 8007afe:	4602      	mov	r2, r0
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	1ad3      	subs	r3, r2, r3
 8007b04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d302      	bcc.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x32>
 8007b0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d13f      	bne.n	8007b90 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b18:	e853 3f00 	ldrex	r3, [r3]
 8007b1c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b24:	667b      	str	r3, [r7, #100]	; 0x64
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b30:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b32:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b36:	e841 2300 	strex	r3, r2, [r1]
 8007b3a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d1e6      	bne.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	3308      	adds	r3, #8
 8007b48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b4c:	e853 3f00 	ldrex	r3, [r3]
 8007b50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b54:	f023 0301 	bic.w	r3, r3, #1
 8007b58:	663b      	str	r3, [r7, #96]	; 0x60
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	3308      	adds	r3, #8
 8007b60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b62:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b64:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b6a:	e841 2300 	strex	r3, r2, [r1]
 8007b6e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1e5      	bne.n	8007b42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2220      	movs	r2, #32
 8007b7a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2220      	movs	r2, #32
 8007b80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007b8c:	2303      	movs	r3, #3
 8007b8e:	e068      	b.n	8007c62 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 0304 	and.w	r3, r3, #4
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d050      	beq.n	8007c40 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	69db      	ldr	r3, [r3, #28]
 8007ba4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ba8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bac:	d148      	bne.n	8007c40 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bb6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007bcc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bd6:	637b      	str	r3, [r7, #52]	; 0x34
 8007bd8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007bdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bde:	e841 2300 	strex	r3, r2, [r1]
 8007be2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1e6      	bne.n	8007bb8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	3308      	adds	r3, #8
 8007bf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	e853 3f00 	ldrex	r3, [r3]
 8007bf8:	613b      	str	r3, [r7, #16]
   return(result);
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	f023 0301 	bic.w	r3, r3, #1
 8007c00:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	3308      	adds	r3, #8
 8007c08:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c0a:	623a      	str	r2, [r7, #32]
 8007c0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0e:	69f9      	ldr	r1, [r7, #28]
 8007c10:	6a3a      	ldr	r2, [r7, #32]
 8007c12:	e841 2300 	strex	r3, r2, [r1]
 8007c16:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c18:	69bb      	ldr	r3, [r7, #24]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1e5      	bne.n	8007bea <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2220      	movs	r2, #32
 8007c22:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2220      	movs	r2, #32
 8007c28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2220      	movs	r2, #32
 8007c30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	e010      	b.n	8007c62 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	69da      	ldr	r2, [r3, #28]
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	4013      	ands	r3, r2
 8007c4a:	68ba      	ldr	r2, [r7, #8]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	bf0c      	ite	eq
 8007c50:	2301      	moveq	r3, #1
 8007c52:	2300      	movne	r3, #0
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	461a      	mov	r2, r3
 8007c58:	79fb      	ldrb	r3, [r7, #7]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	f43f af48 	beq.w	8007af0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3770      	adds	r7, #112	; 0x70
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
	...

08007c6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b096      	sub	sp, #88	; 0x58
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	4613      	mov	r3, r2
 8007c78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	68ba      	ldr	r2, [r7, #8]
 8007c7e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	88fa      	ldrh	r2, [r7, #6]
 8007c84:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2222      	movs	r2, #34	; 0x22
 8007c94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d028      	beq.n	8007cf2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ca4:	4a3e      	ldr	r2, [pc, #248]	; (8007da0 <UART_Start_Receive_DMA+0x134>)
 8007ca6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cac:	4a3d      	ldr	r2, [pc, #244]	; (8007da4 <UART_Start_Receive_DMA+0x138>)
 8007cae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cb4:	4a3c      	ldr	r2, [pc, #240]	; (8007da8 <UART_Start_Receive_DMA+0x13c>)
 8007cb6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3324      	adds	r3, #36	; 0x24
 8007cca:	4619      	mov	r1, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	88fb      	ldrh	r3, [r7, #6]
 8007cd4:	f7fb fe68 	bl	80039a8 <HAL_DMA_Start_IT>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d009      	beq.n	8007cf2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2210      	movs	r2, #16
 8007ce2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2220      	movs	r2, #32
 8007cea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e051      	b.n	8007d96 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d018      	beq.n	8007d2c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d02:	e853 3f00 	ldrex	r3, [r3]
 8007d06:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d0e:	657b      	str	r3, [r7, #84]	; 0x54
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	461a      	mov	r2, r3
 8007d16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d18:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d1a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007d1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d20:	e841 2300 	strex	r3, r2, [r1]
 8007d24:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007d26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1e6      	bne.n	8007cfa <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3308      	adds	r3, #8
 8007d32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d36:	e853 3f00 	ldrex	r3, [r3]
 8007d3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3e:	f043 0301 	orr.w	r3, r3, #1
 8007d42:	653b      	str	r3, [r7, #80]	; 0x50
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3308      	adds	r3, #8
 8007d4a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007d4c:	637a      	str	r2, [r7, #52]	; 0x34
 8007d4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d54:	e841 2300 	strex	r3, r2, [r1]
 8007d58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e5      	bne.n	8007d2c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	3308      	adds	r3, #8
 8007d66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	e853 3f00 	ldrex	r3, [r3]
 8007d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	3308      	adds	r3, #8
 8007d7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d80:	623a      	str	r2, [r7, #32]
 8007d82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d84:	69f9      	ldr	r1, [r7, #28]
 8007d86:	6a3a      	ldr	r2, [r7, #32]
 8007d88:	e841 2300 	strex	r3, r2, [r1]
 8007d8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1e5      	bne.n	8007d60 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3758      	adds	r7, #88	; 0x58
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	08007f73 	.word	0x08007f73
 8007da4:	0800809b 	.word	0x0800809b
 8007da8:	080080d9 	.word	0x080080d9

08007dac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b089      	sub	sp, #36	; 0x24
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	e853 3f00 	ldrex	r3, [r3]
 8007dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007dc8:	61fb      	str	r3, [r7, #28]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	461a      	mov	r2, r3
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	61bb      	str	r3, [r7, #24]
 8007dd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd6:	6979      	ldr	r1, [r7, #20]
 8007dd8:	69ba      	ldr	r2, [r7, #24]
 8007dda:	e841 2300 	strex	r3, r2, [r1]
 8007dde:	613b      	str	r3, [r7, #16]
   return(result);
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d1e6      	bne.n	8007db4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2220      	movs	r2, #32
 8007dea:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8007dec:	bf00      	nop
 8007dee:	3724      	adds	r7, #36	; 0x24
 8007df0:	46bd      	mov	sp, r7
 8007df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df6:	4770      	bx	lr

08007df8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b095      	sub	sp, #84	; 0x54
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e08:	e853 3f00 	ldrex	r3, [r3]
 8007e0c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e14:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e1e:	643b      	str	r3, [r7, #64]	; 0x40
 8007e20:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e26:	e841 2300 	strex	r3, r2, [r1]
 8007e2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d1e6      	bne.n	8007e00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3308      	adds	r3, #8
 8007e38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3a:	6a3b      	ldr	r3, [r7, #32]
 8007e3c:	e853 3f00 	ldrex	r3, [r3]
 8007e40:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	f023 0301 	bic.w	r3, r3, #1
 8007e48:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	3308      	adds	r3, #8
 8007e50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e52:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e5a:	e841 2300 	strex	r3, r2, [r1]
 8007e5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1e5      	bne.n	8007e32 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d118      	bne.n	8007ea0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	e853 3f00 	ldrex	r3, [r3]
 8007e7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	f023 0310 	bic.w	r3, r3, #16
 8007e82:	647b      	str	r3, [r7, #68]	; 0x44
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	461a      	mov	r2, r3
 8007e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e8c:	61bb      	str	r3, [r7, #24]
 8007e8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e90:	6979      	ldr	r1, [r7, #20]
 8007e92:	69ba      	ldr	r2, [r7, #24]
 8007e94:	e841 2300 	strex	r3, r2, [r1]
 8007e98:	613b      	str	r3, [r7, #16]
   return(result);
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1e6      	bne.n	8007e6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2220      	movs	r2, #32
 8007ea4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007eb4:	bf00      	nop
 8007eb6:	3754      	adds	r7, #84	; 0x54
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b090      	sub	sp, #64	; 0x40
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ecc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	69db      	ldr	r3, [r3, #28]
 8007ed2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ed6:	d037      	beq.n	8007f48 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8007ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eda:	2200      	movs	r2, #0
 8007edc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007ee0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	3308      	adds	r3, #8
 8007ee6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eea:	e853 3f00 	ldrex	r3, [r3]
 8007eee:	623b      	str	r3, [r7, #32]
   return(result);
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ef6:	63bb      	str	r3, [r7, #56]	; 0x38
 8007ef8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	3308      	adds	r3, #8
 8007efe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f00:	633a      	str	r2, [r7, #48]	; 0x30
 8007f02:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f08:	e841 2300 	strex	r3, r2, [r1]
 8007f0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d1e5      	bne.n	8007ee0 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	e853 3f00 	ldrex	r3, [r3]
 8007f20:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f28:	637b      	str	r3, [r7, #52]	; 0x34
 8007f2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	461a      	mov	r2, r3
 8007f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f32:	61fb      	str	r3, [r7, #28]
 8007f34:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f36:	69b9      	ldr	r1, [r7, #24]
 8007f38:	69fa      	ldr	r2, [r7, #28]
 8007f3a:	e841 2300 	strex	r3, r2, [r1]
 8007f3e:	617b      	str	r3, [r7, #20]
   return(result);
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d1e6      	bne.n	8007f14 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f46:	e002      	b.n	8007f4e <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8007f48:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007f4a:	f7ff fa2d 	bl	80073a8 <HAL_UART_TxCpltCallback>
}
 8007f4e:	bf00      	nop
 8007f50:	3740      	adds	r7, #64	; 0x40
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b084      	sub	sp, #16
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f62:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007f64:	68f8      	ldr	r0, [r7, #12]
 8007f66:	f7ff fa29 	bl	80073bc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f6a:	bf00      	nop
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b09c      	sub	sp, #112	; 0x70
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f7e:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	69db      	ldr	r3, [r3, #28]
 8007f84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f88:	d071      	beq.n	800806e <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8007f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f9a:	e853 3f00 	ldrex	r3, [r3]
 8007f9e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007fa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fa2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fa6:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	461a      	mov	r2, r3
 8007fae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007fb0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007fb2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007fb6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007fb8:	e841 2300 	strex	r3, r2, [r1]
 8007fbc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007fbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1e6      	bne.n	8007f92 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3308      	adds	r3, #8
 8007fca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fce:	e853 3f00 	ldrex	r3, [r3]
 8007fd2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fd6:	f023 0301 	bic.w	r3, r3, #1
 8007fda:	667b      	str	r3, [r7, #100]	; 0x64
 8007fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	3308      	adds	r3, #8
 8007fe2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007fe4:	647a      	str	r2, [r7, #68]	; 0x44
 8007fe6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007fea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007fec:	e841 2300 	strex	r3, r2, [r1]
 8007ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ff2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1e5      	bne.n	8007fc4 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	3308      	adds	r3, #8
 8007ffe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008002:	e853 3f00 	ldrex	r3, [r3]
 8008006:	623b      	str	r3, [r7, #32]
   return(result);
 8008008:	6a3b      	ldr	r3, [r7, #32]
 800800a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800800e:	663b      	str	r3, [r7, #96]	; 0x60
 8008010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	3308      	adds	r3, #8
 8008016:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008018:	633a      	str	r2, [r7, #48]	; 0x30
 800801a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800801e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008020:	e841 2300 	strex	r3, r2, [r1]
 8008024:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1e5      	bne.n	8007ff8 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800802c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800802e:	2220      	movs	r2, #32
 8008030:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008038:	2b01      	cmp	r3, #1
 800803a:	d118      	bne.n	800806e <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800803c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	e853 3f00 	ldrex	r3, [r3]
 8008048:	60fb      	str	r3, [r7, #12]
   return(result);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f023 0310 	bic.w	r3, r3, #16
 8008050:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800805a:	61fb      	str	r3, [r7, #28]
 800805c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805e:	69b9      	ldr	r1, [r7, #24]
 8008060:	69fa      	ldr	r2, [r7, #28]
 8008062:	e841 2300 	strex	r3, r2, [r1]
 8008066:	617b      	str	r3, [r7, #20]
   return(result);
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1e6      	bne.n	800803c <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800806e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008070:	2200      	movs	r2, #0
 8008072:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008076:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008078:	2b01      	cmp	r3, #1
 800807a:	d107      	bne.n	800808c <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800807c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800807e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008082:	4619      	mov	r1, r3
 8008084:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008086:	f7ff f9c1 	bl	800740c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800808a:	e002      	b.n	8008092 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800808c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800808e:	f7ff f99f 	bl	80073d0 <HAL_UART_RxCpltCallback>
}
 8008092:	bf00      	nop
 8008094:	3770      	adds	r7, #112	; 0x70
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b084      	sub	sp, #16
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2201      	movs	r2, #1
 80080ac:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d109      	bne.n	80080ca <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80080bc:	085b      	lsrs	r3, r3, #1
 80080be:	b29b      	uxth	r3, r3
 80080c0:	4619      	mov	r1, r3
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f7ff f9a2 	bl	800740c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80080c8:	e002      	b.n	80080d0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f7ff f98a 	bl	80073e4 <HAL_UART_RxHalfCpltCallback>
}
 80080d0:	bf00      	nop
 80080d2:	3710      	adds	r7, #16
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080ea:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080f2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080fe:	2b80      	cmp	r3, #128	; 0x80
 8008100:	d109      	bne.n	8008116 <UART_DMAError+0x3e>
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	2b21      	cmp	r3, #33	; 0x21
 8008106:	d106      	bne.n	8008116 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	2200      	movs	r2, #0
 800810c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8008110:	6978      	ldr	r0, [r7, #20]
 8008112:	f7ff fe4b 	bl	8007dac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008120:	2b40      	cmp	r3, #64	; 0x40
 8008122:	d109      	bne.n	8008138 <UART_DMAError+0x60>
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2b22      	cmp	r3, #34	; 0x22
 8008128:	d106      	bne.n	8008138 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	2200      	movs	r2, #0
 800812e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8008132:	6978      	ldr	r0, [r7, #20]
 8008134:	f7ff fe60 	bl	8007df8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800813e:	f043 0210 	orr.w	r2, r3, #16
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008148:	6978      	ldr	r0, [r7, #20]
 800814a:	f7ff f955 	bl	80073f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800814e:	bf00      	nop
 8008150:	3718      	adds	r7, #24
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}

08008156 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008162:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2200      	movs	r2, #0
 8008168:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2200      	movs	r2, #0
 8008170:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f7ff f93f 	bl	80073f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800817a:	bf00      	nop
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b088      	sub	sp, #32
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	e853 3f00 	ldrex	r3, [r3]
 8008196:	60bb      	str	r3, [r7, #8]
   return(result);
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800819e:	61fb      	str	r3, [r7, #28]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	461a      	mov	r2, r3
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	61bb      	str	r3, [r7, #24]
 80081aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ac:	6979      	ldr	r1, [r7, #20]
 80081ae:	69ba      	ldr	r2, [r7, #24]
 80081b0:	e841 2300 	strex	r3, r2, [r1]
 80081b4:	613b      	str	r3, [r7, #16]
   return(result);
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1e6      	bne.n	800818a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2220      	movs	r2, #32
 80081c0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f7ff f8ed 	bl	80073a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081ce:	bf00      	nop
 80081d0:	3720      	adds	r7, #32
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
	...

080081d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081d8:	b084      	sub	sp, #16
 80081da:	b580      	push	{r7, lr}
 80081dc:	b084      	sub	sp, #16
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
 80081e2:	f107 001c 	add.w	r0, r7, #28
 80081e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80081ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d120      	bne.n	8008232 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	68da      	ldr	r2, [r3, #12]
 8008200:	4b20      	ldr	r3, [pc, #128]	; (8008284 <USB_CoreInit+0xac>)
 8008202:	4013      	ands	r3, r2
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008216:	2b01      	cmp	r3, #1
 8008218:	d105      	bne.n	8008226 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 fa96 	bl	8008758 <USB_CoreReset>
 800822c:	4603      	mov	r3, r0
 800822e:	73fb      	strb	r3, [r7, #15]
 8008230:	e010      	b.n	8008254 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fa8a 	bl	8008758 <USB_CoreReset>
 8008244:	4603      	mov	r3, r0
 8008246:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008256:	2b01      	cmp	r3, #1
 8008258:	d10b      	bne.n	8008272 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	f043 0206 	orr.w	r2, r3, #6
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	f043 0220 	orr.w	r2, r3, #32
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008272:	7bfb      	ldrb	r3, [r7, #15]
}
 8008274:	4618      	mov	r0, r3
 8008276:	3710      	adds	r7, #16
 8008278:	46bd      	mov	sp, r7
 800827a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800827e:	b004      	add	sp, #16
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	ffbdffbf 	.word	0xffbdffbf

08008288 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f023 0201 	bic.w	r2, r3, #1
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	370c      	adds	r7, #12
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr

080082aa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b084      	sub	sp, #16
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
 80082b2:	460b      	mov	r3, r1
 80082b4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80082c6:	78fb      	ldrb	r3, [r7, #3]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d115      	bne.n	80082f8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80082d8:	2001      	movs	r0, #1
 80082da:	f7fb f9b1 	bl	8003640 <HAL_Delay>
      ms++;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	3301      	adds	r3, #1
 80082e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 fa29 	bl	800873c <USB_GetMode>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d01e      	beq.n	800832e <USB_SetCurrentMode+0x84>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2b31      	cmp	r3, #49	; 0x31
 80082f4:	d9f0      	bls.n	80082d8 <USB_SetCurrentMode+0x2e>
 80082f6:	e01a      	b.n	800832e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80082f8:	78fb      	ldrb	r3, [r7, #3]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d115      	bne.n	800832a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800830a:	2001      	movs	r0, #1
 800830c:	f7fb f998 	bl	8003640 <HAL_Delay>
      ms++;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	3301      	adds	r3, #1
 8008314:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 fa10 	bl	800873c <USB_GetMode>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d005      	beq.n	800832e <USB_SetCurrentMode+0x84>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2b31      	cmp	r3, #49	; 0x31
 8008326:	d9f0      	bls.n	800830a <USB_SetCurrentMode+0x60>
 8008328:	e001      	b.n	800832e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e005      	b.n	800833a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2b32      	cmp	r3, #50	; 0x32
 8008332:	d101      	bne.n	8008338 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e000      	b.n	800833a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3710      	adds	r7, #16
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
	...

08008344 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008344:	b084      	sub	sp, #16
 8008346:	b580      	push	{r7, lr}
 8008348:	b086      	sub	sp, #24
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
 800834e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008352:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008356:	2300      	movs	r3, #0
 8008358:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800835e:	2300      	movs	r3, #0
 8008360:	613b      	str	r3, [r7, #16]
 8008362:	e009      	b.n	8008378 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	3340      	adds	r3, #64	; 0x40
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	4413      	add	r3, r2
 800836e:	2200      	movs	r2, #0
 8008370:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	3301      	adds	r3, #1
 8008376:	613b      	str	r3, [r7, #16]
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	2b0e      	cmp	r3, #14
 800837c:	d9f2      	bls.n	8008364 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800837e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008380:	2b00      	cmp	r3, #0
 8008382:	d11c      	bne.n	80083be <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008392:	f043 0302 	orr.w	r3, r3, #2
 8008396:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800839c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	601a      	str	r2, [r3, #0]
 80083bc:	e005      	b.n	80083ca <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083d0:	461a      	mov	r2, r3
 80083d2:	2300      	movs	r3, #0
 80083d4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083dc:	4619      	mov	r1, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083e4:	461a      	mov	r2, r3
 80083e6:	680b      	ldr	r3, [r1, #0]
 80083e8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80083ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d10c      	bne.n	800840a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80083f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d104      	bne.n	8008400 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80083f6:	2100      	movs	r1, #0
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 f965 	bl	80086c8 <USB_SetDevSpeed>
 80083fe:	e008      	b.n	8008412 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008400:	2101      	movs	r1, #1
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f960 	bl	80086c8 <USB_SetDevSpeed>
 8008408:	e003      	b.n	8008412 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800840a:	2103      	movs	r1, #3
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 f95b 	bl	80086c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008412:	2110      	movs	r1, #16
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f8f3 	bl	8008600 <USB_FlushTxFifo>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d001      	beq.n	8008424 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 f91f 	bl	8008668 <USB_FlushRxFifo>
 800842a:	4603      	mov	r3, r0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d001      	beq.n	8008434 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800843a:	461a      	mov	r2, r3
 800843c:	2300      	movs	r3, #0
 800843e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008446:	461a      	mov	r2, r3
 8008448:	2300      	movs	r3, #0
 800844a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008452:	461a      	mov	r2, r3
 8008454:	2300      	movs	r3, #0
 8008456:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008458:	2300      	movs	r3, #0
 800845a:	613b      	str	r3, [r7, #16]
 800845c:	e043      	b.n	80084e6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	015a      	lsls	r2, r3, #5
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	4413      	add	r3, r2
 8008466:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008470:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008474:	d118      	bne.n	80084a8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d10a      	bne.n	8008492 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	015a      	lsls	r2, r3, #5
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	4413      	add	r3, r2
 8008484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008488:	461a      	mov	r2, r3
 800848a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800848e:	6013      	str	r3, [r2, #0]
 8008490:	e013      	b.n	80084ba <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	015a      	lsls	r2, r3, #5
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	4413      	add	r3, r2
 800849a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800849e:	461a      	mov	r2, r3
 80084a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80084a4:	6013      	str	r3, [r2, #0]
 80084a6:	e008      	b.n	80084ba <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b4:	461a      	mov	r2, r3
 80084b6:	2300      	movs	r3, #0
 80084b8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	015a      	lsls	r2, r3, #5
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c6:	461a      	mov	r2, r3
 80084c8:	2300      	movs	r3, #0
 80084ca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	015a      	lsls	r2, r3, #5
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	4413      	add	r3, r2
 80084d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d8:	461a      	mov	r2, r3
 80084da:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80084de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	3301      	adds	r3, #1
 80084e4:	613b      	str	r3, [r7, #16]
 80084e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084e8:	693a      	ldr	r2, [r7, #16]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d3b7      	bcc.n	800845e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084ee:	2300      	movs	r3, #0
 80084f0:	613b      	str	r3, [r7, #16]
 80084f2:	e043      	b.n	800857c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	015a      	lsls	r2, r3, #5
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	4413      	add	r3, r2
 80084fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008506:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800850a:	d118      	bne.n	800853e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d10a      	bne.n	8008528 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	015a      	lsls	r2, r3, #5
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	4413      	add	r3, r2
 800851a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800851e:	461a      	mov	r2, r3
 8008520:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008524:	6013      	str	r3, [r2, #0]
 8008526:	e013      	b.n	8008550 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	015a      	lsls	r2, r3, #5
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	4413      	add	r3, r2
 8008530:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008534:	461a      	mov	r2, r3
 8008536:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800853a:	6013      	str	r3, [r2, #0]
 800853c:	e008      	b.n	8008550 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	015a      	lsls	r2, r3, #5
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	4413      	add	r3, r2
 8008546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800854a:	461a      	mov	r2, r3
 800854c:	2300      	movs	r3, #0
 800854e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	015a      	lsls	r2, r3, #5
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	4413      	add	r3, r2
 8008558:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800855c:	461a      	mov	r2, r3
 800855e:	2300      	movs	r3, #0
 8008560:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	015a      	lsls	r2, r3, #5
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	4413      	add	r3, r2
 800856a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800856e:	461a      	mov	r2, r3
 8008570:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008574:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	3301      	adds	r3, #1
 800857a:	613b      	str	r3, [r7, #16]
 800857c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857e:	693a      	ldr	r2, [r7, #16]
 8008580:	429a      	cmp	r2, r3
 8008582:	d3b7      	bcc.n	80084f4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	68fa      	ldr	r2, [r7, #12]
 800858e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008592:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008596:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80085a4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80085a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d105      	bne.n	80085b8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	699b      	ldr	r3, [r3, #24]
 80085b0:	f043 0210 	orr.w	r2, r3, #16
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	699a      	ldr	r2, [r3, #24]
 80085bc:	4b0e      	ldr	r3, [pc, #56]	; (80085f8 <USB_DevInit+0x2b4>)
 80085be:	4313      	orrs	r3, r2
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80085c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d005      	beq.n	80085d6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	699b      	ldr	r3, [r3, #24]
 80085ce:	f043 0208 	orr.w	r2, r3, #8
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80085d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d105      	bne.n	80085e8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	699a      	ldr	r2, [r3, #24]
 80085e0:	4b06      	ldr	r3, [pc, #24]	; (80085fc <USB_DevInit+0x2b8>)
 80085e2:	4313      	orrs	r3, r2
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80085e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3718      	adds	r7, #24
 80085ee:	46bd      	mov	sp, r7
 80085f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085f4:	b004      	add	sp, #16
 80085f6:	4770      	bx	lr
 80085f8:	803c3800 	.word	0x803c3800
 80085fc:	40000004 	.word	0x40000004

08008600 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008600:	b480      	push	{r7}
 8008602:	b085      	sub	sp, #20
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800860a:	2300      	movs	r3, #0
 800860c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	3301      	adds	r3, #1
 8008612:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4a13      	ldr	r2, [pc, #76]	; (8008664 <USB_FlushTxFifo+0x64>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d901      	bls.n	8008620 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800861c:	2303      	movs	r3, #3
 800861e:	e01b      	b.n	8008658 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	691b      	ldr	r3, [r3, #16]
 8008624:	2b00      	cmp	r3, #0
 8008626:	daf2      	bge.n	800860e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008628:	2300      	movs	r3, #0
 800862a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	019b      	lsls	r3, r3, #6
 8008630:	f043 0220 	orr.w	r2, r3, #32
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	3301      	adds	r3, #1
 800863c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	4a08      	ldr	r2, [pc, #32]	; (8008664 <USB_FlushTxFifo+0x64>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d901      	bls.n	800864a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008646:	2303      	movs	r3, #3
 8008648:	e006      	b.n	8008658 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	f003 0320 	and.w	r3, r3, #32
 8008652:	2b20      	cmp	r3, #32
 8008654:	d0f0      	beq.n	8008638 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3714      	adds	r7, #20
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr
 8008664:	00030d40 	.word	0x00030d40

08008668 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3301      	adds	r3, #1
 8008678:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	4a11      	ldr	r2, [pc, #68]	; (80086c4 <USB_FlushRxFifo+0x5c>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d901      	bls.n	8008686 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008682:	2303      	movs	r3, #3
 8008684:	e018      	b.n	80086b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	2b00      	cmp	r3, #0
 800868c:	daf2      	bge.n	8008674 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800868e:	2300      	movs	r3, #0
 8008690:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2210      	movs	r2, #16
 8008696:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	3301      	adds	r3, #1
 800869c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	4a08      	ldr	r2, [pc, #32]	; (80086c4 <USB_FlushRxFifo+0x5c>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d901      	bls.n	80086aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80086a6:	2303      	movs	r3, #3
 80086a8:	e006      	b.n	80086b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	691b      	ldr	r3, [r3, #16]
 80086ae:	f003 0310 	and.w	r3, r3, #16
 80086b2:	2b10      	cmp	r3, #16
 80086b4:	d0f0      	beq.n	8008698 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	00030d40 	.word	0x00030d40

080086c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b085      	sub	sp, #20
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	78fb      	ldrb	r3, [r7, #3]
 80086e2:	68f9      	ldr	r1, [r7, #12]
 80086e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80086e8:	4313      	orrs	r3, r2
 80086ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80086ec:	2300      	movs	r3, #0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr

080086fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80086fa:	b480      	push	{r7}
 80086fc:	b085      	sub	sp, #20
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68fa      	ldr	r2, [r7, #12]
 8008710:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008714:	f023 0303 	bic.w	r3, r3, #3
 8008718:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008728:	f043 0302 	orr.w	r3, r3, #2
 800872c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3714      	adds	r7, #20
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	695b      	ldr	r3, [r3, #20]
 8008748:	f003 0301 	and.w	r3, r3, #1
}
 800874c:	4618      	mov	r0, r3
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr

08008758 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008758:	b480      	push	{r7}
 800875a:	b085      	sub	sp, #20
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008760:	2300      	movs	r3, #0
 8008762:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	3301      	adds	r3, #1
 8008768:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	4a13      	ldr	r2, [pc, #76]	; (80087bc <USB_CoreReset+0x64>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d901      	bls.n	8008776 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008772:	2303      	movs	r3, #3
 8008774:	e01b      	b.n	80087ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	691b      	ldr	r3, [r3, #16]
 800877a:	2b00      	cmp	r3, #0
 800877c:	daf2      	bge.n	8008764 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800877e:	2300      	movs	r3, #0
 8008780:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	f043 0201 	orr.w	r2, r3, #1
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	3301      	adds	r3, #1
 8008792:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	4a09      	ldr	r2, [pc, #36]	; (80087bc <USB_CoreReset+0x64>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d901      	bls.n	80087a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800879c:	2303      	movs	r3, #3
 800879e:	e006      	b.n	80087ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	691b      	ldr	r3, [r3, #16]
 80087a4:	f003 0301 	and.w	r3, r3, #1
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d0f0      	beq.n	800878e <USB_CoreReset+0x36>

  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3714      	adds	r7, #20
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr
 80087ba:	bf00      	nop
 80087bc:	00030d40 	.word	0x00030d40

080087c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80087c0:	b480      	push	{r7}
 80087c2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80087c4:	bf00      	nop
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr
	...

080087d0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80087d0:	b480      	push	{r7}
 80087d2:	b085      	sub	sp, #20
 80087d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087d6:	f3ef 8305 	mrs	r3, IPSR
 80087da:	60bb      	str	r3, [r7, #8]
  return(result);
 80087dc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d10f      	bne.n	8008802 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087e2:	f3ef 8310 	mrs	r3, PRIMASK
 80087e6:	607b      	str	r3, [r7, #4]
  return(result);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d105      	bne.n	80087fa <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80087ee:	f3ef 8311 	mrs	r3, BASEPRI
 80087f2:	603b      	str	r3, [r7, #0]
  return(result);
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d007      	beq.n	800880a <osKernelInitialize+0x3a>
 80087fa:	4b0e      	ldr	r3, [pc, #56]	; (8008834 <osKernelInitialize+0x64>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2b02      	cmp	r3, #2
 8008800:	d103      	bne.n	800880a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8008802:	f06f 0305 	mvn.w	r3, #5
 8008806:	60fb      	str	r3, [r7, #12]
 8008808:	e00c      	b.n	8008824 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800880a:	4b0a      	ldr	r3, [pc, #40]	; (8008834 <osKernelInitialize+0x64>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d105      	bne.n	800881e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008812:	4b08      	ldr	r3, [pc, #32]	; (8008834 <osKernelInitialize+0x64>)
 8008814:	2201      	movs	r2, #1
 8008816:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008818:	2300      	movs	r3, #0
 800881a:	60fb      	str	r3, [r7, #12]
 800881c:	e002      	b.n	8008824 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800881e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008822:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008824:	68fb      	ldr	r3, [r7, #12]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3714      	adds	r7, #20
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop
 8008834:	20006c38 	.word	0x20006c38

08008838 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800883e:	f3ef 8305 	mrs	r3, IPSR
 8008842:	60bb      	str	r3, [r7, #8]
  return(result);
 8008844:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008846:	2b00      	cmp	r3, #0
 8008848:	d10f      	bne.n	800886a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800884a:	f3ef 8310 	mrs	r3, PRIMASK
 800884e:	607b      	str	r3, [r7, #4]
  return(result);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d105      	bne.n	8008862 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008856:	f3ef 8311 	mrs	r3, BASEPRI
 800885a:	603b      	str	r3, [r7, #0]
  return(result);
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d007      	beq.n	8008872 <osKernelStart+0x3a>
 8008862:	4b0f      	ldr	r3, [pc, #60]	; (80088a0 <osKernelStart+0x68>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	2b02      	cmp	r3, #2
 8008868:	d103      	bne.n	8008872 <osKernelStart+0x3a>
    stat = osErrorISR;
 800886a:	f06f 0305 	mvn.w	r3, #5
 800886e:	60fb      	str	r3, [r7, #12]
 8008870:	e010      	b.n	8008894 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008872:	4b0b      	ldr	r3, [pc, #44]	; (80088a0 <osKernelStart+0x68>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b01      	cmp	r3, #1
 8008878:	d109      	bne.n	800888e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800887a:	f7ff ffa1 	bl	80087c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800887e:	4b08      	ldr	r3, [pc, #32]	; (80088a0 <osKernelStart+0x68>)
 8008880:	2202      	movs	r2, #2
 8008882:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008884:	f001 f8ca 	bl	8009a1c <vTaskStartScheduler>
      stat = osOK;
 8008888:	2300      	movs	r3, #0
 800888a:	60fb      	str	r3, [r7, #12]
 800888c:	e002      	b.n	8008894 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800888e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008892:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008894:	68fb      	ldr	r3, [r7, #12]
}
 8008896:	4618      	mov	r0, r3
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	20006c38 	.word	0x20006c38

080088a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b090      	sub	sp, #64	; 0x40
 80088a8:	af04      	add	r7, sp, #16
 80088aa:	60f8      	str	r0, [r7, #12]
 80088ac:	60b9      	str	r1, [r7, #8]
 80088ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80088b0:	2300      	movs	r3, #0
 80088b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088b4:	f3ef 8305 	mrs	r3, IPSR
 80088b8:	61fb      	str	r3, [r7, #28]
  return(result);
 80088ba:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f040 808f 	bne.w	80089e0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088c2:	f3ef 8310 	mrs	r3, PRIMASK
 80088c6:	61bb      	str	r3, [r7, #24]
  return(result);
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d105      	bne.n	80088da <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80088ce:	f3ef 8311 	mrs	r3, BASEPRI
 80088d2:	617b      	str	r3, [r7, #20]
  return(result);
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d003      	beq.n	80088e2 <osThreadNew+0x3e>
 80088da:	4b44      	ldr	r3, [pc, #272]	; (80089ec <osThreadNew+0x148>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2b02      	cmp	r3, #2
 80088e0:	d07e      	beq.n	80089e0 <osThreadNew+0x13c>
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d07b      	beq.n	80089e0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80088e8:	2380      	movs	r3, #128	; 0x80
 80088ea:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80088ec:	2318      	movs	r3, #24
 80088ee:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80088f0:	2300      	movs	r3, #0
 80088f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80088f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80088f8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d045      	beq.n	800898c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d002      	beq.n	800890e <osThreadNew+0x6a>
        name = attr->name;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	699b      	ldr	r3, [r3, #24]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d002      	beq.n	800891c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800891c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891e:	2b00      	cmp	r3, #0
 8008920:	d008      	beq.n	8008934 <osThreadNew+0x90>
 8008922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008924:	2b38      	cmp	r3, #56	; 0x38
 8008926:	d805      	bhi.n	8008934 <osThreadNew+0x90>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	f003 0301 	and.w	r3, r3, #1
 8008930:	2b00      	cmp	r3, #0
 8008932:	d001      	beq.n	8008938 <osThreadNew+0x94>
        return (NULL);
 8008934:	2300      	movs	r3, #0
 8008936:	e054      	b.n	80089e2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d003      	beq.n	8008948 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	695b      	ldr	r3, [r3, #20]
 8008944:	089b      	lsrs	r3, r3, #2
 8008946:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d00e      	beq.n	800896e <osThreadNew+0xca>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	2ba7      	cmp	r3, #167	; 0xa7
 8008956:	d90a      	bls.n	800896e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800895c:	2b00      	cmp	r3, #0
 800895e:	d006      	beq.n	800896e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	695b      	ldr	r3, [r3, #20]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d002      	beq.n	800896e <osThreadNew+0xca>
        mem = 1;
 8008968:	2301      	movs	r3, #1
 800896a:	623b      	str	r3, [r7, #32]
 800896c:	e010      	b.n	8008990 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10c      	bne.n	8008990 <osThreadNew+0xec>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d108      	bne.n	8008990 <osThreadNew+0xec>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d104      	bne.n	8008990 <osThreadNew+0xec>
          mem = 0;
 8008986:	2300      	movs	r3, #0
 8008988:	623b      	str	r3, [r7, #32]
 800898a:	e001      	b.n	8008990 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800898c:	2300      	movs	r3, #0
 800898e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8008990:	6a3b      	ldr	r3, [r7, #32]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d110      	bne.n	80089b8 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800899e:	9202      	str	r2, [sp, #8]
 80089a0:	9301      	str	r3, [sp, #4]
 80089a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a4:	9300      	str	r3, [sp, #0]
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f000 fe3f 	bl	8009630 <xTaskCreateStatic>
 80089b2:	4603      	mov	r3, r0
 80089b4:	613b      	str	r3, [r7, #16]
 80089b6:	e013      	b.n	80089e0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80089b8:	6a3b      	ldr	r3, [r7, #32]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d110      	bne.n	80089e0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80089be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c0:	b29a      	uxth	r2, r3
 80089c2:	f107 0310 	add.w	r3, r7, #16
 80089c6:	9301      	str	r3, [sp, #4]
 80089c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ca:	9300      	str	r3, [sp, #0]
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089d0:	68f8      	ldr	r0, [r7, #12]
 80089d2:	f000 fe90 	bl	80096f6 <xTaskCreate>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d001      	beq.n	80089e0 <osThreadNew+0x13c>
          hTask = NULL;
 80089dc:	2300      	movs	r3, #0
 80089de:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80089e0:	693b      	ldr	r3, [r7, #16]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3730      	adds	r7, #48	; 0x30
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop
 80089ec:	20006c38 	.word	0x20006c38

080089f0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b086      	sub	sp, #24
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089f8:	f3ef 8305 	mrs	r3, IPSR
 80089fc:	613b      	str	r3, [r7, #16]
  return(result);
 80089fe:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d10f      	bne.n	8008a24 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a04:	f3ef 8310 	mrs	r3, PRIMASK
 8008a08:	60fb      	str	r3, [r7, #12]
  return(result);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d105      	bne.n	8008a1c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008a10:	f3ef 8311 	mrs	r3, BASEPRI
 8008a14:	60bb      	str	r3, [r7, #8]
  return(result);
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d007      	beq.n	8008a2c <osDelay+0x3c>
 8008a1c:	4b0a      	ldr	r3, [pc, #40]	; (8008a48 <osDelay+0x58>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d103      	bne.n	8008a2c <osDelay+0x3c>
    stat = osErrorISR;
 8008a24:	f06f 0305 	mvn.w	r3, #5
 8008a28:	617b      	str	r3, [r7, #20]
 8008a2a:	e007      	b.n	8008a3c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d002      	beq.n	8008a3c <osDelay+0x4c>
      vTaskDelay(ticks);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 ffba 	bl	80099b0 <vTaskDelay>
    }
  }

  return (stat);
 8008a3c:	697b      	ldr	r3, [r7, #20]
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3718      	adds	r7, #24
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	20006c38 	.word	0x20006c38

08008a4c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008a4c:	b480      	push	{r7}
 8008a4e:	b085      	sub	sp, #20
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	4a07      	ldr	r2, [pc, #28]	; (8008a78 <vApplicationGetIdleTaskMemory+0x2c>)
 8008a5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	4a06      	ldr	r2, [pc, #24]	; (8008a7c <vApplicationGetIdleTaskMemory+0x30>)
 8008a62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2280      	movs	r2, #128	; 0x80
 8008a68:	601a      	str	r2, [r3, #0]
}
 8008a6a:	bf00      	nop
 8008a6c:	3714      	adds	r7, #20
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	20006c3c 	.word	0x20006c3c
 8008a7c:	20006ce4 	.word	0x20006ce4

08008a80 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008a80:	b480      	push	{r7}
 8008a82:	b085      	sub	sp, #20
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	4a07      	ldr	r2, [pc, #28]	; (8008aac <vApplicationGetTimerTaskMemory+0x2c>)
 8008a90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	4a06      	ldr	r2, [pc, #24]	; (8008ab0 <vApplicationGetTimerTaskMemory+0x30>)
 8008a96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a9e:	601a      	str	r2, [r3, #0]
}
 8008aa0:	bf00      	nop
 8008aa2:	3714      	adds	r7, #20
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr
 8008aac:	20006ee4 	.word	0x20006ee4
 8008ab0:	20006f8c 	.word	0x20006f8c

08008ab4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f103 0208 	add.w	r2, r3, #8
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008acc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f103 0208 	add.w	r2, r3, #8
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f103 0208 	add.w	r2, r3, #8
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008ae8:	bf00      	nop
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008b02:	bf00      	nop
 8008b04:	370c      	adds	r7, #12
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr

08008b0e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b0e:	b480      	push	{r7}
 8008b10:	b085      	sub	sp, #20
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
 8008b16:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	68fa      	ldr	r2, [r7, #12]
 8008b22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	689a      	ldr	r2, [r3, #8]
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	683a      	ldr	r2, [r7, #0]
 8008b32:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	683a      	ldr	r2, [r7, #0]
 8008b38:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	1c5a      	adds	r2, r3, #1
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	601a      	str	r2, [r3, #0]
}
 8008b4a:	bf00      	nop
 8008b4c:	3714      	adds	r7, #20
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b56:	b480      	push	{r7}
 8008b58:	b085      	sub	sp, #20
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
 8008b5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b6c:	d103      	bne.n	8008b76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	60fb      	str	r3, [r7, #12]
 8008b74:	e00c      	b.n	8008b90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	3308      	adds	r3, #8
 8008b7a:	60fb      	str	r3, [r7, #12]
 8008b7c:	e002      	b.n	8008b84 <vListInsert+0x2e>
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	60fb      	str	r3, [r7, #12]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	68ba      	ldr	r2, [r7, #8]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d2f6      	bcs.n	8008b7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	685a      	ldr	r2, [r3, #4]
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	683a      	ldr	r2, [r7, #0]
 8008b9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	68fa      	ldr	r2, [r7, #12]
 8008ba4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	683a      	ldr	r2, [r7, #0]
 8008baa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	1c5a      	adds	r2, r3, #1
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	601a      	str	r2, [r3, #0]
}
 8008bbc:	bf00      	nop
 8008bbe:	3714      	adds	r7, #20
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	687a      	ldr	r2, [r7, #4]
 8008bdc:	6892      	ldr	r2, [r2, #8]
 8008bde:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	6852      	ldr	r2, [r2, #4]
 8008be8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d103      	bne.n	8008bfc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	689a      	ldr	r2, [r3, #8]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	1e5a      	subs	r2, r3, #1
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3714      	adds	r7, #20
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10c      	bne.n	8008c4a <xQueueGenericReset+0x2e>
	__asm volatile
 8008c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c34:	b672      	cpsid	i
 8008c36:	f383 8811 	msr	BASEPRI, r3
 8008c3a:	f3bf 8f6f 	isb	sy
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	b662      	cpsie	i
 8008c44:	60bb      	str	r3, [r7, #8]
}
 8008c46:	bf00      	nop
 8008c48:	e7fe      	b.n	8008c48 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008c4a:	f002 f8cf 	bl	800adec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c56:	68f9      	ldr	r1, [r7, #12]
 8008c58:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008c5a:	fb01 f303 	mul.w	r3, r1, r3
 8008c5e:	441a      	add	r2, r3
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	68f9      	ldr	r1, [r7, #12]
 8008c7e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008c80:	fb01 f303 	mul.w	r3, r1, r3
 8008c84:	441a      	add	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	22ff      	movs	r2, #255	; 0xff
 8008c8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	22ff      	movs	r2, #255	; 0xff
 8008c96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d114      	bne.n	8008cca <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d01a      	beq.n	8008cde <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	3310      	adds	r3, #16
 8008cac:	4618      	mov	r0, r3
 8008cae:	f001 f95d 	bl	8009f6c <xTaskRemoveFromEventList>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d012      	beq.n	8008cde <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008cb8:	4b0c      	ldr	r3, [pc, #48]	; (8008cec <xQueueGenericReset+0xd0>)
 8008cba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cbe:	601a      	str	r2, [r3, #0]
 8008cc0:	f3bf 8f4f 	dsb	sy
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	e009      	b.n	8008cde <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	3310      	adds	r3, #16
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7ff fef0 	bl	8008ab4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	3324      	adds	r3, #36	; 0x24
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f7ff feeb 	bl	8008ab4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008cde:	f002 f8b9 	bl	800ae54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ce2:	2301      	movs	r3, #1
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3710      	adds	r7, #16
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	e000ed04 	.word	0xe000ed04

08008cf0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b08e      	sub	sp, #56	; 0x38
 8008cf4:	af02      	add	r7, sp, #8
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	60b9      	str	r1, [r7, #8]
 8008cfa:	607a      	str	r2, [r7, #4]
 8008cfc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d10c      	bne.n	8008d1e <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8008d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d08:	b672      	cpsid	i
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	b662      	cpsie	i
 8008d18:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008d1a:	bf00      	nop
 8008d1c:	e7fe      	b.n	8008d1c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d10c      	bne.n	8008d3e <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8008d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d28:	b672      	cpsid	i
 8008d2a:	f383 8811 	msr	BASEPRI, r3
 8008d2e:	f3bf 8f6f 	isb	sy
 8008d32:	f3bf 8f4f 	dsb	sy
 8008d36:	b662      	cpsie	i
 8008d38:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008d3a:	bf00      	nop
 8008d3c:	e7fe      	b.n	8008d3c <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d002      	beq.n	8008d4a <xQueueGenericCreateStatic+0x5a>
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d001      	beq.n	8008d4e <xQueueGenericCreateStatic+0x5e>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e000      	b.n	8008d50 <xQueueGenericCreateStatic+0x60>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d10c      	bne.n	8008d6e <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8008d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d58:	b672      	cpsid	i
 8008d5a:	f383 8811 	msr	BASEPRI, r3
 8008d5e:	f3bf 8f6f 	isb	sy
 8008d62:	f3bf 8f4f 	dsb	sy
 8008d66:	b662      	cpsie	i
 8008d68:	623b      	str	r3, [r7, #32]
}
 8008d6a:	bf00      	nop
 8008d6c:	e7fe      	b.n	8008d6c <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d102      	bne.n	8008d7a <xQueueGenericCreateStatic+0x8a>
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d101      	bne.n	8008d7e <xQueueGenericCreateStatic+0x8e>
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e000      	b.n	8008d80 <xQueueGenericCreateStatic+0x90>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10c      	bne.n	8008d9e <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8008d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d88:	b672      	cpsid	i
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	b662      	cpsie	i
 8008d98:	61fb      	str	r3, [r7, #28]
}
 8008d9a:	bf00      	nop
 8008d9c:	e7fe      	b.n	8008d9c <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008d9e:	2350      	movs	r3, #80	; 0x50
 8008da0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	2b50      	cmp	r3, #80	; 0x50
 8008da6:	d00c      	beq.n	8008dc2 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8008da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dac:	b672      	cpsid	i
 8008dae:	f383 8811 	msr	BASEPRI, r3
 8008db2:	f3bf 8f6f 	isb	sy
 8008db6:	f3bf 8f4f 	dsb	sy
 8008dba:	b662      	cpsie	i
 8008dbc:	61bb      	str	r3, [r7, #24]
}
 8008dbe:	bf00      	nop
 8008dc0:	e7fe      	b.n	8008dc0 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008dc2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d00d      	beq.n	8008dea <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008dd6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ddc:	9300      	str	r3, [sp, #0]
 8008dde:	4613      	mov	r3, r2
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	68b9      	ldr	r1, [r7, #8]
 8008de4:	68f8      	ldr	r0, [r7, #12]
 8008de6:	f000 f805 	bl	8008df4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3730      	adds	r7, #48	; 0x30
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b084      	sub	sp, #16
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
 8008e00:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d103      	bne.n	8008e10 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	69ba      	ldr	r2, [r7, #24]
 8008e0c:	601a      	str	r2, [r3, #0]
 8008e0e:	e002      	b.n	8008e16 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	68ba      	ldr	r2, [r7, #8]
 8008e20:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008e22:	2101      	movs	r1, #1
 8008e24:	69b8      	ldr	r0, [r7, #24]
 8008e26:	f7ff fef9 	bl	8008c1c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008e32:	bf00      	nop
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
	...

08008e3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b08e      	sub	sp, #56	; 0x38
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	60f8      	str	r0, [r7, #12]
 8008e44:	60b9      	str	r1, [r7, #8]
 8008e46:	607a      	str	r2, [r7, #4]
 8008e48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d10c      	bne.n	8008e72 <xQueueGenericSend+0x36>
	__asm volatile
 8008e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e5c:	b672      	cpsid	i
 8008e5e:	f383 8811 	msr	BASEPRI, r3
 8008e62:	f3bf 8f6f 	isb	sy
 8008e66:	f3bf 8f4f 	dsb	sy
 8008e6a:	b662      	cpsie	i
 8008e6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008e6e:	bf00      	nop
 8008e70:	e7fe      	b.n	8008e70 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d103      	bne.n	8008e80 <xQueueGenericSend+0x44>
 8008e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d101      	bne.n	8008e84 <xQueueGenericSend+0x48>
 8008e80:	2301      	movs	r3, #1
 8008e82:	e000      	b.n	8008e86 <xQueueGenericSend+0x4a>
 8008e84:	2300      	movs	r3, #0
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d10c      	bne.n	8008ea4 <xQueueGenericSend+0x68>
	__asm volatile
 8008e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e8e:	b672      	cpsid	i
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	b662      	cpsie	i
 8008e9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008ea0:	bf00      	nop
 8008ea2:	e7fe      	b.n	8008ea2 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d103      	bne.n	8008eb2 <xQueueGenericSend+0x76>
 8008eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d101      	bne.n	8008eb6 <xQueueGenericSend+0x7a>
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e000      	b.n	8008eb8 <xQueueGenericSend+0x7c>
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d10c      	bne.n	8008ed6 <xQueueGenericSend+0x9a>
	__asm volatile
 8008ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec0:	b672      	cpsid	i
 8008ec2:	f383 8811 	msr	BASEPRI, r3
 8008ec6:	f3bf 8f6f 	isb	sy
 8008eca:	f3bf 8f4f 	dsb	sy
 8008ece:	b662      	cpsie	i
 8008ed0:	623b      	str	r3, [r7, #32]
}
 8008ed2:	bf00      	nop
 8008ed4:	e7fe      	b.n	8008ed4 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ed6:	f001 fa3b 	bl	800a350 <xTaskGetSchedulerState>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d102      	bne.n	8008ee6 <xQueueGenericSend+0xaa>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d101      	bne.n	8008eea <xQueueGenericSend+0xae>
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e000      	b.n	8008eec <xQueueGenericSend+0xb0>
 8008eea:	2300      	movs	r3, #0
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d10c      	bne.n	8008f0a <xQueueGenericSend+0xce>
	__asm volatile
 8008ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef4:	b672      	cpsid	i
 8008ef6:	f383 8811 	msr	BASEPRI, r3
 8008efa:	f3bf 8f6f 	isb	sy
 8008efe:	f3bf 8f4f 	dsb	sy
 8008f02:	b662      	cpsie	i
 8008f04:	61fb      	str	r3, [r7, #28]
}
 8008f06:	bf00      	nop
 8008f08:	e7fe      	b.n	8008f08 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f0a:	f001 ff6f 	bl	800adec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d302      	bcc.n	8008f20 <xQueueGenericSend+0xe4>
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d129      	bne.n	8008f74 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008f20:	683a      	ldr	r2, [r7, #0]
 8008f22:	68b9      	ldr	r1, [r7, #8]
 8008f24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f26:	f000 fa15 	bl	8009354 <prvCopyDataToQueue>
 8008f2a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d010      	beq.n	8008f56 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f36:	3324      	adds	r3, #36	; 0x24
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f001 f817 	bl	8009f6c <xTaskRemoveFromEventList>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d013      	beq.n	8008f6c <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008f44:	4b3f      	ldr	r3, [pc, #252]	; (8009044 <xQueueGenericSend+0x208>)
 8008f46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f4a:	601a      	str	r2, [r3, #0]
 8008f4c:	f3bf 8f4f 	dsb	sy
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	e00a      	b.n	8008f6c <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d007      	beq.n	8008f6c <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008f5c:	4b39      	ldr	r3, [pc, #228]	; (8009044 <xQueueGenericSend+0x208>)
 8008f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f62:	601a      	str	r2, [r3, #0]
 8008f64:	f3bf 8f4f 	dsb	sy
 8008f68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008f6c:	f001 ff72 	bl	800ae54 <vPortExitCritical>
				return pdPASS;
 8008f70:	2301      	movs	r3, #1
 8008f72:	e063      	b.n	800903c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d103      	bne.n	8008f82 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f7a:	f001 ff6b 	bl	800ae54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	e05c      	b.n	800903c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d106      	bne.n	8008f96 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f88:	f107 0314 	add.w	r3, r7, #20
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f001 f87b 	bl	800a088 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008f92:	2301      	movs	r3, #1
 8008f94:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008f96:	f001 ff5d 	bl	800ae54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008f9a:	f000 fdb3 	bl	8009b04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f9e:	f001 ff25 	bl	800adec <vPortEnterCritical>
 8008fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008fa8:	b25b      	sxtb	r3, r3
 8008faa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008fae:	d103      	bne.n	8008fb8 <xQueueGenericSend+0x17c>
 8008fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008fbe:	b25b      	sxtb	r3, r3
 8008fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008fc4:	d103      	bne.n	8008fce <xQueueGenericSend+0x192>
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008fce:	f001 ff41 	bl	800ae54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008fd2:	1d3a      	adds	r2, r7, #4
 8008fd4:	f107 0314 	add.w	r3, r7, #20
 8008fd8:	4611      	mov	r1, r2
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f001 f86a 	bl	800a0b4 <xTaskCheckForTimeOut>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d124      	bne.n	8009030 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008fe6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fe8:	f000 faac 	bl	8009544 <prvIsQueueFull>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d018      	beq.n	8009024 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ff4:	3310      	adds	r3, #16
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	4611      	mov	r1, r2
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f000 ff62 	bl	8009ec4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009000:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009002:	f000 fa37 	bl	8009474 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009006:	f000 fd8b 	bl	8009b20 <xTaskResumeAll>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	f47f af7c 	bne.w	8008f0a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8009012:	4b0c      	ldr	r3, [pc, #48]	; (8009044 <xQueueGenericSend+0x208>)
 8009014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009018:	601a      	str	r2, [r3, #0]
 800901a:	f3bf 8f4f 	dsb	sy
 800901e:	f3bf 8f6f 	isb	sy
 8009022:	e772      	b.n	8008f0a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009024:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009026:	f000 fa25 	bl	8009474 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800902a:	f000 fd79 	bl	8009b20 <xTaskResumeAll>
 800902e:	e76c      	b.n	8008f0a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009032:	f000 fa1f 	bl	8009474 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009036:	f000 fd73 	bl	8009b20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800903a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800903c:	4618      	mov	r0, r3
 800903e:	3738      	adds	r7, #56	; 0x38
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	e000ed04 	.word	0xe000ed04

08009048 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b08e      	sub	sp, #56	; 0x38
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800905a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800905c:	2b00      	cmp	r3, #0
 800905e:	d10c      	bne.n	800907a <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8009060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009064:	b672      	cpsid	i
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	b662      	cpsie	i
 8009074:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009076:	bf00      	nop
 8009078:	e7fe      	b.n	8009078 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d103      	bne.n	8009088 <xQueueGenericSendFromISR+0x40>
 8009080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009084:	2b00      	cmp	r3, #0
 8009086:	d101      	bne.n	800908c <xQueueGenericSendFromISR+0x44>
 8009088:	2301      	movs	r3, #1
 800908a:	e000      	b.n	800908e <xQueueGenericSendFromISR+0x46>
 800908c:	2300      	movs	r3, #0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d10c      	bne.n	80090ac <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8009092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009096:	b672      	cpsid	i
 8009098:	f383 8811 	msr	BASEPRI, r3
 800909c:	f3bf 8f6f 	isb	sy
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	b662      	cpsie	i
 80090a6:	623b      	str	r3, [r7, #32]
}
 80090a8:	bf00      	nop
 80090aa:	e7fe      	b.n	80090aa <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	2b02      	cmp	r3, #2
 80090b0:	d103      	bne.n	80090ba <xQueueGenericSendFromISR+0x72>
 80090b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	d101      	bne.n	80090be <xQueueGenericSendFromISR+0x76>
 80090ba:	2301      	movs	r3, #1
 80090bc:	e000      	b.n	80090c0 <xQueueGenericSendFromISR+0x78>
 80090be:	2300      	movs	r3, #0
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d10c      	bne.n	80090de <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80090c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c8:	b672      	cpsid	i
 80090ca:	f383 8811 	msr	BASEPRI, r3
 80090ce:	f3bf 8f6f 	isb	sy
 80090d2:	f3bf 8f4f 	dsb	sy
 80090d6:	b662      	cpsie	i
 80090d8:	61fb      	str	r3, [r7, #28]
}
 80090da:	bf00      	nop
 80090dc:	e7fe      	b.n	80090dc <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090de:	f001 ff6d 	bl	800afbc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80090e2:	f3ef 8211 	mrs	r2, BASEPRI
 80090e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ea:	b672      	cpsid	i
 80090ec:	f383 8811 	msr	BASEPRI, r3
 80090f0:	f3bf 8f6f 	isb	sy
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	b662      	cpsie	i
 80090fa:	61ba      	str	r2, [r7, #24]
 80090fc:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80090fe:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009100:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800910a:	429a      	cmp	r2, r3
 800910c:	d302      	bcc.n	8009114 <xQueueGenericSendFromISR+0xcc>
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	2b02      	cmp	r3, #2
 8009112:	d12c      	bne.n	800916e <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009116:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800911a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800911e:	683a      	ldr	r2, [r7, #0]
 8009120:	68b9      	ldr	r1, [r7, #8]
 8009122:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009124:	f000 f916 	bl	8009354 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009128:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800912c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009130:	d112      	bne.n	8009158 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009136:	2b00      	cmp	r3, #0
 8009138:	d016      	beq.n	8009168 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800913a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800913c:	3324      	adds	r3, #36	; 0x24
 800913e:	4618      	mov	r0, r3
 8009140:	f000 ff14 	bl	8009f6c <xTaskRemoveFromEventList>
 8009144:	4603      	mov	r3, r0
 8009146:	2b00      	cmp	r3, #0
 8009148:	d00e      	beq.n	8009168 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00b      	beq.n	8009168 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2201      	movs	r2, #1
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	e007      	b.n	8009168 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009158:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800915c:	3301      	adds	r3, #1
 800915e:	b2db      	uxtb	r3, r3
 8009160:	b25a      	sxtb	r2, r3
 8009162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009164:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009168:	2301      	movs	r3, #1
 800916a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800916c:	e001      	b.n	8009172 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800916e:	2300      	movs	r3, #0
 8009170:	637b      	str	r3, [r7, #52]	; 0x34
 8009172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009174:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800917c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800917e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009180:	4618      	mov	r0, r3
 8009182:	3738      	adds	r7, #56	; 0x38
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b08c      	sub	sp, #48	; 0x30
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009194:	2300      	movs	r3, #0
 8009196:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800919c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d10c      	bne.n	80091bc <xQueueReceive+0x34>
	__asm volatile
 80091a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a6:	b672      	cpsid	i
 80091a8:	f383 8811 	msr	BASEPRI, r3
 80091ac:	f3bf 8f6f 	isb	sy
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	b662      	cpsie	i
 80091b6:	623b      	str	r3, [r7, #32]
}
 80091b8:	bf00      	nop
 80091ba:	e7fe      	b.n	80091ba <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d103      	bne.n	80091ca <xQueueReceive+0x42>
 80091c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d101      	bne.n	80091ce <xQueueReceive+0x46>
 80091ca:	2301      	movs	r3, #1
 80091cc:	e000      	b.n	80091d0 <xQueueReceive+0x48>
 80091ce:	2300      	movs	r3, #0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d10c      	bne.n	80091ee <xQueueReceive+0x66>
	__asm volatile
 80091d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d8:	b672      	cpsid	i
 80091da:	f383 8811 	msr	BASEPRI, r3
 80091de:	f3bf 8f6f 	isb	sy
 80091e2:	f3bf 8f4f 	dsb	sy
 80091e6:	b662      	cpsie	i
 80091e8:	61fb      	str	r3, [r7, #28]
}
 80091ea:	bf00      	nop
 80091ec:	e7fe      	b.n	80091ec <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091ee:	f001 f8af 	bl	800a350 <xTaskGetSchedulerState>
 80091f2:	4603      	mov	r3, r0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d102      	bne.n	80091fe <xQueueReceive+0x76>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d101      	bne.n	8009202 <xQueueReceive+0x7a>
 80091fe:	2301      	movs	r3, #1
 8009200:	e000      	b.n	8009204 <xQueueReceive+0x7c>
 8009202:	2300      	movs	r3, #0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d10c      	bne.n	8009222 <xQueueReceive+0x9a>
	__asm volatile
 8009208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800920c:	b672      	cpsid	i
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	b662      	cpsie	i
 800921c:	61bb      	str	r3, [r7, #24]
}
 800921e:	bf00      	nop
 8009220:	e7fe      	b.n	8009220 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009222:	f001 fde3 	bl	800adec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800922a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800922c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922e:	2b00      	cmp	r3, #0
 8009230:	d01f      	beq.n	8009272 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009232:	68b9      	ldr	r1, [r7, #8]
 8009234:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009236:	f000 f8f7 	bl	8009428 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800923a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923c:	1e5a      	subs	r2, r3, #1
 800923e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009240:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00f      	beq.n	800926a <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800924a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800924c:	3310      	adds	r3, #16
 800924e:	4618      	mov	r0, r3
 8009250:	f000 fe8c 	bl	8009f6c <xTaskRemoveFromEventList>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d007      	beq.n	800926a <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800925a:	4b3d      	ldr	r3, [pc, #244]	; (8009350 <xQueueReceive+0x1c8>)
 800925c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009260:	601a      	str	r2, [r3, #0]
 8009262:	f3bf 8f4f 	dsb	sy
 8009266:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800926a:	f001 fdf3 	bl	800ae54 <vPortExitCritical>
				return pdPASS;
 800926e:	2301      	movs	r3, #1
 8009270:	e069      	b.n	8009346 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d103      	bne.n	8009280 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009278:	f001 fdec 	bl	800ae54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800927c:	2300      	movs	r3, #0
 800927e:	e062      	b.n	8009346 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009286:	f107 0310 	add.w	r3, r7, #16
 800928a:	4618      	mov	r0, r3
 800928c:	f000 fefc 	bl	800a088 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009290:	2301      	movs	r3, #1
 8009292:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009294:	f001 fdde 	bl	800ae54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009298:	f000 fc34 	bl	8009b04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800929c:	f001 fda6 	bl	800adec <vPortEnterCritical>
 80092a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80092a6:	b25b      	sxtb	r3, r3
 80092a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092ac:	d103      	bne.n	80092b6 <xQueueReceive+0x12e>
 80092ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b0:	2200      	movs	r2, #0
 80092b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80092bc:	b25b      	sxtb	r3, r3
 80092be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092c2:	d103      	bne.n	80092cc <xQueueReceive+0x144>
 80092c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80092cc:	f001 fdc2 	bl	800ae54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092d0:	1d3a      	adds	r2, r7, #4
 80092d2:	f107 0310 	add.w	r3, r7, #16
 80092d6:	4611      	mov	r1, r2
 80092d8:	4618      	mov	r0, r3
 80092da:	f000 feeb 	bl	800a0b4 <xTaskCheckForTimeOut>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d123      	bne.n	800932c <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092e6:	f000 f917 	bl	8009518 <prvIsQueueEmpty>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d017      	beq.n	8009320 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80092f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092f2:	3324      	adds	r3, #36	; 0x24
 80092f4:	687a      	ldr	r2, [r7, #4]
 80092f6:	4611      	mov	r1, r2
 80092f8:	4618      	mov	r0, r3
 80092fa:	f000 fde3 	bl	8009ec4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80092fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009300:	f000 f8b8 	bl	8009474 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009304:	f000 fc0c 	bl	8009b20 <xTaskResumeAll>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d189      	bne.n	8009222 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800930e:	4b10      	ldr	r3, [pc, #64]	; (8009350 <xQueueReceive+0x1c8>)
 8009310:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009314:	601a      	str	r2, [r3, #0]
 8009316:	f3bf 8f4f 	dsb	sy
 800931a:	f3bf 8f6f 	isb	sy
 800931e:	e780      	b.n	8009222 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009320:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009322:	f000 f8a7 	bl	8009474 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009326:	f000 fbfb 	bl	8009b20 <xTaskResumeAll>
 800932a:	e77a      	b.n	8009222 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800932c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800932e:	f000 f8a1 	bl	8009474 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009332:	f000 fbf5 	bl	8009b20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009336:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009338:	f000 f8ee 	bl	8009518 <prvIsQueueEmpty>
 800933c:	4603      	mov	r3, r0
 800933e:	2b00      	cmp	r3, #0
 8009340:	f43f af6f 	beq.w	8009222 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009344:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009346:	4618      	mov	r0, r3
 8009348:	3730      	adds	r7, #48	; 0x30
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	e000ed04 	.word	0xe000ed04

08009354 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b086      	sub	sp, #24
 8009358:	af00      	add	r7, sp, #0
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	60b9      	str	r1, [r7, #8]
 800935e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009360:	2300      	movs	r3, #0
 8009362:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009368:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800936e:	2b00      	cmp	r3, #0
 8009370:	d10d      	bne.n	800938e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d14d      	bne.n	8009416 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	4618      	mov	r0, r3
 8009380:	f001 f804 	bl	800a38c <xTaskPriorityDisinherit>
 8009384:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2200      	movs	r2, #0
 800938a:	609a      	str	r2, [r3, #8]
 800938c:	e043      	b.n	8009416 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d119      	bne.n	80093c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6858      	ldr	r0, [r3, #4]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800939c:	461a      	mov	r2, r3
 800939e:	68b9      	ldr	r1, [r7, #8]
 80093a0:	f011 fb91 	bl	801aac6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	685a      	ldr	r2, [r3, #4]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ac:	441a      	add	r2, r3
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	685a      	ldr	r2, [r3, #4]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d32b      	bcc.n	8009416 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681a      	ldr	r2, [r3, #0]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	605a      	str	r2, [r3, #4]
 80093c6:	e026      	b.n	8009416 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	68d8      	ldr	r0, [r3, #12]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093d0:	461a      	mov	r2, r3
 80093d2:	68b9      	ldr	r1, [r7, #8]
 80093d4:	f011 fb77 	bl	801aac6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	68da      	ldr	r2, [r3, #12]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e0:	425b      	negs	r3, r3
 80093e2:	441a      	add	r2, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	68da      	ldr	r2, [r3, #12]
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d207      	bcs.n	8009404 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	689a      	ldr	r2, [r3, #8]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fc:	425b      	negs	r3, r3
 80093fe:	441a      	add	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b02      	cmp	r3, #2
 8009408:	d105      	bne.n	8009416 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d002      	beq.n	8009416 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	3b01      	subs	r3, #1
 8009414:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	1c5a      	adds	r2, r3, #1
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800941e:	697b      	ldr	r3, [r7, #20]
}
 8009420:	4618      	mov	r0, r3
 8009422:	3718      	adds	r7, #24
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b082      	sub	sp, #8
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009436:	2b00      	cmp	r3, #0
 8009438:	d018      	beq.n	800946c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	68da      	ldr	r2, [r3, #12]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009442:	441a      	add	r2, r3
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	68da      	ldr	r2, [r3, #12]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	429a      	cmp	r2, r3
 8009452:	d303      	bcc.n	800945c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	68d9      	ldr	r1, [r3, #12]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009464:	461a      	mov	r2, r3
 8009466:	6838      	ldr	r0, [r7, #0]
 8009468:	f011 fb2d 	bl	801aac6 <memcpy>
	}
}
 800946c:	bf00      	nop
 800946e:	3708      	adds	r7, #8
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800947c:	f001 fcb6 	bl	800adec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009486:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009488:	e011      	b.n	80094ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800948e:	2b00      	cmp	r3, #0
 8009490:	d012      	beq.n	80094b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	3324      	adds	r3, #36	; 0x24
 8009496:	4618      	mov	r0, r3
 8009498:	f000 fd68 	bl	8009f6c <xTaskRemoveFromEventList>
 800949c:	4603      	mov	r3, r0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d001      	beq.n	80094a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80094a2:	f000 fe6d 	bl	800a180 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80094a6:	7bfb      	ldrb	r3, [r7, #15]
 80094a8:	3b01      	subs	r3, #1
 80094aa:	b2db      	uxtb	r3, r3
 80094ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	dce9      	bgt.n	800948a <prvUnlockQueue+0x16>
 80094b6:	e000      	b.n	80094ba <prvUnlockQueue+0x46>
					break;
 80094b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	22ff      	movs	r2, #255	; 0xff
 80094be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80094c2:	f001 fcc7 	bl	800ae54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80094c6:	f001 fc91 	bl	800adec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80094d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094d2:	e011      	b.n	80094f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	691b      	ldr	r3, [r3, #16]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d012      	beq.n	8009502 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	3310      	adds	r3, #16
 80094e0:	4618      	mov	r0, r3
 80094e2:	f000 fd43 	bl	8009f6c <xTaskRemoveFromEventList>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d001      	beq.n	80094f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80094ec:	f000 fe48 	bl	800a180 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80094f0:	7bbb      	ldrb	r3, [r7, #14]
 80094f2:	3b01      	subs	r3, #1
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	dce9      	bgt.n	80094d4 <prvUnlockQueue+0x60>
 8009500:	e000      	b.n	8009504 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009502:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	22ff      	movs	r2, #255	; 0xff
 8009508:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800950c:	f001 fca2 	bl	800ae54 <vPortExitCritical>
}
 8009510:	bf00      	nop
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009520:	f001 fc64 	bl	800adec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009528:	2b00      	cmp	r3, #0
 800952a:	d102      	bne.n	8009532 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800952c:	2301      	movs	r3, #1
 800952e:	60fb      	str	r3, [r7, #12]
 8009530:	e001      	b.n	8009536 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009532:	2300      	movs	r3, #0
 8009534:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009536:	f001 fc8d 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 800953a:	68fb      	ldr	r3, [r7, #12]
}
 800953c:	4618      	mov	r0, r3
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800954c:	f001 fc4e 	bl	800adec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009558:	429a      	cmp	r2, r3
 800955a:	d102      	bne.n	8009562 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800955c:	2301      	movs	r3, #1
 800955e:	60fb      	str	r3, [r7, #12]
 8009560:	e001      	b.n	8009566 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009562:	2300      	movs	r3, #0
 8009564:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009566:	f001 fc75 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 800956a:	68fb      	ldr	r3, [r7, #12]
}
 800956c:	4618      	mov	r0, r3
 800956e:	3710      	adds	r7, #16
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009574:	b480      	push	{r7}
 8009576:	b085      	sub	sp, #20
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]
 8009582:	e014      	b.n	80095ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009584:	4a0f      	ldr	r2, [pc, #60]	; (80095c4 <vQueueAddToRegistry+0x50>)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d10b      	bne.n	80095a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009590:	490c      	ldr	r1, [pc, #48]	; (80095c4 <vQueueAddToRegistry+0x50>)
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	683a      	ldr	r2, [r7, #0]
 8009596:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800959a:	4a0a      	ldr	r2, [pc, #40]	; (80095c4 <vQueueAddToRegistry+0x50>)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	00db      	lsls	r3, r3, #3
 80095a0:	4413      	add	r3, r2
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80095a6:	e006      	b.n	80095b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	3301      	adds	r3, #1
 80095ac:	60fb      	str	r3, [r7, #12]
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2b07      	cmp	r3, #7
 80095b2:	d9e7      	bls.n	8009584 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80095b4:	bf00      	nop
 80095b6:	bf00      	nop
 80095b8:	3714      	adds	r7, #20
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	2000738c 	.word	0x2000738c

080095c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b086      	sub	sp, #24
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80095d8:	f001 fc08 	bl	800adec <vPortEnterCritical>
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80095e2:	b25b      	sxtb	r3, r3
 80095e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095e8:	d103      	bne.n	80095f2 <vQueueWaitForMessageRestricted+0x2a>
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095f8:	b25b      	sxtb	r3, r3
 80095fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095fe:	d103      	bne.n	8009608 <vQueueWaitForMessageRestricted+0x40>
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	2200      	movs	r2, #0
 8009604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009608:	f001 fc24 	bl	800ae54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009610:	2b00      	cmp	r3, #0
 8009612:	d106      	bne.n	8009622 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	3324      	adds	r3, #36	; 0x24
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	68b9      	ldr	r1, [r7, #8]
 800961c:	4618      	mov	r0, r3
 800961e:	f000 fc77 	bl	8009f10 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009622:	6978      	ldr	r0, [r7, #20]
 8009624:	f7ff ff26 	bl	8009474 <prvUnlockQueue>
	}
 8009628:	bf00      	nop
 800962a:	3718      	adds	r7, #24
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009630:	b580      	push	{r7, lr}
 8009632:	b08e      	sub	sp, #56	; 0x38
 8009634:	af04      	add	r7, sp, #16
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	607a      	str	r2, [r7, #4]
 800963c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800963e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009640:	2b00      	cmp	r3, #0
 8009642:	d10c      	bne.n	800965e <xTaskCreateStatic+0x2e>
	__asm volatile
 8009644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009648:	b672      	cpsid	i
 800964a:	f383 8811 	msr	BASEPRI, r3
 800964e:	f3bf 8f6f 	isb	sy
 8009652:	f3bf 8f4f 	dsb	sy
 8009656:	b662      	cpsie	i
 8009658:	623b      	str	r3, [r7, #32]
}
 800965a:	bf00      	nop
 800965c:	e7fe      	b.n	800965c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800965e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009660:	2b00      	cmp	r3, #0
 8009662:	d10c      	bne.n	800967e <xTaskCreateStatic+0x4e>
	__asm volatile
 8009664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009668:	b672      	cpsid	i
 800966a:	f383 8811 	msr	BASEPRI, r3
 800966e:	f3bf 8f6f 	isb	sy
 8009672:	f3bf 8f4f 	dsb	sy
 8009676:	b662      	cpsie	i
 8009678:	61fb      	str	r3, [r7, #28]
}
 800967a:	bf00      	nop
 800967c:	e7fe      	b.n	800967c <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800967e:	23a8      	movs	r3, #168	; 0xa8
 8009680:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	2ba8      	cmp	r3, #168	; 0xa8
 8009686:	d00c      	beq.n	80096a2 <xTaskCreateStatic+0x72>
	__asm volatile
 8009688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800968c:	b672      	cpsid	i
 800968e:	f383 8811 	msr	BASEPRI, r3
 8009692:	f3bf 8f6f 	isb	sy
 8009696:	f3bf 8f4f 	dsb	sy
 800969a:	b662      	cpsie	i
 800969c:	61bb      	str	r3, [r7, #24]
}
 800969e:	bf00      	nop
 80096a0:	e7fe      	b.n	80096a0 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80096a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80096a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d01e      	beq.n	80096e8 <xTaskCreateStatic+0xb8>
 80096aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d01b      	beq.n	80096e8 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80096b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80096b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80096b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80096ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096bc:	2202      	movs	r2, #2
 80096be:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80096c2:	2300      	movs	r3, #0
 80096c4:	9303      	str	r3, [sp, #12]
 80096c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c8:	9302      	str	r3, [sp, #8]
 80096ca:	f107 0314 	add.w	r3, r7, #20
 80096ce:	9301      	str	r3, [sp, #4]
 80096d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d2:	9300      	str	r3, [sp, #0]
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	68b9      	ldr	r1, [r7, #8]
 80096da:	68f8      	ldr	r0, [r7, #12]
 80096dc:	f000 f850 	bl	8009780 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80096e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80096e2:	f000 f8f5 	bl	80098d0 <prvAddNewTaskToReadyList>
 80096e6:	e001      	b.n	80096ec <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80096e8:	2300      	movs	r3, #0
 80096ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80096ec:	697b      	ldr	r3, [r7, #20]
	}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3728      	adds	r7, #40	; 0x28
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}

080096f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80096f6:	b580      	push	{r7, lr}
 80096f8:	b08c      	sub	sp, #48	; 0x30
 80096fa:	af04      	add	r7, sp, #16
 80096fc:	60f8      	str	r0, [r7, #12]
 80096fe:	60b9      	str	r1, [r7, #8]
 8009700:	603b      	str	r3, [r7, #0]
 8009702:	4613      	mov	r3, r2
 8009704:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009706:	88fb      	ldrh	r3, [r7, #6]
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	4618      	mov	r0, r3
 800970c:	f001 fc9a 	bl	800b044 <pvPortMalloc>
 8009710:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00e      	beq.n	8009736 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009718:	20a8      	movs	r0, #168	; 0xa8
 800971a:	f001 fc93 	bl	800b044 <pvPortMalloc>
 800971e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d003      	beq.n	800972e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	631a      	str	r2, [r3, #48]	; 0x30
 800972c:	e005      	b.n	800973a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800972e:	6978      	ldr	r0, [r7, #20]
 8009730:	f001 fd52 	bl	800b1d8 <vPortFree>
 8009734:	e001      	b.n	800973a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009736:	2300      	movs	r3, #0
 8009738:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d017      	beq.n	8009770 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	2200      	movs	r2, #0
 8009744:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009748:	88fa      	ldrh	r2, [r7, #6]
 800974a:	2300      	movs	r3, #0
 800974c:	9303      	str	r3, [sp, #12]
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	9302      	str	r3, [sp, #8]
 8009752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009754:	9301      	str	r3, [sp, #4]
 8009756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009758:	9300      	str	r3, [sp, #0]
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	68b9      	ldr	r1, [r7, #8]
 800975e:	68f8      	ldr	r0, [r7, #12]
 8009760:	f000 f80e 	bl	8009780 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009764:	69f8      	ldr	r0, [r7, #28]
 8009766:	f000 f8b3 	bl	80098d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800976a:	2301      	movs	r3, #1
 800976c:	61bb      	str	r3, [r7, #24]
 800976e:	e002      	b.n	8009776 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009770:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009774:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009776:	69bb      	ldr	r3, [r7, #24]
	}
 8009778:	4618      	mov	r0, r3
 800977a:	3720      	adds	r7, #32
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b088      	sub	sp, #32
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
 800978c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800978e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009790:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	009b      	lsls	r3, r3, #2
 8009796:	461a      	mov	r2, r3
 8009798:	21a5      	movs	r1, #165	; 0xa5
 800979a:	f011 f863 	bl	801a864 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800979e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097a2:	6879      	ldr	r1, [r7, #4]
 80097a4:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80097a8:	440b      	add	r3, r1
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	4413      	add	r3, r2
 80097ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80097b0:	69bb      	ldr	r3, [r7, #24]
 80097b2:	f023 0307 	bic.w	r3, r3, #7
 80097b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	f003 0307 	and.w	r3, r3, #7
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d00c      	beq.n	80097dc <prvInitialiseNewTask+0x5c>
	__asm volatile
 80097c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c6:	b672      	cpsid	i
 80097c8:	f383 8811 	msr	BASEPRI, r3
 80097cc:	f3bf 8f6f 	isb	sy
 80097d0:	f3bf 8f4f 	dsb	sy
 80097d4:	b662      	cpsie	i
 80097d6:	617b      	str	r3, [r7, #20]
}
 80097d8:	bf00      	nop
 80097da:	e7fe      	b.n	80097da <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d01f      	beq.n	8009822 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80097e2:	2300      	movs	r3, #0
 80097e4:	61fb      	str	r3, [r7, #28]
 80097e6:	e012      	b.n	800980e <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80097e8:	68ba      	ldr	r2, [r7, #8]
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	4413      	add	r3, r2
 80097ee:	7819      	ldrb	r1, [r3, #0]
 80097f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	4413      	add	r3, r2
 80097f6:	3334      	adds	r3, #52	; 0x34
 80097f8:	460a      	mov	r2, r1
 80097fa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80097fc:	68ba      	ldr	r2, [r7, #8]
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	4413      	add	r3, r2
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d006      	beq.n	8009816 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009808:	69fb      	ldr	r3, [r7, #28]
 800980a:	3301      	adds	r3, #1
 800980c:	61fb      	str	r3, [r7, #28]
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	2b0f      	cmp	r3, #15
 8009812:	d9e9      	bls.n	80097e8 <prvInitialiseNewTask+0x68>
 8009814:	e000      	b.n	8009818 <prvInitialiseNewTask+0x98>
			{
				break;
 8009816:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800981a:	2200      	movs	r2, #0
 800981c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009820:	e003      	b.n	800982a <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009824:	2200      	movs	r2, #0
 8009826:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800982a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800982c:	2b37      	cmp	r3, #55	; 0x37
 800982e:	d901      	bls.n	8009834 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009830:	2337      	movs	r3, #55	; 0x37
 8009832:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009836:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009838:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800983a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800983c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800983e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009842:	2200      	movs	r2, #0
 8009844:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009848:	3304      	adds	r3, #4
 800984a:	4618      	mov	r0, r3
 800984c:	f7ff f952 	bl	8008af4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009852:	3318      	adds	r3, #24
 8009854:	4618      	mov	r0, r3
 8009856:	f7ff f94d 	bl	8008af4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800985a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800985c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800985e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009862:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009868:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800986a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800986c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800986e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009872:	2200      	movs	r2, #0
 8009874:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800987a:	2200      	movs	r2, #0
 800987c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009882:	3354      	adds	r3, #84	; 0x54
 8009884:	224c      	movs	r2, #76	; 0x4c
 8009886:	2100      	movs	r1, #0
 8009888:	4618      	mov	r0, r3
 800988a:	f010 ffeb 	bl	801a864 <memset>
 800988e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009890:	4a0c      	ldr	r2, [pc, #48]	; (80098c4 <prvInitialiseNewTask+0x144>)
 8009892:	659a      	str	r2, [r3, #88]	; 0x58
 8009894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009896:	4a0c      	ldr	r2, [pc, #48]	; (80098c8 <prvInitialiseNewTask+0x148>)
 8009898:	65da      	str	r2, [r3, #92]	; 0x5c
 800989a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800989c:	4a0b      	ldr	r2, [pc, #44]	; (80098cc <prvInitialiseNewTask+0x14c>)
 800989e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80098a0:	683a      	ldr	r2, [r7, #0]
 80098a2:	68f9      	ldr	r1, [r7, #12]
 80098a4:	69b8      	ldr	r0, [r7, #24]
 80098a6:	f001 f993 	bl	800abd0 <pxPortInitialiseStack>
 80098aa:	4602      	mov	r2, r0
 80098ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80098b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d002      	beq.n	80098bc <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80098b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098ba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098bc:	bf00      	nop
 80098be:	3720      	adds	r7, #32
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	200106d4 	.word	0x200106d4
 80098c8:	2001073c 	.word	0x2001073c
 80098cc:	200107a4 	.word	0x200107a4

080098d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b082      	sub	sp, #8
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80098d8:	f001 fa88 	bl	800adec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80098dc:	4b2d      	ldr	r3, [pc, #180]	; (8009994 <prvAddNewTaskToReadyList+0xc4>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	3301      	adds	r3, #1
 80098e2:	4a2c      	ldr	r2, [pc, #176]	; (8009994 <prvAddNewTaskToReadyList+0xc4>)
 80098e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80098e6:	4b2c      	ldr	r3, [pc, #176]	; (8009998 <prvAddNewTaskToReadyList+0xc8>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d109      	bne.n	8009902 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80098ee:	4a2a      	ldr	r2, [pc, #168]	; (8009998 <prvAddNewTaskToReadyList+0xc8>)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80098f4:	4b27      	ldr	r3, [pc, #156]	; (8009994 <prvAddNewTaskToReadyList+0xc4>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d110      	bne.n	800991e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80098fc:	f000 fc64 	bl	800a1c8 <prvInitialiseTaskLists>
 8009900:	e00d      	b.n	800991e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009902:	4b26      	ldr	r3, [pc, #152]	; (800999c <prvAddNewTaskToReadyList+0xcc>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d109      	bne.n	800991e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800990a:	4b23      	ldr	r3, [pc, #140]	; (8009998 <prvAddNewTaskToReadyList+0xc8>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009914:	429a      	cmp	r2, r3
 8009916:	d802      	bhi.n	800991e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009918:	4a1f      	ldr	r2, [pc, #124]	; (8009998 <prvAddNewTaskToReadyList+0xc8>)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800991e:	4b20      	ldr	r3, [pc, #128]	; (80099a0 <prvAddNewTaskToReadyList+0xd0>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	3301      	adds	r3, #1
 8009924:	4a1e      	ldr	r2, [pc, #120]	; (80099a0 <prvAddNewTaskToReadyList+0xd0>)
 8009926:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009928:	4b1d      	ldr	r3, [pc, #116]	; (80099a0 <prvAddNewTaskToReadyList+0xd0>)
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009934:	4b1b      	ldr	r3, [pc, #108]	; (80099a4 <prvAddNewTaskToReadyList+0xd4>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	429a      	cmp	r2, r3
 800993a:	d903      	bls.n	8009944 <prvAddNewTaskToReadyList+0x74>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009940:	4a18      	ldr	r2, [pc, #96]	; (80099a4 <prvAddNewTaskToReadyList+0xd4>)
 8009942:	6013      	str	r3, [r2, #0]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009948:	4613      	mov	r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4413      	add	r3, r2
 800994e:	009b      	lsls	r3, r3, #2
 8009950:	4a15      	ldr	r2, [pc, #84]	; (80099a8 <prvAddNewTaskToReadyList+0xd8>)
 8009952:	441a      	add	r2, r3
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	3304      	adds	r3, #4
 8009958:	4619      	mov	r1, r3
 800995a:	4610      	mov	r0, r2
 800995c:	f7ff f8d7 	bl	8008b0e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009960:	f001 fa78 	bl	800ae54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009964:	4b0d      	ldr	r3, [pc, #52]	; (800999c <prvAddNewTaskToReadyList+0xcc>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d00e      	beq.n	800998a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800996c:	4b0a      	ldr	r3, [pc, #40]	; (8009998 <prvAddNewTaskToReadyList+0xc8>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009976:	429a      	cmp	r2, r3
 8009978:	d207      	bcs.n	800998a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800997a:	4b0c      	ldr	r3, [pc, #48]	; (80099ac <prvAddNewTaskToReadyList+0xdc>)
 800997c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009980:	601a      	str	r2, [r3, #0]
 8009982:	f3bf 8f4f 	dsb	sy
 8009986:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800998a:	bf00      	nop
 800998c:	3708      	adds	r7, #8
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	200078a0 	.word	0x200078a0
 8009998:	200073cc 	.word	0x200073cc
 800999c:	200078ac 	.word	0x200078ac
 80099a0:	200078bc 	.word	0x200078bc
 80099a4:	200078a8 	.word	0x200078a8
 80099a8:	200073d0 	.word	0x200073d0
 80099ac:	e000ed04 	.word	0xe000ed04

080099b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80099b8:	2300      	movs	r3, #0
 80099ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d019      	beq.n	80099f6 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80099c2:	4b14      	ldr	r3, [pc, #80]	; (8009a14 <vTaskDelay+0x64>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d00c      	beq.n	80099e4 <vTaskDelay+0x34>
	__asm volatile
 80099ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ce:	b672      	cpsid	i
 80099d0:	f383 8811 	msr	BASEPRI, r3
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	f3bf 8f4f 	dsb	sy
 80099dc:	b662      	cpsie	i
 80099de:	60bb      	str	r3, [r7, #8]
}
 80099e0:	bf00      	nop
 80099e2:	e7fe      	b.n	80099e2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80099e4:	f000 f88e 	bl	8009b04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80099e8:	2100      	movs	r1, #0
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 fd40 	bl	800a470 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80099f0:	f000 f896 	bl	8009b20 <xTaskResumeAll>
 80099f4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d107      	bne.n	8009a0c <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80099fc:	4b06      	ldr	r3, [pc, #24]	; (8009a18 <vTaskDelay+0x68>)
 80099fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a02:	601a      	str	r2, [r3, #0]
 8009a04:	f3bf 8f4f 	dsb	sy
 8009a08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009a0c:	bf00      	nop
 8009a0e:	3710      	adds	r7, #16
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	200078c8 	.word	0x200078c8
 8009a18:	e000ed04 	.word	0xe000ed04

08009a1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b08a      	sub	sp, #40	; 0x28
 8009a20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009a22:	2300      	movs	r3, #0
 8009a24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009a26:	2300      	movs	r3, #0
 8009a28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009a2a:	463a      	mov	r2, r7
 8009a2c:	1d39      	adds	r1, r7, #4
 8009a2e:	f107 0308 	add.w	r3, r7, #8
 8009a32:	4618      	mov	r0, r3
 8009a34:	f7ff f80a 	bl	8008a4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009a38:	6839      	ldr	r1, [r7, #0]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	68ba      	ldr	r2, [r7, #8]
 8009a3e:	9202      	str	r2, [sp, #8]
 8009a40:	9301      	str	r3, [sp, #4]
 8009a42:	2300      	movs	r3, #0
 8009a44:	9300      	str	r3, [sp, #0]
 8009a46:	2300      	movs	r3, #0
 8009a48:	460a      	mov	r2, r1
 8009a4a:	4926      	ldr	r1, [pc, #152]	; (8009ae4 <vTaskStartScheduler+0xc8>)
 8009a4c:	4826      	ldr	r0, [pc, #152]	; (8009ae8 <vTaskStartScheduler+0xcc>)
 8009a4e:	f7ff fdef 	bl	8009630 <xTaskCreateStatic>
 8009a52:	4603      	mov	r3, r0
 8009a54:	4a25      	ldr	r2, [pc, #148]	; (8009aec <vTaskStartScheduler+0xd0>)
 8009a56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009a58:	4b24      	ldr	r3, [pc, #144]	; (8009aec <vTaskStartScheduler+0xd0>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d002      	beq.n	8009a66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009a60:	2301      	movs	r3, #1
 8009a62:	617b      	str	r3, [r7, #20]
 8009a64:	e001      	b.n	8009a6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009a66:	2300      	movs	r3, #0
 8009a68:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d102      	bne.n	8009a76 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009a70:	f000 fd52 	bl	800a518 <xTimerCreateTimerTask>
 8009a74:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	d11d      	bne.n	8009ab8 <vTaskStartScheduler+0x9c>
	__asm volatile
 8009a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a80:	b672      	cpsid	i
 8009a82:	f383 8811 	msr	BASEPRI, r3
 8009a86:	f3bf 8f6f 	isb	sy
 8009a8a:	f3bf 8f4f 	dsb	sy
 8009a8e:	b662      	cpsie	i
 8009a90:	613b      	str	r3, [r7, #16]
}
 8009a92:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009a94:	4b16      	ldr	r3, [pc, #88]	; (8009af0 <vTaskStartScheduler+0xd4>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	3354      	adds	r3, #84	; 0x54
 8009a9a:	4a16      	ldr	r2, [pc, #88]	; (8009af4 <vTaskStartScheduler+0xd8>)
 8009a9c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009a9e:	4b16      	ldr	r3, [pc, #88]	; (8009af8 <vTaskStartScheduler+0xdc>)
 8009aa0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009aa4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009aa6:	4b15      	ldr	r3, [pc, #84]	; (8009afc <vTaskStartScheduler+0xe0>)
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009aac:	4b14      	ldr	r3, [pc, #80]	; (8009b00 <vTaskStartScheduler+0xe4>)
 8009aae:	2200      	movs	r2, #0
 8009ab0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ab2:	f001 f91d 	bl	800acf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ab6:	e010      	b.n	8009ada <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009abe:	d10c      	bne.n	8009ada <vTaskStartScheduler+0xbe>
	__asm volatile
 8009ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac4:	b672      	cpsid	i
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	b662      	cpsie	i
 8009ad4:	60fb      	str	r3, [r7, #12]
}
 8009ad6:	bf00      	nop
 8009ad8:	e7fe      	b.n	8009ad8 <vTaskStartScheduler+0xbc>
}
 8009ada:	bf00      	nop
 8009adc:	3718      	adds	r7, #24
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	0801b8c8 	.word	0x0801b8c8
 8009ae8:	0800a199 	.word	0x0800a199
 8009aec:	200078c4 	.word	0x200078c4
 8009af0:	200073cc 	.word	0x200073cc
 8009af4:	20001de8 	.word	0x20001de8
 8009af8:	200078c0 	.word	0x200078c0
 8009afc:	200078ac 	.word	0x200078ac
 8009b00:	200078a4 	.word	0x200078a4

08009b04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009b04:	b480      	push	{r7}
 8009b06:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009b08:	4b04      	ldr	r3, [pc, #16]	; (8009b1c <vTaskSuspendAll+0x18>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	4a03      	ldr	r2, [pc, #12]	; (8009b1c <vTaskSuspendAll+0x18>)
 8009b10:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009b12:	bf00      	nop
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr
 8009b1c:	200078c8 	.word	0x200078c8

08009b20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009b26:	2300      	movs	r3, #0
 8009b28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009b2e:	4b43      	ldr	r3, [pc, #268]	; (8009c3c <xTaskResumeAll+0x11c>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10c      	bne.n	8009b50 <xTaskResumeAll+0x30>
	__asm volatile
 8009b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3a:	b672      	cpsid	i
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	b662      	cpsie	i
 8009b4a:	603b      	str	r3, [r7, #0]
}
 8009b4c:	bf00      	nop
 8009b4e:	e7fe      	b.n	8009b4e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009b50:	f001 f94c 	bl	800adec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009b54:	4b39      	ldr	r3, [pc, #228]	; (8009c3c <xTaskResumeAll+0x11c>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	3b01      	subs	r3, #1
 8009b5a:	4a38      	ldr	r2, [pc, #224]	; (8009c3c <xTaskResumeAll+0x11c>)
 8009b5c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b5e:	4b37      	ldr	r3, [pc, #220]	; (8009c3c <xTaskResumeAll+0x11c>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d162      	bne.n	8009c2c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009b66:	4b36      	ldr	r3, [pc, #216]	; (8009c40 <xTaskResumeAll+0x120>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d05e      	beq.n	8009c2c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b6e:	e02f      	b.n	8009bd0 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b70:	4b34      	ldr	r3, [pc, #208]	; (8009c44 <xTaskResumeAll+0x124>)
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	3318      	adds	r3, #24
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	f7ff f823 	bl	8008bc8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	3304      	adds	r3, #4
 8009b86:	4618      	mov	r0, r3
 8009b88:	f7ff f81e 	bl	8008bc8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b90:	4b2d      	ldr	r3, [pc, #180]	; (8009c48 <xTaskResumeAll+0x128>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d903      	bls.n	8009ba0 <xTaskResumeAll+0x80>
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b9c:	4a2a      	ldr	r2, [pc, #168]	; (8009c48 <xTaskResumeAll+0x128>)
 8009b9e:	6013      	str	r3, [r2, #0]
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ba4:	4613      	mov	r3, r2
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	4413      	add	r3, r2
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	4a27      	ldr	r2, [pc, #156]	; (8009c4c <xTaskResumeAll+0x12c>)
 8009bae:	441a      	add	r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	3304      	adds	r3, #4
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	4610      	mov	r0, r2
 8009bb8:	f7fe ffa9 	bl	8008b0e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bc0:	4b23      	ldr	r3, [pc, #140]	; (8009c50 <xTaskResumeAll+0x130>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d302      	bcc.n	8009bd0 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8009bca:	4b22      	ldr	r3, [pc, #136]	; (8009c54 <xTaskResumeAll+0x134>)
 8009bcc:	2201      	movs	r2, #1
 8009bce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009bd0:	4b1c      	ldr	r3, [pc, #112]	; (8009c44 <xTaskResumeAll+0x124>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d1cb      	bne.n	8009b70 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d001      	beq.n	8009be2 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009bde:	f000 fb97 	bl	800a310 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009be2:	4b1d      	ldr	r3, [pc, #116]	; (8009c58 <xTaskResumeAll+0x138>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d010      	beq.n	8009c10 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009bee:	f000 f847 	bl	8009c80 <xTaskIncrementTick>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d002      	beq.n	8009bfe <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8009bf8:	4b16      	ldr	r3, [pc, #88]	; (8009c54 <xTaskResumeAll+0x134>)
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	3b01      	subs	r3, #1
 8009c02:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d1f1      	bne.n	8009bee <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8009c0a:	4b13      	ldr	r3, [pc, #76]	; (8009c58 <xTaskResumeAll+0x138>)
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009c10:	4b10      	ldr	r3, [pc, #64]	; (8009c54 <xTaskResumeAll+0x134>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d009      	beq.n	8009c2c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009c1c:	4b0f      	ldr	r3, [pc, #60]	; (8009c5c <xTaskResumeAll+0x13c>)
 8009c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c22:	601a      	str	r2, [r3, #0]
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009c2c:	f001 f912 	bl	800ae54 <vPortExitCritical>

	return xAlreadyYielded;
 8009c30:	68bb      	ldr	r3, [r7, #8]
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	200078c8 	.word	0x200078c8
 8009c40:	200078a0 	.word	0x200078a0
 8009c44:	20007860 	.word	0x20007860
 8009c48:	200078a8 	.word	0x200078a8
 8009c4c:	200073d0 	.word	0x200073d0
 8009c50:	200073cc 	.word	0x200073cc
 8009c54:	200078b4 	.word	0x200078b4
 8009c58:	200078b0 	.word	0x200078b0
 8009c5c:	e000ed04 	.word	0xe000ed04

08009c60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009c60:	b480      	push	{r7}
 8009c62:	b083      	sub	sp, #12
 8009c64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009c66:	4b05      	ldr	r3, [pc, #20]	; (8009c7c <xTaskGetTickCount+0x1c>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009c6c:	687b      	ldr	r3, [r7, #4]
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	370c      	adds	r7, #12
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr
 8009c7a:	bf00      	nop
 8009c7c:	200078a4 	.word	0x200078a4

08009c80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b086      	sub	sp, #24
 8009c84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009c86:	2300      	movs	r3, #0
 8009c88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c8a:	4b50      	ldr	r3, [pc, #320]	; (8009dcc <xTaskIncrementTick+0x14c>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f040 808b 	bne.w	8009daa <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009c94:	4b4e      	ldr	r3, [pc, #312]	; (8009dd0 <xTaskIncrementTick+0x150>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009c9c:	4a4c      	ldr	r2, [pc, #304]	; (8009dd0 <xTaskIncrementTick+0x150>)
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d122      	bne.n	8009cee <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8009ca8:	4b4a      	ldr	r3, [pc, #296]	; (8009dd4 <xTaskIncrementTick+0x154>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d00c      	beq.n	8009ccc <xTaskIncrementTick+0x4c>
	__asm volatile
 8009cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb6:	b672      	cpsid	i
 8009cb8:	f383 8811 	msr	BASEPRI, r3
 8009cbc:	f3bf 8f6f 	isb	sy
 8009cc0:	f3bf 8f4f 	dsb	sy
 8009cc4:	b662      	cpsie	i
 8009cc6:	603b      	str	r3, [r7, #0]
}
 8009cc8:	bf00      	nop
 8009cca:	e7fe      	b.n	8009cca <xTaskIncrementTick+0x4a>
 8009ccc:	4b41      	ldr	r3, [pc, #260]	; (8009dd4 <xTaskIncrementTick+0x154>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	60fb      	str	r3, [r7, #12]
 8009cd2:	4b41      	ldr	r3, [pc, #260]	; (8009dd8 <xTaskIncrementTick+0x158>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a3f      	ldr	r2, [pc, #252]	; (8009dd4 <xTaskIncrementTick+0x154>)
 8009cd8:	6013      	str	r3, [r2, #0]
 8009cda:	4a3f      	ldr	r2, [pc, #252]	; (8009dd8 <xTaskIncrementTick+0x158>)
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6013      	str	r3, [r2, #0]
 8009ce0:	4b3e      	ldr	r3, [pc, #248]	; (8009ddc <xTaskIncrementTick+0x15c>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	4a3d      	ldr	r2, [pc, #244]	; (8009ddc <xTaskIncrementTick+0x15c>)
 8009ce8:	6013      	str	r3, [r2, #0]
 8009cea:	f000 fb11 	bl	800a310 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009cee:	4b3c      	ldr	r3, [pc, #240]	; (8009de0 <xTaskIncrementTick+0x160>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	693a      	ldr	r2, [r7, #16]
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d349      	bcc.n	8009d8c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009cf8:	4b36      	ldr	r3, [pc, #216]	; (8009dd4 <xTaskIncrementTick+0x154>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d104      	bne.n	8009d0c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d02:	4b37      	ldr	r3, [pc, #220]	; (8009de0 <xTaskIncrementTick+0x160>)
 8009d04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d08:	601a      	str	r2, [r3, #0]
					break;
 8009d0a:	e03f      	b.n	8009d8c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d0c:	4b31      	ldr	r3, [pc, #196]	; (8009dd4 <xTaskIncrementTick+0x154>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009d1c:	693a      	ldr	r2, [r7, #16]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d203      	bcs.n	8009d2c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009d24:	4a2e      	ldr	r2, [pc, #184]	; (8009de0 <xTaskIncrementTick+0x160>)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009d2a:	e02f      	b.n	8009d8c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	3304      	adds	r3, #4
 8009d30:	4618      	mov	r0, r3
 8009d32:	f7fe ff49 	bl	8008bc8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d004      	beq.n	8009d48 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	3318      	adds	r3, #24
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fe ff40 	bl	8008bc8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d4c:	4b25      	ldr	r3, [pc, #148]	; (8009de4 <xTaskIncrementTick+0x164>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d903      	bls.n	8009d5c <xTaskIncrementTick+0xdc>
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d58:	4a22      	ldr	r2, [pc, #136]	; (8009de4 <xTaskIncrementTick+0x164>)
 8009d5a:	6013      	str	r3, [r2, #0]
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d60:	4613      	mov	r3, r2
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	4413      	add	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	4a1f      	ldr	r2, [pc, #124]	; (8009de8 <xTaskIncrementTick+0x168>)
 8009d6a:	441a      	add	r2, r3
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	3304      	adds	r3, #4
 8009d70:	4619      	mov	r1, r3
 8009d72:	4610      	mov	r0, r2
 8009d74:	f7fe fecb 	bl	8008b0e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d7c:	4b1b      	ldr	r3, [pc, #108]	; (8009dec <xTaskIncrementTick+0x16c>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d3b8      	bcc.n	8009cf8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8009d86:	2301      	movs	r3, #1
 8009d88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d8a:	e7b5      	b.n	8009cf8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009d8c:	4b17      	ldr	r3, [pc, #92]	; (8009dec <xTaskIncrementTick+0x16c>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d92:	4915      	ldr	r1, [pc, #84]	; (8009de8 <xTaskIncrementTick+0x168>)
 8009d94:	4613      	mov	r3, r2
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	4413      	add	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	440b      	add	r3, r1
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2b01      	cmp	r3, #1
 8009da2:	d907      	bls.n	8009db4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8009da4:	2301      	movs	r3, #1
 8009da6:	617b      	str	r3, [r7, #20]
 8009da8:	e004      	b.n	8009db4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009daa:	4b11      	ldr	r3, [pc, #68]	; (8009df0 <xTaskIncrementTick+0x170>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	3301      	adds	r3, #1
 8009db0:	4a0f      	ldr	r2, [pc, #60]	; (8009df0 <xTaskIncrementTick+0x170>)
 8009db2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009db4:	4b0f      	ldr	r3, [pc, #60]	; (8009df4 <xTaskIncrementTick+0x174>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d001      	beq.n	8009dc0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009dc0:	697b      	ldr	r3, [r7, #20]
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3718      	adds	r7, #24
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
 8009dca:	bf00      	nop
 8009dcc:	200078c8 	.word	0x200078c8
 8009dd0:	200078a4 	.word	0x200078a4
 8009dd4:	20007858 	.word	0x20007858
 8009dd8:	2000785c 	.word	0x2000785c
 8009ddc:	200078b8 	.word	0x200078b8
 8009de0:	200078c0 	.word	0x200078c0
 8009de4:	200078a8 	.word	0x200078a8
 8009de8:	200073d0 	.word	0x200073d0
 8009dec:	200073cc 	.word	0x200073cc
 8009df0:	200078b0 	.word	0x200078b0
 8009df4:	200078b4 	.word	0x200078b4

08009df8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b085      	sub	sp, #20
 8009dfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009dfe:	4b2b      	ldr	r3, [pc, #172]	; (8009eac <vTaskSwitchContext+0xb4>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d003      	beq.n	8009e0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009e06:	4b2a      	ldr	r3, [pc, #168]	; (8009eb0 <vTaskSwitchContext+0xb8>)
 8009e08:	2201      	movs	r2, #1
 8009e0a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009e0c:	e048      	b.n	8009ea0 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 8009e0e:	4b28      	ldr	r3, [pc, #160]	; (8009eb0 <vTaskSwitchContext+0xb8>)
 8009e10:	2200      	movs	r2, #0
 8009e12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e14:	4b27      	ldr	r3, [pc, #156]	; (8009eb4 <vTaskSwitchContext+0xbc>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	60fb      	str	r3, [r7, #12]
 8009e1a:	e012      	b.n	8009e42 <vTaskSwitchContext+0x4a>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d10c      	bne.n	8009e3c <vTaskSwitchContext+0x44>
	__asm volatile
 8009e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e26:	b672      	cpsid	i
 8009e28:	f383 8811 	msr	BASEPRI, r3
 8009e2c:	f3bf 8f6f 	isb	sy
 8009e30:	f3bf 8f4f 	dsb	sy
 8009e34:	b662      	cpsie	i
 8009e36:	607b      	str	r3, [r7, #4]
}
 8009e38:	bf00      	nop
 8009e3a:	e7fe      	b.n	8009e3a <vTaskSwitchContext+0x42>
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	3b01      	subs	r3, #1
 8009e40:	60fb      	str	r3, [r7, #12]
 8009e42:	491d      	ldr	r1, [pc, #116]	; (8009eb8 <vTaskSwitchContext+0xc0>)
 8009e44:	68fa      	ldr	r2, [r7, #12]
 8009e46:	4613      	mov	r3, r2
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	4413      	add	r3, r2
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	440b      	add	r3, r1
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d0e2      	beq.n	8009e1c <vTaskSwitchContext+0x24>
 8009e56:	68fa      	ldr	r2, [r7, #12]
 8009e58:	4613      	mov	r3, r2
 8009e5a:	009b      	lsls	r3, r3, #2
 8009e5c:	4413      	add	r3, r2
 8009e5e:	009b      	lsls	r3, r3, #2
 8009e60:	4a15      	ldr	r2, [pc, #84]	; (8009eb8 <vTaskSwitchContext+0xc0>)
 8009e62:	4413      	add	r3, r2
 8009e64:	60bb      	str	r3, [r7, #8]
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	685a      	ldr	r2, [r3, #4]
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	605a      	str	r2, [r3, #4]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	685a      	ldr	r2, [r3, #4]
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	3308      	adds	r3, #8
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d104      	bne.n	8009e86 <vTaskSwitchContext+0x8e>
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	685a      	ldr	r2, [r3, #4]
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	605a      	str	r2, [r3, #4]
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	4a0b      	ldr	r2, [pc, #44]	; (8009ebc <vTaskSwitchContext+0xc4>)
 8009e8e:	6013      	str	r3, [r2, #0]
 8009e90:	4a08      	ldr	r2, [pc, #32]	; (8009eb4 <vTaskSwitchContext+0xbc>)
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e96:	4b09      	ldr	r3, [pc, #36]	; (8009ebc <vTaskSwitchContext+0xc4>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	3354      	adds	r3, #84	; 0x54
 8009e9c:	4a08      	ldr	r2, [pc, #32]	; (8009ec0 <vTaskSwitchContext+0xc8>)
 8009e9e:	6013      	str	r3, [r2, #0]
}
 8009ea0:	bf00      	nop
 8009ea2:	3714      	adds	r7, #20
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr
 8009eac:	200078c8 	.word	0x200078c8
 8009eb0:	200078b4 	.word	0x200078b4
 8009eb4:	200078a8 	.word	0x200078a8
 8009eb8:	200073d0 	.word	0x200073d0
 8009ebc:	200073cc 	.word	0x200073cc
 8009ec0:	20001de8 	.word	0x20001de8

08009ec4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d10c      	bne.n	8009eee <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8009ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed8:	b672      	cpsid	i
 8009eda:	f383 8811 	msr	BASEPRI, r3
 8009ede:	f3bf 8f6f 	isb	sy
 8009ee2:	f3bf 8f4f 	dsb	sy
 8009ee6:	b662      	cpsie	i
 8009ee8:	60fb      	str	r3, [r7, #12]
}
 8009eea:	bf00      	nop
 8009eec:	e7fe      	b.n	8009eec <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009eee:	4b07      	ldr	r3, [pc, #28]	; (8009f0c <vTaskPlaceOnEventList+0x48>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	3318      	adds	r3, #24
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f7fe fe2d 	bl	8008b56 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009efc:	2101      	movs	r1, #1
 8009efe:	6838      	ldr	r0, [r7, #0]
 8009f00:	f000 fab6 	bl	800a470 <prvAddCurrentTaskToDelayedList>
}
 8009f04:	bf00      	nop
 8009f06:	3710      	adds	r7, #16
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	200073cc 	.word	0x200073cc

08009f10 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b086      	sub	sp, #24
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d10c      	bne.n	8009f3c <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8009f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f26:	b672      	cpsid	i
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	b662      	cpsie	i
 8009f36:	617b      	str	r3, [r7, #20]
}
 8009f38:	bf00      	nop
 8009f3a:	e7fe      	b.n	8009f3a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009f3c:	4b0a      	ldr	r3, [pc, #40]	; (8009f68 <vTaskPlaceOnEventListRestricted+0x58>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	3318      	adds	r3, #24
 8009f42:	4619      	mov	r1, r3
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f7fe fde2 	bl	8008b0e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d002      	beq.n	8009f56 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8009f50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009f54:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009f56:	6879      	ldr	r1, [r7, #4]
 8009f58:	68b8      	ldr	r0, [r7, #8]
 8009f5a:	f000 fa89 	bl	800a470 <prvAddCurrentTaskToDelayedList>
	}
 8009f5e:	bf00      	nop
 8009f60:	3718      	adds	r7, #24
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	200073cc 	.word	0x200073cc

08009f6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b086      	sub	sp, #24
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	68db      	ldr	r3, [r3, #12]
 8009f78:	68db      	ldr	r3, [r3, #12]
 8009f7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d10c      	bne.n	8009f9c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8009f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f86:	b672      	cpsid	i
 8009f88:	f383 8811 	msr	BASEPRI, r3
 8009f8c:	f3bf 8f6f 	isb	sy
 8009f90:	f3bf 8f4f 	dsb	sy
 8009f94:	b662      	cpsie	i
 8009f96:	60fb      	str	r3, [r7, #12]
}
 8009f98:	bf00      	nop
 8009f9a:	e7fe      	b.n	8009f9a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	3318      	adds	r3, #24
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fe fe11 	bl	8008bc8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fa6:	4b1e      	ldr	r3, [pc, #120]	; (800a020 <xTaskRemoveFromEventList+0xb4>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d11d      	bne.n	8009fea <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	3304      	adds	r3, #4
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f7fe fe08 	bl	8008bc8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fbc:	4b19      	ldr	r3, [pc, #100]	; (800a024 <xTaskRemoveFromEventList+0xb8>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d903      	bls.n	8009fcc <xTaskRemoveFromEventList+0x60>
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fc8:	4a16      	ldr	r2, [pc, #88]	; (800a024 <xTaskRemoveFromEventList+0xb8>)
 8009fca:	6013      	str	r3, [r2, #0]
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fd0:	4613      	mov	r3, r2
 8009fd2:	009b      	lsls	r3, r3, #2
 8009fd4:	4413      	add	r3, r2
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	4a13      	ldr	r2, [pc, #76]	; (800a028 <xTaskRemoveFromEventList+0xbc>)
 8009fda:	441a      	add	r2, r3
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	3304      	adds	r3, #4
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	4610      	mov	r0, r2
 8009fe4:	f7fe fd93 	bl	8008b0e <vListInsertEnd>
 8009fe8:	e005      	b.n	8009ff6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	3318      	adds	r3, #24
 8009fee:	4619      	mov	r1, r3
 8009ff0:	480e      	ldr	r0, [pc, #56]	; (800a02c <xTaskRemoveFromEventList+0xc0>)
 8009ff2:	f7fe fd8c 	bl	8008b0e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ffa:	4b0d      	ldr	r3, [pc, #52]	; (800a030 <xTaskRemoveFromEventList+0xc4>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a000:	429a      	cmp	r2, r3
 800a002:	d905      	bls.n	800a010 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a004:	2301      	movs	r3, #1
 800a006:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a008:	4b0a      	ldr	r3, [pc, #40]	; (800a034 <xTaskRemoveFromEventList+0xc8>)
 800a00a:	2201      	movs	r2, #1
 800a00c:	601a      	str	r2, [r3, #0]
 800a00e:	e001      	b.n	800a014 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800a010:	2300      	movs	r3, #0
 800a012:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a014:	697b      	ldr	r3, [r7, #20]
}
 800a016:	4618      	mov	r0, r3
 800a018:	3718      	adds	r7, #24
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}
 800a01e:	bf00      	nop
 800a020:	200078c8 	.word	0x200078c8
 800a024:	200078a8 	.word	0x200078a8
 800a028:	200073d0 	.word	0x200073d0
 800a02c:	20007860 	.word	0x20007860
 800a030:	200073cc 	.word	0x200073cc
 800a034:	200078b4 	.word	0x200078b4

0800a038 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d10c      	bne.n	800a060 <vTaskSetTimeOutState+0x28>
	__asm volatile
 800a046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a04a:	b672      	cpsid	i
 800a04c:	f383 8811 	msr	BASEPRI, r3
 800a050:	f3bf 8f6f 	isb	sy
 800a054:	f3bf 8f4f 	dsb	sy
 800a058:	b662      	cpsie	i
 800a05a:	60fb      	str	r3, [r7, #12]
}
 800a05c:	bf00      	nop
 800a05e:	e7fe      	b.n	800a05e <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 800a060:	f000 fec4 	bl	800adec <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a064:	4b06      	ldr	r3, [pc, #24]	; (800a080 <vTaskSetTimeOutState+0x48>)
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800a06c:	4b05      	ldr	r3, [pc, #20]	; (800a084 <vTaskSetTimeOutState+0x4c>)
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800a074:	f000 feee 	bl	800ae54 <vPortExitCritical>
}
 800a078:	bf00      	nop
 800a07a:	3710      	adds	r7, #16
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}
 800a080:	200078b8 	.word	0x200078b8
 800a084:	200078a4 	.word	0x200078a4

0800a088 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a090:	4b06      	ldr	r3, [pc, #24]	; (800a0ac <vTaskInternalSetTimeOutState+0x24>)
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a098:	4b05      	ldr	r3, [pc, #20]	; (800a0b0 <vTaskInternalSetTimeOutState+0x28>)
 800a09a:	681a      	ldr	r2, [r3, #0]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	605a      	str	r2, [r3, #4]
}
 800a0a0:	bf00      	nop
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr
 800a0ac:	200078b8 	.word	0x200078b8
 800a0b0:	200078a4 	.word	0x200078a4

0800a0b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b088      	sub	sp, #32
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d10c      	bne.n	800a0de <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800a0c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c8:	b672      	cpsid	i
 800a0ca:	f383 8811 	msr	BASEPRI, r3
 800a0ce:	f3bf 8f6f 	isb	sy
 800a0d2:	f3bf 8f4f 	dsb	sy
 800a0d6:	b662      	cpsie	i
 800a0d8:	613b      	str	r3, [r7, #16]
}
 800a0da:	bf00      	nop
 800a0dc:	e7fe      	b.n	800a0dc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d10c      	bne.n	800a0fe <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800a0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e8:	b672      	cpsid	i
 800a0ea:	f383 8811 	msr	BASEPRI, r3
 800a0ee:	f3bf 8f6f 	isb	sy
 800a0f2:	f3bf 8f4f 	dsb	sy
 800a0f6:	b662      	cpsie	i
 800a0f8:	60fb      	str	r3, [r7, #12]
}
 800a0fa:	bf00      	nop
 800a0fc:	e7fe      	b.n	800a0fc <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800a0fe:	f000 fe75 	bl	800adec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a102:	4b1d      	ldr	r3, [pc, #116]	; (800a178 <xTaskCheckForTimeOut+0xc4>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	69ba      	ldr	r2, [r7, #24]
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a11a:	d102      	bne.n	800a122 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a11c:	2300      	movs	r3, #0
 800a11e:	61fb      	str	r3, [r7, #28]
 800a120:	e023      	b.n	800a16a <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	4b15      	ldr	r3, [pc, #84]	; (800a17c <xTaskCheckForTimeOut+0xc8>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d007      	beq.n	800a13e <xTaskCheckForTimeOut+0x8a>
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	69ba      	ldr	r2, [r7, #24]
 800a134:	429a      	cmp	r2, r3
 800a136:	d302      	bcc.n	800a13e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a138:	2301      	movs	r3, #1
 800a13a:	61fb      	str	r3, [r7, #28]
 800a13c:	e015      	b.n	800a16a <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	429a      	cmp	r2, r3
 800a146:	d20b      	bcs.n	800a160 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	1ad2      	subs	r2, r2, r3
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f7ff ff97 	bl	800a088 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a15a:	2300      	movs	r3, #0
 800a15c:	61fb      	str	r3, [r7, #28]
 800a15e:	e004      	b.n	800a16a <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	2200      	movs	r2, #0
 800a164:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a166:	2301      	movs	r3, #1
 800a168:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a16a:	f000 fe73 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 800a16e:	69fb      	ldr	r3, [r7, #28]
}
 800a170:	4618      	mov	r0, r3
 800a172:	3720      	adds	r7, #32
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}
 800a178:	200078a4 	.word	0x200078a4
 800a17c:	200078b8 	.word	0x200078b8

0800a180 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a180:	b480      	push	{r7}
 800a182:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a184:	4b03      	ldr	r3, [pc, #12]	; (800a194 <vTaskMissedYield+0x14>)
 800a186:	2201      	movs	r2, #1
 800a188:	601a      	str	r2, [r3, #0]
}
 800a18a:	bf00      	nop
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	200078b4 	.word	0x200078b4

0800a198 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b082      	sub	sp, #8
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a1a0:	f000 f852 	bl	800a248 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a1a4:	4b06      	ldr	r3, [pc, #24]	; (800a1c0 <prvIdleTask+0x28>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d9f9      	bls.n	800a1a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a1ac:	4b05      	ldr	r3, [pc, #20]	; (800a1c4 <prvIdleTask+0x2c>)
 800a1ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1b2:	601a      	str	r2, [r3, #0]
 800a1b4:	f3bf 8f4f 	dsb	sy
 800a1b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a1bc:	e7f0      	b.n	800a1a0 <prvIdleTask+0x8>
 800a1be:	bf00      	nop
 800a1c0:	200073d0 	.word	0x200073d0
 800a1c4:	e000ed04 	.word	0xe000ed04

0800a1c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b082      	sub	sp, #8
 800a1cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	607b      	str	r3, [r7, #4]
 800a1d2:	e00c      	b.n	800a1ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	4613      	mov	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	4413      	add	r3, r2
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	4a12      	ldr	r2, [pc, #72]	; (800a228 <prvInitialiseTaskLists+0x60>)
 800a1e0:	4413      	add	r3, r2
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe fc66 	bl	8008ab4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	607b      	str	r3, [r7, #4]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2b37      	cmp	r3, #55	; 0x37
 800a1f2:	d9ef      	bls.n	800a1d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a1f4:	480d      	ldr	r0, [pc, #52]	; (800a22c <prvInitialiseTaskLists+0x64>)
 800a1f6:	f7fe fc5d 	bl	8008ab4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a1fa:	480d      	ldr	r0, [pc, #52]	; (800a230 <prvInitialiseTaskLists+0x68>)
 800a1fc:	f7fe fc5a 	bl	8008ab4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a200:	480c      	ldr	r0, [pc, #48]	; (800a234 <prvInitialiseTaskLists+0x6c>)
 800a202:	f7fe fc57 	bl	8008ab4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a206:	480c      	ldr	r0, [pc, #48]	; (800a238 <prvInitialiseTaskLists+0x70>)
 800a208:	f7fe fc54 	bl	8008ab4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a20c:	480b      	ldr	r0, [pc, #44]	; (800a23c <prvInitialiseTaskLists+0x74>)
 800a20e:	f7fe fc51 	bl	8008ab4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a212:	4b0b      	ldr	r3, [pc, #44]	; (800a240 <prvInitialiseTaskLists+0x78>)
 800a214:	4a05      	ldr	r2, [pc, #20]	; (800a22c <prvInitialiseTaskLists+0x64>)
 800a216:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a218:	4b0a      	ldr	r3, [pc, #40]	; (800a244 <prvInitialiseTaskLists+0x7c>)
 800a21a:	4a05      	ldr	r2, [pc, #20]	; (800a230 <prvInitialiseTaskLists+0x68>)
 800a21c:	601a      	str	r2, [r3, #0]
}
 800a21e:	bf00      	nop
 800a220:	3708      	adds	r7, #8
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}
 800a226:	bf00      	nop
 800a228:	200073d0 	.word	0x200073d0
 800a22c:	20007830 	.word	0x20007830
 800a230:	20007844 	.word	0x20007844
 800a234:	20007860 	.word	0x20007860
 800a238:	20007874 	.word	0x20007874
 800a23c:	2000788c 	.word	0x2000788c
 800a240:	20007858 	.word	0x20007858
 800a244:	2000785c 	.word	0x2000785c

0800a248 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a24e:	e019      	b.n	800a284 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a250:	f000 fdcc 	bl	800adec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a254:	4b10      	ldr	r3, [pc, #64]	; (800a298 <prvCheckTasksWaitingTermination+0x50>)
 800a256:	68db      	ldr	r3, [r3, #12]
 800a258:	68db      	ldr	r3, [r3, #12]
 800a25a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	3304      	adds	r3, #4
 800a260:	4618      	mov	r0, r3
 800a262:	f7fe fcb1 	bl	8008bc8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a266:	4b0d      	ldr	r3, [pc, #52]	; (800a29c <prvCheckTasksWaitingTermination+0x54>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	3b01      	subs	r3, #1
 800a26c:	4a0b      	ldr	r2, [pc, #44]	; (800a29c <prvCheckTasksWaitingTermination+0x54>)
 800a26e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a270:	4b0b      	ldr	r3, [pc, #44]	; (800a2a0 <prvCheckTasksWaitingTermination+0x58>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	3b01      	subs	r3, #1
 800a276:	4a0a      	ldr	r2, [pc, #40]	; (800a2a0 <prvCheckTasksWaitingTermination+0x58>)
 800a278:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a27a:	f000 fdeb 	bl	800ae54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 f810 	bl	800a2a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a284:	4b06      	ldr	r3, [pc, #24]	; (800a2a0 <prvCheckTasksWaitingTermination+0x58>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d1e1      	bne.n	800a250 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a28c:	bf00      	nop
 800a28e:	bf00      	nop
 800a290:	3708      	adds	r7, #8
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	20007874 	.word	0x20007874
 800a29c:	200078a0 	.word	0x200078a0
 800a2a0:	20007888 	.word	0x20007888

0800a2a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	3354      	adds	r3, #84	; 0x54
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f010 fb37 	bl	801a924 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d108      	bne.n	800a2d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f000 ff87 	bl	800b1d8 <vPortFree>
				vPortFree( pxTCB );
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 ff84 	bl	800b1d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a2d0:	e01a      	b.n	800a308 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d103      	bne.n	800a2e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 ff7b 	bl	800b1d8 <vPortFree>
	}
 800a2e2:	e011      	b.n	800a308 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a2ea:	2b02      	cmp	r3, #2
 800a2ec:	d00c      	beq.n	800a308 <prvDeleteTCB+0x64>
	__asm volatile
 800a2ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f2:	b672      	cpsid	i
 800a2f4:	f383 8811 	msr	BASEPRI, r3
 800a2f8:	f3bf 8f6f 	isb	sy
 800a2fc:	f3bf 8f4f 	dsb	sy
 800a300:	b662      	cpsie	i
 800a302:	60fb      	str	r3, [r7, #12]
}
 800a304:	bf00      	nop
 800a306:	e7fe      	b.n	800a306 <prvDeleteTCB+0x62>
	}
 800a308:	bf00      	nop
 800a30a:	3710      	adds	r7, #16
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a316:	4b0c      	ldr	r3, [pc, #48]	; (800a348 <prvResetNextTaskUnblockTime+0x38>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d104      	bne.n	800a32a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a320:	4b0a      	ldr	r3, [pc, #40]	; (800a34c <prvResetNextTaskUnblockTime+0x3c>)
 800a322:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a326:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a328:	e008      	b.n	800a33c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a32a:	4b07      	ldr	r3, [pc, #28]	; (800a348 <prvResetNextTaskUnblockTime+0x38>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	68db      	ldr	r3, [r3, #12]
 800a332:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	4a04      	ldr	r2, [pc, #16]	; (800a34c <prvResetNextTaskUnblockTime+0x3c>)
 800a33a:	6013      	str	r3, [r2, #0]
}
 800a33c:	bf00      	nop
 800a33e:	370c      	adds	r7, #12
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr
 800a348:	20007858 	.word	0x20007858
 800a34c:	200078c0 	.word	0x200078c0

0800a350 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a350:	b480      	push	{r7}
 800a352:	b083      	sub	sp, #12
 800a354:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a356:	4b0b      	ldr	r3, [pc, #44]	; (800a384 <xTaskGetSchedulerState+0x34>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d102      	bne.n	800a364 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a35e:	2301      	movs	r3, #1
 800a360:	607b      	str	r3, [r7, #4]
 800a362:	e008      	b.n	800a376 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a364:	4b08      	ldr	r3, [pc, #32]	; (800a388 <xTaskGetSchedulerState+0x38>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d102      	bne.n	800a372 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a36c:	2302      	movs	r3, #2
 800a36e:	607b      	str	r3, [r7, #4]
 800a370:	e001      	b.n	800a376 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a372:	2300      	movs	r3, #0
 800a374:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a376:	687b      	ldr	r3, [r7, #4]
	}
 800a378:	4618      	mov	r0, r3
 800a37a:	370c      	adds	r7, #12
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr
 800a384:	200078ac 	.word	0x200078ac
 800a388:	200078c8 	.word	0x200078c8

0800a38c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b086      	sub	sp, #24
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a398:	2300      	movs	r3, #0
 800a39a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d05a      	beq.n	800a458 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a3a2:	4b30      	ldr	r3, [pc, #192]	; (800a464 <xTaskPriorityDisinherit+0xd8>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	693a      	ldr	r2, [r7, #16]
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d00c      	beq.n	800a3c6 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800a3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b0:	b672      	cpsid	i
 800a3b2:	f383 8811 	msr	BASEPRI, r3
 800a3b6:	f3bf 8f6f 	isb	sy
 800a3ba:	f3bf 8f4f 	dsb	sy
 800a3be:	b662      	cpsie	i
 800a3c0:	60fb      	str	r3, [r7, #12]
}
 800a3c2:	bf00      	nop
 800a3c4:	e7fe      	b.n	800a3c4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d10c      	bne.n	800a3e8 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800a3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d2:	b672      	cpsid	i
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	b662      	cpsie	i
 800a3e2:	60bb      	str	r3, [r7, #8]
}
 800a3e4:	bf00      	nop
 800a3e6:	e7fe      	b.n	800a3e6 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3ec:	1e5a      	subs	r2, r3, #1
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a3f2:	693b      	ldr	r3, [r7, #16]
 800a3f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d02c      	beq.n	800a458 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a402:	2b00      	cmp	r3, #0
 800a404:	d128      	bne.n	800a458 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	3304      	adds	r3, #4
 800a40a:	4618      	mov	r0, r3
 800a40c:	f7fe fbdc 	bl	8008bc8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a41c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a424:	693b      	ldr	r3, [r7, #16]
 800a426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a428:	4b0f      	ldr	r3, [pc, #60]	; (800a468 <xTaskPriorityDisinherit+0xdc>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d903      	bls.n	800a438 <xTaskPriorityDisinherit+0xac>
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a434:	4a0c      	ldr	r2, [pc, #48]	; (800a468 <xTaskPriorityDisinherit+0xdc>)
 800a436:	6013      	str	r3, [r2, #0]
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a43c:	4613      	mov	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4413      	add	r3, r2
 800a442:	009b      	lsls	r3, r3, #2
 800a444:	4a09      	ldr	r2, [pc, #36]	; (800a46c <xTaskPriorityDisinherit+0xe0>)
 800a446:	441a      	add	r2, r3
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	3304      	adds	r3, #4
 800a44c:	4619      	mov	r1, r3
 800a44e:	4610      	mov	r0, r2
 800a450:	f7fe fb5d 	bl	8008b0e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a454:	2301      	movs	r3, #1
 800a456:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a458:	697b      	ldr	r3, [r7, #20]
	}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3718      	adds	r7, #24
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	200073cc 	.word	0x200073cc
 800a468:	200078a8 	.word	0x200078a8
 800a46c:	200073d0 	.word	0x200073d0

0800a470 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a47a:	4b21      	ldr	r3, [pc, #132]	; (800a500 <prvAddCurrentTaskToDelayedList+0x90>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a480:	4b20      	ldr	r3, [pc, #128]	; (800a504 <prvAddCurrentTaskToDelayedList+0x94>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	3304      	adds	r3, #4
 800a486:	4618      	mov	r0, r3
 800a488:	f7fe fb9e 	bl	8008bc8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a492:	d10a      	bne.n	800a4aa <prvAddCurrentTaskToDelayedList+0x3a>
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d007      	beq.n	800a4aa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a49a:	4b1a      	ldr	r3, [pc, #104]	; (800a504 <prvAddCurrentTaskToDelayedList+0x94>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	3304      	adds	r3, #4
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	4819      	ldr	r0, [pc, #100]	; (800a508 <prvAddCurrentTaskToDelayedList+0x98>)
 800a4a4:	f7fe fb33 	bl	8008b0e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a4a8:	e026      	b.n	800a4f8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4413      	add	r3, r2
 800a4b0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a4b2:	4b14      	ldr	r3, [pc, #80]	; (800a504 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	68ba      	ldr	r2, [r7, #8]
 800a4b8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a4ba:	68ba      	ldr	r2, [r7, #8]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d209      	bcs.n	800a4d6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4c2:	4b12      	ldr	r3, [pc, #72]	; (800a50c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a4c4:	681a      	ldr	r2, [r3, #0]
 800a4c6:	4b0f      	ldr	r3, [pc, #60]	; (800a504 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	3304      	adds	r3, #4
 800a4cc:	4619      	mov	r1, r3
 800a4ce:	4610      	mov	r0, r2
 800a4d0:	f7fe fb41 	bl	8008b56 <vListInsert>
}
 800a4d4:	e010      	b.n	800a4f8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4d6:	4b0e      	ldr	r3, [pc, #56]	; (800a510 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a4d8:	681a      	ldr	r2, [r3, #0]
 800a4da:	4b0a      	ldr	r3, [pc, #40]	; (800a504 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	3304      	adds	r3, #4
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	4610      	mov	r0, r2
 800a4e4:	f7fe fb37 	bl	8008b56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a4e8:	4b0a      	ldr	r3, [pc, #40]	; (800a514 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	68ba      	ldr	r2, [r7, #8]
 800a4ee:	429a      	cmp	r2, r3
 800a4f0:	d202      	bcs.n	800a4f8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a4f2:	4a08      	ldr	r2, [pc, #32]	; (800a514 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	6013      	str	r3, [r2, #0]
}
 800a4f8:	bf00      	nop
 800a4fa:	3710      	adds	r7, #16
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}
 800a500:	200078a4 	.word	0x200078a4
 800a504:	200073cc 	.word	0x200073cc
 800a508:	2000788c 	.word	0x2000788c
 800a50c:	2000785c 	.word	0x2000785c
 800a510:	20007858 	.word	0x20007858
 800a514:	200078c0 	.word	0x200078c0

0800a518 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b08a      	sub	sp, #40	; 0x28
 800a51c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a51e:	2300      	movs	r3, #0
 800a520:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a522:	f000 fb15 	bl	800ab50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a526:	4b1d      	ldr	r3, [pc, #116]	; (800a59c <xTimerCreateTimerTask+0x84>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d021      	beq.n	800a572 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a52e:	2300      	movs	r3, #0
 800a530:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a532:	2300      	movs	r3, #0
 800a534:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a536:	1d3a      	adds	r2, r7, #4
 800a538:	f107 0108 	add.w	r1, r7, #8
 800a53c:	f107 030c 	add.w	r3, r7, #12
 800a540:	4618      	mov	r0, r3
 800a542:	f7fe fa9d 	bl	8008a80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a546:	6879      	ldr	r1, [r7, #4]
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	68fa      	ldr	r2, [r7, #12]
 800a54c:	9202      	str	r2, [sp, #8]
 800a54e:	9301      	str	r3, [sp, #4]
 800a550:	2302      	movs	r3, #2
 800a552:	9300      	str	r3, [sp, #0]
 800a554:	2300      	movs	r3, #0
 800a556:	460a      	mov	r2, r1
 800a558:	4911      	ldr	r1, [pc, #68]	; (800a5a0 <xTimerCreateTimerTask+0x88>)
 800a55a:	4812      	ldr	r0, [pc, #72]	; (800a5a4 <xTimerCreateTimerTask+0x8c>)
 800a55c:	f7ff f868 	bl	8009630 <xTaskCreateStatic>
 800a560:	4603      	mov	r3, r0
 800a562:	4a11      	ldr	r2, [pc, #68]	; (800a5a8 <xTimerCreateTimerTask+0x90>)
 800a564:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a566:	4b10      	ldr	r3, [pc, #64]	; (800a5a8 <xTimerCreateTimerTask+0x90>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d001      	beq.n	800a572 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a56e:	2301      	movs	r3, #1
 800a570:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d10c      	bne.n	800a592 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800a578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a57c:	b672      	cpsid	i
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	b662      	cpsie	i
 800a58c:	613b      	str	r3, [r7, #16]
}
 800a58e:	bf00      	nop
 800a590:	e7fe      	b.n	800a590 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800a592:	697b      	ldr	r3, [r7, #20]
}
 800a594:	4618      	mov	r0, r3
 800a596:	3718      	adds	r7, #24
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}
 800a59c:	200078fc 	.word	0x200078fc
 800a5a0:	0801b8d0 	.word	0x0801b8d0
 800a5a4:	0800a6e9 	.word	0x0800a6e9
 800a5a8:	20007900 	.word	0x20007900

0800a5ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b08a      	sub	sp, #40	; 0x28
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	60f8      	str	r0, [r7, #12]
 800a5b4:	60b9      	str	r1, [r7, #8]
 800a5b6:	607a      	str	r2, [r7, #4]
 800a5b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d10c      	bne.n	800a5de <xTimerGenericCommand+0x32>
	__asm volatile
 800a5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5c8:	b672      	cpsid	i
 800a5ca:	f383 8811 	msr	BASEPRI, r3
 800a5ce:	f3bf 8f6f 	isb	sy
 800a5d2:	f3bf 8f4f 	dsb	sy
 800a5d6:	b662      	cpsie	i
 800a5d8:	623b      	str	r3, [r7, #32]
}
 800a5da:	bf00      	nop
 800a5dc:	e7fe      	b.n	800a5dc <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a5de:	4b1a      	ldr	r3, [pc, #104]	; (800a648 <xTimerGenericCommand+0x9c>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d02a      	beq.n	800a63c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	2b05      	cmp	r3, #5
 800a5f6:	dc18      	bgt.n	800a62a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a5f8:	f7ff feaa 	bl	800a350 <xTaskGetSchedulerState>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b02      	cmp	r3, #2
 800a600:	d109      	bne.n	800a616 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a602:	4b11      	ldr	r3, [pc, #68]	; (800a648 <xTimerGenericCommand+0x9c>)
 800a604:	6818      	ldr	r0, [r3, #0]
 800a606:	f107 0110 	add.w	r1, r7, #16
 800a60a:	2300      	movs	r3, #0
 800a60c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a60e:	f7fe fc15 	bl	8008e3c <xQueueGenericSend>
 800a612:	6278      	str	r0, [r7, #36]	; 0x24
 800a614:	e012      	b.n	800a63c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a616:	4b0c      	ldr	r3, [pc, #48]	; (800a648 <xTimerGenericCommand+0x9c>)
 800a618:	6818      	ldr	r0, [r3, #0]
 800a61a:	f107 0110 	add.w	r1, r7, #16
 800a61e:	2300      	movs	r3, #0
 800a620:	2200      	movs	r2, #0
 800a622:	f7fe fc0b 	bl	8008e3c <xQueueGenericSend>
 800a626:	6278      	str	r0, [r7, #36]	; 0x24
 800a628:	e008      	b.n	800a63c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a62a:	4b07      	ldr	r3, [pc, #28]	; (800a648 <xTimerGenericCommand+0x9c>)
 800a62c:	6818      	ldr	r0, [r3, #0]
 800a62e:	f107 0110 	add.w	r1, r7, #16
 800a632:	2300      	movs	r3, #0
 800a634:	683a      	ldr	r2, [r7, #0]
 800a636:	f7fe fd07 	bl	8009048 <xQueueGenericSendFromISR>
 800a63a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a63e:	4618      	mov	r0, r3
 800a640:	3728      	adds	r7, #40	; 0x28
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}
 800a646:	bf00      	nop
 800a648:	200078fc 	.word	0x200078fc

0800a64c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b088      	sub	sp, #32
 800a650:	af02      	add	r7, sp, #8
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a656:	4b23      	ldr	r3, [pc, #140]	; (800a6e4 <prvProcessExpiredTimer+0x98>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	68db      	ldr	r3, [r3, #12]
 800a65c:	68db      	ldr	r3, [r3, #12]
 800a65e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	3304      	adds	r3, #4
 800a664:	4618      	mov	r0, r3
 800a666:	f7fe faaf 	bl	8008bc8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a670:	f003 0304 	and.w	r3, r3, #4
 800a674:	2b00      	cmp	r3, #0
 800a676:	d024      	beq.n	800a6c2 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	699a      	ldr	r2, [r3, #24]
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	18d1      	adds	r1, r2, r3
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	683a      	ldr	r2, [r7, #0]
 800a684:	6978      	ldr	r0, [r7, #20]
 800a686:	f000 f8d3 	bl	800a830 <prvInsertTimerInActiveList>
 800a68a:	4603      	mov	r3, r0
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d021      	beq.n	800a6d4 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a690:	2300      	movs	r3, #0
 800a692:	9300      	str	r3, [sp, #0]
 800a694:	2300      	movs	r3, #0
 800a696:	687a      	ldr	r2, [r7, #4]
 800a698:	2100      	movs	r1, #0
 800a69a:	6978      	ldr	r0, [r7, #20]
 800a69c:	f7ff ff86 	bl	800a5ac <xTimerGenericCommand>
 800a6a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d115      	bne.n	800a6d4 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800a6a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ac:	b672      	cpsid	i
 800a6ae:	f383 8811 	msr	BASEPRI, r3
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	f3bf 8f4f 	dsb	sy
 800a6ba:	b662      	cpsie	i
 800a6bc:	60fb      	str	r3, [r7, #12]
}
 800a6be:	bf00      	nop
 800a6c0:	e7fe      	b.n	800a6c0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6c8:	f023 0301 	bic.w	r3, r3, #1
 800a6cc:	b2da      	uxtb	r2, r3
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	6a1b      	ldr	r3, [r3, #32]
 800a6d8:	6978      	ldr	r0, [r7, #20]
 800a6da:	4798      	blx	r3
}
 800a6dc:	bf00      	nop
 800a6de:	3718      	adds	r7, #24
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	200078f4 	.word	0x200078f4

0800a6e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b084      	sub	sp, #16
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6f0:	f107 0308 	add.w	r3, r7, #8
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f000 f857 	bl	800a7a8 <prvGetNextExpireTime>
 800a6fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	4619      	mov	r1, r3
 800a700:	68f8      	ldr	r0, [r7, #12]
 800a702:	f000 f803 	bl	800a70c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a706:	f000 f8d5 	bl	800a8b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a70a:	e7f1      	b.n	800a6f0 <prvTimerTask+0x8>

0800a70c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a716:	f7ff f9f5 	bl	8009b04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a71a:	f107 0308 	add.w	r3, r7, #8
 800a71e:	4618      	mov	r0, r3
 800a720:	f000 f866 	bl	800a7f0 <prvSampleTimeNow>
 800a724:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d130      	bne.n	800a78e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d10a      	bne.n	800a748 <prvProcessTimerOrBlockTask+0x3c>
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	429a      	cmp	r2, r3
 800a738:	d806      	bhi.n	800a748 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a73a:	f7ff f9f1 	bl	8009b20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a73e:	68f9      	ldr	r1, [r7, #12]
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f7ff ff83 	bl	800a64c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a746:	e024      	b.n	800a792 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d008      	beq.n	800a760 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a74e:	4b13      	ldr	r3, [pc, #76]	; (800a79c <prvProcessTimerOrBlockTask+0x90>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d101      	bne.n	800a75c <prvProcessTimerOrBlockTask+0x50>
 800a758:	2301      	movs	r3, #1
 800a75a:	e000      	b.n	800a75e <prvProcessTimerOrBlockTask+0x52>
 800a75c:	2300      	movs	r3, #0
 800a75e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a760:	4b0f      	ldr	r3, [pc, #60]	; (800a7a0 <prvProcessTimerOrBlockTask+0x94>)
 800a762:	6818      	ldr	r0, [r3, #0]
 800a764:	687a      	ldr	r2, [r7, #4]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	1ad3      	subs	r3, r2, r3
 800a76a:	683a      	ldr	r2, [r7, #0]
 800a76c:	4619      	mov	r1, r3
 800a76e:	f7fe ff2b 	bl	80095c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a772:	f7ff f9d5 	bl	8009b20 <xTaskResumeAll>
 800a776:	4603      	mov	r3, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d10a      	bne.n	800a792 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a77c:	4b09      	ldr	r3, [pc, #36]	; (800a7a4 <prvProcessTimerOrBlockTask+0x98>)
 800a77e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a782:	601a      	str	r2, [r3, #0]
 800a784:	f3bf 8f4f 	dsb	sy
 800a788:	f3bf 8f6f 	isb	sy
}
 800a78c:	e001      	b.n	800a792 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a78e:	f7ff f9c7 	bl	8009b20 <xTaskResumeAll>
}
 800a792:	bf00      	nop
 800a794:	3710      	adds	r7, #16
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	200078f8 	.word	0x200078f8
 800a7a0:	200078fc 	.word	0x200078fc
 800a7a4:	e000ed04 	.word	0xe000ed04

0800a7a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b085      	sub	sp, #20
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a7b0:	4b0e      	ldr	r3, [pc, #56]	; (800a7ec <prvGetNextExpireTime+0x44>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d101      	bne.n	800a7be <prvGetNextExpireTime+0x16>
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	e000      	b.n	800a7c0 <prvGetNextExpireTime+0x18>
 800a7be:	2200      	movs	r2, #0
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d105      	bne.n	800a7d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a7cc:	4b07      	ldr	r3, [pc, #28]	; (800a7ec <prvGetNextExpireTime+0x44>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	68db      	ldr	r3, [r3, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	60fb      	str	r3, [r7, #12]
 800a7d6:	e001      	b.n	800a7dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3714      	adds	r7, #20
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e8:	4770      	bx	lr
 800a7ea:	bf00      	nop
 800a7ec:	200078f4 	.word	0x200078f4

0800a7f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b084      	sub	sp, #16
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a7f8:	f7ff fa32 	bl	8009c60 <xTaskGetTickCount>
 800a7fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a7fe:	4b0b      	ldr	r3, [pc, #44]	; (800a82c <prvSampleTimeNow+0x3c>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	429a      	cmp	r2, r3
 800a806:	d205      	bcs.n	800a814 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a808:	f000 f93c 	bl	800aa84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2201      	movs	r2, #1
 800a810:	601a      	str	r2, [r3, #0]
 800a812:	e002      	b.n	800a81a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2200      	movs	r2, #0
 800a818:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a81a:	4a04      	ldr	r2, [pc, #16]	; (800a82c <prvSampleTimeNow+0x3c>)
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a820:	68fb      	ldr	r3, [r7, #12]
}
 800a822:	4618      	mov	r0, r3
 800a824:	3710      	adds	r7, #16
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	20007904 	.word	0x20007904

0800a830 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b086      	sub	sp, #24
 800a834:	af00      	add	r7, sp, #0
 800a836:	60f8      	str	r0, [r7, #12]
 800a838:	60b9      	str	r1, [r7, #8]
 800a83a:	607a      	str	r2, [r7, #4]
 800a83c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a83e:	2300      	movs	r3, #0
 800a840:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	68ba      	ldr	r2, [r7, #8]
 800a846:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	429a      	cmp	r2, r3
 800a854:	d812      	bhi.n	800a87c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	1ad2      	subs	r2, r2, r3
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	699b      	ldr	r3, [r3, #24]
 800a860:	429a      	cmp	r2, r3
 800a862:	d302      	bcc.n	800a86a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a864:	2301      	movs	r3, #1
 800a866:	617b      	str	r3, [r7, #20]
 800a868:	e01b      	b.n	800a8a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a86a:	4b10      	ldr	r3, [pc, #64]	; (800a8ac <prvInsertTimerInActiveList+0x7c>)
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	3304      	adds	r3, #4
 800a872:	4619      	mov	r1, r3
 800a874:	4610      	mov	r0, r2
 800a876:	f7fe f96e 	bl	8008b56 <vListInsert>
 800a87a:	e012      	b.n	800a8a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	429a      	cmp	r2, r3
 800a882:	d206      	bcs.n	800a892 <prvInsertTimerInActiveList+0x62>
 800a884:	68ba      	ldr	r2, [r7, #8]
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	429a      	cmp	r2, r3
 800a88a:	d302      	bcc.n	800a892 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a88c:	2301      	movs	r3, #1
 800a88e:	617b      	str	r3, [r7, #20]
 800a890:	e007      	b.n	800a8a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a892:	4b07      	ldr	r3, [pc, #28]	; (800a8b0 <prvInsertTimerInActiveList+0x80>)
 800a894:	681a      	ldr	r2, [r3, #0]
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	3304      	adds	r3, #4
 800a89a:	4619      	mov	r1, r3
 800a89c:	4610      	mov	r0, r2
 800a89e:	f7fe f95a 	bl	8008b56 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a8a2:	697b      	ldr	r3, [r7, #20]
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3718      	adds	r7, #24
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}
 800a8ac:	200078f8 	.word	0x200078f8
 800a8b0:	200078f4 	.word	0x200078f4

0800a8b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b08e      	sub	sp, #56	; 0x38
 800a8b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a8ba:	e0d0      	b.n	800aa5e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	da1a      	bge.n	800a8f8 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a8c2:	1d3b      	adds	r3, r7, #4
 800a8c4:	3304      	adds	r3, #4
 800a8c6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10c      	bne.n	800a8e8 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800a8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d2:	b672      	cpsid	i
 800a8d4:	f383 8811 	msr	BASEPRI, r3
 800a8d8:	f3bf 8f6f 	isb	sy
 800a8dc:	f3bf 8f4f 	dsb	sy
 800a8e0:	b662      	cpsie	i
 800a8e2:	61fb      	str	r3, [r7, #28]
}
 800a8e4:	bf00      	nop
 800a8e6:	e7fe      	b.n	800a8e6 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a8e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8ee:	6850      	ldr	r0, [r2, #4]
 800a8f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8f2:	6892      	ldr	r2, [r2, #8]
 800a8f4:	4611      	mov	r1, r2
 800a8f6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	f2c0 80af 	blt.w	800aa5e <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a906:	695b      	ldr	r3, [r3, #20]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d004      	beq.n	800a916 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a90c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a90e:	3304      	adds	r3, #4
 800a910:	4618      	mov	r0, r3
 800a912:	f7fe f959 	bl	8008bc8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a916:	463b      	mov	r3, r7
 800a918:	4618      	mov	r0, r3
 800a91a:	f7ff ff69 	bl	800a7f0 <prvSampleTimeNow>
 800a91e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2b09      	cmp	r3, #9
 800a924:	f200 809a 	bhi.w	800aa5c <prvProcessReceivedCommands+0x1a8>
 800a928:	a201      	add	r2, pc, #4	; (adr r2, 800a930 <prvProcessReceivedCommands+0x7c>)
 800a92a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a92e:	bf00      	nop
 800a930:	0800a959 	.word	0x0800a959
 800a934:	0800a959 	.word	0x0800a959
 800a938:	0800a959 	.word	0x0800a959
 800a93c:	0800a9d1 	.word	0x0800a9d1
 800a940:	0800a9e5 	.word	0x0800a9e5
 800a944:	0800aa33 	.word	0x0800aa33
 800a948:	0800a959 	.word	0x0800a959
 800a94c:	0800a959 	.word	0x0800a959
 800a950:	0800a9d1 	.word	0x0800a9d1
 800a954:	0800a9e5 	.word	0x0800a9e5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a95a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a95e:	f043 0301 	orr.w	r3, r3, #1
 800a962:	b2da      	uxtb	r2, r3
 800a964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a966:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a96a:	68ba      	ldr	r2, [r7, #8]
 800a96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a96e:	699b      	ldr	r3, [r3, #24]
 800a970:	18d1      	adds	r1, r2, r3
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a976:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a978:	f7ff ff5a 	bl	800a830 <prvInsertTimerInActiveList>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d06d      	beq.n	800aa5e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a984:	6a1b      	ldr	r3, [r3, #32]
 800a986:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a988:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a98c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a990:	f003 0304 	and.w	r3, r3, #4
 800a994:	2b00      	cmp	r3, #0
 800a996:	d062      	beq.n	800aa5e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a998:	68ba      	ldr	r2, [r7, #8]
 800a99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a99c:	699b      	ldr	r3, [r3, #24]
 800a99e:	441a      	add	r2, r3
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	2100      	movs	r1, #0
 800a9a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9aa:	f7ff fdff 	bl	800a5ac <xTimerGenericCommand>
 800a9ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a9b0:	6a3b      	ldr	r3, [r7, #32]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d153      	bne.n	800aa5e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800a9b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ba:	b672      	cpsid	i
 800a9bc:	f383 8811 	msr	BASEPRI, r3
 800a9c0:	f3bf 8f6f 	isb	sy
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	b662      	cpsie	i
 800a9ca:	61bb      	str	r3, [r7, #24]
}
 800a9cc:	bf00      	nop
 800a9ce:	e7fe      	b.n	800a9ce <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a9d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9d6:	f023 0301 	bic.w	r3, r3, #1
 800a9da:	b2da      	uxtb	r2, r3
 800a9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a9e2:	e03c      	b.n	800aa5e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9ea:	f043 0301 	orr.w	r3, r3, #1
 800a9ee:	b2da      	uxtb	r2, r3
 800a9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a9f6:	68ba      	ldr	r2, [r7, #8]
 800a9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9fa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a9fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9fe:	699b      	ldr	r3, [r3, #24]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d10c      	bne.n	800aa1e <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa08:	b672      	cpsid	i
 800aa0a:	f383 8811 	msr	BASEPRI, r3
 800aa0e:	f3bf 8f6f 	isb	sy
 800aa12:	f3bf 8f4f 	dsb	sy
 800aa16:	b662      	cpsie	i
 800aa18:	617b      	str	r3, [r7, #20]
}
 800aa1a:	bf00      	nop
 800aa1c:	e7fe      	b.n	800aa1c <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aa1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa20:	699a      	ldr	r2, [r3, #24]
 800aa22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa24:	18d1      	adds	r1, r2, r3
 800aa26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa2c:	f7ff ff00 	bl	800a830 <prvInsertTimerInActiveList>
					break;
 800aa30:	e015      	b.n	800aa5e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aa32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa38:	f003 0302 	and.w	r3, r3, #2
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d103      	bne.n	800aa48 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800aa40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa42:	f000 fbc9 	bl	800b1d8 <vPortFree>
 800aa46:	e00a      	b.n	800aa5e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa4e:	f023 0301 	bic.w	r3, r3, #1
 800aa52:	b2da      	uxtb	r2, r3
 800aa54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aa5a:	e000      	b.n	800aa5e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800aa5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aa5e:	4b08      	ldr	r3, [pc, #32]	; (800aa80 <prvProcessReceivedCommands+0x1cc>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	1d39      	adds	r1, r7, #4
 800aa64:	2200      	movs	r2, #0
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fe fb8e 	bl	8009188 <xQueueReceive>
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	f47f af24 	bne.w	800a8bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800aa74:	bf00      	nop
 800aa76:	bf00      	nop
 800aa78:	3730      	adds	r7, #48	; 0x30
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	200078fc 	.word	0x200078fc

0800aa84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b088      	sub	sp, #32
 800aa88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa8a:	e04a      	b.n	800ab22 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa8c:	4b2e      	ldr	r3, [pc, #184]	; (800ab48 <prvSwitchTimerLists+0xc4>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	68db      	ldr	r3, [r3, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa96:	4b2c      	ldr	r3, [pc, #176]	; (800ab48 <prvSwitchTimerLists+0xc4>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	68db      	ldr	r3, [r3, #12]
 800aa9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	3304      	adds	r3, #4
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f7fe f88f 	bl	8008bc8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	6a1b      	ldr	r3, [r3, #32]
 800aaae:	68f8      	ldr	r0, [r7, #12]
 800aab0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aab8:	f003 0304 	and.w	r3, r3, #4
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d030      	beq.n	800ab22 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	699b      	ldr	r3, [r3, #24]
 800aac4:	693a      	ldr	r2, [r7, #16]
 800aac6:	4413      	add	r3, r2
 800aac8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aaca:	68ba      	ldr	r2, [r7, #8]
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d90e      	bls.n	800aaf0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	68ba      	ldr	r2, [r7, #8]
 800aad6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	68fa      	ldr	r2, [r7, #12]
 800aadc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aade:	4b1a      	ldr	r3, [pc, #104]	; (800ab48 <prvSwitchTimerLists+0xc4>)
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	3304      	adds	r3, #4
 800aae6:	4619      	mov	r1, r3
 800aae8:	4610      	mov	r0, r2
 800aaea:	f7fe f834 	bl	8008b56 <vListInsert>
 800aaee:	e018      	b.n	800ab22 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	9300      	str	r3, [sp, #0]
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	693a      	ldr	r2, [r7, #16]
 800aaf8:	2100      	movs	r1, #0
 800aafa:	68f8      	ldr	r0, [r7, #12]
 800aafc:	f7ff fd56 	bl	800a5ac <xTimerGenericCommand>
 800ab00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d10c      	bne.n	800ab22 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800ab08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab0c:	b672      	cpsid	i
 800ab0e:	f383 8811 	msr	BASEPRI, r3
 800ab12:	f3bf 8f6f 	isb	sy
 800ab16:	f3bf 8f4f 	dsb	sy
 800ab1a:	b662      	cpsie	i
 800ab1c:	603b      	str	r3, [r7, #0]
}
 800ab1e:	bf00      	nop
 800ab20:	e7fe      	b.n	800ab20 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ab22:	4b09      	ldr	r3, [pc, #36]	; (800ab48 <prvSwitchTimerLists+0xc4>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d1af      	bne.n	800aa8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ab2c:	4b06      	ldr	r3, [pc, #24]	; (800ab48 <prvSwitchTimerLists+0xc4>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ab32:	4b06      	ldr	r3, [pc, #24]	; (800ab4c <prvSwitchTimerLists+0xc8>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a04      	ldr	r2, [pc, #16]	; (800ab48 <prvSwitchTimerLists+0xc4>)
 800ab38:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ab3a:	4a04      	ldr	r2, [pc, #16]	; (800ab4c <prvSwitchTimerLists+0xc8>)
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	6013      	str	r3, [r2, #0]
}
 800ab40:	bf00      	nop
 800ab42:	3718      	adds	r7, #24
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}
 800ab48:	200078f4 	.word	0x200078f4
 800ab4c:	200078f8 	.word	0x200078f8

0800ab50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ab56:	f000 f949 	bl	800adec <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ab5a:	4b15      	ldr	r3, [pc, #84]	; (800abb0 <prvCheckForValidListAndQueue+0x60>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d120      	bne.n	800aba4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ab62:	4814      	ldr	r0, [pc, #80]	; (800abb4 <prvCheckForValidListAndQueue+0x64>)
 800ab64:	f7fd ffa6 	bl	8008ab4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ab68:	4813      	ldr	r0, [pc, #76]	; (800abb8 <prvCheckForValidListAndQueue+0x68>)
 800ab6a:	f7fd ffa3 	bl	8008ab4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ab6e:	4b13      	ldr	r3, [pc, #76]	; (800abbc <prvCheckForValidListAndQueue+0x6c>)
 800ab70:	4a10      	ldr	r2, [pc, #64]	; (800abb4 <prvCheckForValidListAndQueue+0x64>)
 800ab72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ab74:	4b12      	ldr	r3, [pc, #72]	; (800abc0 <prvCheckForValidListAndQueue+0x70>)
 800ab76:	4a10      	ldr	r2, [pc, #64]	; (800abb8 <prvCheckForValidListAndQueue+0x68>)
 800ab78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	4b11      	ldr	r3, [pc, #68]	; (800abc4 <prvCheckForValidListAndQueue+0x74>)
 800ab80:	4a11      	ldr	r2, [pc, #68]	; (800abc8 <prvCheckForValidListAndQueue+0x78>)
 800ab82:	2110      	movs	r1, #16
 800ab84:	200a      	movs	r0, #10
 800ab86:	f7fe f8b3 	bl	8008cf0 <xQueueGenericCreateStatic>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	4a08      	ldr	r2, [pc, #32]	; (800abb0 <prvCheckForValidListAndQueue+0x60>)
 800ab8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ab90:	4b07      	ldr	r3, [pc, #28]	; (800abb0 <prvCheckForValidListAndQueue+0x60>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d005      	beq.n	800aba4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ab98:	4b05      	ldr	r3, [pc, #20]	; (800abb0 <prvCheckForValidListAndQueue+0x60>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	490b      	ldr	r1, [pc, #44]	; (800abcc <prvCheckForValidListAndQueue+0x7c>)
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f7fe fce8 	bl	8009574 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aba4:	f000 f956 	bl	800ae54 <vPortExitCritical>
}
 800aba8:	bf00      	nop
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	200078fc 	.word	0x200078fc
 800abb4:	200078cc 	.word	0x200078cc
 800abb8:	200078e0 	.word	0x200078e0
 800abbc:	200078f4 	.word	0x200078f4
 800abc0:	200078f8 	.word	0x200078f8
 800abc4:	200079a8 	.word	0x200079a8
 800abc8:	20007908 	.word	0x20007908
 800abcc:	0801b8d8 	.word	0x0801b8d8

0800abd0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800abd0:	b480      	push	{r7}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	60f8      	str	r0, [r7, #12]
 800abd8:	60b9      	str	r1, [r7, #8]
 800abda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	3b04      	subs	r3, #4
 800abe0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800abe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	3b04      	subs	r3, #4
 800abee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f023 0201 	bic.w	r2, r3, #1
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	3b04      	subs	r3, #4
 800abfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ac00:	4a0c      	ldr	r2, [pc, #48]	; (800ac34 <pxPortInitialiseStack+0x64>)
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	3b14      	subs	r3, #20
 800ac0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	3b04      	subs	r3, #4
 800ac16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f06f 0202 	mvn.w	r2, #2
 800ac1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	3b20      	subs	r3, #32
 800ac24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ac26:	68fb      	ldr	r3, [r7, #12]
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3714      	adds	r7, #20
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac32:	4770      	bx	lr
 800ac34:	0800ac39 	.word	0x0800ac39

0800ac38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b085      	sub	sp, #20
 800ac3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ac42:	4b14      	ldr	r3, [pc, #80]	; (800ac94 <prvTaskExitError+0x5c>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac4a:	d00c      	beq.n	800ac66 <prvTaskExitError+0x2e>
	__asm volatile
 800ac4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac50:	b672      	cpsid	i
 800ac52:	f383 8811 	msr	BASEPRI, r3
 800ac56:	f3bf 8f6f 	isb	sy
 800ac5a:	f3bf 8f4f 	dsb	sy
 800ac5e:	b662      	cpsie	i
 800ac60:	60fb      	str	r3, [r7, #12]
}
 800ac62:	bf00      	nop
 800ac64:	e7fe      	b.n	800ac64 <prvTaskExitError+0x2c>
	__asm volatile
 800ac66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac6a:	b672      	cpsid	i
 800ac6c:	f383 8811 	msr	BASEPRI, r3
 800ac70:	f3bf 8f6f 	isb	sy
 800ac74:	f3bf 8f4f 	dsb	sy
 800ac78:	b662      	cpsie	i
 800ac7a:	60bb      	str	r3, [r7, #8]
}
 800ac7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ac7e:	bf00      	nop
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d0fc      	beq.n	800ac80 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ac86:	bf00      	nop
 800ac88:	bf00      	nop
 800ac8a:	3714      	adds	r7, #20
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac92:	4770      	bx	lr
 800ac94:	20000010 	.word	0x20000010
	...

0800aca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aca0:	4b07      	ldr	r3, [pc, #28]	; (800acc0 <pxCurrentTCBConst2>)
 800aca2:	6819      	ldr	r1, [r3, #0]
 800aca4:	6808      	ldr	r0, [r1, #0]
 800aca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acaa:	f380 8809 	msr	PSP, r0
 800acae:	f3bf 8f6f 	isb	sy
 800acb2:	f04f 0000 	mov.w	r0, #0
 800acb6:	f380 8811 	msr	BASEPRI, r0
 800acba:	4770      	bx	lr
 800acbc:	f3af 8000 	nop.w

0800acc0 <pxCurrentTCBConst2>:
 800acc0:	200073cc 	.word	0x200073cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800acc4:	bf00      	nop
 800acc6:	bf00      	nop

0800acc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800acc8:	4808      	ldr	r0, [pc, #32]	; (800acec <prvPortStartFirstTask+0x24>)
 800acca:	6800      	ldr	r0, [r0, #0]
 800accc:	6800      	ldr	r0, [r0, #0]
 800acce:	f380 8808 	msr	MSP, r0
 800acd2:	f04f 0000 	mov.w	r0, #0
 800acd6:	f380 8814 	msr	CONTROL, r0
 800acda:	b662      	cpsie	i
 800acdc:	b661      	cpsie	f
 800acde:	f3bf 8f4f 	dsb	sy
 800ace2:	f3bf 8f6f 	isb	sy
 800ace6:	df00      	svc	0
 800ace8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800acea:	bf00      	nop
 800acec:	e000ed08 	.word	0xe000ed08

0800acf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800acf6:	4b37      	ldr	r3, [pc, #220]	; (800add4 <xPortStartScheduler+0xe4>)
 800acf8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	b2db      	uxtb	r3, r3
 800ad00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	22ff      	movs	r2, #255	; 0xff
 800ad06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	b2db      	uxtb	r3, r3
 800ad0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ad10:	78fb      	ldrb	r3, [r7, #3]
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ad18:	b2da      	uxtb	r2, r3
 800ad1a:	4b2f      	ldr	r3, [pc, #188]	; (800add8 <xPortStartScheduler+0xe8>)
 800ad1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ad1e:	4b2f      	ldr	r3, [pc, #188]	; (800addc <xPortStartScheduler+0xec>)
 800ad20:	2207      	movs	r2, #7
 800ad22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad24:	e009      	b.n	800ad3a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ad26:	4b2d      	ldr	r3, [pc, #180]	; (800addc <xPortStartScheduler+0xec>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	4a2b      	ldr	r2, [pc, #172]	; (800addc <xPortStartScheduler+0xec>)
 800ad2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ad30:	78fb      	ldrb	r3, [r7, #3]
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	005b      	lsls	r3, r3, #1
 800ad36:	b2db      	uxtb	r3, r3
 800ad38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad3a:	78fb      	ldrb	r3, [r7, #3]
 800ad3c:	b2db      	uxtb	r3, r3
 800ad3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad42:	2b80      	cmp	r3, #128	; 0x80
 800ad44:	d0ef      	beq.n	800ad26 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad46:	4b25      	ldr	r3, [pc, #148]	; (800addc <xPortStartScheduler+0xec>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f1c3 0307 	rsb	r3, r3, #7
 800ad4e:	2b04      	cmp	r3, #4
 800ad50:	d00c      	beq.n	800ad6c <xPortStartScheduler+0x7c>
	__asm volatile
 800ad52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad56:	b672      	cpsid	i
 800ad58:	f383 8811 	msr	BASEPRI, r3
 800ad5c:	f3bf 8f6f 	isb	sy
 800ad60:	f3bf 8f4f 	dsb	sy
 800ad64:	b662      	cpsie	i
 800ad66:	60bb      	str	r3, [r7, #8]
}
 800ad68:	bf00      	nop
 800ad6a:	e7fe      	b.n	800ad6a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad6c:	4b1b      	ldr	r3, [pc, #108]	; (800addc <xPortStartScheduler+0xec>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	021b      	lsls	r3, r3, #8
 800ad72:	4a1a      	ldr	r2, [pc, #104]	; (800addc <xPortStartScheduler+0xec>)
 800ad74:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad76:	4b19      	ldr	r3, [pc, #100]	; (800addc <xPortStartScheduler+0xec>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ad7e:	4a17      	ldr	r2, [pc, #92]	; (800addc <xPortStartScheduler+0xec>)
 800ad80:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	b2da      	uxtb	r2, r3
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ad8a:	4b15      	ldr	r3, [pc, #84]	; (800ade0 <xPortStartScheduler+0xf0>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	4a14      	ldr	r2, [pc, #80]	; (800ade0 <xPortStartScheduler+0xf0>)
 800ad90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ad94:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad96:	4b12      	ldr	r3, [pc, #72]	; (800ade0 <xPortStartScheduler+0xf0>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4a11      	ldr	r2, [pc, #68]	; (800ade0 <xPortStartScheduler+0xf0>)
 800ad9c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ada0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ada2:	f000 f8dd 	bl	800af60 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ada6:	4b0f      	ldr	r3, [pc, #60]	; (800ade4 <xPortStartScheduler+0xf4>)
 800ada8:	2200      	movs	r2, #0
 800adaa:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800adac:	f000 f8fc 	bl	800afa8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800adb0:	4b0d      	ldr	r3, [pc, #52]	; (800ade8 <xPortStartScheduler+0xf8>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a0c      	ldr	r2, [pc, #48]	; (800ade8 <xPortStartScheduler+0xf8>)
 800adb6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800adba:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800adbc:	f7ff ff84 	bl	800acc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800adc0:	f7ff f81a 	bl	8009df8 <vTaskSwitchContext>
	prvTaskExitError();
 800adc4:	f7ff ff38 	bl	800ac38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop
 800add4:	e000e400 	.word	0xe000e400
 800add8:	200079f8 	.word	0x200079f8
 800addc:	200079fc 	.word	0x200079fc
 800ade0:	e000ed20 	.word	0xe000ed20
 800ade4:	20000010 	.word	0x20000010
 800ade8:	e000ef34 	.word	0xe000ef34

0800adec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800adec:	b480      	push	{r7}
 800adee:	b083      	sub	sp, #12
 800adf0:	af00      	add	r7, sp, #0
	__asm volatile
 800adf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adf6:	b672      	cpsid	i
 800adf8:	f383 8811 	msr	BASEPRI, r3
 800adfc:	f3bf 8f6f 	isb	sy
 800ae00:	f3bf 8f4f 	dsb	sy
 800ae04:	b662      	cpsie	i
 800ae06:	607b      	str	r3, [r7, #4]
}
 800ae08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ae0a:	4b10      	ldr	r3, [pc, #64]	; (800ae4c <vPortEnterCritical+0x60>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	3301      	adds	r3, #1
 800ae10:	4a0e      	ldr	r2, [pc, #56]	; (800ae4c <vPortEnterCritical+0x60>)
 800ae12:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ae14:	4b0d      	ldr	r3, [pc, #52]	; (800ae4c <vPortEnterCritical+0x60>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d111      	bne.n	800ae40 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ae1c:	4b0c      	ldr	r3, [pc, #48]	; (800ae50 <vPortEnterCritical+0x64>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d00c      	beq.n	800ae40 <vPortEnterCritical+0x54>
	__asm volatile
 800ae26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae2a:	b672      	cpsid	i
 800ae2c:	f383 8811 	msr	BASEPRI, r3
 800ae30:	f3bf 8f6f 	isb	sy
 800ae34:	f3bf 8f4f 	dsb	sy
 800ae38:	b662      	cpsie	i
 800ae3a:	603b      	str	r3, [r7, #0]
}
 800ae3c:	bf00      	nop
 800ae3e:	e7fe      	b.n	800ae3e <vPortEnterCritical+0x52>
	}
}
 800ae40:	bf00      	nop
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr
 800ae4c:	20000010 	.word	0x20000010
 800ae50:	e000ed04 	.word	0xe000ed04

0800ae54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae5a:	4b13      	ldr	r3, [pc, #76]	; (800aea8 <vPortExitCritical+0x54>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d10c      	bne.n	800ae7c <vPortExitCritical+0x28>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae66:	b672      	cpsid	i
 800ae68:	f383 8811 	msr	BASEPRI, r3
 800ae6c:	f3bf 8f6f 	isb	sy
 800ae70:	f3bf 8f4f 	dsb	sy
 800ae74:	b662      	cpsie	i
 800ae76:	607b      	str	r3, [r7, #4]
}
 800ae78:	bf00      	nop
 800ae7a:	e7fe      	b.n	800ae7a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800ae7c:	4b0a      	ldr	r3, [pc, #40]	; (800aea8 <vPortExitCritical+0x54>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	3b01      	subs	r3, #1
 800ae82:	4a09      	ldr	r2, [pc, #36]	; (800aea8 <vPortExitCritical+0x54>)
 800ae84:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae86:	4b08      	ldr	r3, [pc, #32]	; (800aea8 <vPortExitCritical+0x54>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d105      	bne.n	800ae9a <vPortExitCritical+0x46>
 800ae8e:	2300      	movs	r3, #0
 800ae90:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	f383 8811 	msr	BASEPRI, r3
}
 800ae98:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae9a:	bf00      	nop
 800ae9c:	370c      	adds	r7, #12
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	20000010 	.word	0x20000010
 800aeac:	00000000 	.word	0x00000000

0800aeb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aeb0:	f3ef 8009 	mrs	r0, PSP
 800aeb4:	f3bf 8f6f 	isb	sy
 800aeb8:	4b15      	ldr	r3, [pc, #84]	; (800af10 <pxCurrentTCBConst>)
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	f01e 0f10 	tst.w	lr, #16
 800aec0:	bf08      	it	eq
 800aec2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aec6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeca:	6010      	str	r0, [r2, #0]
 800aecc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aed0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800aed4:	b672      	cpsid	i
 800aed6:	f380 8811 	msr	BASEPRI, r0
 800aeda:	f3bf 8f4f 	dsb	sy
 800aede:	f3bf 8f6f 	isb	sy
 800aee2:	b662      	cpsie	i
 800aee4:	f7fe ff88 	bl	8009df8 <vTaskSwitchContext>
 800aee8:	f04f 0000 	mov.w	r0, #0
 800aeec:	f380 8811 	msr	BASEPRI, r0
 800aef0:	bc09      	pop	{r0, r3}
 800aef2:	6819      	ldr	r1, [r3, #0]
 800aef4:	6808      	ldr	r0, [r1, #0]
 800aef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aefa:	f01e 0f10 	tst.w	lr, #16
 800aefe:	bf08      	it	eq
 800af00:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800af04:	f380 8809 	msr	PSP, r0
 800af08:	f3bf 8f6f 	isb	sy
 800af0c:	4770      	bx	lr
 800af0e:	bf00      	nop

0800af10 <pxCurrentTCBConst>:
 800af10:	200073cc 	.word	0x200073cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800af14:	bf00      	nop
 800af16:	bf00      	nop

0800af18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b082      	sub	sp, #8
 800af1c:	af00      	add	r7, sp, #0
	__asm volatile
 800af1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af22:	b672      	cpsid	i
 800af24:	f383 8811 	msr	BASEPRI, r3
 800af28:	f3bf 8f6f 	isb	sy
 800af2c:	f3bf 8f4f 	dsb	sy
 800af30:	b662      	cpsie	i
 800af32:	607b      	str	r3, [r7, #4]
}
 800af34:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800af36:	f7fe fea3 	bl	8009c80 <xTaskIncrementTick>
 800af3a:	4603      	mov	r3, r0
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d003      	beq.n	800af48 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800af40:	4b06      	ldr	r3, [pc, #24]	; (800af5c <SysTick_Handler+0x44>)
 800af42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af46:	601a      	str	r2, [r3, #0]
 800af48:	2300      	movs	r3, #0
 800af4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	f383 8811 	msr	BASEPRI, r3
}
 800af52:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800af54:	bf00      	nop
 800af56:	3708      	adds	r7, #8
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}
 800af5c:	e000ed04 	.word	0xe000ed04

0800af60 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af60:	b480      	push	{r7}
 800af62:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af64:	4b0b      	ldr	r3, [pc, #44]	; (800af94 <vPortSetupTimerInterrupt+0x34>)
 800af66:	2200      	movs	r2, #0
 800af68:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af6a:	4b0b      	ldr	r3, [pc, #44]	; (800af98 <vPortSetupTimerInterrupt+0x38>)
 800af6c:	2200      	movs	r2, #0
 800af6e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af70:	4b0a      	ldr	r3, [pc, #40]	; (800af9c <vPortSetupTimerInterrupt+0x3c>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	4a0a      	ldr	r2, [pc, #40]	; (800afa0 <vPortSetupTimerInterrupt+0x40>)
 800af76:	fba2 2303 	umull	r2, r3, r2, r3
 800af7a:	099b      	lsrs	r3, r3, #6
 800af7c:	4a09      	ldr	r2, [pc, #36]	; (800afa4 <vPortSetupTimerInterrupt+0x44>)
 800af7e:	3b01      	subs	r3, #1
 800af80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af82:	4b04      	ldr	r3, [pc, #16]	; (800af94 <vPortSetupTimerInterrupt+0x34>)
 800af84:	2207      	movs	r2, #7
 800af86:	601a      	str	r2, [r3, #0]
}
 800af88:	bf00      	nop
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr
 800af92:	bf00      	nop
 800af94:	e000e010 	.word	0xe000e010
 800af98:	e000e018 	.word	0xe000e018
 800af9c:	20000004 	.word	0x20000004
 800afa0:	10624dd3 	.word	0x10624dd3
 800afa4:	e000e014 	.word	0xe000e014

0800afa8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800afa8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800afb8 <vPortEnableVFP+0x10>
 800afac:	6801      	ldr	r1, [r0, #0]
 800afae:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800afb2:	6001      	str	r1, [r0, #0]
 800afb4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800afb6:	bf00      	nop
 800afb8:	e000ed88 	.word	0xe000ed88

0800afbc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800afbc:	b480      	push	{r7}
 800afbe:	b085      	sub	sp, #20
 800afc0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800afc2:	f3ef 8305 	mrs	r3, IPSR
 800afc6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	2b0f      	cmp	r3, #15
 800afcc:	d916      	bls.n	800affc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800afce:	4a19      	ldr	r2, [pc, #100]	; (800b034 <vPortValidateInterruptPriority+0x78>)
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	4413      	add	r3, r2
 800afd4:	781b      	ldrb	r3, [r3, #0]
 800afd6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800afd8:	4b17      	ldr	r3, [pc, #92]	; (800b038 <vPortValidateInterruptPriority+0x7c>)
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	7afa      	ldrb	r2, [r7, #11]
 800afde:	429a      	cmp	r2, r3
 800afe0:	d20c      	bcs.n	800affc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800afe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe6:	b672      	cpsid	i
 800afe8:	f383 8811 	msr	BASEPRI, r3
 800afec:	f3bf 8f6f 	isb	sy
 800aff0:	f3bf 8f4f 	dsb	sy
 800aff4:	b662      	cpsie	i
 800aff6:	607b      	str	r3, [r7, #4]
}
 800aff8:	bf00      	nop
 800affa:	e7fe      	b.n	800affa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800affc:	4b0f      	ldr	r3, [pc, #60]	; (800b03c <vPortValidateInterruptPriority+0x80>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b004:	4b0e      	ldr	r3, [pc, #56]	; (800b040 <vPortValidateInterruptPriority+0x84>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	429a      	cmp	r2, r3
 800b00a:	d90c      	bls.n	800b026 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800b00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b010:	b672      	cpsid	i
 800b012:	f383 8811 	msr	BASEPRI, r3
 800b016:	f3bf 8f6f 	isb	sy
 800b01a:	f3bf 8f4f 	dsb	sy
 800b01e:	b662      	cpsie	i
 800b020:	603b      	str	r3, [r7, #0]
}
 800b022:	bf00      	nop
 800b024:	e7fe      	b.n	800b024 <vPortValidateInterruptPriority+0x68>
	}
 800b026:	bf00      	nop
 800b028:	3714      	adds	r7, #20
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	e000e3f0 	.word	0xe000e3f0
 800b038:	200079f8 	.word	0x200079f8
 800b03c:	e000ed0c 	.word	0xe000ed0c
 800b040:	200079fc 	.word	0x200079fc

0800b044 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b08a      	sub	sp, #40	; 0x28
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b04c:	2300      	movs	r3, #0
 800b04e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b050:	f7fe fd58 	bl	8009b04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b054:	4b5b      	ldr	r3, [pc, #364]	; (800b1c4 <pvPortMalloc+0x180>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d101      	bne.n	800b060 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b05c:	f000 f91a 	bl	800b294 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b060:	4b59      	ldr	r3, [pc, #356]	; (800b1c8 <pvPortMalloc+0x184>)
 800b062:	681a      	ldr	r2, [r3, #0]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	4013      	ands	r3, r2
 800b068:	2b00      	cmp	r3, #0
 800b06a:	f040 8092 	bne.w	800b192 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d01f      	beq.n	800b0b4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800b074:	2208      	movs	r2, #8
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	4413      	add	r3, r2
 800b07a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f003 0307 	and.w	r3, r3, #7
 800b082:	2b00      	cmp	r3, #0
 800b084:	d016      	beq.n	800b0b4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f023 0307 	bic.w	r3, r3, #7
 800b08c:	3308      	adds	r3, #8
 800b08e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f003 0307 	and.w	r3, r3, #7
 800b096:	2b00      	cmp	r3, #0
 800b098:	d00c      	beq.n	800b0b4 <pvPortMalloc+0x70>
	__asm volatile
 800b09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b09e:	b672      	cpsid	i
 800b0a0:	f383 8811 	msr	BASEPRI, r3
 800b0a4:	f3bf 8f6f 	isb	sy
 800b0a8:	f3bf 8f4f 	dsb	sy
 800b0ac:	b662      	cpsie	i
 800b0ae:	617b      	str	r3, [r7, #20]
}
 800b0b0:	bf00      	nop
 800b0b2:	e7fe      	b.n	800b0b2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d06b      	beq.n	800b192 <pvPortMalloc+0x14e>
 800b0ba:	4b44      	ldr	r3, [pc, #272]	; (800b1cc <pvPortMalloc+0x188>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d866      	bhi.n	800b192 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b0c4:	4b42      	ldr	r3, [pc, #264]	; (800b1d0 <pvPortMalloc+0x18c>)
 800b0c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b0c8:	4b41      	ldr	r3, [pc, #260]	; (800b1d0 <pvPortMalloc+0x18c>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0ce:	e004      	b.n	800b0da <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800b0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b0d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d903      	bls.n	800b0ec <pvPortMalloc+0xa8>
 800b0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d1f1      	bne.n	800b0d0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b0ec:	4b35      	ldr	r3, [pc, #212]	; (800b1c4 <pvPortMalloc+0x180>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0f2:	429a      	cmp	r2, r3
 800b0f4:	d04d      	beq.n	800b192 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b0f6:	6a3b      	ldr	r3, [r7, #32]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	2208      	movs	r2, #8
 800b0fc:	4413      	add	r3, r2
 800b0fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	6a3b      	ldr	r3, [r7, #32]
 800b106:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b10a:	685a      	ldr	r2, [r3, #4]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	1ad2      	subs	r2, r2, r3
 800b110:	2308      	movs	r3, #8
 800b112:	005b      	lsls	r3, r3, #1
 800b114:	429a      	cmp	r2, r3
 800b116:	d921      	bls.n	800b15c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	4413      	add	r3, r2
 800b11e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b120:	69bb      	ldr	r3, [r7, #24]
 800b122:	f003 0307 	and.w	r3, r3, #7
 800b126:	2b00      	cmp	r3, #0
 800b128:	d00c      	beq.n	800b144 <pvPortMalloc+0x100>
	__asm volatile
 800b12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b12e:	b672      	cpsid	i
 800b130:	f383 8811 	msr	BASEPRI, r3
 800b134:	f3bf 8f6f 	isb	sy
 800b138:	f3bf 8f4f 	dsb	sy
 800b13c:	b662      	cpsie	i
 800b13e:	613b      	str	r3, [r7, #16]
}
 800b140:	bf00      	nop
 800b142:	e7fe      	b.n	800b142 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b146:	685a      	ldr	r2, [r3, #4]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	1ad2      	subs	r2, r2, r3
 800b14c:	69bb      	ldr	r3, [r7, #24]
 800b14e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b156:	69b8      	ldr	r0, [r7, #24]
 800b158:	f000 f8fe 	bl	800b358 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b15c:	4b1b      	ldr	r3, [pc, #108]	; (800b1cc <pvPortMalloc+0x188>)
 800b15e:	681a      	ldr	r2, [r3, #0]
 800b160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	1ad3      	subs	r3, r2, r3
 800b166:	4a19      	ldr	r2, [pc, #100]	; (800b1cc <pvPortMalloc+0x188>)
 800b168:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b16a:	4b18      	ldr	r3, [pc, #96]	; (800b1cc <pvPortMalloc+0x188>)
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	4b19      	ldr	r3, [pc, #100]	; (800b1d4 <pvPortMalloc+0x190>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	429a      	cmp	r2, r3
 800b174:	d203      	bcs.n	800b17e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b176:	4b15      	ldr	r3, [pc, #84]	; (800b1cc <pvPortMalloc+0x188>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4a16      	ldr	r2, [pc, #88]	; (800b1d4 <pvPortMalloc+0x190>)
 800b17c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b180:	685a      	ldr	r2, [r3, #4]
 800b182:	4b11      	ldr	r3, [pc, #68]	; (800b1c8 <pvPortMalloc+0x184>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	431a      	orrs	r2, r3
 800b188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18e:	2200      	movs	r2, #0
 800b190:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b192:	f7fe fcc5 	bl	8009b20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b196:	69fb      	ldr	r3, [r7, #28]
 800b198:	f003 0307 	and.w	r3, r3, #7
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d00c      	beq.n	800b1ba <pvPortMalloc+0x176>
	__asm volatile
 800b1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a4:	b672      	cpsid	i
 800b1a6:	f383 8811 	msr	BASEPRI, r3
 800b1aa:	f3bf 8f6f 	isb	sy
 800b1ae:	f3bf 8f4f 	dsb	sy
 800b1b2:	b662      	cpsie	i
 800b1b4:	60fb      	str	r3, [r7, #12]
}
 800b1b6:	bf00      	nop
 800b1b8:	e7fe      	b.n	800b1b8 <pvPortMalloc+0x174>
	return pvReturn;
 800b1ba:	69fb      	ldr	r3, [r7, #28]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3728      	adds	r7, #40	; 0x28
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	2000b608 	.word	0x2000b608
 800b1c8:	2000b614 	.word	0x2000b614
 800b1cc:	2000b60c 	.word	0x2000b60c
 800b1d0:	2000b600 	.word	0x2000b600
 800b1d4:	2000b610 	.word	0x2000b610

0800b1d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b086      	sub	sp, #24
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d04c      	beq.n	800b284 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b1ea:	2308      	movs	r3, #8
 800b1ec:	425b      	negs	r3, r3
 800b1ee:	697a      	ldr	r2, [r7, #20]
 800b1f0:	4413      	add	r3, r2
 800b1f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	685a      	ldr	r2, [r3, #4]
 800b1fc:	4b23      	ldr	r3, [pc, #140]	; (800b28c <vPortFree+0xb4>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4013      	ands	r3, r2
 800b202:	2b00      	cmp	r3, #0
 800b204:	d10c      	bne.n	800b220 <vPortFree+0x48>
	__asm volatile
 800b206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b20a:	b672      	cpsid	i
 800b20c:	f383 8811 	msr	BASEPRI, r3
 800b210:	f3bf 8f6f 	isb	sy
 800b214:	f3bf 8f4f 	dsb	sy
 800b218:	b662      	cpsie	i
 800b21a:	60fb      	str	r3, [r7, #12]
}
 800b21c:	bf00      	nop
 800b21e:	e7fe      	b.n	800b21e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d00c      	beq.n	800b242 <vPortFree+0x6a>
	__asm volatile
 800b228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b22c:	b672      	cpsid	i
 800b22e:	f383 8811 	msr	BASEPRI, r3
 800b232:	f3bf 8f6f 	isb	sy
 800b236:	f3bf 8f4f 	dsb	sy
 800b23a:	b662      	cpsie	i
 800b23c:	60bb      	str	r3, [r7, #8]
}
 800b23e:	bf00      	nop
 800b240:	e7fe      	b.n	800b240 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	685a      	ldr	r2, [r3, #4]
 800b246:	4b11      	ldr	r3, [pc, #68]	; (800b28c <vPortFree+0xb4>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	4013      	ands	r3, r2
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d019      	beq.n	800b284 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d115      	bne.n	800b284 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	685a      	ldr	r2, [r3, #4]
 800b25c:	4b0b      	ldr	r3, [pc, #44]	; (800b28c <vPortFree+0xb4>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	43db      	mvns	r3, r3
 800b262:	401a      	ands	r2, r3
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b268:	f7fe fc4c 	bl	8009b04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	685a      	ldr	r2, [r3, #4]
 800b270:	4b07      	ldr	r3, [pc, #28]	; (800b290 <vPortFree+0xb8>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4413      	add	r3, r2
 800b276:	4a06      	ldr	r2, [pc, #24]	; (800b290 <vPortFree+0xb8>)
 800b278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b27a:	6938      	ldr	r0, [r7, #16]
 800b27c:	f000 f86c 	bl	800b358 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b280:	f7fe fc4e 	bl	8009b20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b284:	bf00      	nop
 800b286:	3718      	adds	r7, #24
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}
 800b28c:	2000b614 	.word	0x2000b614
 800b290:	2000b60c 	.word	0x2000b60c

0800b294 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b294:	b480      	push	{r7}
 800b296:	b085      	sub	sp, #20
 800b298:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b29a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b29e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b2a0:	4b27      	ldr	r3, [pc, #156]	; (800b340 <prvHeapInit+0xac>)
 800b2a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f003 0307 	and.w	r3, r3, #7
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d00c      	beq.n	800b2c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	3307      	adds	r3, #7
 800b2b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f023 0307 	bic.w	r3, r3, #7
 800b2ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b2bc:	68ba      	ldr	r2, [r7, #8]
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	1ad3      	subs	r3, r2, r3
 800b2c2:	4a1f      	ldr	r2, [pc, #124]	; (800b340 <prvHeapInit+0xac>)
 800b2c4:	4413      	add	r3, r2
 800b2c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b2cc:	4a1d      	ldr	r2, [pc, #116]	; (800b344 <prvHeapInit+0xb0>)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b2d2:	4b1c      	ldr	r3, [pc, #112]	; (800b344 <prvHeapInit+0xb0>)
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	68ba      	ldr	r2, [r7, #8]
 800b2dc:	4413      	add	r3, r2
 800b2de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b2e0:	2208      	movs	r2, #8
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	1a9b      	subs	r3, r3, r2
 800b2e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f023 0307 	bic.w	r3, r3, #7
 800b2ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	4a15      	ldr	r2, [pc, #84]	; (800b348 <prvHeapInit+0xb4>)
 800b2f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b2f6:	4b14      	ldr	r3, [pc, #80]	; (800b348 <prvHeapInit+0xb4>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b2fe:	4b12      	ldr	r3, [pc, #72]	; (800b348 <prvHeapInit+0xb4>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	2200      	movs	r2, #0
 800b304:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	68fa      	ldr	r2, [r7, #12]
 800b30e:	1ad2      	subs	r2, r2, r3
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b314:	4b0c      	ldr	r3, [pc, #48]	; (800b348 <prvHeapInit+0xb4>)
 800b316:	681a      	ldr	r2, [r3, #0]
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	4a0a      	ldr	r2, [pc, #40]	; (800b34c <prvHeapInit+0xb8>)
 800b322:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	4a09      	ldr	r2, [pc, #36]	; (800b350 <prvHeapInit+0xbc>)
 800b32a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b32c:	4b09      	ldr	r3, [pc, #36]	; (800b354 <prvHeapInit+0xc0>)
 800b32e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b332:	601a      	str	r2, [r3, #0]
}
 800b334:	bf00      	nop
 800b336:	3714      	adds	r7, #20
 800b338:	46bd      	mov	sp, r7
 800b33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33e:	4770      	bx	lr
 800b340:	20007a00 	.word	0x20007a00
 800b344:	2000b600 	.word	0x2000b600
 800b348:	2000b608 	.word	0x2000b608
 800b34c:	2000b610 	.word	0x2000b610
 800b350:	2000b60c 	.word	0x2000b60c
 800b354:	2000b614 	.word	0x2000b614

0800b358 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b360:	4b28      	ldr	r3, [pc, #160]	; (800b404 <prvInsertBlockIntoFreeList+0xac>)
 800b362:	60fb      	str	r3, [r7, #12]
 800b364:	e002      	b.n	800b36c <prvInsertBlockIntoFreeList+0x14>
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	60fb      	str	r3, [r7, #12]
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	687a      	ldr	r2, [r7, #4]
 800b372:	429a      	cmp	r2, r3
 800b374:	d8f7      	bhi.n	800b366 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	68ba      	ldr	r2, [r7, #8]
 800b380:	4413      	add	r3, r2
 800b382:	687a      	ldr	r2, [r7, #4]
 800b384:	429a      	cmp	r2, r3
 800b386:	d108      	bne.n	800b39a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	685a      	ldr	r2, [r3, #4]
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	441a      	add	r2, r3
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	441a      	add	r2, r3
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d118      	bne.n	800b3e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	4b15      	ldr	r3, [pc, #84]	; (800b408 <prvInsertBlockIntoFreeList+0xb0>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d00d      	beq.n	800b3d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	685a      	ldr	r2, [r3, #4]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	441a      	add	r2, r3
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	681a      	ldr	r2, [r3, #0]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	601a      	str	r2, [r3, #0]
 800b3d4:	e008      	b.n	800b3e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b3d6:	4b0c      	ldr	r3, [pc, #48]	; (800b408 <prvInsertBlockIntoFreeList+0xb0>)
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	601a      	str	r2, [r3, #0]
 800b3de:	e003      	b.n	800b3e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681a      	ldr	r2, [r3, #0]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b3e8:	68fa      	ldr	r2, [r7, #12]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d002      	beq.n	800b3f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	687a      	ldr	r2, [r7, #4]
 800b3f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3f6:	bf00      	nop
 800b3f8:	3714      	adds	r7, #20
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr
 800b402:	bf00      	nop
 800b404:	2000b600 	.word	0x2000b600
 800b408:	2000b608 	.word	0x2000b608

0800b40c <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Control>:
 800b40c:	4b04      	ldr	r3, [pc, #16]	; (800b420 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Control+0x14>)
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	b10a      	cbz	r2, 800b416 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Control+0xa>
 800b412:	4803      	ldr	r0, [pc, #12]	; (800b420 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Control+0x14>)
 800b414:	4770      	bx	lr
 800b416:	4a03      	ldr	r2, [pc, #12]	; (800b424 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Control+0x18>)
 800b418:	4801      	ldr	r0, [pc, #4]	; (800b420 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Control+0x14>)
 800b41a:	6812      	ldr	r2, [r2, #0]
 800b41c:	601a      	str	r2, [r3, #0]
 800b41e:	4770      	bx	lr
 800b420:	2000001c 	.word	0x2000001c
 800b424:	20000848 	.word	0x20000848

0800b428 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Control_Request>:
 800b428:	4b06      	ldr	r3, [pc, #24]	; (800b444 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x1c>)
 800b42a:	4807      	ldr	r0, [pc, #28]	; (800b448 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x20>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4907      	ldr	r1, [pc, #28]	; (800b44c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x24>)
 800b430:	4a07      	ldr	r2, [pc, #28]	; (800b450 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x28>)
 800b432:	b410      	push	{r4}
 800b434:	4c07      	ldr	r4, [pc, #28]	; (800b454 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x2c>)
 800b436:	6003      	str	r3, [r0, #0]
 800b438:	6023      	str	r3, [r4, #0]
 800b43a:	600b      	str	r3, [r1, #0]
 800b43c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b440:	6013      	str	r3, [r2, #0]
 800b442:	4770      	bx	lr
 800b444:	20000848 	.word	0x20000848
 800b448:	20000090 	.word	0x20000090
 800b44c:	20000050 	.word	0x20000050
 800b450:	2000001c 	.word	0x2000001c
 800b454:	20000078 	.word	0x20000078

0800b458 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Setup>:
 800b458:	4b04      	ldr	r3, [pc, #16]	; (800b46c <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Setup+0x14>)
 800b45a:	681a      	ldr	r2, [r3, #0]
 800b45c:	b10a      	cbz	r2, 800b462 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Setup+0xa>
 800b45e:	4803      	ldr	r0, [pc, #12]	; (800b46c <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Setup+0x14>)
 800b460:	4770      	bx	lr
 800b462:	4a03      	ldr	r2, [pc, #12]	; (800b470 <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Setup+0x18>)
 800b464:	4801      	ldr	r0, [pc, #4]	; (800b46c <rosidl_typesupport_c__get_service_type_support_handle__racs_services__srv__Setup+0x14>)
 800b466:	6812      	ldr	r2, [r2, #0]
 800b468:	601a      	str	r2, [r3, #0]
 800b46a:	4770      	bx	lr
 800b46c:	200000b0 	.word	0x200000b0
 800b470:	20000848 	.word	0x20000848

0800b474 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Setup_Request>:
 800b474:	4b06      	ldr	r3, [pc, #24]	; (800b490 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x1c>)
 800b476:	4807      	ldr	r0, [pc, #28]	; (800b494 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x20>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	4907      	ldr	r1, [pc, #28]	; (800b498 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x24>)
 800b47c:	4a07      	ldr	r2, [pc, #28]	; (800b49c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x28>)
 800b47e:	b410      	push	{r4}
 800b480:	4c07      	ldr	r4, [pc, #28]	; (800b4a0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x2c>)
 800b482:	6003      	str	r3, [r0, #0]
 800b484:	6023      	str	r3, [r4, #0]
 800b486:	600b      	str	r3, [r1, #0]
 800b488:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b48c:	6013      	str	r3, [r2, #0]
 800b48e:	4770      	bx	lr
 800b490:	20000848 	.word	0x20000848
 800b494:	20000124 	.word	0x20000124
 800b498:	200000e4 	.word	0x200000e4
 800b49c:	200000b0 	.word	0x200000b0
 800b4a0:	2000010c 	.word	0x2000010c

0800b4a4 <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__size_function__Control_Request__values>:
 800b4a4:	6840      	ldr	r0, [r0, #4]
 800b4a6:	4770      	bx	lr

0800b4a8 <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__get_const_function__Control_Request__values>:
 800b4a8:	6800      	ldr	r0, [r0, #0]
 800b4aa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800b4ae:	4770      	bx	lr

0800b4b0 <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__fetch_function__Control_Request__values>:
 800b4b0:	6803      	ldr	r3, [r0, #0]
 800b4b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b4b6:	6013      	str	r3, [r2, #0]
 800b4b8:	4770      	bx	lr
 800b4ba:	bf00      	nop

0800b4bc <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__assign_function__Control_Request__values>:
 800b4bc:	6812      	ldr	r2, [r2, #0]
 800b4be:	6803      	ldr	r3, [r0, #0]
 800b4c0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800b4c4:	4770      	bx	lr
 800b4c6:	bf00      	nop

0800b4c8 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__size_function__Control_Event__request>:
 800b4c8:	6840      	ldr	r0, [r0, #4]
 800b4ca:	4770      	bx	lr

0800b4cc <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__get_const_function__Control_Event__request>:
 800b4cc:	6800      	ldr	r0, [r0, #0]
 800b4ce:	eb00 1001 	add.w	r0, r0, r1, lsl #4
 800b4d2:	4770      	bx	lr

0800b4d4 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__fetch_function__Control_Event__request>:
 800b4d4:	6803      	ldr	r3, [r0, #0]
 800b4d6:	4694      	mov	ip, r2
 800b4d8:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 800b4dc:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 800b4de:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800b4e2:	4770      	bx	lr

0800b4e4 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__assign_function__Control_Event__request>:
 800b4e4:	6803      	ldr	r3, [r0, #0]
 800b4e6:	eb03 1c01 	add.w	ip, r3, r1, lsl #4
 800b4ea:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800b4ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800b4f0:	4770      	bx	lr
 800b4f2:	bf00      	nop

0800b4f4 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__size_function__Control_Event__response>:
 800b4f4:	6840      	ldr	r0, [r0, #4]
 800b4f6:	4770      	bx	lr

0800b4f8 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__get_const_function__Control_Event__response>:
 800b4f8:	6800      	ldr	r0, [r0, #0]
 800b4fa:	4408      	add	r0, r1
 800b4fc:	4770      	bx	lr
 800b4fe:	bf00      	nop

0800b500 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__fetch_function__Control_Event__response>:
 800b500:	6803      	ldr	r3, [r0, #0]
 800b502:	5c5b      	ldrb	r3, [r3, r1]
 800b504:	7013      	strb	r3, [r2, #0]
 800b506:	4770      	bx	lr

0800b508 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__assign_function__Control_Event__response>:
 800b508:	6803      	ldr	r3, [r0, #0]
 800b50a:	7812      	ldrb	r2, [r2, #0]
 800b50c:	545a      	strb	r2, [r3, r1]
 800b50e:	4770      	bx	lr

0800b510 <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__Control_Request_init_function>:
 800b510:	f004 b8da 	b.w	800f6c8 <racs_services__srv__Control_Request__init>

0800b514 <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__Control_Request_fini_function>:
 800b514:	f004 b8ec 	b.w	800f6f0 <racs_services__srv__Control_Request__fini>

0800b518 <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__resize_function__Control_Request__values>:
 800b518:	b510      	push	{r4, lr}
 800b51a:	4604      	mov	r4, r0
 800b51c:	b082      	sub	sp, #8
 800b51e:	9101      	str	r1, [sp, #4]
 800b520:	f001 fdee 	bl	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800b524:	9901      	ldr	r1, [sp, #4]
 800b526:	4620      	mov	r0, r4
 800b528:	b002      	add	sp, #8
 800b52a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b52e:	f001 bdcf 	b.w	800d0d0 <rosidl_runtime_c__int32__Sequence__init>
 800b532:	bf00      	nop

0800b534 <racs_services__srv__Control_Response__rosidl_typesupport_introspection_c__Control_Response_init_function>:
 800b534:	f004 b918 	b.w	800f768 <racs_services__srv__Control_Response__init>

0800b538 <racs_services__srv__Control_Response__rosidl_typesupport_introspection_c__Control_Response_fini_function>:
 800b538:	f004 b91a 	b.w	800f770 <racs_services__srv__Control_Response__fini>

0800b53c <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__Control_Event_init_function>:
 800b53c:	f004 b950 	b.w	800f7e0 <racs_services__srv__Control_Event__init>

0800b540 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__Control_Event_fini_function>:
 800b540:	f004 b970 	b.w	800f824 <racs_services__srv__Control_Event__fini>

0800b544 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__resize_function__Control_Event__request>:
 800b544:	b510      	push	{r4, lr}
 800b546:	4604      	mov	r4, r0
 800b548:	b082      	sub	sp, #8
 800b54a:	9101      	str	r1, [sp, #4]
 800b54c:	f004 f8e4 	bl	800f718 <racs_services__srv__Control_Request__Sequence__fini>
 800b550:	9901      	ldr	r1, [sp, #4]
 800b552:	4620      	mov	r0, r4
 800b554:	b002      	add	sp, #8
 800b556:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b55a:	f004 b8d9 	b.w	800f710 <racs_services__srv__Control_Request__Sequence__init>
 800b55e:	bf00      	nop

0800b560 <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__resize_function__Control_Event__response>:
 800b560:	b510      	push	{r4, lr}
 800b562:	4604      	mov	r4, r0
 800b564:	b082      	sub	sp, #8
 800b566:	9101      	str	r1, [sp, #4]
 800b568:	f004 f926 	bl	800f7b8 <racs_services__srv__Control_Response__Sequence__fini>
 800b56c:	9901      	ldr	r1, [sp, #4]
 800b56e:	4620      	mov	r0, r4
 800b570:	b002      	add	sp, #8
 800b572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b576:	f004 b905 	b.w	800f784 <racs_services__srv__Control_Response__Sequence__init>
 800b57a:	bf00      	nop

0800b57c <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__get_function__Control_Event__response>:
 800b57c:	6800      	ldr	r0, [r0, #0]
 800b57e:	4408      	add	r0, r1
 800b580:	4770      	bx	lr
 800b582:	bf00      	nop

0800b584 <racs_services__srv__Control_Request__rosidl_typesupport_introspection_c__get_function__Control_Request__values>:
 800b584:	6800      	ldr	r0, [r0, #0]
 800b586:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800b58a:	4770      	bx	lr

0800b58c <racs_services__srv__Control_Event__rosidl_typesupport_introspection_c__get_function__Control_Event__request>:
 800b58c:	6800      	ldr	r0, [r0, #0]
 800b58e:	eb00 1001 	add.w	r0, r0, r1, lsl #4
 800b592:	4770      	bx	lr

0800b594 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Request>:
 800b594:	4b04      	ldr	r3, [pc, #16]	; (800b5a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x14>)
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	b10a      	cbz	r2, 800b59e <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Request+0xa>
 800b59a:	4803      	ldr	r0, [pc, #12]	; (800b5a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x14>)
 800b59c:	4770      	bx	lr
 800b59e:	4a03      	ldr	r2, [pc, #12]	; (800b5ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x18>)
 800b5a0:	4801      	ldr	r0, [pc, #4]	; (800b5a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x14>)
 800b5a2:	6812      	ldr	r2, [r2, #0]
 800b5a4:	601a      	str	r2, [r3, #0]
 800b5a6:	4770      	bx	lr
 800b5a8:	200002bc 	.word	0x200002bc
 800b5ac:	2000084c 	.word	0x2000084c

0800b5b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Response>:
 800b5b0:	4b04      	ldr	r3, [pc, #16]	; (800b5c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Response+0x14>)
 800b5b2:	681a      	ldr	r2, [r3, #0]
 800b5b4:	b10a      	cbz	r2, 800b5ba <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Response+0xa>
 800b5b6:	4803      	ldr	r0, [pc, #12]	; (800b5c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Response+0x14>)
 800b5b8:	4770      	bx	lr
 800b5ba:	4a03      	ldr	r2, [pc, #12]	; (800b5c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Response+0x18>)
 800b5bc:	4801      	ldr	r0, [pc, #4]	; (800b5c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Response+0x14>)
 800b5be:	6812      	ldr	r2, [r2, #0]
 800b5c0:	601a      	str	r2, [r3, #0]
 800b5c2:	4770      	bx	lr
 800b5c4:	20000310 	.word	0x20000310
 800b5c8:	2000084c 	.word	0x2000084c

0800b5cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event>:
 800b5cc:	b508      	push	{r3, lr}
 800b5ce:	f001 fe53 	bl	800d278 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800b5d2:	4913      	ldr	r1, [pc, #76]	; (800b620 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x54>)
 800b5d4:	4b13      	ldr	r3, [pc, #76]	; (800b624 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x58>)
 800b5d6:	680a      	ldr	r2, [r1, #0]
 800b5d8:	60d8      	str	r0, [r3, #12]
 800b5da:	b152      	cbz	r2, 800b5f2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x26>
 800b5dc:	4a12      	ldr	r2, [pc, #72]	; (800b628 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x5c>)
 800b5de:	6499      	str	r1, [r3, #72]	; 0x48
 800b5e0:	6811      	ldr	r1, [r2, #0]
 800b5e2:	b171      	cbz	r1, 800b602 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x36>
 800b5e4:	4911      	ldr	r1, [pc, #68]	; (800b62c <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x60>)
 800b5e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b5ea:	680b      	ldr	r3, [r1, #0]
 800b5ec:	b193      	cbz	r3, 800b614 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x48>
 800b5ee:	480f      	ldr	r0, [pc, #60]	; (800b62c <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x60>)
 800b5f0:	bd08      	pop	{r3, pc}
 800b5f2:	4a0f      	ldr	r2, [pc, #60]	; (800b630 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x64>)
 800b5f4:	6499      	str	r1, [r3, #72]	; 0x48
 800b5f6:	6812      	ldr	r2, [r2, #0]
 800b5f8:	600a      	str	r2, [r1, #0]
 800b5fa:	4a0b      	ldr	r2, [pc, #44]	; (800b628 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x5c>)
 800b5fc:	6811      	ldr	r1, [r2, #0]
 800b5fe:	2900      	cmp	r1, #0
 800b600:	d1f0      	bne.n	800b5e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x18>
 800b602:	490b      	ldr	r1, [pc, #44]	; (800b630 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x64>)
 800b604:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b608:	6809      	ldr	r1, [r1, #0]
 800b60a:	6011      	str	r1, [r2, #0]
 800b60c:	4907      	ldr	r1, [pc, #28]	; (800b62c <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x60>)
 800b60e:	680b      	ldr	r3, [r1, #0]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d1ec      	bne.n	800b5ee <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x22>
 800b614:	4b06      	ldr	r3, [pc, #24]	; (800b630 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x64>)
 800b616:	4805      	ldr	r0, [pc, #20]	; (800b62c <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x60>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	600b      	str	r3, [r1, #0]
 800b61c:	bd08      	pop	{r3, pc}
 800b61e:	bf00      	nop
 800b620:	200002bc 	.word	0x200002bc
 800b624:	2000013c 	.word	0x2000013c
 800b628:	20000310 	.word	0x20000310
 800b62c:	200001f0 	.word	0x200001f0
 800b630:	2000084c 	.word	0x2000084c

0800b634 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control>:
 800b634:	4b25      	ldr	r3, [pc, #148]	; (800b6cc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x98>)
 800b636:	681a      	ldr	r2, [r3, #0]
 800b638:	b510      	push	{r4, lr}
 800b63a:	b142      	cbz	r2, 800b64e <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x1a>
 800b63c:	685c      	ldr	r4, [r3, #4]
 800b63e:	68a3      	ldr	r3, [r4, #8]
 800b640:	b163      	cbz	r3, 800b65c <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x28>
 800b642:	68e3      	ldr	r3, [r4, #12]
 800b644:	b193      	cbz	r3, 800b66c <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x38>
 800b646:	6923      	ldr	r3, [r4, #16]
 800b648:	b1c3      	cbz	r3, 800b67c <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x48>
 800b64a:	4820      	ldr	r0, [pc, #128]	; (800b6cc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x98>)
 800b64c:	bd10      	pop	{r4, pc}
 800b64e:	4a20      	ldr	r2, [pc, #128]	; (800b6d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x9c>)
 800b650:	685c      	ldr	r4, [r3, #4]
 800b652:	6812      	ldr	r2, [r2, #0]
 800b654:	601a      	str	r2, [r3, #0]
 800b656:	68a3      	ldr	r3, [r4, #8]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d1f2      	bne.n	800b642 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0xe>
 800b65c:	4a1d      	ldr	r2, [pc, #116]	; (800b6d4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0xa0>)
 800b65e:	6813      	ldr	r3, [r2, #0]
 800b660:	b303      	cbz	r3, 800b6a4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x70>
 800b662:	6853      	ldr	r3, [r2, #4]
 800b664:	60a3      	str	r3, [r4, #8]
 800b666:	68e3      	ldr	r3, [r4, #12]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d1ec      	bne.n	800b646 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x12>
 800b66c:	4b1a      	ldr	r3, [pc, #104]	; (800b6d8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0xa4>)
 800b66e:	681a      	ldr	r2, [r3, #0]
 800b670:	b1e2      	cbz	r2, 800b6ac <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x78>
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	60e3      	str	r3, [r4, #12]
 800b676:	6923      	ldr	r3, [r4, #16]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d1e6      	bne.n	800b64a <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x16>
 800b67c:	f001 fdfc 	bl	800d278 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800b680:	4a14      	ldr	r2, [pc, #80]	; (800b6d4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0xa0>)
 800b682:	4916      	ldr	r1, [pc, #88]	; (800b6dc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0xa8>)
 800b684:	6813      	ldr	r3, [r2, #0]
 800b686:	60c8      	str	r0, [r1, #12]
 800b688:	b1e3      	cbz	r3, 800b6c4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x90>
 800b68a:	4b13      	ldr	r3, [pc, #76]	; (800b6d8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0xa4>)
 800b68c:	648a      	str	r2, [r1, #72]	; 0x48
 800b68e:	681a      	ldr	r2, [r3, #0]
 800b690:	b1a2      	cbz	r2, 800b6bc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x88>
 800b692:	4a13      	ldr	r2, [pc, #76]	; (800b6e0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0xac>)
 800b694:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 800b698:	6813      	ldr	r3, [r2, #0]
 800b69a:	b15b      	cbz	r3, 800b6b4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x80>
 800b69c:	6853      	ldr	r3, [r2, #4]
 800b69e:	480b      	ldr	r0, [pc, #44]	; (800b6cc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x98>)
 800b6a0:	6123      	str	r3, [r4, #16]
 800b6a2:	bd10      	pop	{r4, pc}
 800b6a4:	4b0a      	ldr	r3, [pc, #40]	; (800b6d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x9c>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	6013      	str	r3, [r2, #0]
 800b6aa:	e7da      	b.n	800b662 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x2e>
 800b6ac:	4a08      	ldr	r2, [pc, #32]	; (800b6d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x9c>)
 800b6ae:	6812      	ldr	r2, [r2, #0]
 800b6b0:	601a      	str	r2, [r3, #0]
 800b6b2:	e7de      	b.n	800b672 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x3e>
 800b6b4:	4b06      	ldr	r3, [pc, #24]	; (800b6d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x9c>)
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	6013      	str	r3, [r2, #0]
 800b6ba:	e7ef      	b.n	800b69c <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x68>
 800b6bc:	4a04      	ldr	r2, [pc, #16]	; (800b6d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x9c>)
 800b6be:	6812      	ldr	r2, [r2, #0]
 800b6c0:	601a      	str	r2, [r3, #0]
 800b6c2:	e7e6      	b.n	800b692 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x5e>
 800b6c4:	4b02      	ldr	r3, [pc, #8]	; (800b6d0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x9c>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	6013      	str	r3, [r2, #0]
 800b6ca:	e7de      	b.n	800b68a <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Control+0x56>
 800b6cc:	2000033c 	.word	0x2000033c
 800b6d0:	2000084c 	.word	0x2000084c
 800b6d4:	200002bc 	.word	0x200002bc
 800b6d8:	20000310 	.word	0x20000310
 800b6dc:	2000013c 	.word	0x2000013c
 800b6e0:	200001f0 	.word	0x200001f0

0800b6e4 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__size_function__Setup_Event__request>:
 800b6e4:	6840      	ldr	r0, [r0, #4]
 800b6e6:	4770      	bx	lr

0800b6e8 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__get_const_function__Setup_Event__request>:
 800b6e8:	6800      	ldr	r0, [r0, #0]
 800b6ea:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b6ee:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800b6f2:	4770      	bx	lr

0800b6f4 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__fetch_function__Setup_Event__request>:
 800b6f4:	6803      	ldr	r3, [r0, #0]
 800b6f6:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b6fa:	4694      	mov	ip, r2
 800b6fc:	b500      	push	{lr}
 800b6fe:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 800b702:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b706:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b70a:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800b70e:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 800b712:	f85d fb04 	ldr.w	pc, [sp], #4
 800b716:	bf00      	nop

0800b718 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__assign_function__Setup_Event__request>:
 800b718:	6803      	ldr	r3, [r0, #0]
 800b71a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b71e:	b500      	push	{lr}
 800b720:	4696      	mov	lr, r2
 800b722:	eb03 0c81 	add.w	ip, r3, r1, lsl #2
 800b726:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b72a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b72e:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800b732:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 800b736:	f85d fb04 	ldr.w	pc, [sp], #4
 800b73a:	bf00      	nop

0800b73c <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__size_function__Setup_Event__response>:
 800b73c:	6840      	ldr	r0, [r0, #4]
 800b73e:	4770      	bx	lr

0800b740 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__get_const_function__Setup_Event__response>:
 800b740:	6800      	ldr	r0, [r0, #0]
 800b742:	4408      	add	r0, r1
 800b744:	4770      	bx	lr
 800b746:	bf00      	nop

0800b748 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__fetch_function__Setup_Event__response>:
 800b748:	6803      	ldr	r3, [r0, #0]
 800b74a:	5c5b      	ldrb	r3, [r3, r1]
 800b74c:	7013      	strb	r3, [r2, #0]
 800b74e:	4770      	bx	lr

0800b750 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__assign_function__Setup_Event__response>:
 800b750:	6803      	ldr	r3, [r0, #0]
 800b752:	7812      	ldrb	r2, [r2, #0]
 800b754:	545a      	strb	r2, [r3, r1]
 800b756:	4770      	bx	lr

0800b758 <racs_services__srv__Setup_Request__rosidl_typesupport_introspection_c__Setup_Request_init_function>:
 800b758:	f004 baee 	b.w	800fd38 <racs_services__srv__Setup_Request__init>

0800b75c <racs_services__srv__Setup_Request__rosidl_typesupport_introspection_c__Setup_Request_fini_function>:
 800b75c:	f004 baf0 	b.w	800fd40 <racs_services__srv__Setup_Request__fini>

0800b760 <racs_services__srv__Setup_Response__rosidl_typesupport_introspection_c__Setup_Response_init_function>:
 800b760:	f004 bb38 	b.w	800fdd4 <racs_services__srv__Setup_Response__init>

0800b764 <racs_services__srv__Setup_Response__rosidl_typesupport_introspection_c__Setup_Response_fini_function>:
 800b764:	f004 bb3a 	b.w	800fddc <racs_services__srv__Setup_Response__fini>

0800b768 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__Setup_Event_init_function>:
 800b768:	f004 bb70 	b.w	800fe4c <racs_services__srv__Setup_Event__init>

0800b76c <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__Setup_Event_fini_function>:
 800b76c:	f004 bb90 	b.w	800fe90 <racs_services__srv__Setup_Event__fini>

0800b770 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__resize_function__Setup_Event__request>:
 800b770:	b510      	push	{r4, lr}
 800b772:	4604      	mov	r4, r0
 800b774:	b082      	sub	sp, #8
 800b776:	9101      	str	r1, [sp, #4]
 800b778:	f004 fb18 	bl	800fdac <racs_services__srv__Setup_Request__Sequence__fini>
 800b77c:	9901      	ldr	r1, [sp, #4]
 800b77e:	4620      	mov	r0, r4
 800b780:	b002      	add	sp, #8
 800b782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b786:	f004 baf7 	b.w	800fd78 <racs_services__srv__Setup_Request__Sequence__init>
 800b78a:	bf00      	nop

0800b78c <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__resize_function__Setup_Event__response>:
 800b78c:	b510      	push	{r4, lr}
 800b78e:	4604      	mov	r4, r0
 800b790:	b082      	sub	sp, #8
 800b792:	9101      	str	r1, [sp, #4]
 800b794:	f004 fb46 	bl	800fe24 <racs_services__srv__Setup_Response__Sequence__fini>
 800b798:	9901      	ldr	r1, [sp, #4]
 800b79a:	4620      	mov	r0, r4
 800b79c:	b002      	add	sp, #8
 800b79e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7a2:	f004 bb25 	b.w	800fdf0 <racs_services__srv__Setup_Response__Sequence__init>
 800b7a6:	bf00      	nop

0800b7a8 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__get_function__Setup_Event__response>:
 800b7a8:	6800      	ldr	r0, [r0, #0]
 800b7aa:	4408      	add	r0, r1
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop

0800b7b0 <racs_services__srv__Setup_Event__rosidl_typesupport_introspection_c__get_function__Setup_Event__request>:
 800b7b0:	6800      	ldr	r0, [r0, #0]
 800b7b2:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b7b6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800b7ba:	4770      	bx	lr

0800b7bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Request>:
 800b7bc:	4b04      	ldr	r3, [pc, #16]	; (800b7d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x14>)
 800b7be:	681a      	ldr	r2, [r3, #0]
 800b7c0:	b10a      	cbz	r2, 800b7c6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0xa>
 800b7c2:	4803      	ldr	r0, [pc, #12]	; (800b7d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x14>)
 800b7c4:	4770      	bx	lr
 800b7c6:	4a03      	ldr	r2, [pc, #12]	; (800b7d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x18>)
 800b7c8:	4801      	ldr	r0, [pc, #4]	; (800b7d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x14>)
 800b7ca:	6812      	ldr	r2, [r2, #0]
 800b7cc:	601a      	str	r2, [r3, #0]
 800b7ce:	4770      	bx	lr
 800b7d0:	200005d8 	.word	0x200005d8
 800b7d4:	2000084c 	.word	0x2000084c

0800b7d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Response>:
 800b7d8:	4b04      	ldr	r3, [pc, #16]	; (800b7ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Response+0x14>)
 800b7da:	681a      	ldr	r2, [r3, #0]
 800b7dc:	b10a      	cbz	r2, 800b7e2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Response+0xa>
 800b7de:	4803      	ldr	r0, [pc, #12]	; (800b7ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Response+0x14>)
 800b7e0:	4770      	bx	lr
 800b7e2:	4a03      	ldr	r2, [pc, #12]	; (800b7f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Response+0x18>)
 800b7e4:	4801      	ldr	r0, [pc, #4]	; (800b7ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Response+0x14>)
 800b7e6:	6812      	ldr	r2, [r2, #0]
 800b7e8:	601a      	str	r2, [r3, #0]
 800b7ea:	4770      	bx	lr
 800b7ec:	2000062c 	.word	0x2000062c
 800b7f0:	2000084c 	.word	0x2000084c

0800b7f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event>:
 800b7f4:	b508      	push	{r3, lr}
 800b7f6:	f001 fd3f 	bl	800d278 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800b7fa:	4913      	ldr	r1, [pc, #76]	; (800b848 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x54>)
 800b7fc:	4b13      	ldr	r3, [pc, #76]	; (800b84c <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x58>)
 800b7fe:	680a      	ldr	r2, [r1, #0]
 800b800:	60d8      	str	r0, [r3, #12]
 800b802:	b152      	cbz	r2, 800b81a <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x26>
 800b804:	4a12      	ldr	r2, [pc, #72]	; (800b850 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x5c>)
 800b806:	6499      	str	r1, [r3, #72]	; 0x48
 800b808:	6811      	ldr	r1, [r2, #0]
 800b80a:	b171      	cbz	r1, 800b82a <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x36>
 800b80c:	4911      	ldr	r1, [pc, #68]	; (800b854 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x60>)
 800b80e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b812:	680b      	ldr	r3, [r1, #0]
 800b814:	b193      	cbz	r3, 800b83c <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x48>
 800b816:	480f      	ldr	r0, [pc, #60]	; (800b854 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x60>)
 800b818:	bd08      	pop	{r3, pc}
 800b81a:	4a0f      	ldr	r2, [pc, #60]	; (800b858 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x64>)
 800b81c:	6499      	str	r1, [r3, #72]	; 0x48
 800b81e:	6812      	ldr	r2, [r2, #0]
 800b820:	600a      	str	r2, [r1, #0]
 800b822:	4a0b      	ldr	r2, [pc, #44]	; (800b850 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x5c>)
 800b824:	6811      	ldr	r1, [r2, #0]
 800b826:	2900      	cmp	r1, #0
 800b828:	d1f0      	bne.n	800b80c <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x18>
 800b82a:	490b      	ldr	r1, [pc, #44]	; (800b858 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x64>)
 800b82c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b830:	6809      	ldr	r1, [r1, #0]
 800b832:	6011      	str	r1, [r2, #0]
 800b834:	4907      	ldr	r1, [pc, #28]	; (800b854 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x60>)
 800b836:	680b      	ldr	r3, [r1, #0]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d1ec      	bne.n	800b816 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x22>
 800b83c:	4b06      	ldr	r3, [pc, #24]	; (800b858 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x64>)
 800b83e:	4805      	ldr	r0, [pc, #20]	; (800b854 <rosidl_typesupport_introspection_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x60>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	600b      	str	r3, [r1, #0]
 800b844:	bd08      	pop	{r3, pc}
 800b846:	bf00      	nop
 800b848:	200005d8 	.word	0x200005d8
 800b84c:	20000368 	.word	0x20000368
 800b850:	2000062c 	.word	0x2000062c
 800b854:	2000041c 	.word	0x2000041c
 800b858:	2000084c 	.word	0x2000084c

0800b85c <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup>:
 800b85c:	4b25      	ldr	r3, [pc, #148]	; (800b8f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x98>)
 800b85e:	681a      	ldr	r2, [r3, #0]
 800b860:	b510      	push	{r4, lr}
 800b862:	b142      	cbz	r2, 800b876 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x1a>
 800b864:	685c      	ldr	r4, [r3, #4]
 800b866:	68a3      	ldr	r3, [r4, #8]
 800b868:	b163      	cbz	r3, 800b884 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x28>
 800b86a:	68e3      	ldr	r3, [r4, #12]
 800b86c:	b193      	cbz	r3, 800b894 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x38>
 800b86e:	6923      	ldr	r3, [r4, #16]
 800b870:	b1c3      	cbz	r3, 800b8a4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x48>
 800b872:	4820      	ldr	r0, [pc, #128]	; (800b8f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x98>)
 800b874:	bd10      	pop	{r4, pc}
 800b876:	4a20      	ldr	r2, [pc, #128]	; (800b8f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x9c>)
 800b878:	685c      	ldr	r4, [r3, #4]
 800b87a:	6812      	ldr	r2, [r2, #0]
 800b87c:	601a      	str	r2, [r3, #0]
 800b87e:	68a3      	ldr	r3, [r4, #8]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d1f2      	bne.n	800b86a <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0xe>
 800b884:	4a1d      	ldr	r2, [pc, #116]	; (800b8fc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0xa0>)
 800b886:	6813      	ldr	r3, [r2, #0]
 800b888:	b303      	cbz	r3, 800b8cc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x70>
 800b88a:	6853      	ldr	r3, [r2, #4]
 800b88c:	60a3      	str	r3, [r4, #8]
 800b88e:	68e3      	ldr	r3, [r4, #12]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d1ec      	bne.n	800b86e <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x12>
 800b894:	4b1a      	ldr	r3, [pc, #104]	; (800b900 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0xa4>)
 800b896:	681a      	ldr	r2, [r3, #0]
 800b898:	b1e2      	cbz	r2, 800b8d4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x78>
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	60e3      	str	r3, [r4, #12]
 800b89e:	6923      	ldr	r3, [r4, #16]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d1e6      	bne.n	800b872 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x16>
 800b8a4:	f001 fce8 	bl	800d278 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800b8a8:	4a14      	ldr	r2, [pc, #80]	; (800b8fc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0xa0>)
 800b8aa:	4916      	ldr	r1, [pc, #88]	; (800b904 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0xa8>)
 800b8ac:	6813      	ldr	r3, [r2, #0]
 800b8ae:	60c8      	str	r0, [r1, #12]
 800b8b0:	b1e3      	cbz	r3, 800b8ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x90>
 800b8b2:	4b13      	ldr	r3, [pc, #76]	; (800b900 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0xa4>)
 800b8b4:	648a      	str	r2, [r1, #72]	; 0x48
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	b1a2      	cbz	r2, 800b8e4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x88>
 800b8ba:	4a13      	ldr	r2, [pc, #76]	; (800b908 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0xac>)
 800b8bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 800b8c0:	6813      	ldr	r3, [r2, #0]
 800b8c2:	b15b      	cbz	r3, 800b8dc <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x80>
 800b8c4:	6853      	ldr	r3, [r2, #4]
 800b8c6:	480b      	ldr	r0, [pc, #44]	; (800b8f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x98>)
 800b8c8:	6123      	str	r3, [r4, #16]
 800b8ca:	bd10      	pop	{r4, pc}
 800b8cc:	4b0a      	ldr	r3, [pc, #40]	; (800b8f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x9c>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	6013      	str	r3, [r2, #0]
 800b8d2:	e7da      	b.n	800b88a <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x2e>
 800b8d4:	4a08      	ldr	r2, [pc, #32]	; (800b8f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x9c>)
 800b8d6:	6812      	ldr	r2, [r2, #0]
 800b8d8:	601a      	str	r2, [r3, #0]
 800b8da:	e7de      	b.n	800b89a <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x3e>
 800b8dc:	4b06      	ldr	r3, [pc, #24]	; (800b8f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x9c>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	6013      	str	r3, [r2, #0]
 800b8e2:	e7ef      	b.n	800b8c4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x68>
 800b8e4:	4a04      	ldr	r2, [pc, #16]	; (800b8f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x9c>)
 800b8e6:	6812      	ldr	r2, [r2, #0]
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	e7e6      	b.n	800b8ba <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x5e>
 800b8ec:	4b02      	ldr	r3, [pc, #8]	; (800b8f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x9c>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	6013      	str	r3, [r2, #0]
 800b8f2:	e7de      	b.n	800b8b2 <rosidl_typesupport_introspection_c__get_service_type_support_handle__racs_services__srv__Setup+0x56>
 800b8f4:	20000658 	.word	0x20000658
 800b8f8:	2000084c 	.word	0x2000084c
 800b8fc:	200005d8 	.word	0x200005d8
 800b900:	2000062c 	.word	0x2000062c
 800b904:	20000368 	.word	0x20000368
 800b908:	2000041c 	.word	0x2000041c

0800b90c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Control_Request>:
 800b90c:	4800      	ldr	r0, [pc, #0]	; (800b910 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Control_Request+0x4>)
 800b90e:	4770      	bx	lr
 800b910:	200006d8 	.word	0x200006d8

0800b914 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Control_Response>:
 800b914:	4800      	ldr	r0, [pc, #0]	; (800b918 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Control_Response+0x4>)
 800b916:	4770      	bx	lr
 800b918:	200006f0 	.word	0x200006f0

0800b91c <_Control_Response__max_serialized_size>:
 800b91c:	2101      	movs	r1, #1
 800b91e:	2000      	movs	r0, #0
 800b920:	b508      	push	{r3, lr}
 800b922:	f003 fba5 	bl	800f070 <ucdr_alignment>
 800b926:	3001      	adds	r0, #1
 800b928:	bd08      	pop	{r3, pc}
 800b92a:	bf00      	nop

0800b92c <_Control_Response__cdr_deserialize>:
 800b92c:	b109      	cbz	r1, 800b932 <_Control_Response__cdr_deserialize+0x6>
 800b92e:	f002 b819 	b.w	800d964 <ucdr_deserialize_uint8_t>
 800b932:	4608      	mov	r0, r1
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop

0800b938 <_Control_Event__max_serialized_size>:
 800b938:	b500      	push	{lr}
 800b93a:	b083      	sub	sp, #12
 800b93c:	2301      	movs	r3, #1
 800b93e:	2100      	movs	r1, #0
 800b940:	f10d 0007 	add.w	r0, sp, #7
 800b944:	f88d 3007 	strb.w	r3, [sp, #7]
 800b948:	f001 fd46 	bl	800d3d8 <max_serialized_size_service_msgs__msg__ServiceEventInfo>
 800b94c:	b003      	add	sp, #12
 800b94e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b952:	bf00      	nop

0800b954 <get_serialized_size_racs_services__srv__Control_Request>:
 800b954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b956:	4604      	mov	r4, r0
 800b958:	b1a8      	cbz	r0, 800b986 <get_serialized_size_racs_services__srv__Control_Request+0x32>
 800b95a:	460d      	mov	r5, r1
 800b95c:	2101      	movs	r1, #1
 800b95e:	1c6f      	adds	r7, r5, #1
 800b960:	4628      	mov	r0, r5
 800b962:	f003 fb85 	bl	800f070 <ucdr_alignment>
 800b966:	2101      	movs	r1, #1
 800b968:	4407      	add	r7, r0
 800b96a:	4638      	mov	r0, r7
 800b96c:	f003 fb80 	bl	800f070 <ucdr_alignment>
 800b970:	68a6      	ldr	r6, [r4, #8]
 800b972:	1c44      	adds	r4, r0, #1
 800b974:	2104      	movs	r1, #4
 800b976:	443c      	add	r4, r7
 800b978:	4620      	mov	r0, r4
 800b97a:	f003 fb79 	bl	800f070 <ucdr_alignment>
 800b97e:	1d03      	adds	r3, r0, #4
 800b980:	441c      	add	r4, r3
 800b982:	b90e      	cbnz	r6, 800b988 <get_serialized_size_racs_services__srv__Control_Request+0x34>
 800b984:	1b60      	subs	r0, r4, r5
 800b986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b988:	4620      	mov	r0, r4
 800b98a:	2104      	movs	r1, #4
 800b98c:	f003 fb70 	bl	800f070 <ucdr_alignment>
 800b990:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b994:	181c      	adds	r4, r3, r0
 800b996:	1b60      	subs	r0, r4, r5
 800b998:	e7f5      	b.n	800b986 <get_serialized_size_racs_services__srv__Control_Request+0x32>
 800b99a:	bf00      	nop

0800b99c <get_serialized_size_racs_services__srv__Control_Response>:
 800b99c:	b138      	cbz	r0, 800b9ae <get_serialized_size_racs_services__srv__Control_Response+0x12>
 800b99e:	b508      	push	{r3, lr}
 800b9a0:	460b      	mov	r3, r1
 800b9a2:	2101      	movs	r1, #1
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f003 fb63 	bl	800f070 <ucdr_alignment>
 800b9aa:	3001      	adds	r0, #1
 800b9ac:	bd08      	pop	{r3, pc}
 800b9ae:	4770      	bx	lr

0800b9b0 <_Control_Request__cdr_deserialize>:
 800b9b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9b2:	460c      	mov	r4, r1
 800b9b4:	b083      	sub	sp, #12
 800b9b6:	b1c9      	cbz	r1, 800b9ec <_Control_Request__cdr_deserialize+0x3c>
 800b9b8:	4605      	mov	r5, r0
 800b9ba:	f001 ffd3 	bl	800d964 <ucdr_deserialize_uint8_t>
 800b9be:	1c61      	adds	r1, r4, #1
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	f001 ffcf 	bl	800d964 <ucdr_deserialize_uint8_t>
 800b9c6:	68e7      	ldr	r7, [r4, #12]
 800b9c8:	ab01      	add	r3, sp, #4
 800b9ca:	6861      	ldr	r1, [r4, #4]
 800b9cc:	463a      	mov	r2, r7
 800b9ce:	4628      	mov	r0, r5
 800b9d0:	f003 fc28 	bl	800f224 <ucdr_deserialize_sequence_int32_t>
 800b9d4:	9b01      	ldr	r3, [sp, #4]
 800b9d6:	4606      	mov	r6, r0
 800b9d8:	b920      	cbnz	r0, 800b9e4 <_Control_Request__cdr_deserialize+0x34>
 800b9da:	429f      	cmp	r7, r3
 800b9dc:	d30a      	bcc.n	800b9f4 <_Control_Request__cdr_deserialize+0x44>
 800b9de:	4630      	mov	r0, r6
 800b9e0:	b003      	add	sp, #12
 800b9e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9e4:	4630      	mov	r0, r6
 800b9e6:	60a3      	str	r3, [r4, #8]
 800b9e8:	b003      	add	sp, #12
 800b9ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9ec:	460e      	mov	r6, r1
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	b003      	add	sp, #12
 800b9f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	75ae      	strb	r6, [r5, #22]
 800b9fa:	2104      	movs	r1, #4
 800b9fc:	756b      	strb	r3, [r5, #21]
 800b9fe:	60a6      	str	r6, [r4, #8]
 800ba00:	f003 fb4e 	bl	800f0a0 <ucdr_align_to>
 800ba04:	9901      	ldr	r1, [sp, #4]
 800ba06:	4628      	mov	r0, r5
 800ba08:	0089      	lsls	r1, r1, #2
 800ba0a:	f003 fb81 	bl	800f110 <ucdr_advance_buffer>
 800ba0e:	4630      	mov	r0, r6
 800ba10:	b003      	add	sp, #12
 800ba12:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ba14 <_Control_Response__cdr_serialize>:
 800ba14:	460a      	mov	r2, r1
 800ba16:	b118      	cbz	r0, 800ba20 <_Control_Response__cdr_serialize+0xc>
 800ba18:	7801      	ldrb	r1, [r0, #0]
 800ba1a:	4610      	mov	r0, r2
 800ba1c:	f001 bf8c 	b.w	800d938 <ucdr_serialize_uint8_t>
 800ba20:	4770      	bx	lr
 800ba22:	bf00      	nop

0800ba24 <_Control_Request__cdr_serialize>:
 800ba24:	b188      	cbz	r0, 800ba4a <_Control_Request__cdr_serialize+0x26>
 800ba26:	b538      	push	{r3, r4, r5, lr}
 800ba28:	460d      	mov	r5, r1
 800ba2a:	4604      	mov	r4, r0
 800ba2c:	7801      	ldrb	r1, [r0, #0]
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f001 ff82 	bl	800d938 <ucdr_serialize_uint8_t>
 800ba34:	7861      	ldrb	r1, [r4, #1]
 800ba36:	4628      	mov	r0, r5
 800ba38:	f001 ff7e 	bl	800d938 <ucdr_serialize_uint8_t>
 800ba3c:	4628      	mov	r0, r5
 800ba3e:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 800ba42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba46:	f003 bbdb 	b.w	800f200 <ucdr_serialize_sequence_int32_t>
 800ba4a:	4770      	bx	lr

0800ba4c <get_serialized_size_racs_services__srv__Control_Event.part.0>:
 800ba4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba50:	460e      	mov	r6, r1
 800ba52:	4605      	mov	r5, r0
 800ba54:	f001 fc26 	bl	800d2a4 <get_serialized_size_service_msgs__msg__ServiceEventInfo>
 800ba58:	2104      	movs	r1, #4
 800ba5a:	1837      	adds	r7, r6, r0
 800ba5c:	f8d5 902c 	ldr.w	r9, [r5, #44]	; 0x2c
 800ba60:	4638      	mov	r0, r7
 800ba62:	f003 fb05 	bl	800f070 <ucdr_alignment>
 800ba66:	3004      	adds	r0, #4
 800ba68:	4407      	add	r7, r0
 800ba6a:	f1b9 0f00 	cmp.w	r9, #0
 800ba6e:	d019      	beq.n	800baa4 <get_serialized_size_racs_services__srv__Control_Event.part.0+0x58>
 800ba70:	f04f 0800 	mov.w	r8, #0
 800ba74:	f8df a07c 	ldr.w	sl, [pc, #124]	; 800baf4 <get_serialized_size_racs_services__srv__Control_Event.part.0+0xa8>
 800ba78:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800ba7a:	4639      	mov	r1, r7
 800ba7c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ba80:	eb00 1008 	add.w	r0, r0, r8, lsl #4
 800ba84:	f108 0801 	add.w	r8, r8, #1
 800ba88:	695b      	ldr	r3, [r3, #20]
 800ba8a:	4798      	blx	r3
 800ba8c:	4604      	mov	r4, r0
 800ba8e:	4638      	mov	r0, r7
 800ba90:	2c04      	cmp	r4, #4
 800ba92:	4621      	mov	r1, r4
 800ba94:	bf28      	it	cs
 800ba96:	2104      	movcs	r1, #4
 800ba98:	f003 faea 	bl	800f070 <ucdr_alignment>
 800ba9c:	45c1      	cmp	r9, r8
 800ba9e:	4420      	add	r0, r4
 800baa0:	4407      	add	r7, r0
 800baa2:	d1e9      	bne.n	800ba78 <get_serialized_size_racs_services__srv__Control_Event.part.0+0x2c>
 800baa4:	4638      	mov	r0, r7
 800baa6:	2104      	movs	r1, #4
 800baa8:	f8d5 8038 	ldr.w	r8, [r5, #56]	; 0x38
 800baac:	f003 fae0 	bl	800f070 <ucdr_alignment>
 800bab0:	4407      	add	r7, r0
 800bab2:	3704      	adds	r7, #4
 800bab4:	f1b8 0f00 	cmp.w	r8, #0
 800bab8:	d018      	beq.n	800baec <get_serialized_size_racs_services__srv__Control_Event.part.0+0xa0>
 800baba:	f04f 0900 	mov.w	r9, #0
 800babe:	f8df a038 	ldr.w	sl, [pc, #56]	; 800baf8 <get_serialized_size_racs_services__srv__Control_Event.part.0+0xac>
 800bac2:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800bac4:	4639      	mov	r1, r7
 800bac6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800baca:	4448      	add	r0, r9
 800bacc:	f109 0901 	add.w	r9, r9, #1
 800bad0:	695b      	ldr	r3, [r3, #20]
 800bad2:	4798      	blx	r3
 800bad4:	4604      	mov	r4, r0
 800bad6:	4638      	mov	r0, r7
 800bad8:	2c04      	cmp	r4, #4
 800bada:	4621      	mov	r1, r4
 800badc:	bf28      	it	cs
 800bade:	2104      	movcs	r1, #4
 800bae0:	f003 fac6 	bl	800f070 <ucdr_alignment>
 800bae4:	45c8      	cmp	r8, r9
 800bae6:	4420      	add	r0, r4
 800bae8:	4407      	add	r7, r0
 800baea:	d1ea      	bne.n	800bac2 <get_serialized_size_racs_services__srv__Control_Event.part.0+0x76>
 800baec:	1bb8      	subs	r0, r7, r6
 800baee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baf2:	bf00      	nop
 800baf4:	200006d8 	.word	0x200006d8
 800baf8:	200006f0 	.word	0x200006f0

0800bafc <get_serialized_size_racs_services__srv__Control_Event>:
 800bafc:	b108      	cbz	r0, 800bb02 <get_serialized_size_racs_services__srv__Control_Event+0x6>
 800bafe:	f7ff bfa5 	b.w	800ba4c <get_serialized_size_racs_services__srv__Control_Event.part.0>
 800bb02:	4770      	bx	lr

0800bb04 <_Control_Event__get_serialized_size>:
 800bb04:	b110      	cbz	r0, 800bb0c <_Control_Event__get_serialized_size+0x8>
 800bb06:	2100      	movs	r1, #0
 800bb08:	f7ff bfa0 	b.w	800ba4c <get_serialized_size_racs_services__srv__Control_Event.part.0>
 800bb0c:	4770      	bx	lr
 800bb0e:	bf00      	nop

0800bb10 <_Control_Event__cdr_deserialize>:
 800bb10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb12:	460d      	mov	r5, r1
 800bb14:	b083      	sub	sp, #12
 800bb16:	2900      	cmp	r1, #0
 800bb18:	d040      	beq.n	800bb9c <_Control_Event__cdr_deserialize+0x8c>
 800bb1a:	4606      	mov	r6, r0
 800bb1c:	f001 fc82 	bl	800d424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800bb20:	4603      	mov	r3, r0
 800bb22:	4629      	mov	r1, r5
 800bb24:	4630      	mov	r0, r6
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	68db      	ldr	r3, [r3, #12]
 800bb2a:	4798      	blx	r3
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	a901      	add	r1, sp, #4
 800bb30:	f002 fa48 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 800bb34:	9b01      	ldr	r3, [sp, #4]
 800bb36:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	d32c      	bcc.n	800bb96 <_Control_Event__cdr_deserialize+0x86>
 800bb3c:	62eb      	str	r3, [r5, #44]	; 0x2c
 800bb3e:	b17b      	cbz	r3, 800bb60 <_Control_Event__cdr_deserialize+0x50>
 800bb40:	2400      	movs	r4, #0
 800bb42:	4f18      	ldr	r7, [pc, #96]	; (800bba4 <_Control_Event__cdr_deserialize+0x94>)
 800bb44:	e002      	b.n	800bb4c <_Control_Event__cdr_deserialize+0x3c>
 800bb46:	9b01      	ldr	r3, [sp, #4]
 800bb48:	429c      	cmp	r4, r3
 800bb4a:	d209      	bcs.n	800bb60 <_Control_Event__cdr_deserialize+0x50>
 800bb4c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800bb4e:	4630      	mov	r0, r6
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800bb56:	3401      	adds	r4, #1
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	4798      	blx	r3
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	d1f2      	bne.n	800bb46 <_Control_Event__cdr_deserialize+0x36>
 800bb60:	a901      	add	r1, sp, #4
 800bb62:	4630      	mov	r0, r6
 800bb64:	f002 fa2e 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 800bb68:	9b01      	ldr	r3, [sp, #4]
 800bb6a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	d312      	bcc.n	800bb96 <_Control_Event__cdr_deserialize+0x86>
 800bb70:	63ab      	str	r3, [r5, #56]	; 0x38
 800bb72:	b18b      	cbz	r3, 800bb98 <_Control_Event__cdr_deserialize+0x88>
 800bb74:	2400      	movs	r4, #0
 800bb76:	4f0c      	ldr	r7, [pc, #48]	; (800bba8 <_Control_Event__cdr_deserialize+0x98>)
 800bb78:	e002      	b.n	800bb80 <_Control_Event__cdr_deserialize+0x70>
 800bb7a:	9b01      	ldr	r3, [sp, #4]
 800bb7c:	429c      	cmp	r4, r3
 800bb7e:	d20b      	bcs.n	800bb98 <_Control_Event__cdr_deserialize+0x88>
 800bb80:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800bb82:	4630      	mov	r0, r6
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	4421      	add	r1, r4
 800bb88:	3401      	adds	r4, #1
 800bb8a:	68db      	ldr	r3, [r3, #12]
 800bb8c:	4798      	blx	r3
 800bb8e:	2800      	cmp	r0, #0
 800bb90:	d1f3      	bne.n	800bb7a <_Control_Event__cdr_deserialize+0x6a>
 800bb92:	b003      	add	sp, #12
 800bb94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb96:	2000      	movs	r0, #0
 800bb98:	b003      	add	sp, #12
 800bb9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb9c:	4608      	mov	r0, r1
 800bb9e:	b003      	add	sp, #12
 800bba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bba2:	bf00      	nop
 800bba4:	200006d8 	.word	0x200006d8
 800bba8:	200006f0 	.word	0x200006f0

0800bbac <_Control_Event__cdr_serialize>:
 800bbac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d039      	beq.n	800bc28 <_Control_Event__cdr_serialize+0x7c>
 800bbb4:	4605      	mov	r5, r0
 800bbb6:	460e      	mov	r6, r1
 800bbb8:	f001 fc34 	bl	800d424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	4631      	mov	r1, r6
 800bbc0:	4628      	mov	r0, r5
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	689b      	ldr	r3, [r3, #8]
 800bbc6:	4798      	blx	r3
 800bbc8:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 800bbca:	4630      	mov	r0, r6
 800bbcc:	4639      	mov	r1, r7
 800bbce:	f002 f8c9 	bl	800dd64 <ucdr_serialize_uint32_t>
 800bbd2:	b188      	cbz	r0, 800bbf8 <_Control_Event__cdr_serialize+0x4c>
 800bbd4:	b187      	cbz	r7, 800bbf8 <_Control_Event__cdr_serialize+0x4c>
 800bbd6:	2400      	movs	r4, #0
 800bbd8:	f8df 8058 	ldr.w	r8, [pc, #88]	; 800bc34 <_Control_Event__cdr_serialize+0x88>
 800bbdc:	e001      	b.n	800bbe2 <_Control_Event__cdr_serialize+0x36>
 800bbde:	42a7      	cmp	r7, r4
 800bbe0:	d00a      	beq.n	800bbf8 <_Control_Event__cdr_serialize+0x4c>
 800bbe2:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800bbe4:	4631      	mov	r1, r6
 800bbe6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bbea:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800bbee:	3401      	adds	r4, #1
 800bbf0:	689b      	ldr	r3, [r3, #8]
 800bbf2:	4798      	blx	r3
 800bbf4:	2800      	cmp	r0, #0
 800bbf6:	d1f2      	bne.n	800bbde <_Control_Event__cdr_serialize+0x32>
 800bbf8:	6baf      	ldr	r7, [r5, #56]	; 0x38
 800bbfa:	4630      	mov	r0, r6
 800bbfc:	4639      	mov	r1, r7
 800bbfe:	f002 f8b1 	bl	800dd64 <ucdr_serialize_uint32_t>
 800bc02:	4680      	mov	r8, r0
 800bc04:	b180      	cbz	r0, 800bc28 <_Control_Event__cdr_serialize+0x7c>
 800bc06:	b18f      	cbz	r7, 800bc2c <_Control_Event__cdr_serialize+0x80>
 800bc08:	2400      	movs	r4, #0
 800bc0a:	f8df 902c 	ldr.w	r9, [pc, #44]	; 800bc38 <_Control_Event__cdr_serialize+0x8c>
 800bc0e:	e001      	b.n	800bc14 <_Control_Event__cdr_serialize+0x68>
 800bc10:	42a7      	cmp	r7, r4
 800bc12:	d00b      	beq.n	800bc2c <_Control_Event__cdr_serialize+0x80>
 800bc14:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800bc16:	4631      	mov	r1, r6
 800bc18:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bc1c:	4420      	add	r0, r4
 800bc1e:	3401      	adds	r4, #1
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	4798      	blx	r3
 800bc24:	2800      	cmp	r0, #0
 800bc26:	d1f3      	bne.n	800bc10 <_Control_Event__cdr_serialize+0x64>
 800bc28:	f04f 0800 	mov.w	r8, #0
 800bc2c:	4640      	mov	r0, r8
 800bc2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc32:	bf00      	nop
 800bc34:	200006d8 	.word	0x200006d8
 800bc38:	200006f0 	.word	0x200006f0

0800bc3c <_Control_Response__get_serialized_size>:
 800bc3c:	b130      	cbz	r0, 800bc4c <_Control_Response__get_serialized_size+0x10>
 800bc3e:	2101      	movs	r1, #1
 800bc40:	2000      	movs	r0, #0
 800bc42:	b508      	push	{r3, lr}
 800bc44:	f003 fa14 	bl	800f070 <ucdr_alignment>
 800bc48:	3001      	adds	r0, #1
 800bc4a:	bd08      	pop	{r3, pc}
 800bc4c:	4770      	bx	lr
 800bc4e:	bf00      	nop

0800bc50 <_Control_Request__max_serialized_size>:
 800bc50:	b510      	push	{r4, lr}
 800bc52:	2101      	movs	r1, #1
 800bc54:	2000      	movs	r0, #0
 800bc56:	f003 fa0b 	bl	800f070 <ucdr_alignment>
 800bc5a:	2101      	movs	r1, #1
 800bc5c:	1844      	adds	r4, r0, r1
 800bc5e:	4620      	mov	r0, r4
 800bc60:	f003 fa06 	bl	800f070 <ucdr_alignment>
 800bc64:	3001      	adds	r0, #1
 800bc66:	4420      	add	r0, r4
 800bc68:	bd10      	pop	{r4, pc}
 800bc6a:	bf00      	nop

0800bc6c <_Control_Request__get_serialized_size>:
 800bc6c:	b570      	push	{r4, r5, r6, lr}
 800bc6e:	4604      	mov	r4, r0
 800bc70:	b190      	cbz	r0, 800bc98 <_Control_Request__get_serialized_size+0x2c>
 800bc72:	2101      	movs	r1, #1
 800bc74:	2000      	movs	r0, #0
 800bc76:	f003 f9fb 	bl	800f070 <ucdr_alignment>
 800bc7a:	2101      	movs	r1, #1
 800bc7c:	1845      	adds	r5, r0, r1
 800bc7e:	4628      	mov	r0, r5
 800bc80:	f003 f9f6 	bl	800f070 <ucdr_alignment>
 800bc84:	68a6      	ldr	r6, [r4, #8]
 800bc86:	1c44      	adds	r4, r0, #1
 800bc88:	2104      	movs	r1, #4
 800bc8a:	4425      	add	r5, r4
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	f003 f9ef 	bl	800f070 <ucdr_alignment>
 800bc92:	1d04      	adds	r4, r0, #4
 800bc94:	442c      	add	r4, r5
 800bc96:	b90e      	cbnz	r6, 800bc9c <_Control_Request__get_serialized_size+0x30>
 800bc98:	4620      	mov	r0, r4
 800bc9a:	bd70      	pop	{r4, r5, r6, pc}
 800bc9c:	4620      	mov	r0, r4
 800bc9e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 800bca2:	2104      	movs	r1, #4
 800bca4:	f003 f9e4 	bl	800f070 <ucdr_alignment>
 800bca8:	4404      	add	r4, r0
 800bcaa:	4620      	mov	r0, r4
 800bcac:	bd70      	pop	{r4, r5, r6, pc}
 800bcae:	bf00      	nop

0800bcb0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Control_Event>:
 800bcb0:	4800      	ldr	r0, [pc, #0]	; (800bcb4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Control_Event+0x4>)
 800bcb2:	4770      	bx	lr
 800bcb4:	200006c0 	.word	0x200006c0

0800bcb8 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__racs_services__srv__Control>:
 800bcb8:	4800      	ldr	r0, [pc, #0]	; (800bcbc <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__racs_services__srv__Control+0x4>)
 800bcba:	4770      	bx	lr
 800bcbc:	20000694 	.word	0x20000694

0800bcc0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Setup_Request>:
 800bcc0:	4800      	ldr	r0, [pc, #0]	; (800bcc4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Setup_Request+0x4>)
 800bcc2:	4770      	bx	lr
 800bcc4:	200007b0 	.word	0x200007b0

0800bcc8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Setup_Response>:
 800bcc8:	4800      	ldr	r0, [pc, #0]	; (800bccc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Setup_Response+0x4>)
 800bcca:	4770      	bx	lr
 800bccc:	200007c8 	.word	0x200007c8

0800bcd0 <_Setup_Response__max_serialized_size>:
 800bcd0:	2101      	movs	r1, #1
 800bcd2:	2000      	movs	r0, #0
 800bcd4:	b508      	push	{r3, lr}
 800bcd6:	f003 f9cb 	bl	800f070 <ucdr_alignment>
 800bcda:	3001      	adds	r0, #1
 800bcdc:	bd08      	pop	{r3, pc}
 800bcde:	bf00      	nop

0800bce0 <_Setup_Response__cdr_deserialize>:
 800bce0:	b109      	cbz	r1, 800bce6 <_Setup_Response__cdr_deserialize+0x6>
 800bce2:	f001 be3f 	b.w	800d964 <ucdr_deserialize_uint8_t>
 800bce6:	4608      	mov	r0, r1
 800bce8:	4770      	bx	lr
 800bcea:	bf00      	nop

0800bcec <_Setup_Event__max_serialized_size>:
 800bcec:	b500      	push	{lr}
 800bcee:	b083      	sub	sp, #12
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	2100      	movs	r1, #0
 800bcf4:	f10d 0007 	add.w	r0, sp, #7
 800bcf8:	f88d 3007 	strb.w	r3, [sp, #7]
 800bcfc:	f001 fb6c 	bl	800d3d8 <max_serialized_size_service_msgs__msg__ServiceEventInfo>
 800bd00:	b003      	add	sp, #12
 800bd02:	f85d fb04 	ldr.w	pc, [sp], #4
 800bd06:	bf00      	nop

0800bd08 <get_serialized_size_racs_services__srv__Setup_Request.part.0>:
 800bd08:	b570      	push	{r4, r5, r6, lr}
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	2101      	movs	r1, #1
 800bd0e:	f003 f9af 	bl	800f070 <ucdr_alignment>
 800bd12:	2104      	movs	r1, #4
 800bd14:	1c65      	adds	r5, r4, #1
 800bd16:	f1c4 0404 	rsb	r4, r4, #4
 800bd1a:	4405      	add	r5, r0
 800bd1c:	4628      	mov	r0, r5
 800bd1e:	f003 f9a7 	bl	800f070 <ucdr_alignment>
 800bd22:	2104      	movs	r1, #4
 800bd24:	1846      	adds	r6, r0, r1
 800bd26:	442e      	add	r6, r5
 800bd28:	4630      	mov	r0, r6
 800bd2a:	f003 f9a1 	bl	800f070 <ucdr_alignment>
 800bd2e:	2104      	movs	r1, #4
 800bd30:	1845      	adds	r5, r0, r1
 800bd32:	442e      	add	r6, r5
 800bd34:	4630      	mov	r0, r6
 800bd36:	f003 f99b 	bl	800f070 <ucdr_alignment>
 800bd3a:	2104      	movs	r1, #4
 800bd3c:	4408      	add	r0, r1
 800bd3e:	4406      	add	r6, r0
 800bd40:	4630      	mov	r0, r6
 800bd42:	f003 f995 	bl	800f070 <ucdr_alignment>
 800bd46:	2104      	movs	r1, #4
 800bd48:	1845      	adds	r5, r0, r1
 800bd4a:	4435      	add	r5, r6
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	f003 f98f 	bl	800f070 <ucdr_alignment>
 800bd52:	2104      	movs	r1, #4
 800bd54:	4408      	add	r0, r1
 800bd56:	4405      	add	r5, r0
 800bd58:	4628      	mov	r0, r5
 800bd5a:	f003 f989 	bl	800f070 <ucdr_alignment>
 800bd5e:	4420      	add	r0, r4
 800bd60:	4428      	add	r0, r5
 800bd62:	bd70      	pop	{r4, r5, r6, pc}

0800bd64 <get_serialized_size_racs_services__srv__Setup_Request>:
 800bd64:	b110      	cbz	r0, 800bd6c <get_serialized_size_racs_services__srv__Setup_Request+0x8>
 800bd66:	4608      	mov	r0, r1
 800bd68:	f7ff bfce 	b.w	800bd08 <get_serialized_size_racs_services__srv__Setup_Request.part.0>
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop

0800bd70 <_Setup_Request__get_serialized_size>:
 800bd70:	b110      	cbz	r0, 800bd78 <_Setup_Request__get_serialized_size+0x8>
 800bd72:	2000      	movs	r0, #0
 800bd74:	f7ff bfc8 	b.w	800bd08 <get_serialized_size_racs_services__srv__Setup_Request.part.0>
 800bd78:	4770      	bx	lr
 800bd7a:	bf00      	nop

0800bd7c <get_serialized_size_racs_services__srv__Setup_Response>:
 800bd7c:	b138      	cbz	r0, 800bd8e <get_serialized_size_racs_services__srv__Setup_Response+0x12>
 800bd7e:	b508      	push	{r3, lr}
 800bd80:	460b      	mov	r3, r1
 800bd82:	2101      	movs	r1, #1
 800bd84:	4618      	mov	r0, r3
 800bd86:	f003 f973 	bl	800f070 <ucdr_alignment>
 800bd8a:	3001      	adds	r0, #1
 800bd8c:	bd08      	pop	{r3, pc}
 800bd8e:	4770      	bx	lr

0800bd90 <_Setup_Request__cdr_deserialize>:
 800bd90:	b538      	push	{r3, r4, r5, lr}
 800bd92:	460c      	mov	r4, r1
 800bd94:	b309      	cbz	r1, 800bdda <_Setup_Request__cdr_deserialize+0x4a>
 800bd96:	4605      	mov	r5, r0
 800bd98:	f001 fde4 	bl	800d964 <ucdr_deserialize_uint8_t>
 800bd9c:	1d21      	adds	r1, r4, #4
 800bd9e:	4628      	mov	r0, r5
 800bda0:	f003 f87e 	bl	800eea0 <ucdr_deserialize_float>
 800bda4:	f104 0108 	add.w	r1, r4, #8
 800bda8:	4628      	mov	r0, r5
 800bdaa:	f003 f879 	bl	800eea0 <ucdr_deserialize_float>
 800bdae:	f104 010c 	add.w	r1, r4, #12
 800bdb2:	4628      	mov	r0, r5
 800bdb4:	f003 f874 	bl	800eea0 <ucdr_deserialize_float>
 800bdb8:	f104 0110 	add.w	r1, r4, #16
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	f003 f86f 	bl	800eea0 <ucdr_deserialize_float>
 800bdc2:	f104 0114 	add.w	r1, r4, #20
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	f003 f86a 	bl	800eea0 <ucdr_deserialize_float>
 800bdcc:	f104 0118 	add.w	r1, r4, #24
 800bdd0:	4628      	mov	r0, r5
 800bdd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdd6:	f003 b863 	b.w	800eea0 <ucdr_deserialize_float>
 800bdda:	4608      	mov	r0, r1
 800bddc:	bd38      	pop	{r3, r4, r5, pc}
 800bdde:	bf00      	nop

0800bde0 <_Setup_Response__cdr_serialize>:
 800bde0:	460a      	mov	r2, r1
 800bde2:	b118      	cbz	r0, 800bdec <_Setup_Response__cdr_serialize+0xc>
 800bde4:	7801      	ldrb	r1, [r0, #0]
 800bde6:	4610      	mov	r0, r2
 800bde8:	f001 bda6 	b.w	800d938 <ucdr_serialize_uint8_t>
 800bdec:	4770      	bx	lr
 800bdee:	bf00      	nop

0800bdf0 <_Setup_Request__cdr_serialize>:
 800bdf0:	b330      	cbz	r0, 800be40 <_Setup_Request__cdr_serialize+0x50>
 800bdf2:	b538      	push	{r3, r4, r5, lr}
 800bdf4:	460d      	mov	r5, r1
 800bdf6:	4604      	mov	r4, r0
 800bdf8:	7801      	ldrb	r1, [r0, #0]
 800bdfa:	4628      	mov	r0, r5
 800bdfc:	f001 fd9c 	bl	800d938 <ucdr_serialize_uint8_t>
 800be00:	ed94 0a01 	vldr	s0, [r4, #4]
 800be04:	4628      	mov	r0, r5
 800be06:	f002 ffb3 	bl	800ed70 <ucdr_serialize_float>
 800be0a:	ed94 0a02 	vldr	s0, [r4, #8]
 800be0e:	4628      	mov	r0, r5
 800be10:	f002 ffae 	bl	800ed70 <ucdr_serialize_float>
 800be14:	ed94 0a03 	vldr	s0, [r4, #12]
 800be18:	4628      	mov	r0, r5
 800be1a:	f002 ffa9 	bl	800ed70 <ucdr_serialize_float>
 800be1e:	ed94 0a04 	vldr	s0, [r4, #16]
 800be22:	4628      	mov	r0, r5
 800be24:	f002 ffa4 	bl	800ed70 <ucdr_serialize_float>
 800be28:	ed94 0a05 	vldr	s0, [r4, #20]
 800be2c:	4628      	mov	r0, r5
 800be2e:	f002 ff9f 	bl	800ed70 <ucdr_serialize_float>
 800be32:	ed94 0a06 	vldr	s0, [r4, #24]
 800be36:	4628      	mov	r0, r5
 800be38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be3c:	f002 bf98 	b.w	800ed70 <ucdr_serialize_float>
 800be40:	4770      	bx	lr
 800be42:	bf00      	nop

0800be44 <get_serialized_size_racs_services__srv__Setup_Event.part.0>:
 800be44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be48:	460e      	mov	r6, r1
 800be4a:	4605      	mov	r5, r0
 800be4c:	f001 fa2a 	bl	800d2a4 <get_serialized_size_service_msgs__msg__ServiceEventInfo>
 800be50:	2104      	movs	r1, #4
 800be52:	eb06 0800 	add.w	r8, r6, r0
 800be56:	f8d5 902c 	ldr.w	r9, [r5, #44]	; 0x2c
 800be5a:	4640      	mov	r0, r8
 800be5c:	f003 f908 	bl	800f070 <ucdr_alignment>
 800be60:	3004      	adds	r0, #4
 800be62:	4480      	add	r8, r0
 800be64:	f1b9 0f00 	cmp.w	r9, #0
 800be68:	d019      	beq.n	800be9e <get_serialized_size_racs_services__srv__Setup_Event.part.0+0x5a>
 800be6a:	2700      	movs	r7, #0
 800be6c:	f8df a07c 	ldr.w	sl, [pc, #124]	; 800beec <get_serialized_size_racs_services__srv__Setup_Event.part.0+0xa8>
 800be70:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800be72:	ebc7 00c7 	rsb	r0, r7, r7, lsl #3
 800be76:	f8da 3004 	ldr.w	r3, [sl, #4]
 800be7a:	4641      	mov	r1, r8
 800be7c:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800be80:	3701      	adds	r7, #1
 800be82:	695b      	ldr	r3, [r3, #20]
 800be84:	4798      	blx	r3
 800be86:	4604      	mov	r4, r0
 800be88:	4640      	mov	r0, r8
 800be8a:	2c04      	cmp	r4, #4
 800be8c:	4621      	mov	r1, r4
 800be8e:	bf28      	it	cs
 800be90:	2104      	movcs	r1, #4
 800be92:	f003 f8ed 	bl	800f070 <ucdr_alignment>
 800be96:	45b9      	cmp	r9, r7
 800be98:	4420      	add	r0, r4
 800be9a:	4480      	add	r8, r0
 800be9c:	d1e8      	bne.n	800be70 <get_serialized_size_racs_services__srv__Setup_Event.part.0+0x2c>
 800be9e:	4640      	mov	r0, r8
 800bea0:	2104      	movs	r1, #4
 800bea2:	6baf      	ldr	r7, [r5, #56]	; 0x38
 800bea4:	f003 f8e4 	bl	800f070 <ucdr_alignment>
 800bea8:	4480      	add	r8, r0
 800beaa:	f108 0804 	add.w	r8, r8, #4
 800beae:	b1c7      	cbz	r7, 800bee2 <get_serialized_size_racs_services__srv__Setup_Event.part.0+0x9e>
 800beb0:	f04f 0900 	mov.w	r9, #0
 800beb4:	f8df a038 	ldr.w	sl, [pc, #56]	; 800bef0 <get_serialized_size_racs_services__srv__Setup_Event.part.0+0xac>
 800beb8:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800beba:	4641      	mov	r1, r8
 800bebc:	f8da 3004 	ldr.w	r3, [sl, #4]
 800bec0:	4448      	add	r0, r9
 800bec2:	f109 0901 	add.w	r9, r9, #1
 800bec6:	695b      	ldr	r3, [r3, #20]
 800bec8:	4798      	blx	r3
 800beca:	4604      	mov	r4, r0
 800becc:	4640      	mov	r0, r8
 800bece:	2c04      	cmp	r4, #4
 800bed0:	4621      	mov	r1, r4
 800bed2:	bf28      	it	cs
 800bed4:	2104      	movcs	r1, #4
 800bed6:	f003 f8cb 	bl	800f070 <ucdr_alignment>
 800beda:	454f      	cmp	r7, r9
 800bedc:	4420      	add	r0, r4
 800bede:	4480      	add	r8, r0
 800bee0:	d1ea      	bne.n	800beb8 <get_serialized_size_racs_services__srv__Setup_Event.part.0+0x74>
 800bee2:	eba8 0006 	sub.w	r0, r8, r6
 800bee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beea:	bf00      	nop
 800beec:	200007b0 	.word	0x200007b0
 800bef0:	200007c8 	.word	0x200007c8

0800bef4 <get_serialized_size_racs_services__srv__Setup_Event>:
 800bef4:	b108      	cbz	r0, 800befa <get_serialized_size_racs_services__srv__Setup_Event+0x6>
 800bef6:	f7ff bfa5 	b.w	800be44 <get_serialized_size_racs_services__srv__Setup_Event.part.0>
 800befa:	4770      	bx	lr

0800befc <_Setup_Event__get_serialized_size>:
 800befc:	b110      	cbz	r0, 800bf04 <_Setup_Event__get_serialized_size+0x8>
 800befe:	2100      	movs	r1, #0
 800bf00:	f7ff bfa0 	b.w	800be44 <get_serialized_size_racs_services__srv__Setup_Event.part.0>
 800bf04:	4770      	bx	lr
 800bf06:	bf00      	nop

0800bf08 <_Setup_Event__cdr_deserialize>:
 800bf08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf0c:	460c      	mov	r4, r1
 800bf0e:	b082      	sub	sp, #8
 800bf10:	2900      	cmp	r1, #0
 800bf12:	d045      	beq.n	800bfa0 <_Setup_Event__cdr_deserialize+0x98>
 800bf14:	4607      	mov	r7, r0
 800bf16:	f001 fa85 	bl	800d424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	4621      	mov	r1, r4
 800bf1e:	4638      	mov	r0, r7
 800bf20:	685b      	ldr	r3, [r3, #4]
 800bf22:	68db      	ldr	r3, [r3, #12]
 800bf24:	4798      	blx	r3
 800bf26:	4638      	mov	r0, r7
 800bf28:	a901      	add	r1, sp, #4
 800bf2a:	f002 f84b 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 800bf2e:	9b01      	ldr	r3, [sp, #4]
 800bf30:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800bf32:	429a      	cmp	r2, r3
 800bf34:	d330      	bcc.n	800bf98 <_Setup_Event__cdr_deserialize+0x90>
 800bf36:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf38:	b193      	cbz	r3, 800bf60 <_Setup_Event__cdr_deserialize+0x58>
 800bf3a:	2500      	movs	r5, #0
 800bf3c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 800bfac <_Setup_Event__cdr_deserialize+0xa4>
 800bf40:	462e      	mov	r6, r5
 800bf42:	e002      	b.n	800bf4a <_Setup_Event__cdr_deserialize+0x42>
 800bf44:	9b01      	ldr	r3, [sp, #4]
 800bf46:	429e      	cmp	r6, r3
 800bf48:	d20a      	bcs.n	800bf60 <_Setup_Event__cdr_deserialize+0x58>
 800bf4a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800bf4c:	4638      	mov	r0, r7
 800bf4e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bf52:	3601      	adds	r6, #1
 800bf54:	4429      	add	r1, r5
 800bf56:	351c      	adds	r5, #28
 800bf58:	68db      	ldr	r3, [r3, #12]
 800bf5a:	4798      	blx	r3
 800bf5c:	2800      	cmp	r0, #0
 800bf5e:	d1f1      	bne.n	800bf44 <_Setup_Event__cdr_deserialize+0x3c>
 800bf60:	a901      	add	r1, sp, #4
 800bf62:	4638      	mov	r0, r7
 800bf64:	f002 f82e 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 800bf68:	9b01      	ldr	r3, [sp, #4]
 800bf6a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d313      	bcc.n	800bf98 <_Setup_Event__cdr_deserialize+0x90>
 800bf70:	63a3      	str	r3, [r4, #56]	; 0x38
 800bf72:	b193      	cbz	r3, 800bf9a <_Setup_Event__cdr_deserialize+0x92>
 800bf74:	2500      	movs	r5, #0
 800bf76:	4e0c      	ldr	r6, [pc, #48]	; (800bfa8 <_Setup_Event__cdr_deserialize+0xa0>)
 800bf78:	e002      	b.n	800bf80 <_Setup_Event__cdr_deserialize+0x78>
 800bf7a:	9b01      	ldr	r3, [sp, #4]
 800bf7c:	429d      	cmp	r5, r3
 800bf7e:	d20c      	bcs.n	800bf9a <_Setup_Event__cdr_deserialize+0x92>
 800bf80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf82:	4638      	mov	r0, r7
 800bf84:	6873      	ldr	r3, [r6, #4]
 800bf86:	4429      	add	r1, r5
 800bf88:	3501      	adds	r5, #1
 800bf8a:	68db      	ldr	r3, [r3, #12]
 800bf8c:	4798      	blx	r3
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	d1f3      	bne.n	800bf7a <_Setup_Event__cdr_deserialize+0x72>
 800bf92:	b002      	add	sp, #8
 800bf94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf98:	2000      	movs	r0, #0
 800bf9a:	b002      	add	sp, #8
 800bf9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfa0:	4608      	mov	r0, r1
 800bfa2:	b002      	add	sp, #8
 800bfa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfa8:	200007c8 	.word	0x200007c8
 800bfac:	200007b0 	.word	0x200007b0

0800bfb0 <_Setup_Event__cdr_serialize>:
 800bfb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfb4:	2800      	cmp	r0, #0
 800bfb6:	d03b      	beq.n	800c030 <_Setup_Event__cdr_serialize+0x80>
 800bfb8:	4605      	mov	r5, r0
 800bfba:	460e      	mov	r6, r1
 800bfbc:	f001 fa32 	bl	800d424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	4631      	mov	r1, r6
 800bfc4:	4628      	mov	r0, r5
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	689b      	ldr	r3, [r3, #8]
 800bfca:	4798      	blx	r3
 800bfcc:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 800bfce:	4630      	mov	r0, r6
 800bfd0:	4639      	mov	r1, r7
 800bfd2:	f001 fec7 	bl	800dd64 <ucdr_serialize_uint32_t>
 800bfd6:	b198      	cbz	r0, 800c000 <_Setup_Event__cdr_serialize+0x50>
 800bfd8:	b197      	cbz	r7, 800c000 <_Setup_Event__cdr_serialize+0x50>
 800bfda:	2400      	movs	r4, #0
 800bfdc:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800c03c <_Setup_Event__cdr_serialize+0x8c>
 800bfe0:	e001      	b.n	800bfe6 <_Setup_Event__cdr_serialize+0x36>
 800bfe2:	42a7      	cmp	r7, r4
 800bfe4:	d00c      	beq.n	800c000 <_Setup_Event__cdr_serialize+0x50>
 800bfe6:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
 800bfea:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800bfec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bff0:	4631      	mov	r1, r6
 800bff2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800bff6:	3401      	adds	r4, #1
 800bff8:	689b      	ldr	r3, [r3, #8]
 800bffa:	4798      	blx	r3
 800bffc:	2800      	cmp	r0, #0
 800bffe:	d1f0      	bne.n	800bfe2 <_Setup_Event__cdr_serialize+0x32>
 800c000:	6baf      	ldr	r7, [r5, #56]	; 0x38
 800c002:	4630      	mov	r0, r6
 800c004:	4639      	mov	r1, r7
 800c006:	f001 fead 	bl	800dd64 <ucdr_serialize_uint32_t>
 800c00a:	4680      	mov	r8, r0
 800c00c:	b180      	cbz	r0, 800c030 <_Setup_Event__cdr_serialize+0x80>
 800c00e:	b18f      	cbz	r7, 800c034 <_Setup_Event__cdr_serialize+0x84>
 800c010:	2400      	movs	r4, #0
 800c012:	f8df 902c 	ldr.w	r9, [pc, #44]	; 800c040 <_Setup_Event__cdr_serialize+0x90>
 800c016:	e001      	b.n	800c01c <_Setup_Event__cdr_serialize+0x6c>
 800c018:	42a7      	cmp	r7, r4
 800c01a:	d00b      	beq.n	800c034 <_Setup_Event__cdr_serialize+0x84>
 800c01c:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800c01e:	4631      	mov	r1, r6
 800c020:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c024:	4420      	add	r0, r4
 800c026:	3401      	adds	r4, #1
 800c028:	689b      	ldr	r3, [r3, #8]
 800c02a:	4798      	blx	r3
 800c02c:	2800      	cmp	r0, #0
 800c02e:	d1f3      	bne.n	800c018 <_Setup_Event__cdr_serialize+0x68>
 800c030:	f04f 0800 	mov.w	r8, #0
 800c034:	4640      	mov	r0, r8
 800c036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c03a:	bf00      	nop
 800c03c:	200007b0 	.word	0x200007b0
 800c040:	200007c8 	.word	0x200007c8

0800c044 <_Setup_Response__get_serialized_size>:
 800c044:	b130      	cbz	r0, 800c054 <_Setup_Response__get_serialized_size+0x10>
 800c046:	2101      	movs	r1, #1
 800c048:	2000      	movs	r0, #0
 800c04a:	b508      	push	{r3, lr}
 800c04c:	f003 f810 	bl	800f070 <ucdr_alignment>
 800c050:	3001      	adds	r0, #1
 800c052:	bd08      	pop	{r3, pc}
 800c054:	4770      	bx	lr
 800c056:	bf00      	nop

0800c058 <max_serialized_size_racs_services__srv__Setup_Request>:
 800c058:	b570      	push	{r4, r5, r6, lr}
 800c05a:	460c      	mov	r4, r1
 800c05c:	2301      	movs	r3, #1
 800c05e:	1c65      	adds	r5, r4, #1
 800c060:	4619      	mov	r1, r3
 800c062:	7003      	strb	r3, [r0, #0]
 800c064:	4620      	mov	r0, r4
 800c066:	f003 f803 	bl	800f070 <ucdr_alignment>
 800c06a:	4405      	add	r5, r0
 800c06c:	2104      	movs	r1, #4
 800c06e:	f1c4 0404 	rsb	r4, r4, #4
 800c072:	4628      	mov	r0, r5
 800c074:	f002 fffc 	bl	800f070 <ucdr_alignment>
 800c078:	2104      	movs	r1, #4
 800c07a:	1846      	adds	r6, r0, r1
 800c07c:	442e      	add	r6, r5
 800c07e:	4630      	mov	r0, r6
 800c080:	f002 fff6 	bl	800f070 <ucdr_alignment>
 800c084:	2104      	movs	r1, #4
 800c086:	1845      	adds	r5, r0, r1
 800c088:	442e      	add	r6, r5
 800c08a:	4630      	mov	r0, r6
 800c08c:	f002 fff0 	bl	800f070 <ucdr_alignment>
 800c090:	2104      	movs	r1, #4
 800c092:	4408      	add	r0, r1
 800c094:	4406      	add	r6, r0
 800c096:	4630      	mov	r0, r6
 800c098:	f002 ffea 	bl	800f070 <ucdr_alignment>
 800c09c:	2104      	movs	r1, #4
 800c09e:	1845      	adds	r5, r0, r1
 800c0a0:	4435      	add	r5, r6
 800c0a2:	4628      	mov	r0, r5
 800c0a4:	f002 ffe4 	bl	800f070 <ucdr_alignment>
 800c0a8:	2104      	movs	r1, #4
 800c0aa:	4408      	add	r0, r1
 800c0ac:	4405      	add	r5, r0
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	f002 ffde 	bl	800f070 <ucdr_alignment>
 800c0b4:	4420      	add	r0, r4
 800c0b6:	4428      	add	r0, r5
 800c0b8:	bd70      	pop	{r4, r5, r6, pc}
 800c0ba:	bf00      	nop

0800c0bc <_Setup_Request__max_serialized_size>:
 800c0bc:	b500      	push	{lr}
 800c0be:	b083      	sub	sp, #12
 800c0c0:	2100      	movs	r1, #0
 800c0c2:	f10d 0007 	add.w	r0, sp, #7
 800c0c6:	f7ff ffc7 	bl	800c058 <max_serialized_size_racs_services__srv__Setup_Request>
 800c0ca:	b003      	add	sp, #12
 800c0cc:	f85d fb04 	ldr.w	pc, [sp], #4

0800c0d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Setup_Event>:
 800c0d0:	4800      	ldr	r0, [pc, #0]	; (800c0d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__racs_services__srv__Setup_Event+0x4>)
 800c0d2:	4770      	bx	lr
 800c0d4:	20000798 	.word	0x20000798

0800c0d8 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__racs_services__srv__Setup>:
 800c0d8:	4800      	ldr	r0, [pc, #0]	; (800c0dc <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__racs_services__srv__Setup+0x4>)
 800c0da:	4770      	bx	lr
 800c0dc:	2000076c 	.word	0x2000076c

0800c0e0 <_rclc_check_for_new_data>:
 800c0e0:	2800      	cmp	r0, #0
 800c0e2:	d046      	beq.n	800c172 <_rclc_check_for_new_data+0x92>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	b530      	push	{r4, r5, lr}
 800c0e8:	7802      	ldrb	r2, [r0, #0]
 800c0ea:	b085      	sub	sp, #20
 800c0ec:	2a0a      	cmp	r2, #10
 800c0ee:	d842      	bhi.n	800c176 <_rclc_check_for_new_data+0x96>
 800c0f0:	e8df f002 	tbb	[pc, r2]
 800c0f4:	14181212 	.word	0x14181212
 800c0f8:	06060614 	.word	0x06060614
 800c0fc:	2e1a      	.short	0x2e1a
 800c0fe:	16          	.byte	0x16
 800c0ff:	00          	.byte	0x00
 800c100:	6a0a      	ldr	r2, [r1, #32]
 800c102:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800c104:	2000      	movs	r0, #0
 800c106:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c10a:	1a12      	subs	r2, r2, r0
 800c10c:	bf18      	it	ne
 800c10e:	2201      	movne	r2, #1
 800c110:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800c114:	b005      	add	sp, #20
 800c116:	bd30      	pop	{r4, r5, pc}
 800c118:	680a      	ldr	r2, [r1, #0]
 800c11a:	e7f2      	b.n	800c102 <_rclc_check_for_new_data+0x22>
 800c11c:	698a      	ldr	r2, [r1, #24]
 800c11e:	e7f0      	b.n	800c102 <_rclc_check_for_new_data+0x22>
 800c120:	688a      	ldr	r2, [r1, #8]
 800c122:	e7ee      	b.n	800c102 <_rclc_check_for_new_data+0x22>
 800c124:	690a      	ldr	r2, [r1, #16]
 800c126:	e7ec      	b.n	800c102 <_rclc_check_for_new_data+0x22>
 800c128:	685c      	ldr	r4, [r3, #4]
 800c12a:	4608      	mov	r0, r1
 800c12c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c130:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c134:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c138:	f104 0110 	add.w	r1, r4, #16
 800c13c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c140:	9500      	str	r5, [sp, #0]
 800c142:	f104 0341 	add.w	r3, r4, #65	; 0x41
 800c146:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800c14a:	f006 fa4d 	bl	80125e8 <rcl_action_client_wait_set_get_entities_ready>
 800c14e:	e7e1      	b.n	800c114 <_rclc_check_for_new_data+0x34>
 800c150:	685c      	ldr	r4, [r3, #4]
 800c152:	4608      	mov	r0, r1
 800c154:	f104 0222 	add.w	r2, r4, #34	; 0x22
 800c158:	f104 0123 	add.w	r1, r4, #35	; 0x23
 800c15c:	f104 0321 	add.w	r3, r4, #33	; 0x21
 800c160:	e9cd 2100 	strd	r2, r1, [sp]
 800c164:	f104 0220 	add.w	r2, r4, #32
 800c168:	f104 0110 	add.w	r1, r4, #16
 800c16c:	f006 fc54 	bl	8012a18 <rcl_action_server_wait_set_get_entities_ready>
 800c170:	e7d0      	b.n	800c114 <_rclc_check_for_new_data+0x34>
 800c172:	200b      	movs	r0, #11
 800c174:	4770      	bx	lr
 800c176:	2001      	movs	r0, #1
 800c178:	e7cc      	b.n	800c114 <_rclc_check_for_new_data+0x34>
 800c17a:	bf00      	nop

0800c17c <_rclc_take_new_data>:
 800c17c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c17e:	b099      	sub	sp, #100	; 0x64
 800c180:	2800      	cmp	r0, #0
 800c182:	f000 8088 	beq.w	800c296 <_rclc_take_new_data+0x11a>
 800c186:	7803      	ldrb	r3, [r0, #0]
 800c188:	4604      	mov	r4, r0
 800c18a:	2b0a      	cmp	r3, #10
 800c18c:	f200 8167 	bhi.w	800c45e <_rclc_take_new_data+0x2e2>
 800c190:	e8df f003 	tbb	[pc, r3]
 800c194:	44152d2d 	.word	0x44152d2d
 800c198:	19191944 	.word	0x19191944
 800c19c:	065a      	.short	0x065a
 800c19e:	15          	.byte	0x15
 800c19f:	00          	.byte	0x00
 800c1a0:	6840      	ldr	r0, [r0, #4]
 800c1a2:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	f040 80b2 	bne.w	800c310 <_rclc_take_new_data+0x194>
 800c1ac:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	f040 80e4 	bne.w	800c37e <_rclc_take_new_data+0x202>
 800c1b6:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d16f      	bne.n	800c29e <_rclc_take_new_data+0x122>
 800c1be:	2500      	movs	r5, #0
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	b019      	add	sp, #100	; 0x64
 800c1c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1c6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800c1c8:	6a0b      	ldr	r3, [r1, #32]
 800c1ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d0f5      	beq.n	800c1be <_rclc_take_new_data+0x42>
 800c1d2:	6882      	ldr	r2, [r0, #8]
 800c1d4:	f100 0110 	add.w	r1, r0, #16
 800c1d8:	6840      	ldr	r0, [r0, #4]
 800c1da:	f004 fed5 	bl	8010f88 <rcl_take_request>
 800c1de:	4605      	mov	r5, r0
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	d0ec      	beq.n	800c1be <_rclc_take_new_data+0x42>
 800c1e4:	f240 2359 	movw	r3, #601	; 0x259
 800c1e8:	4298      	cmp	r0, r3
 800c1ea:	d013      	beq.n	800c214 <_rclc_take_new_data+0x98>
 800c1ec:	e029      	b.n	800c242 <_rclc_take_new_data+0xc6>
 800c1ee:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800c1f0:	680b      	ldr	r3, [r1, #0]
 800c1f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d0e1      	beq.n	800c1be <_rclc_take_new_data+0x42>
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	aa0a      	add	r2, sp, #40	; 0x28
 800c1fe:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800c202:	f004 ffe9 	bl	80111d8 <rcl_take>
 800c206:	4605      	mov	r5, r0
 800c208:	2800      	cmp	r0, #0
 800c20a:	d0d9      	beq.n	800c1c0 <_rclc_take_new_data+0x44>
 800c20c:	f240 1391 	movw	r3, #401	; 0x191
 800c210:	4298      	cmp	r0, r3
 800c212:	d116      	bne.n	800c242 <_rclc_take_new_data+0xc6>
 800c214:	2300      	movs	r3, #0
 800c216:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800c21a:	e7d1      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c21c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800c21e:	698b      	ldr	r3, [r1, #24]
 800c220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d0ca      	beq.n	800c1be <_rclc_take_new_data+0x42>
 800c228:	6882      	ldr	r2, [r0, #8]
 800c22a:	f100 0110 	add.w	r1, r0, #16
 800c22e:	6840      	ldr	r0, [r0, #4]
 800c230:	f003 ff1a 	bl	8010068 <rcl_take_response>
 800c234:	4605      	mov	r5, r0
 800c236:	2800      	cmp	r0, #0
 800c238:	d0c1      	beq.n	800c1be <_rclc_take_new_data+0x42>
 800c23a:	f240 13f5 	movw	r3, #501	; 0x1f5
 800c23e:	4298      	cmp	r0, r3
 800c240:	d0be      	beq.n	800c1c0 <_rclc_take_new_data+0x44>
 800c242:	f000 feb9 	bl	800cfb8 <rcutils_reset_error>
 800c246:	e7bb      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c248:	6840      	ldr	r0, [r0, #4]
 800c24a:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d17d      	bne.n	800c34e <_rclc_take_new_data+0x1d2>
 800c252:	69c3      	ldr	r3, [r0, #28]
 800c254:	b11b      	cbz	r3, 800c25e <_rclc_take_new_data+0xe2>
 800c256:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d144      	bne.n	800c2e8 <_rclc_take_new_data+0x16c>
 800c25e:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800c262:	2b00      	cmp	r3, #0
 800c264:	f040 80ac 	bne.w	800c3c0 <_rclc_take_new_data+0x244>
 800c268:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d0a6      	beq.n	800c1be <_rclc_take_new_data+0x42>
 800c270:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800c272:	a90a      	add	r1, sp, #40	; 0x28
 800c274:	3010      	adds	r0, #16
 800c276:	f006 f88f 	bl	8012398 <rcl_action_take_result_response>
 800c27a:	4605      	mov	r5, r0
 800c27c:	2800      	cmp	r0, #0
 800c27e:	d1e0      	bne.n	800c242 <_rclc_take_new_data+0xc6>
 800c280:	6860      	ldr	r0, [r4, #4]
 800c282:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c286:	f006 fcf7 	bl	8012c78 <rclc_action_find_handle_by_result_request_sequence_number>
 800c28a:	2800      	cmp	r0, #0
 800c28c:	d098      	beq.n	800c1c0 <_rclc_take_new_data+0x44>
 800c28e:	2301      	movs	r3, #1
 800c290:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
 800c294:	e794      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c296:	250b      	movs	r5, #11
 800c298:	4628      	mov	r0, r5
 800c29a:	b019      	add	sp, #100	; 0x64
 800c29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c29e:	ae04      	add	r6, sp, #16
 800c2a0:	3010      	adds	r0, #16
 800c2a2:	aa0a      	add	r2, sp, #40	; 0x28
 800c2a4:	4631      	mov	r1, r6
 800c2a6:	f006 faeb 	bl	8012880 <rcl_action_take_cancel_request>
 800c2aa:	4605      	mov	r5, r0
 800c2ac:	2800      	cmp	r0, #0
 800c2ae:	d1c8      	bne.n	800c242 <_rclc_take_new_data+0xc6>
 800c2b0:	a90a      	add	r1, sp, #40	; 0x28
 800c2b2:	6860      	ldr	r0, [r4, #4]
 800c2b4:	f006 fca0 	bl	8012bf8 <rclc_action_find_goal_handle_by_uuid>
 800c2b8:	4607      	mov	r7, r0
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	f000 80bb 	beq.w	800c436 <_rclc_take_new_data+0x2ba>
 800c2c0:	2101      	movs	r1, #1
 800c2c2:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800c2c6:	f006 fc21 	bl	8012b0c <rcl_action_transition_goal_state>
 800c2ca:	2803      	cmp	r0, #3
 800c2cc:	4684      	mov	ip, r0
 800c2ce:	f040 80a7 	bne.w	800c420 <_rclc_take_new_data+0x2a4>
 800c2d2:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800c2d6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800c2d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c2da:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c2de:	e884 0003 	stmia.w	r4, {r0, r1}
 800c2e2:	f887 c008 	strb.w	ip, [r7, #8]
 800c2e6:	e76b      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c2e8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800c2ea:	3010      	adds	r0, #16
 800c2ec:	f006 f8d4 	bl	8012498 <rcl_action_take_feedback>
 800c2f0:	4605      	mov	r5, r0
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	d1a5      	bne.n	800c242 <_rclc_take_new_data+0xc6>
 800c2f6:	6860      	ldr	r0, [r4, #4]
 800c2f8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800c2fa:	f006 fc7d 	bl	8012bf8 <rclc_action_find_goal_handle_by_uuid>
 800c2fe:	4603      	mov	r3, r0
 800c300:	2800      	cmp	r0, #0
 800c302:	f000 80a3 	beq.w	800c44c <_rclc_take_new_data+0x2d0>
 800c306:	2201      	movs	r2, #1
 800c308:	6860      	ldr	r0, [r4, #4]
 800c30a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 800c30e:	e7a6      	b.n	800c25e <_rclc_take_new_data+0xe2>
 800c310:	f006 fc4c 	bl	8012bac <rclc_action_take_goal_handle>
 800c314:	4606      	mov	r6, r0
 800c316:	6860      	ldr	r0, [r4, #4]
 800c318:	2e00      	cmp	r6, #0
 800c31a:	f43f af47 	beq.w	800c1ac <_rclc_take_new_data+0x30>
 800c31e:	6070      	str	r0, [r6, #4]
 800c320:	f106 0128 	add.w	r1, r6, #40	; 0x28
 800c324:	69f2      	ldr	r2, [r6, #28]
 800c326:	3010      	adds	r0, #16
 800c328:	f006 f9f4 	bl	8012714 <rcl_action_take_goal_request>
 800c32c:	4605      	mov	r5, r0
 800c32e:	2800      	cmp	r0, #0
 800c330:	f040 808e 	bne.w	800c450 <_rclc_take_new_data+0x2d4>
 800c334:	69f7      	ldr	r7, [r6, #28]
 800c336:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800c338:	7235      	strb	r5, [r6, #8]
 800c33a:	f8c6 0009 	str.w	r0, [r6, #9]
 800c33e:	f8c6 100d 	str.w	r1, [r6, #13]
 800c342:	6860      	ldr	r0, [r4, #4]
 800c344:	f8c6 2011 	str.w	r2, [r6, #17]
 800c348:	f8c6 3015 	str.w	r3, [r6, #21]
 800c34c:	e72e      	b.n	800c1ac <_rclc_take_new_data+0x30>
 800c34e:	aa04      	add	r2, sp, #16
 800c350:	a90a      	add	r1, sp, #40	; 0x28
 800c352:	3010      	adds	r0, #16
 800c354:	f005 ffa8 	bl	80122a8 <rcl_action_take_goal_response>
 800c358:	4605      	mov	r5, r0
 800c35a:	2800      	cmp	r0, #0
 800c35c:	f47f af71 	bne.w	800c242 <_rclc_take_new_data+0xc6>
 800c360:	6860      	ldr	r0, [r4, #4]
 800c362:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c366:	f006 fc75 	bl	8012c54 <rclc_action_find_handle_by_goal_request_sequence_number>
 800c36a:	b130      	cbz	r0, 800c37a <_rclc_take_new_data+0x1fe>
 800c36c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800c370:	2201      	movs	r2, #1
 800c372:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 800c376:	f880 2020 	strb.w	r2, [r0, #32]
 800c37a:	6860      	ldr	r0, [r4, #4]
 800c37c:	e769      	b.n	800c252 <_rclc_take_new_data+0xd6>
 800c37e:	3010      	adds	r0, #16
 800c380:	aa04      	add	r2, sp, #16
 800c382:	a90a      	add	r1, sp, #40	; 0x28
 800c384:	f006 fa3c 	bl	8012800 <rcl_action_take_result_request>
 800c388:	4605      	mov	r5, r0
 800c38a:	2800      	cmp	r0, #0
 800c38c:	f47f af59 	bne.w	800c242 <_rclc_take_new_data+0xc6>
 800c390:	a904      	add	r1, sp, #16
 800c392:	6860      	ldr	r0, [r4, #4]
 800c394:	f006 fc30 	bl	8012bf8 <rclc_action_find_goal_handle_by_uuid>
 800c398:	4607      	mov	r7, r0
 800c39a:	b160      	cbz	r0, 800c3b6 <_rclc_take_new_data+0x23a>
 800c39c:	ad0a      	add	r5, sp, #40	; 0x28
 800c39e:	f100 0640 	add.w	r6, r0, #64	; 0x40
 800c3a2:	f04f 0c02 	mov.w	ip, #2
 800c3a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c3a8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c3aa:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c3ae:	e886 0003 	stmia.w	r6, {r0, r1}
 800c3b2:	f887 c008 	strb.w	ip, [r7, #8]
 800c3b6:	6860      	ldr	r0, [r4, #4]
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
 800c3be:	e6fa      	b.n	800c1b6 <_rclc_take_new_data+0x3a>
 800c3c0:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800c3c4:	a90a      	add	r1, sp, #40	; 0x28
 800c3c6:	3010      	adds	r0, #16
 800c3c8:	f006 f826 	bl	8012418 <rcl_action_take_cancel_response>
 800c3cc:	4605      	mov	r5, r0
 800c3ce:	2800      	cmp	r0, #0
 800c3d0:	f47f af37 	bne.w	800c242 <_rclc_take_new_data+0xc6>
 800c3d4:	6860      	ldr	r0, [r4, #4]
 800c3d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c3da:	f006 fc5f 	bl	8012c9c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800c3de:	4606      	mov	r6, r0
 800c3e0:	6860      	ldr	r0, [r4, #4]
 800c3e2:	2e00      	cmp	r6, #0
 800c3e4:	f43f af40 	beq.w	800c268 <_rclc_take_new_data+0xec>
 800c3e8:	2701      	movs	r7, #1
 800c3ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c3ec:	84b7      	strh	r7, [r6, #36]	; 0x24
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	f43f af3a 	beq.w	800c268 <_rclc_take_new_data+0xec>
 800c3f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c3f6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800c3fa:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c3fe:	f006 fbfb 	bl	8012bf8 <rclc_action_find_goal_handle_by_uuid>
 800c402:	b138      	cbz	r0, 800c414 <_rclc_take_new_data+0x298>
 800c404:	6860      	ldr	r0, [r4, #4]
 800c406:	3501      	adds	r5, #1
 800c408:	f886 7025 	strb.w	r7, [r6, #37]	; 0x25
 800c40c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c40e:	42ab      	cmp	r3, r5
 800c410:	d8f0      	bhi.n	800c3f4 <_rclc_take_new_data+0x278>
 800c412:	e729      	b.n	800c268 <_rclc_take_new_data+0xec>
 800c414:	6860      	ldr	r0, [r4, #4]
 800c416:	3501      	adds	r5, #1
 800c418:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c41a:	42ab      	cmp	r3, r5
 800c41c:	d8ea      	bhi.n	800c3f4 <_rclc_take_new_data+0x278>
 800c41e:	e723      	b.n	800c268 <_rclc_take_new_data+0xec>
 800c420:	ab06      	add	r3, sp, #24
 800c422:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c424:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c428:	2103      	movs	r1, #3
 800c42a:	6860      	ldr	r0, [r4, #4]
 800c42c:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c430:	f006 fcaa 	bl	8012d88 <rclc_action_server_goal_cancel_reject>
 800c434:	e6c4      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c436:	ab06      	add	r3, sp, #24
 800c438:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c43a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c43e:	2102      	movs	r1, #2
 800c440:	6860      	ldr	r0, [r4, #4]
 800c442:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c446:	f006 fc9f 	bl	8012d88 <rclc_action_server_goal_cancel_reject>
 800c44a:	e6b9      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c44c:	6860      	ldr	r0, [r4, #4]
 800c44e:	e706      	b.n	800c25e <_rclc_take_new_data+0xe2>
 800c450:	4631      	mov	r1, r6
 800c452:	6860      	ldr	r0, [r4, #4]
 800c454:	f006 fbba 	bl	8012bcc <rclc_action_remove_used_goal_handle>
 800c458:	f000 fdae 	bl	800cfb8 <rcutils_reset_error>
 800c45c:	e6b0      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c45e:	2501      	movs	r5, #1
 800c460:	e6ae      	b.n	800c1c0 <_rclc_take_new_data+0x44>
 800c462:	bf00      	nop

0800c464 <_rclc_execute.part.0>:
 800c464:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c466:	7803      	ldrb	r3, [r0, #0]
 800c468:	b085      	sub	sp, #20
 800c46a:	4604      	mov	r4, r0
 800c46c:	2b0a      	cmp	r3, #10
 800c46e:	f200 8139 	bhi.w	800c6e4 <_rclc_execute.part.0+0x280>
 800c472:	e8df f003 	tbb	[pc, r3]
 800c476:	4268      	.short	0x4268
 800c478:	06a75b4d 	.word	0x06a75b4d
 800c47c:	721d0606 	.word	0x721d0606
 800c480:	62          	.byte	0x62
 800c481:	00          	.byte	0x00
 800c482:	2b06      	cmp	r3, #6
 800c484:	f000 8126 	beq.w	800c6d4 <_rclc_execute.part.0+0x270>
 800c488:	2b07      	cmp	r3, #7
 800c48a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800c48c:	f040 811c 	bne.w	800c6c8 <_rclc_execute.part.0+0x264>
 800c490:	f104 0510 	add.w	r5, r4, #16
 800c494:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	; 0x28
 800c498:	6880      	ldr	r0, [r0, #8]
 800c49a:	4798      	blx	r3
 800c49c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800c49e:	4629      	mov	r1, r5
 800c4a0:	6860      	ldr	r0, [r4, #4]
 800c4a2:	f004 fdc1 	bl	8011028 <rcl_send_response>
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	b378      	cbz	r0, 800c50a <_rclc_execute.part.0+0xa6>
 800c4aa:	f000 fd85 	bl	800cfb8 <rcutils_reset_error>
 800c4ae:	e02c      	b.n	800c50a <_rclc_execute.part.0+0xa6>
 800c4b0:	6840      	ldr	r0, [r0, #4]
 800c4b2:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	f000 808e 	beq.w	800c5d8 <_rclc_execute.part.0+0x174>
 800c4bc:	2600      	movs	r6, #0
 800c4be:	2701      	movs	r7, #1
 800c4c0:	e004      	b.n	800c4cc <_rclc_execute.part.0+0x68>
 800c4c2:	f006 fb4d 	bl	8012b60 <rclc_action_send_result_request>
 800c4c6:	b998      	cbnz	r0, 800c4f0 <_rclc_execute.part.0+0x8c>
 800c4c8:	722f      	strb	r7, [r5, #8]
 800c4ca:	6860      	ldr	r0, [r4, #4]
 800c4cc:	f006 fbf8 	bl	8012cc0 <rclc_action_find_first_handle_with_goal_response>
 800c4d0:	4605      	mov	r5, r0
 800c4d2:	2800      	cmp	r0, #0
 800c4d4:	d07f      	beq.n	800c5d6 <_rclc_execute.part.0+0x172>
 800c4d6:	6863      	ldr	r3, [r4, #4]
 800c4d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c4da:	699b      	ldr	r3, [r3, #24]
 800c4dc:	f895 1021 	ldrb.w	r1, [r5, #33]	; 0x21
 800c4e0:	f885 6020 	strb.w	r6, [r5, #32]
 800c4e4:	4798      	blx	r3
 800c4e6:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 800c4ea:	4628      	mov	r0, r5
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d1e8      	bne.n	800c4c2 <_rclc_execute.part.0+0x5e>
 800c4f0:	6860      	ldr	r0, [r4, #4]
 800c4f2:	4629      	mov	r1, r5
 800c4f4:	f006 fb6a 	bl	8012bcc <rclc_action_remove_used_goal_handle>
 800c4f8:	e7e7      	b.n	800c4ca <_rclc_execute.part.0+0x66>
 800c4fa:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800c4fe:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 800c502:	b100      	cbz	r0, 800c506 <_rclc_execute.part.0+0xa2>
 800c504:	68a0      	ldr	r0, [r4, #8]
 800c506:	2400      	movs	r4, #0
 800c508:	4798      	blx	r3
 800c50a:	4620      	mov	r0, r4
 800c50c:	b005      	add	sp, #20
 800c50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c510:	6840      	ldr	r0, [r0, #4]
 800c512:	f004 ff7f 	bl	8011414 <rcl_timer_call>
 800c516:	f240 3321 	movw	r3, #801	; 0x321
 800c51a:	4604      	mov	r4, r0
 800c51c:	4298      	cmp	r0, r3
 800c51e:	d001      	beq.n	800c524 <_rclc_execute.part.0+0xc0>
 800c520:	2800      	cmp	r0, #0
 800c522:	d1c2      	bne.n	800c4aa <_rclc_execute.part.0+0x46>
 800c524:	2400      	movs	r4, #0
 800c526:	4620      	mov	r0, r4
 800c528:	b005      	add	sp, #20
 800c52a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c52c:	2400      	movs	r4, #0
 800c52e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800c530:	6880      	ldr	r0, [r0, #8]
 800c532:	4798      	blx	r3
 800c534:	4620      	mov	r0, r4
 800c536:	b005      	add	sp, #20
 800c538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c53a:	2400      	movs	r4, #0
 800c53c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800c53e:	4798      	blx	r3
 800c540:	4620      	mov	r0, r4
 800c542:	b005      	add	sp, #20
 800c544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c546:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800c54a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c54c:	b100      	cbz	r0, 800c550 <_rclc_execute.part.0+0xec>
 800c54e:	68a0      	ldr	r0, [r4, #8]
 800c550:	2400      	movs	r4, #0
 800c552:	4798      	blx	r3
 800c554:	4620      	mov	r0, r4
 800c556:	b005      	add	sp, #20
 800c558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c55a:	6840      	ldr	r0, [r0, #4]
 800c55c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800c560:	bb3b      	cbnz	r3, 800c5b2 <_rclc_execute.part.0+0x14e>
 800c562:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d07d      	beq.n	800c666 <_rclc_execute.part.0+0x202>
 800c56a:	f640 0634 	movw	r6, #2100	; 0x834
 800c56e:	2701      	movs	r7, #1
 800c570:	e007      	b.n	800c582 <_rclc_execute.part.0+0x11e>
 800c572:	4628      	mov	r0, r5
 800c574:	f006 fbbc 	bl	8012cf0 <rclc_action_server_response_goal_request>
 800c578:	4629      	mov	r1, r5
 800c57a:	6860      	ldr	r0, [r4, #4]
 800c57c:	f006 fb26 	bl	8012bcc <rclc_action_remove_used_goal_handle>
 800c580:	6860      	ldr	r0, [r4, #4]
 800c582:	2100      	movs	r1, #0
 800c584:	f006 fb4e 	bl	8012c24 <rclc_action_find_first_handle_by_status>
 800c588:	4605      	mov	r5, r0
 800c58a:	2800      	cmp	r0, #0
 800c58c:	d068      	beq.n	800c660 <_rclc_execute.part.0+0x1fc>
 800c58e:	6863      	ldr	r3, [r4, #4]
 800c590:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800c592:	699b      	ldr	r3, [r3, #24]
 800c594:	4798      	blx	r3
 800c596:	42b0      	cmp	r0, r6
 800c598:	f04f 0100 	mov.w	r1, #0
 800c59c:	d1e9      	bne.n	800c572 <_rclc_execute.part.0+0x10e>
 800c59e:	2101      	movs	r1, #1
 800c5a0:	4628      	mov	r0, r5
 800c5a2:	f006 fba5 	bl	8012cf0 <rclc_action_server_response_goal_request>
 800c5a6:	722f      	strb	r7, [r5, #8]
 800c5a8:	e7ea      	b.n	800c580 <_rclc_execute.part.0+0x11c>
 800c5aa:	6848      	ldr	r0, [r1, #4]
 800c5ac:	f006 fb0e 	bl	8012bcc <rclc_action_remove_used_goal_handle>
 800c5b0:	6860      	ldr	r0, [r4, #4]
 800c5b2:	f006 fb43 	bl	8012c3c <rclc_action_find_first_terminated_handle>
 800c5b6:	4601      	mov	r1, r0
 800c5b8:	2800      	cmp	r0, #0
 800c5ba:	d1f6      	bne.n	800c5aa <_rclc_execute.part.0+0x146>
 800c5bc:	6860      	ldr	r0, [r4, #4]
 800c5be:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
 800c5c2:	e7ce      	b.n	800c562 <_rclc_execute.part.0+0xfe>
 800c5c4:	2400      	movs	r4, #0
 800c5c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800c5c8:	f100 0110 	add.w	r1, r0, #16
 800c5cc:	6880      	ldr	r0, [r0, #8]
 800c5ce:	4798      	blx	r3
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	b005      	add	sp, #20
 800c5d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5d6:	6860      	ldr	r0, [r4, #4]
 800c5d8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800c5dc:	b18b      	cbz	r3, 800c602 <_rclc_execute.part.0+0x19e>
 800c5de:	68c5      	ldr	r5, [r0, #12]
 800c5e0:	b32d      	cbz	r5, 800c62e <_rclc_execute.part.0+0x1ca>
 800c5e2:	2600      	movs	r6, #0
 800c5e4:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 800c5e8:	b143      	cbz	r3, 800c5fc <_rclc_execute.part.0+0x198>
 800c5ea:	69c3      	ldr	r3, [r0, #28]
 800c5ec:	f885 6022 	strb.w	r6, [r5, #34]	; 0x22
 800c5f0:	b123      	cbz	r3, 800c5fc <_rclc_execute.part.0+0x198>
 800c5f2:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800c5f4:	4628      	mov	r0, r5
 800c5f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c5f8:	4798      	blx	r3
 800c5fa:	6860      	ldr	r0, [r4, #4]
 800c5fc:	682d      	ldr	r5, [r5, #0]
 800c5fe:	2d00      	cmp	r5, #0
 800c600:	d1f0      	bne.n	800c5e4 <_rclc_execute.part.0+0x180>
 800c602:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800c606:	b193      	cbz	r3, 800c62e <_rclc_execute.part.0+0x1ca>
 800c608:	68c5      	ldr	r5, [r0, #12]
 800c60a:	b185      	cbz	r5, 800c62e <_rclc_execute.part.0+0x1ca>
 800c60c:	2600      	movs	r6, #0
 800c60e:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 800c612:	b14b      	cbz	r3, 800c628 <_rclc_execute.part.0+0x1c4>
 800c614:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c616:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 800c61a:	b12b      	cbz	r3, 800c628 <_rclc_execute.part.0+0x1c4>
 800c61c:	4628      	mov	r0, r5
 800c61e:	f895 1025 	ldrb.w	r1, [r5, #37]	; 0x25
 800c622:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c624:	4798      	blx	r3
 800c626:	6860      	ldr	r0, [r4, #4]
 800c628:	682d      	ldr	r5, [r5, #0]
 800c62a:	2d00      	cmp	r5, #0
 800c62c:	d1ef      	bne.n	800c60e <_rclc_execute.part.0+0x1aa>
 800c62e:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800c632:	2b00      	cmp	r3, #0
 800c634:	f43f af76 	beq.w	800c524 <_rclc_execute.part.0+0xc0>
 800c638:	2700      	movs	r7, #0
 800c63a:	e00b      	b.n	800c654 <_rclc_execute.part.0+0x1f0>
 800c63c:	6863      	ldr	r3, [r4, #4]
 800c63e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c640:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c642:	6a1e      	ldr	r6, [r3, #32]
 800c644:	f885 7023 	strb.w	r7, [r5, #35]	; 0x23
 800c648:	47b0      	blx	r6
 800c64a:	6860      	ldr	r0, [r4, #4]
 800c64c:	4629      	mov	r1, r5
 800c64e:	f006 fabd 	bl	8012bcc <rclc_action_remove_used_goal_handle>
 800c652:	6860      	ldr	r0, [r4, #4]
 800c654:	f006 fb40 	bl	8012cd8 <rclc_action_find_first_handle_with_result_response>
 800c658:	4605      	mov	r5, r0
 800c65a:	2800      	cmp	r0, #0
 800c65c:	d1ee      	bne.n	800c63c <_rclc_execute.part.0+0x1d8>
 800c65e:	e761      	b.n	800c524 <_rclc_execute.part.0+0xc0>
 800c660:	6860      	ldr	r0, [r4, #4]
 800c662:	f880 5020 	strb.w	r5, [r0, #32]
 800c666:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	f43f af5a 	beq.w	800c524 <_rclc_execute.part.0+0xc0>
 800c670:	68c5      	ldr	r5, [r0, #12]
 800c672:	b1b5      	cbz	r5, 800c6a2 <_rclc_execute.part.0+0x23e>
 800c674:	2602      	movs	r6, #2
 800c676:	e001      	b.n	800c67c <_rclc_execute.part.0+0x218>
 800c678:	682d      	ldr	r5, [r5, #0]
 800c67a:	b195      	cbz	r5, 800c6a2 <_rclc_execute.part.0+0x23e>
 800c67c:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800c680:	2b03      	cmp	r3, #3
 800c682:	d1f9      	bne.n	800c678 <_rclc_execute.part.0+0x214>
 800c684:	69c3      	ldr	r3, [r0, #28]
 800c686:	4628      	mov	r0, r5
 800c688:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800c68a:	4798      	blx	r3
 800c68c:	4603      	mov	r3, r0
 800c68e:	f105 0260 	add.w	r2, r5, #96	; 0x60
 800c692:	4628      	mov	r0, r5
 800c694:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
 800c698:	b143      	cbz	r3, 800c6ac <_rclc_execute.part.0+0x248>
 800c69a:	f006 fb49 	bl	8012d30 <rclc_action_server_goal_cancel_accept>
 800c69e:	6860      	ldr	r0, [r4, #4]
 800c6a0:	e7ea      	b.n	800c678 <_rclc_execute.part.0+0x214>
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	461c      	mov	r4, r3
 800c6a6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 800c6aa:	e72e      	b.n	800c50a <_rclc_execute.part.0+0xa6>
 800c6ac:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800c6ae:	f105 0758 	add.w	r7, r5, #88	; 0x58
 800c6b2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c6b6:	2101      	movs	r1, #1
 800c6b8:	6860      	ldr	r0, [r4, #4]
 800c6ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6be:	f006 fb63 	bl	8012d88 <rclc_action_server_goal_cancel_reject>
 800c6c2:	722e      	strb	r6, [r5, #8]
 800c6c4:	6860      	ldr	r0, [r4, #4]
 800c6c6:	e7d7      	b.n	800c678 <_rclc_execute.part.0+0x214>
 800c6c8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800c6ca:	f104 0510 	add.w	r5, r4, #16
 800c6ce:	6880      	ldr	r0, [r0, #8]
 800c6d0:	4798      	blx	r3
 800c6d2:	e6e3      	b.n	800c49c <_rclc_execute.part.0+0x38>
 800c6d4:	f100 0510 	add.w	r5, r0, #16
 800c6d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800c6da:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800c6dc:	4629      	mov	r1, r5
 800c6de:	6880      	ldr	r0, [r0, #8]
 800c6e0:	4798      	blx	r3
 800c6e2:	e6db      	b.n	800c49c <_rclc_execute.part.0+0x38>
 800c6e4:	2401      	movs	r4, #1
 800c6e6:	e710      	b.n	800c50a <_rclc_execute.part.0+0xa6>

0800c6e8 <rclc_executor_trigger_any>:
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	d03d      	beq.n	800c768 <rclc_executor_trigger_any+0x80>
 800c6ec:	2900      	cmp	r1, #0
 800c6ee:	d03c      	beq.n	800c76a <rclc_executor_trigger_any+0x82>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	d035      	beq.n	800c768 <rclc_executor_trigger_any+0x80>
 800c6fc:	b430      	push	{r4, r5}
 800c6fe:	f893 c000 	ldrb.w	ip, [r3]
 800c702:	f1bc 0f08 	cmp.w	ip, #8
 800c706:	d11d      	bne.n	800c744 <rclc_executor_trigger_any+0x5c>
 800c708:	685c      	ldr	r4, [r3, #4]
 800c70a:	6c25      	ldr	r5, [r4, #64]	; 0x40
 800c70c:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 800c710:	d105      	bne.n	800c71e <rclc_executor_trigger_any+0x36>
 800c712:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800c716:	b910      	cbnz	r0, 800c71e <rclc_executor_trigger_any+0x36>
 800c718:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 800c71c:	b128      	cbz	r0, 800c72a <rclc_executor_trigger_any+0x42>
 800c71e:	bc30      	pop	{r4, r5}
 800c720:	4770      	bx	lr
 800c722:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 800c726:	2800      	cmp	r0, #0
 800c728:	d1f9      	bne.n	800c71e <rclc_executor_trigger_any+0x36>
 800c72a:	3201      	adds	r2, #1
 800c72c:	3340      	adds	r3, #64	; 0x40
 800c72e:	4291      	cmp	r1, r2
 800c730:	d017      	beq.n	800c762 <rclc_executor_trigger_any+0x7a>
 800c732:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 800c736:	2800      	cmp	r0, #0
 800c738:	d0f1      	beq.n	800c71e <rclc_executor_trigger_any+0x36>
 800c73a:	f893 c000 	ldrb.w	ip, [r3]
 800c73e:	f1bc 0f08 	cmp.w	ip, #8
 800c742:	d0e1      	beq.n	800c708 <rclc_executor_trigger_any+0x20>
 800c744:	f1bc 0f09 	cmp.w	ip, #9
 800c748:	d1eb      	bne.n	800c722 <rclc_executor_trigger_any+0x3a>
 800c74a:	685c      	ldr	r4, [r3, #4]
 800c74c:	6a25      	ldr	r5, [r4, #32]
 800c74e:	2d00      	cmp	r5, #0
 800c750:	d1e5      	bne.n	800c71e <rclc_executor_trigger_any+0x36>
 800c752:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 800c756:	2800      	cmp	r0, #0
 800c758:	d1e1      	bne.n	800c71e <rclc_executor_trigger_any+0x36>
 800c75a:	3201      	adds	r2, #1
 800c75c:	3340      	adds	r3, #64	; 0x40
 800c75e:	4291      	cmp	r1, r2
 800c760:	d1e7      	bne.n	800c732 <rclc_executor_trigger_any+0x4a>
 800c762:	2000      	movs	r0, #0
 800c764:	bc30      	pop	{r4, r5}
 800c766:	4770      	bx	lr
 800c768:	4770      	bx	lr
 800c76a:	4608      	mov	r0, r1
 800c76c:	4770      	bx	lr
 800c76e:	bf00      	nop

0800c770 <rclc_executor_get_zero_initialized_executor>:
 800c770:	b510      	push	{r4, lr}
 800c772:	4604      	mov	r4, r0
 800c774:	2290      	movs	r2, #144	; 0x90
 800c776:	4902      	ldr	r1, [pc, #8]	; (800c780 <rclc_executor_get_zero_initialized_executor+0x10>)
 800c778:	f00e f9a5 	bl	801aac6 <memcpy>
 800c77c:	4620      	mov	r0, r4
 800c77e:	bd10      	pop	{r4, pc}
 800c780:	0801c250 	.word	0x0801c250
 800c784:	00000000 	.word	0x00000000

0800c788 <rclc_executor_init>:
 800c788:	2900      	cmp	r1, #0
 800c78a:	d06a      	beq.n	800c862 <rclc_executor_init+0xda>
 800c78c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c790:	4605      	mov	r5, r0
 800c792:	b0b2      	sub	sp, #200	; 0xc8
 800c794:	2800      	cmp	r0, #0
 800c796:	d05c      	beq.n	800c852 <rclc_executor_init+0xca>
 800c798:	4616      	mov	r6, r2
 800c79a:	4618      	mov	r0, r3
 800c79c:	4688      	mov	r8, r1
 800c79e:	461f      	mov	r7, r3
 800c7a0:	f000 fbe6 	bl	800cf70 <rcutils_allocator_is_valid>
 800c7a4:	2e00      	cmp	r6, #0
 800c7a6:	d054      	beq.n	800c852 <rclc_executor_init+0xca>
 800c7a8:	f080 0401 	eor.w	r4, r0, #1
 800c7ac:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800c7b0:	d14f      	bne.n	800c852 <rclc_executor_init+0xca>
 800c7b2:	2290      	movs	r2, #144	; 0x90
 800c7b4:	4930      	ldr	r1, [pc, #192]	; (800c878 <rclc_executor_init+0xf0>)
 800c7b6:	a80e      	add	r0, sp, #56	; 0x38
 800c7b8:	f00e f985 	bl	801aac6 <memcpy>
 800c7bc:	a90e      	add	r1, sp, #56	; 0x38
 800c7be:	2290      	movs	r2, #144	; 0x90
 800c7c0:	4628      	mov	r0, r5
 800c7c2:	f00e f980 	bl	801aac6 <memcpy>
 800c7c6:	4668      	mov	r0, sp
 800c7c8:	f8c5 8004 	str.w	r8, [r5, #4]
 800c7cc:	60ee      	str	r6, [r5, #12]
 800c7ce:	f004 ff97 	bl	8011700 <rcl_get_zero_initialized_wait_set>
 800c7d2:	46ec      	mov	ip, sp
 800c7d4:	f105 0e18 	add.w	lr, r5, #24
 800c7d8:	f8d7 8000 	ldr.w	r8, [r7]
 800c7dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c7e0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c7e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c7e8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c7ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c7f0:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800c870 <rclc_executor_init+0xe8>
 800c7f4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c7f8:	f8dc 3000 	ldr.w	r3, [ip]
 800c7fc:	01b0      	lsls	r0, r6, #6
 800c7fe:	6939      	ldr	r1, [r7, #16]
 800c800:	f8ce 3000 	str.w	r3, [lr]
 800c804:	616f      	str	r7, [r5, #20]
 800c806:	ed85 7b1c 	vstr	d7, [r5, #112]	; 0x70
 800c80a:	47c0      	blx	r8
 800c80c:	60a8      	str	r0, [r5, #8]
 800c80e:	b908      	cbnz	r0, 800c814 <rclc_executor_init+0x8c>
 800c810:	e029      	b.n	800c866 <rclc_executor_init+0xde>
 800c812:	68a8      	ldr	r0, [r5, #8]
 800c814:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800c818:	3401      	adds	r4, #1
 800c81a:	4631      	mov	r1, r6
 800c81c:	f000 fa88 	bl	800cd30 <rclc_executor_handle_init>
 800c820:	42a6      	cmp	r6, r4
 800c822:	d8f6      	bhi.n	800c812 <rclc_executor_init+0x8a>
 800c824:	f105 004c 	add.w	r0, r5, #76	; 0x4c
 800c828:	f000 fa78 	bl	800cd1c <rclc_executor_handle_counters_zero_init>
 800c82c:	4a13      	ldr	r2, [pc, #76]	; (800c87c <rclc_executor_init+0xf4>)
 800c82e:	2300      	movs	r3, #0
 800c830:	68a8      	ldr	r0, [r5, #8]
 800c832:	e9c5 2320 	strd	r2, r3, [r5, #128]	; 0x80
 800c836:	b168      	cbz	r0, 800c854 <rclc_executor_init+0xcc>
 800c838:	68eb      	ldr	r3, [r5, #12]
 800c83a:	b173      	cbz	r3, 800c85a <rclc_executor_init+0xd2>
 800c83c:	696a      	ldr	r2, [r5, #20]
 800c83e:	fab2 f382 	clz	r3, r2
 800c842:	095b      	lsrs	r3, r3, #5
 800c844:	b14a      	cbz	r2, 800c85a <rclc_executor_init+0xd2>
 800c846:	4618      	mov	r0, r3
 800c848:	f885 3088 	strb.w	r3, [r5, #136]	; 0x88
 800c84c:	b032      	add	sp, #200	; 0xc8
 800c84e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c852:	200b      	movs	r0, #11
 800c854:	b032      	add	sp, #200	; 0xc8
 800c856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c85a:	2000      	movs	r0, #0
 800c85c:	b032      	add	sp, #200	; 0xc8
 800c85e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c862:	200b      	movs	r0, #11
 800c864:	4770      	bx	lr
 800c866:	200a      	movs	r0, #10
 800c868:	e7f4      	b.n	800c854 <rclc_executor_init+0xcc>
 800c86a:	bf00      	nop
 800c86c:	f3af 8000 	nop.w
 800c870:	3b9aca00 	.word	0x3b9aca00
 800c874:	00000000 	.word	0x00000000
 800c878:	0801c250 	.word	0x0801c250
 800c87c:	0800c6e9 	.word	0x0800c6e9

0800c880 <rclc_executor_add_service>:
 800c880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c882:	9d06      	ldr	r5, [sp, #24]
 800c884:	4604      	mov	r4, r0
 800c886:	2b00      	cmp	r3, #0
 800c888:	bf18      	it	ne
 800c88a:	2d00      	cmpne	r5, #0
 800c88c:	bf0c      	ite	eq
 800c88e:	2001      	moveq	r0, #1
 800c890:	2000      	movne	r0, #0
 800c892:	2a00      	cmp	r2, #0
 800c894:	bf08      	it	eq
 800c896:	f040 0001 	orreq.w	r0, r0, #1
 800c89a:	2900      	cmp	r1, #0
 800c89c:	bf08      	it	eq
 800c89e:	f040 0001 	orreq.w	r0, r0, #1
 800c8a2:	bb40      	cbnz	r0, 800c8f6 <rclc_executor_add_service+0x76>
 800c8a4:	fab4 f684 	clz	r6, r4
 800c8a8:	0976      	lsrs	r6, r6, #5
 800c8aa:	b324      	cbz	r4, 800c8f6 <rclc_executor_add_service+0x76>
 800c8ac:	e9d4 7003 	ldrd	r7, r0, [r4, #12]
 800c8b0:	42b8      	cmp	r0, r7
 800c8b2:	d301      	bcc.n	800c8b8 <rclc_executor_add_service+0x38>
 800c8b4:	2001      	movs	r0, #1
 800c8b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8b8:	68a7      	ldr	r7, [r4, #8]
 800c8ba:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 800c8be:	f100 0c01 	add.w	ip, r0, #1
 800c8c2:	eb07 1080 	add.w	r0, r7, r0, lsl #6
 800c8c6:	6283      	str	r3, [r0, #40]	; 0x28
 800c8c8:	2305      	movs	r3, #5
 800c8ca:	6305      	str	r5, [r0, #48]	; 0x30
 800c8cc:	f104 0518 	add.w	r5, r4, #24
 800c8d0:	e9c0 1201 	strd	r1, r2, [r0, #4]
 800c8d4:	f827 300e 	strh.w	r3, [r7, lr]
 800c8d8:	2301      	movs	r3, #1
 800c8da:	62c6      	str	r6, [r0, #44]	; 0x2c
 800c8dc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	f8c4 c010 	str.w	ip, [r4, #16]
 800c8e6:	f004 ff1f 	bl	8011728 <rcl_wait_set_is_valid>
 800c8ea:	b930      	cbnz	r0, 800c8fa <rclc_executor_add_service+0x7a>
 800c8ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c8ee:	2000      	movs	r0, #0
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	65a3      	str	r3, [r4, #88]	; 0x58
 800c8f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8f6:	200b      	movs	r0, #11
 800c8f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	f004 ff1a 	bl	8011734 <rcl_wait_set_fini>
 800c900:	2800      	cmp	r0, #0
 800c902:	d0f3      	beq.n	800c8ec <rclc_executor_add_service+0x6c>
 800c904:	e7d7      	b.n	800c8b6 <rclc_executor_add_service+0x36>
 800c906:	bf00      	nop

0800c908 <rclc_executor_prepare>:
 800c908:	2800      	cmp	r0, #0
 800c90a:	d044      	beq.n	800c996 <rclc_executor_prepare+0x8e>
 800c90c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c90e:	f100 0518 	add.w	r5, r0, #24
 800c912:	b09b      	sub	sp, #108	; 0x6c
 800c914:	4604      	mov	r4, r0
 800c916:	4628      	mov	r0, r5
 800c918:	f004 ff06 	bl	8011728 <rcl_wait_set_is_valid>
 800c91c:	b110      	cbz	r0, 800c924 <rclc_executor_prepare+0x1c>
 800c91e:	2000      	movs	r0, #0
 800c920:	b01b      	add	sp, #108	; 0x6c
 800c922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c924:	4628      	mov	r0, r5
 800c926:	f004 ff05 	bl	8011734 <rcl_wait_set_fini>
 800c92a:	2800      	cmp	r0, #0
 800c92c:	d130      	bne.n	800c990 <rclc_executor_prepare+0x88>
 800c92e:	a80c      	add	r0, sp, #48	; 0x30
 800c930:	ae04      	add	r6, sp, #16
 800c932:	f004 fee5 	bl	8011700 <rcl_get_zero_initialized_wait_set>
 800c936:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 800c93a:	46ae      	mov	lr, r5
 800c93c:	6967      	ldr	r7, [r4, #20]
 800c93e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c942:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c946:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c94a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c94e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c952:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c956:	f8dc 3000 	ldr.w	r3, [ip]
 800c95a:	f8ce 3000 	str.w	r3, [lr]
 800c95e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800c960:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	4628      	mov	r0, r5
 800c966:	6862      	ldr	r2, [r4, #4]
 800c968:	6033      	str	r3, [r6, #0]
 800c96a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800c96c:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c96e:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800c972:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	; 0x50
 800c976:	e9cd 2100 	strd	r2, r1, [sp]
 800c97a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c97c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c97e:	f005 f9d9 	bl	8011d34 <rcl_wait_set_init>
 800c982:	2800      	cmp	r0, #0
 800c984:	d0cc      	beq.n	800c920 <rclc_executor_prepare+0x18>
 800c986:	900b      	str	r0, [sp, #44]	; 0x2c
 800c988:	f000 fb16 	bl	800cfb8 <rcutils_reset_error>
 800c98c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c98e:	e7c7      	b.n	800c920 <rclc_executor_prepare+0x18>
 800c990:	f000 fb12 	bl	800cfb8 <rcutils_reset_error>
 800c994:	e7cb      	b.n	800c92e <rclc_executor_prepare+0x26>
 800c996:	200b      	movs	r0, #11
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop

0800c99c <rclc_executor_spin_some.part.0>:
 800c99c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9a0:	4605      	mov	r5, r0
 800c9a2:	4691      	mov	r9, r2
 800c9a4:	4698      	mov	r8, r3
 800c9a6:	f7ff ffaf 	bl	800c908 <rclc_executor_prepare>
 800c9aa:	f105 0618 	add.w	r6, r5, #24
 800c9ae:	4630      	mov	r0, r6
 800c9b0:	f004 ff8c 	bl	80118cc <rcl_wait_set_clear>
 800c9b4:	4607      	mov	r7, r0
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	f040 80a8 	bne.w	800cb0c <rclc_executor_spin_some.part.0+0x170>
 800c9bc:	68eb      	ldr	r3, [r5, #12]
 800c9be:	b30b      	cbz	r3, 800ca04 <rclc_executor_spin_some.part.0+0x68>
 800c9c0:	4604      	mov	r4, r0
 800c9c2:	68a9      	ldr	r1, [r5, #8]
 800c9c4:	01a2      	lsls	r2, r4, #6
 800c9c6:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800c9ca:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 800c9ce:	b1cb      	cbz	r3, 800ca04 <rclc_executor_spin_some.part.0+0x68>
 800c9d0:	5c8b      	ldrb	r3, [r1, r2]
 800c9d2:	2b0a      	cmp	r3, #10
 800c9d4:	f200 80de 	bhi.w	800cb94 <rclc_executor_spin_some.part.0+0x1f8>
 800c9d8:	e8df f003 	tbb	[pc, r3]
 800c9dc:	8da99d9d 	.word	0x8da99d9d
 800c9e0:	0606068d 	.word	0x0606068d
 800c9e4:	c1ce      	.short	0xc1ce
 800c9e6:	b5          	.byte	0xb5
 800c9e7:	00          	.byte	0x00
 800c9e8:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 800c9ec:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800c9f0:	4630      	mov	r0, r6
 800c9f2:	f005 fabb 	bl	8011f6c <rcl_wait_set_add_service>
 800c9f6:	2800      	cmp	r0, #0
 800c9f8:	f040 8087 	bne.w	800cb0a <rclc_executor_spin_some.part.0+0x16e>
 800c9fc:	3401      	adds	r4, #1
 800c9fe:	68eb      	ldr	r3, [r5, #12]
 800ca00:	429c      	cmp	r4, r3
 800ca02:	d3de      	bcc.n	800c9c2 <rclc_executor_spin_some.part.0+0x26>
 800ca04:	4643      	mov	r3, r8
 800ca06:	464a      	mov	r2, r9
 800ca08:	4630      	mov	r0, r6
 800ca0a:	f005 fadd 	bl	8011fc8 <rcl_wait>
 800ca0e:	f895 3088 	ldrb.w	r3, [r5, #136]	; 0x88
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	f000 80c6 	beq.w	800cba4 <rclc_executor_spin_some.part.0+0x208>
 800ca18:	2b01      	cmp	r3, #1
 800ca1a:	f040 80bb 	bne.w	800cb94 <rclc_executor_spin_some.part.0+0x1f8>
 800ca1e:	68eb      	ldr	r3, [r5, #12]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	f000 8159 	beq.w	800ccd8 <rclc_executor_spin_some.part.0+0x33c>
 800ca26:	2400      	movs	r4, #0
 800ca28:	f240 1991 	movw	r9, #401	; 0x191
 800ca2c:	46a0      	mov	r8, r4
 800ca2e:	e00a      	b.n	800ca46 <rclc_executor_spin_some.part.0+0xaa>
 800ca30:	f7ff fb56 	bl	800c0e0 <_rclc_check_for_new_data>
 800ca34:	4604      	mov	r4, r0
 800ca36:	b110      	cbz	r0, 800ca3e <rclc_executor_spin_some.part.0+0xa2>
 800ca38:	4548      	cmp	r0, r9
 800ca3a:	f040 80b1 	bne.w	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800ca3e:	68eb      	ldr	r3, [r5, #12]
 800ca40:	4598      	cmp	r8, r3
 800ca42:	f080 8126 	bcs.w	800cc92 <rclc_executor_spin_some.part.0+0x2f6>
 800ca46:	68aa      	ldr	r2, [r5, #8]
 800ca48:	4631      	mov	r1, r6
 800ca4a:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800ca4e:	f108 0801 	add.w	r8, r8, #1
 800ca52:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 800ca56:	f1bc 0f00 	cmp.w	ip, #0
 800ca5a:	d1e9      	bne.n	800ca30 <rclc_executor_spin_some.part.0+0x94>
 800ca5c:	4619      	mov	r1, r3
 800ca5e:	4610      	mov	r0, r2
 800ca60:	e9d5 3220 	ldrd	r3, r2, [r5, #128]	; 0x80
 800ca64:	4798      	blx	r3
 800ca66:	2800      	cmp	r0, #0
 800ca68:	f000 809a 	beq.w	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800ca6c:	68eb      	ldr	r3, [r5, #12]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	f000 8096 	beq.w	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800ca74:	f04f 0800 	mov.w	r8, #0
 800ca78:	f240 1991 	movw	r9, #401	; 0x191
 800ca7c:	e009      	b.n	800ca92 <rclc_executor_spin_some.part.0+0xf6>
 800ca7e:	f7ff fb7d 	bl	800c17c <_rclc_take_new_data>
 800ca82:	4604      	mov	r4, r0
 800ca84:	b110      	cbz	r0, 800ca8c <rclc_executor_spin_some.part.0+0xf0>
 800ca86:	4548      	cmp	r0, r9
 800ca88:	f040 808a 	bne.w	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800ca8c:	68eb      	ldr	r3, [r5, #12]
 800ca8e:	4598      	cmp	r8, r3
 800ca90:	d209      	bcs.n	800caa6 <rclc_executor_spin_some.part.0+0x10a>
 800ca92:	68a8      	ldr	r0, [r5, #8]
 800ca94:	4631      	mov	r1, r6
 800ca96:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800ca9a:	f108 0801 	add.w	r8, r8, #1
 800ca9e:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800caa2:	2a00      	cmp	r2, #0
 800caa4:	d1eb      	bne.n	800ca7e <rclc_executor_spin_some.part.0+0xe2>
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d07a      	beq.n	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800caaa:	2600      	movs	r6, #0
 800caac:	e00e      	b.n	800cacc <rclc_executor_spin_some.part.0+0x130>
 800caae:	f812 200c 	ldrb.w	r2, [r2, ip]
 800cab2:	2a08      	cmp	r2, #8
 800cab4:	f000 80fc 	beq.w	800ccb0 <rclc_executor_spin_some.part.0+0x314>
 800cab8:	2a09      	cmp	r2, #9
 800caba:	f000 80ee 	beq.w	800cc9a <rclc_executor_spin_some.part.0+0x2fe>
 800cabe:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 800cac2:	b98a      	cbnz	r2, 800cae8 <rclc_executor_spin_some.part.0+0x14c>
 800cac4:	3601      	adds	r6, #1
 800cac6:	429e      	cmp	r6, r3
 800cac8:	d267      	bcs.n	800cb9a <rclc_executor_spin_some.part.0+0x1fe>
 800caca:	2400      	movs	r4, #0
 800cacc:	68aa      	ldr	r2, [r5, #8]
 800cace:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800cad2:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800cad6:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
 800cada:	2900      	cmp	r1, #0
 800cadc:	d060      	beq.n	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800cade:	7841      	ldrb	r1, [r0, #1]
 800cae0:	2900      	cmp	r1, #0
 800cae2:	d0e4      	beq.n	800caae <rclc_executor_spin_some.part.0+0x112>
 800cae4:	2901      	cmp	r1, #1
 800cae6:	d1ed      	bne.n	800cac4 <rclc_executor_spin_some.part.0+0x128>
 800cae8:	f7ff fcbc 	bl	800c464 <_rclc_execute.part.0>
 800caec:	2800      	cmp	r0, #0
 800caee:	f040 80b5 	bne.w	800cc5c <rclc_executor_spin_some.part.0+0x2c0>
 800caf2:	68eb      	ldr	r3, [r5, #12]
 800caf4:	e7e6      	b.n	800cac4 <rclc_executor_spin_some.part.0+0x128>
 800caf6:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 800cafa:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cafe:	4630      	mov	r0, r6
 800cb00:	f005 fa08 	bl	8011f14 <rcl_wait_set_add_client>
 800cb04:	2800      	cmp	r0, #0
 800cb06:	f43f af79 	beq.w	800c9fc <rclc_executor_spin_some.part.0+0x60>
 800cb0a:	4607      	mov	r7, r0
 800cb0c:	f000 fa54 	bl	800cfb8 <rcutils_reset_error>
 800cb10:	4638      	mov	r0, r7
 800cb12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb16:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 800cb1a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cb1e:	4630      	mov	r0, r6
 800cb20:	f004 fea8 	bl	8011874 <rcl_wait_set_add_subscription>
 800cb24:	2800      	cmp	r0, #0
 800cb26:	f43f af69 	beq.w	800c9fc <rclc_executor_spin_some.part.0+0x60>
 800cb2a:	4607      	mov	r7, r0
 800cb2c:	e7ee      	b.n	800cb0c <rclc_executor_spin_some.part.0+0x170>
 800cb2e:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 800cb32:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cb36:	4630      	mov	r0, r6
 800cb38:	f005 f9bc 	bl	8011eb4 <rcl_wait_set_add_timer>
 800cb3c:	2800      	cmp	r0, #0
 800cb3e:	f43f af5d 	beq.w	800c9fc <rclc_executor_spin_some.part.0+0x60>
 800cb42:	4607      	mov	r7, r0
 800cb44:	e7e2      	b.n	800cb0c <rclc_executor_spin_some.part.0+0x170>
 800cb46:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 800cb4a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cb4e:	4630      	mov	r0, r6
 800cb50:	f005 f984 	bl	8011e5c <rcl_wait_set_add_guard_condition>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	f43f af51 	beq.w	800c9fc <rclc_executor_spin_some.part.0+0x60>
 800cb5a:	4607      	mov	r7, r0
 800cb5c:	e7d6      	b.n	800cb0c <rclc_executor_spin_some.part.0+0x170>
 800cb5e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cb62:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 800cb66:	4630      	mov	r0, r6
 800cb68:	3110      	adds	r1, #16
 800cb6a:	f005 ff01 	bl	8012970 <rcl_action_wait_set_add_action_server>
 800cb6e:	2800      	cmp	r0, #0
 800cb70:	f43f af44 	beq.w	800c9fc <rclc_executor_spin_some.part.0+0x60>
 800cb74:	4607      	mov	r7, r0
 800cb76:	e7c9      	b.n	800cb0c <rclc_executor_spin_some.part.0+0x170>
 800cb78:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 800cb82:	4630      	mov	r0, r6
 800cb84:	3110      	adds	r1, #16
 800cb86:	f005 fccb 	bl	8012520 <rcl_action_wait_set_add_action_client>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	f43f af36 	beq.w	800c9fc <rclc_executor_spin_some.part.0+0x60>
 800cb90:	4607      	mov	r7, r0
 800cb92:	e7bb      	b.n	800cb0c <rclc_executor_spin_some.part.0+0x170>
 800cb94:	2701      	movs	r7, #1
 800cb96:	f000 fa0f 	bl	800cfb8 <rcutils_reset_error>
 800cb9a:	4638      	mov	r0, r7
 800cb9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cba0:	4627      	mov	r7, r4
 800cba2:	e7fa      	b.n	800cb9a <rclc_executor_spin_some.part.0+0x1fe>
 800cba4:	68eb      	ldr	r3, [r5, #12]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	f000 8093 	beq.w	800ccd2 <rclc_executor_spin_some.part.0+0x336>
 800cbac:	2400      	movs	r4, #0
 800cbae:	f240 1991 	movw	r9, #401	; 0x191
 800cbb2:	46a0      	mov	r8, r4
 800cbb4:	e008      	b.n	800cbc8 <rclc_executor_spin_some.part.0+0x22c>
 800cbb6:	f7ff fa93 	bl	800c0e0 <_rclc_check_for_new_data>
 800cbba:	4604      	mov	r4, r0
 800cbbc:	b108      	cbz	r0, 800cbc2 <rclc_executor_spin_some.part.0+0x226>
 800cbbe:	4548      	cmp	r0, r9
 800cbc0:	d1ee      	bne.n	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800cbc2:	68eb      	ldr	r3, [r5, #12]
 800cbc4:	4598      	cmp	r8, r3
 800cbc6:	d266      	bcs.n	800cc96 <rclc_executor_spin_some.part.0+0x2fa>
 800cbc8:	68aa      	ldr	r2, [r5, #8]
 800cbca:	4631      	mov	r1, r6
 800cbcc:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800cbd0:	f108 0801 	add.w	r8, r8, #1
 800cbd4:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 800cbd8:	f1bc 0f00 	cmp.w	ip, #0
 800cbdc:	d1eb      	bne.n	800cbb6 <rclc_executor_spin_some.part.0+0x21a>
 800cbde:	4619      	mov	r1, r3
 800cbe0:	4610      	mov	r0, r2
 800cbe2:	e9d5 3220 	ldrd	r3, r2, [r5, #128]	; 0x80
 800cbe6:	4798      	blx	r3
 800cbe8:	2800      	cmp	r0, #0
 800cbea:	d0d9      	beq.n	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800cbec:	68eb      	ldr	r3, [r5, #12]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d0d6      	beq.n	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800cbf2:	f04f 0a00 	mov.w	sl, #0
 800cbf6:	f240 1891 	movw	r8, #401	; 0x191
 800cbfa:	f240 2959 	movw	r9, #601	; 0x259
 800cbfe:	e00e      	b.n	800cc1e <rclc_executor_spin_some.part.0+0x282>
 800cc00:	f813 300b 	ldrb.w	r3, [r3, fp]
 800cc04:	2b08      	cmp	r3, #8
 800cc06:	d034      	beq.n	800cc72 <rclc_executor_spin_some.part.0+0x2d6>
 800cc08:	2b09      	cmp	r3, #9
 800cc0a:	d029      	beq.n	800cc60 <rclc_executor_spin_some.part.0+0x2c4>
 800cc0c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800cc10:	bb03      	cbnz	r3, 800cc54 <rclc_executor_spin_some.part.0+0x2b8>
 800cc12:	f10a 0a01 	add.w	sl, sl, #1
 800cc16:	68eb      	ldr	r3, [r5, #12]
 800cc18:	459a      	cmp	sl, r3
 800cc1a:	d2be      	bcs.n	800cb9a <rclc_executor_spin_some.part.0+0x1fe>
 800cc1c:	2400      	movs	r4, #0
 800cc1e:	68a8      	ldr	r0, [r5, #8]
 800cc20:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800cc24:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800cc28:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d0b7      	beq.n	800cba0 <rclc_executor_spin_some.part.0+0x204>
 800cc30:	4631      	mov	r1, r6
 800cc32:	f7ff faa3 	bl	800c17c <_rclc_take_new_data>
 800cc36:	2800      	cmp	r0, #0
 800cc38:	bf18      	it	ne
 800cc3a:	4540      	cmpne	r0, r8
 800cc3c:	d001      	beq.n	800cc42 <rclc_executor_spin_some.part.0+0x2a6>
 800cc3e:	4548      	cmp	r0, r9
 800cc40:	d10c      	bne.n	800cc5c <rclc_executor_spin_some.part.0+0x2c0>
 800cc42:	68ab      	ldr	r3, [r5, #8]
 800cc44:	eb13 000b 	adds.w	r0, r3, fp
 800cc48:	d021      	beq.n	800cc8e <rclc_executor_spin_some.part.0+0x2f2>
 800cc4a:	7842      	ldrb	r2, [r0, #1]
 800cc4c:	2a00      	cmp	r2, #0
 800cc4e:	d0d7      	beq.n	800cc00 <rclc_executor_spin_some.part.0+0x264>
 800cc50:	2a01      	cmp	r2, #1
 800cc52:	d1de      	bne.n	800cc12 <rclc_executor_spin_some.part.0+0x276>
 800cc54:	f7ff fc06 	bl	800c464 <_rclc_execute.part.0>
 800cc58:	2800      	cmp	r0, #0
 800cc5a:	d0da      	beq.n	800cc12 <rclc_executor_spin_some.part.0+0x276>
 800cc5c:	4607      	mov	r7, r0
 800cc5e:	e79c      	b.n	800cb9a <rclc_executor_spin_some.part.0+0x1fe>
 800cc60:	6843      	ldr	r3, [r0, #4]
 800cc62:	6a1a      	ldr	r2, [r3, #32]
 800cc64:	2a00      	cmp	r2, #0
 800cc66:	d1f5      	bne.n	800cc54 <rclc_executor_spin_some.part.0+0x2b8>
 800cc68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d0d0      	beq.n	800cc12 <rclc_executor_spin_some.part.0+0x276>
 800cc70:	e7f0      	b.n	800cc54 <rclc_executor_spin_some.part.0+0x2b8>
 800cc72:	6843      	ldr	r3, [r0, #4]
 800cc74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cc76:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800cc7a:	d1eb      	bne.n	800cc54 <rclc_executor_spin_some.part.0+0x2b8>
 800cc7c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800cc80:	2a00      	cmp	r2, #0
 800cc82:	d1e7      	bne.n	800cc54 <rclc_executor_spin_some.part.0+0x2b8>
 800cc84:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d0c2      	beq.n	800cc12 <rclc_executor_spin_some.part.0+0x276>
 800cc8c:	e7e2      	b.n	800cc54 <rclc_executor_spin_some.part.0+0x2b8>
 800cc8e:	270b      	movs	r7, #11
 800cc90:	e783      	b.n	800cb9a <rclc_executor_spin_some.part.0+0x1fe>
 800cc92:	68aa      	ldr	r2, [r5, #8]
 800cc94:	e6e2      	b.n	800ca5c <rclc_executor_spin_some.part.0+0xc0>
 800cc96:	68aa      	ldr	r2, [r5, #8]
 800cc98:	e7a1      	b.n	800cbde <rclc_executor_spin_some.part.0+0x242>
 800cc9a:	6842      	ldr	r2, [r0, #4]
 800cc9c:	6a11      	ldr	r1, [r2, #32]
 800cc9e:	2900      	cmp	r1, #0
 800cca0:	f47f af22 	bne.w	800cae8 <rclc_executor_spin_some.part.0+0x14c>
 800cca4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800cca8:	2a00      	cmp	r2, #0
 800ccaa:	f43f af0b 	beq.w	800cac4 <rclc_executor_spin_some.part.0+0x128>
 800ccae:	e71b      	b.n	800cae8 <rclc_executor_spin_some.part.0+0x14c>
 800ccb0:	6842      	ldr	r2, [r0, #4]
 800ccb2:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ccb4:	f031 417f 	bics.w	r1, r1, #4278190080	; 0xff000000
 800ccb8:	f47f af16 	bne.w	800cae8 <rclc_executor_spin_some.part.0+0x14c>
 800ccbc:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
 800ccc0:	2900      	cmp	r1, #0
 800ccc2:	f47f af11 	bne.w	800cae8 <rclc_executor_spin_some.part.0+0x14c>
 800ccc6:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 800ccca:	2a00      	cmp	r2, #0
 800cccc:	f43f aefa 	beq.w	800cac4 <rclc_executor_spin_some.part.0+0x128>
 800ccd0:	e70a      	b.n	800cae8 <rclc_executor_spin_some.part.0+0x14c>
 800ccd2:	68aa      	ldr	r2, [r5, #8]
 800ccd4:	461c      	mov	r4, r3
 800ccd6:	e782      	b.n	800cbde <rclc_executor_spin_some.part.0+0x242>
 800ccd8:	68aa      	ldr	r2, [r5, #8]
 800ccda:	461c      	mov	r4, r3
 800ccdc:	e6be      	b.n	800ca5c <rclc_executor_spin_some.part.0+0xc0>
 800ccde:	bf00      	nop

0800cce0 <rclc_executor_spin>:
 800cce0:	b1d0      	cbz	r0, 800cd18 <rclc_executor_spin+0x38>
 800cce2:	b510      	push	{r4, lr}
 800cce4:	4604      	mov	r4, r0
 800cce6:	b082      	sub	sp, #8
 800cce8:	e004      	b.n	800ccf4 <rclc_executor_spin+0x14>
 800ccea:	f7ff fe57 	bl	800c99c <rclc_executor_spin_some.part.0>
 800ccee:	f030 0302 	bics.w	r3, r0, #2
 800ccf2:	d10f      	bne.n	800cd14 <rclc_executor_spin+0x34>
 800ccf4:	6860      	ldr	r0, [r4, #4]
 800ccf6:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	; 0x70
 800ccfa:	e9cd 2300 	strd	r2, r3, [sp]
 800ccfe:	f003 fa43 	bl	8010188 <rcl_context_is_valid>
 800cd02:	4601      	mov	r1, r0
 800cd04:	4620      	mov	r0, r4
 800cd06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd0a:	2900      	cmp	r1, #0
 800cd0c:	d1ed      	bne.n	800ccea <rclc_executor_spin+0xa>
 800cd0e:	f000 f953 	bl	800cfb8 <rcutils_reset_error>
 800cd12:	2001      	movs	r0, #1
 800cd14:	b002      	add	sp, #8
 800cd16:	bd10      	pop	{r4, pc}
 800cd18:	200b      	movs	r0, #11
 800cd1a:	4770      	bx	lr

0800cd1c <rclc_executor_handle_counters_zero_init>:
 800cd1c:	b130      	cbz	r0, 800cd2c <rclc_executor_handle_counters_zero_init+0x10>
 800cd1e:	2220      	movs	r2, #32
 800cd20:	2100      	movs	r1, #0
 800cd22:	b508      	push	{r3, lr}
 800cd24:	f00d fd9e 	bl	801a864 <memset>
 800cd28:	2000      	movs	r0, #0
 800cd2a:	bd08      	pop	{r3, pc}
 800cd2c:	200b      	movs	r0, #11
 800cd2e:	4770      	bx	lr

0800cd30 <rclc_executor_handle_init>:
 800cd30:	4603      	mov	r3, r0
 800cd32:	b178      	cbz	r0, 800cd54 <rclc_executor_handle_init+0x24>
 800cd34:	2200      	movs	r2, #0
 800cd36:	f04f 0c0b 	mov.w	ip, #11
 800cd3a:	6341      	str	r1, [r0, #52]	; 0x34
 800cd3c:	4610      	mov	r0, r2
 800cd3e:	f8a3 c000 	strh.w	ip, [r3]
 800cd42:	631a      	str	r2, [r3, #48]	; 0x30
 800cd44:	871a      	strh	r2, [r3, #56]	; 0x38
 800cd46:	ed9f 7b04 	vldr	d7, [pc, #16]	; 800cd58 <rclc_executor_handle_init+0x28>
 800cd4a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800cd4e:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
 800cd52:	4770      	bx	lr
 800cd54:	200b      	movs	r0, #11
 800cd56:	4770      	bx	lr
	...

0800cd60 <rclc_support_init>:
 800cd60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd64:	b086      	sub	sp, #24
 800cd66:	b3bb      	cbz	r3, 800cdd8 <rclc_support_init+0x78>
 800cd68:	4606      	mov	r6, r0
 800cd6a:	b3a8      	cbz	r0, 800cdd8 <rclc_support_init+0x78>
 800cd6c:	461c      	mov	r4, r3
 800cd6e:	460f      	mov	r7, r1
 800cd70:	4690      	mov	r8, r2
 800cd72:	f003 fba9 	bl	80104c8 <rcl_get_zero_initialized_init_options>
 800cd76:	f104 050c 	add.w	r5, r4, #12
 800cd7a:	9005      	str	r0, [sp, #20]
 800cd7c:	e895 0003 	ldmia.w	r5, {r0, r1}
 800cd80:	e88d 0003 	stmia.w	sp, {r0, r1}
 800cd84:	a805      	add	r0, sp, #20
 800cd86:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800cd8a:	f003 fb9f 	bl	80104cc <rcl_init_options_init>
 800cd8e:	4605      	mov	r5, r0
 800cd90:	b9e0      	cbnz	r0, 800cdcc <rclc_support_init+0x6c>
 800cd92:	ad02      	add	r5, sp, #8
 800cd94:	4628      	mov	r0, r5
 800cd96:	f003 f9ed 	bl	8010174 <rcl_get_zero_initialized_context>
 800cd9a:	4633      	mov	r3, r6
 800cd9c:	aa05      	add	r2, sp, #20
 800cd9e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800cda2:	e886 0003 	stmia.w	r6, {r0, r1}
 800cda6:	4641      	mov	r1, r8
 800cda8:	4638      	mov	r0, r7
 800cdaa:	f003 fa53 	bl	8010254 <rcl_init>
 800cdae:	4605      	mov	r5, r0
 800cdb0:	b9b8      	cbnz	r0, 800cde2 <rclc_support_init+0x82>
 800cdb2:	4622      	mov	r2, r4
 800cdb4:	f106 010c 	add.w	r1, r6, #12
 800cdb8:	2003      	movs	r0, #3
 800cdba:	60b4      	str	r4, [r6, #8]
 800cdbc:	f004 fa96 	bl	80112ec <rcl_clock_init>
 800cdc0:	4605      	mov	r5, r0
 800cdc2:	b970      	cbnz	r0, 800cde2 <rclc_support_init+0x82>
 800cdc4:	a805      	add	r0, sp, #20
 800cdc6:	f003 fbdd 	bl	8010584 <rcl_init_options_fini>
 800cdca:	b108      	cbz	r0, 800cdd0 <rclc_support_init+0x70>
 800cdcc:	f000 f8f4 	bl	800cfb8 <rcutils_reset_error>
 800cdd0:	4628      	mov	r0, r5
 800cdd2:	b006      	add	sp, #24
 800cdd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdd8:	250b      	movs	r5, #11
 800cdda:	4628      	mov	r0, r5
 800cddc:	b006      	add	sp, #24
 800cdde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cde2:	f000 f8e9 	bl	800cfb8 <rcutils_reset_error>
 800cde6:	a805      	add	r0, sp, #20
 800cde8:	f003 fbcc 	bl	8010584 <rcl_init_options_fini>
 800cdec:	2800      	cmp	r0, #0
 800cdee:	d0ef      	beq.n	800cdd0 <rclc_support_init+0x70>
 800cdf0:	e7ec      	b.n	800cdcc <rclc_support_init+0x6c>
 800cdf2:	bf00      	nop

0800cdf4 <rclc_node_init_default>:
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	bf18      	it	ne
 800cdf8:	2a00      	cmpne	r2, #0
 800cdfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdfe:	4616      	mov	r6, r2
 800ce00:	bf0c      	ite	eq
 800ce02:	2201      	moveq	r2, #1
 800ce04:	2200      	movne	r2, #0
 800ce06:	b0a3      	sub	sp, #140	; 0x8c
 800ce08:	2900      	cmp	r1, #0
 800ce0a:	bf08      	it	eq
 800ce0c:	f042 0201 	orreq.w	r2, r2, #1
 800ce10:	bb22      	cbnz	r2, 800ce5c <rclc_node_init_default+0x68>
 800ce12:	4604      	mov	r4, r0
 800ce14:	b310      	cbz	r0, 800ce5c <rclc_node_init_default+0x68>
 800ce16:	f10d 0810 	add.w	r8, sp, #16
 800ce1a:	461f      	mov	r7, r3
 800ce1c:	460d      	mov	r5, r1
 800ce1e:	f10d 0918 	add.w	r9, sp, #24
 800ce22:	4640      	mov	r0, r8
 800ce24:	f003 fc5a 	bl	80106dc <rcl_get_zero_initialized_node>
 800ce28:	e898 0003 	ldmia.w	r8, {r0, r1}
 800ce2c:	e884 0003 	stmia.w	r4, {r0, r1}
 800ce30:	4648      	mov	r0, r9
 800ce32:	f003 fdcd 	bl	80109d0 <rcl_node_get_default_options>
 800ce36:	4640      	mov	r0, r8
 800ce38:	f003 fc50 	bl	80106dc <rcl_get_zero_initialized_node>
 800ce3c:	f8cd 9000 	str.w	r9, [sp]
 800ce40:	463b      	mov	r3, r7
 800ce42:	4632      	mov	r2, r6
 800ce44:	e898 0003 	ldmia.w	r8, {r0, r1}
 800ce48:	e884 0003 	stmia.w	r4, {r0, r1}
 800ce4c:	4629      	mov	r1, r5
 800ce4e:	4620      	mov	r0, r4
 800ce50:	f003 fc4e 	bl	80106f0 <rcl_node_init>
 800ce54:	b930      	cbnz	r0, 800ce64 <rclc_node_init_default+0x70>
 800ce56:	b023      	add	sp, #140	; 0x8c
 800ce58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce5c:	200b      	movs	r0, #11
 800ce5e:	b023      	add	sp, #140	; 0x8c
 800ce60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce64:	9003      	str	r0, [sp, #12]
 800ce66:	f000 f8a7 	bl	800cfb8 <rcutils_reset_error>
 800ce6a:	f000 f8a5 	bl	800cfb8 <rcutils_reset_error>
 800ce6e:	9803      	ldr	r0, [sp, #12]
 800ce70:	b023      	add	sp, #140	; 0x8c
 800ce72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce76:	bf00      	nop

0800ce78 <rclc_service_init_default>:
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	bf18      	it	ne
 800ce7c:	2a00      	cmpne	r2, #0
 800ce7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce82:	4616      	mov	r6, r2
 800ce84:	bf0c      	ite	eq
 800ce86:	2201      	moveq	r2, #1
 800ce88:	2200      	movne	r2, #0
 800ce8a:	b09e      	sub	sp, #120	; 0x78
 800ce8c:	2900      	cmp	r1, #0
 800ce8e:	bf08      	it	eq
 800ce90:	f042 0201 	orreq.w	r2, r2, #1
 800ce94:	bb1a      	cbnz	r2, 800cede <rclc_service_init_default+0x66>
 800ce96:	4604      	mov	r4, r0
 800ce98:	b308      	cbz	r0, 800cede <rclc_service_init_default+0x66>
 800ce9a:	f10d 0810 	add.w	r8, sp, #16
 800ce9e:	461f      	mov	r7, r3
 800cea0:	460d      	mov	r5, r1
 800cea2:	f003 ff99 	bl	8010dd8 <rcl_get_zero_initialized_service>
 800cea6:	6020      	str	r0, [r4, #0]
 800cea8:	4640      	mov	r0, r8
 800ceaa:	f004 f843 	bl	8010f34 <rcl_service_get_default_options>
 800ceae:	2250      	movs	r2, #80	; 0x50
 800ceb0:	490d      	ldr	r1, [pc, #52]	; (800cee8 <rclc_service_init_default+0x70>)
 800ceb2:	4640      	mov	r0, r8
 800ceb4:	f00d fe07 	bl	801aac6 <memcpy>
 800ceb8:	463b      	mov	r3, r7
 800ceba:	4632      	mov	r2, r6
 800cebc:	4629      	mov	r1, r5
 800cebe:	4620      	mov	r0, r4
 800cec0:	f8cd 8000 	str.w	r8, [sp]
 800cec4:	f003 ff8e 	bl	8010de4 <rcl_service_init>
 800cec8:	b910      	cbnz	r0, 800ced0 <rclc_service_init_default+0x58>
 800ceca:	b01e      	add	sp, #120	; 0x78
 800cecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ced0:	9003      	str	r0, [sp, #12]
 800ced2:	f000 f871 	bl	800cfb8 <rcutils_reset_error>
 800ced6:	9803      	ldr	r0, [sp, #12]
 800ced8:	b01e      	add	sp, #120	; 0x78
 800ceda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cede:	200b      	movs	r0, #11
 800cee0:	b01e      	add	sp, #120	; 0x78
 800cee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cee6:	bf00      	nop
 800cee8:	0801c2e0 	.word	0x0801c2e0

0800ceec <__default_zero_allocate>:
 800ceec:	f00d b8dc 	b.w	801a0a8 <calloc>

0800cef0 <__default_reallocate>:
 800cef0:	f00d ba68 	b.w	801a3c4 <realloc>

0800cef4 <__default_deallocate>:
 800cef4:	f00d b946 	b.w	801a184 <free>

0800cef8 <__default_allocate>:
 800cef8:	f00d b93c 	b.w	801a174 <malloc>

0800cefc <rcutils_get_zero_initialized_allocator>:
 800cefc:	b510      	push	{r4, lr}
 800cefe:	4c05      	ldr	r4, [pc, #20]	; (800cf14 <rcutils_get_zero_initialized_allocator+0x18>)
 800cf00:	4686      	mov	lr, r0
 800cf02:	4684      	mov	ip, r0
 800cf04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800cf06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf0a:	6823      	ldr	r3, [r4, #0]
 800cf0c:	4670      	mov	r0, lr
 800cf0e:	f8cc 3000 	str.w	r3, [ip]
 800cf12:	bd10      	pop	{r4, pc}
 800cf14:	0801c330 	.word	0x0801c330

0800cf18 <rcutils_set_default_allocator>:
 800cf18:	b1a8      	cbz	r0, 800cf46 <rcutils_set_default_allocator+0x2e>
 800cf1a:	6802      	ldr	r2, [r0, #0]
 800cf1c:	b1a2      	cbz	r2, 800cf48 <rcutils_set_default_allocator+0x30>
 800cf1e:	6841      	ldr	r1, [r0, #4]
 800cf20:	b1a1      	cbz	r1, 800cf4c <rcutils_set_default_allocator+0x34>
 800cf22:	b410      	push	{r4}
 800cf24:	68c4      	ldr	r4, [r0, #12]
 800cf26:	b164      	cbz	r4, 800cf42 <rcutils_set_default_allocator+0x2a>
 800cf28:	6880      	ldr	r0, [r0, #8]
 800cf2a:	b138      	cbz	r0, 800cf3c <rcutils_set_default_allocator+0x24>
 800cf2c:	4b08      	ldr	r3, [pc, #32]	; (800cf50 <rcutils_set_default_allocator+0x38>)
 800cf2e:	601a      	str	r2, [r3, #0]
 800cf30:	2200      	movs	r2, #0
 800cf32:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800cf36:	2001      	movs	r0, #1
 800cf38:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800cf3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf40:	4770      	bx	lr
 800cf42:	4620      	mov	r0, r4
 800cf44:	e7fa      	b.n	800cf3c <rcutils_set_default_allocator+0x24>
 800cf46:	4770      	bx	lr
 800cf48:	4610      	mov	r0, r2
 800cf4a:	4770      	bx	lr
 800cf4c:	4608      	mov	r0, r1
 800cf4e:	4770      	bx	lr
 800cf50:	20000834 	.word	0x20000834

0800cf54 <rcutils_get_default_allocator>:
 800cf54:	b510      	push	{r4, lr}
 800cf56:	4c05      	ldr	r4, [pc, #20]	; (800cf6c <rcutils_get_default_allocator+0x18>)
 800cf58:	4686      	mov	lr, r0
 800cf5a:	4684      	mov	ip, r0
 800cf5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800cf5e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cf62:	6823      	ldr	r3, [r4, #0]
 800cf64:	4670      	mov	r0, lr
 800cf66:	f8cc 3000 	str.w	r3, [ip]
 800cf6a:	bd10      	pop	{r4, pc}
 800cf6c:	20000834 	.word	0x20000834

0800cf70 <rcutils_allocator_is_valid>:
 800cf70:	b158      	cbz	r0, 800cf8a <rcutils_allocator_is_valid+0x1a>
 800cf72:	6803      	ldr	r3, [r0, #0]
 800cf74:	b143      	cbz	r3, 800cf88 <rcutils_allocator_is_valid+0x18>
 800cf76:	6843      	ldr	r3, [r0, #4]
 800cf78:	b133      	cbz	r3, 800cf88 <rcutils_allocator_is_valid+0x18>
 800cf7a:	68c3      	ldr	r3, [r0, #12]
 800cf7c:	b123      	cbz	r3, 800cf88 <rcutils_allocator_is_valid+0x18>
 800cf7e:	6880      	ldr	r0, [r0, #8]
 800cf80:	3800      	subs	r0, #0
 800cf82:	bf18      	it	ne
 800cf84:	2001      	movne	r0, #1
 800cf86:	4770      	bx	lr
 800cf88:	4618      	mov	r0, r3
 800cf8a:	4770      	bx	lr

0800cf8c <rcutils_get_error_string>:
 800cf8c:	4b06      	ldr	r3, [pc, #24]	; (800cfa8 <rcutils_get_error_string+0x1c>)
 800cf8e:	781b      	ldrb	r3, [r3, #0]
 800cf90:	b13b      	cbz	r3, 800cfa2 <rcutils_get_error_string+0x16>
 800cf92:	4b06      	ldr	r3, [pc, #24]	; (800cfac <rcutils_get_error_string+0x20>)
 800cf94:	781a      	ldrb	r2, [r3, #0]
 800cf96:	b90a      	cbnz	r2, 800cf9c <rcutils_get_error_string+0x10>
 800cf98:	2201      	movs	r2, #1
 800cf9a:	701a      	strb	r2, [r3, #0]
 800cf9c:	4b04      	ldr	r3, [pc, #16]	; (800cfb0 <rcutils_get_error_string+0x24>)
 800cf9e:	7818      	ldrb	r0, [r3, #0]
 800cfa0:	4770      	bx	lr
 800cfa2:	4b04      	ldr	r3, [pc, #16]	; (800cfb4 <rcutils_get_error_string+0x28>)
 800cfa4:	7818      	ldrb	r0, [r3, #0]
 800cfa6:	4770      	bx	lr
 800cfa8:	2000b618 	.word	0x2000b618
 800cfac:	2000b631 	.word	0x2000b631
 800cfb0:	2000b630 	.word	0x2000b630
 800cfb4:	0801bb94 	.word	0x0801bb94

0800cfb8 <rcutils_reset_error>:
 800cfb8:	ed9f 7b07 	vldr	d7, [pc, #28]	; 800cfd8 <rcutils_reset_error+0x20>
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	4a08      	ldr	r2, [pc, #32]	; (800cfe0 <rcutils_reset_error+0x28>)
 800cfc0:	4808      	ldr	r0, [pc, #32]	; (800cfe4 <rcutils_reset_error+0x2c>)
 800cfc2:	8013      	strh	r3, [r2, #0]
 800cfc4:	4908      	ldr	r1, [pc, #32]	; (800cfe8 <rcutils_reset_error+0x30>)
 800cfc6:	7003      	strb	r3, [r0, #0]
 800cfc8:	700b      	strb	r3, [r1, #0]
 800cfca:	ed82 7b02 	vstr	d7, [r2, #8]
 800cfce:	4a07      	ldr	r2, [pc, #28]	; (800cfec <rcutils_reset_error+0x34>)
 800cfd0:	7013      	strb	r3, [r2, #0]
 800cfd2:	4770      	bx	lr
 800cfd4:	f3af 8000 	nop.w
	...
 800cfe0:	2000b620 	.word	0x2000b620
 800cfe4:	2000b631 	.word	0x2000b631
 800cfe8:	2000b630 	.word	0x2000b630
 800cfec:	2000b618 	.word	0x2000b618

0800cff0 <rcutils_system_time_now>:
 800cff0:	b310      	cbz	r0, 800d038 <rcutils_system_time_now+0x48>
 800cff2:	b570      	push	{r4, r5, r6, lr}
 800cff4:	b084      	sub	sp, #16
 800cff6:	4604      	mov	r4, r0
 800cff8:	2001      	movs	r0, #1
 800cffa:	4669      	mov	r1, sp
 800cffc:	f7f5 f9e0 	bl	80023c0 <clock_gettime>
 800d000:	2800      	cmp	r0, #0
 800d002:	db16      	blt.n	800d032 <rcutils_system_time_now+0x42>
 800d004:	e9dd 3100 	ldrd	r3, r1, [sp]
 800d008:	2900      	cmp	r1, #0
 800d00a:	db12      	blt.n	800d032 <rcutils_system_time_now+0x42>
 800d00c:	ea53 0201 	orrs.w	r2, r3, r1
 800d010:	9d02      	ldr	r5, [sp, #8]
 800d012:	d101      	bne.n	800d018 <rcutils_system_time_now+0x28>
 800d014:	2d00      	cmp	r5, #0
 800d016:	db0c      	blt.n	800d032 <rcutils_system_time_now+0x42>
 800d018:	4e08      	ldr	r6, [pc, #32]	; (800d03c <rcutils_system_time_now+0x4c>)
 800d01a:	2000      	movs	r0, #0
 800d01c:	fba3 3206 	umull	r3, r2, r3, r6
 800d020:	195b      	adds	r3, r3, r5
 800d022:	fb06 2201 	mla	r2, r6, r1, r2
 800d026:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800d02a:	e9c4 3200 	strd	r3, r2, [r4]
 800d02e:	b004      	add	sp, #16
 800d030:	bd70      	pop	{r4, r5, r6, pc}
 800d032:	2002      	movs	r0, #2
 800d034:	b004      	add	sp, #16
 800d036:	bd70      	pop	{r4, r5, r6, pc}
 800d038:	200b      	movs	r0, #11
 800d03a:	4770      	bx	lr
 800d03c:	3b9aca00 	.word	0x3b9aca00

0800d040 <rcutils_steady_time_now>:
 800d040:	b310      	cbz	r0, 800d088 <rcutils_steady_time_now+0x48>
 800d042:	b570      	push	{r4, r5, r6, lr}
 800d044:	b084      	sub	sp, #16
 800d046:	4604      	mov	r4, r0
 800d048:	2000      	movs	r0, #0
 800d04a:	4669      	mov	r1, sp
 800d04c:	f7f5 f9b8 	bl	80023c0 <clock_gettime>
 800d050:	2800      	cmp	r0, #0
 800d052:	db16      	blt.n	800d082 <rcutils_steady_time_now+0x42>
 800d054:	e9dd 3100 	ldrd	r3, r1, [sp]
 800d058:	2900      	cmp	r1, #0
 800d05a:	db12      	blt.n	800d082 <rcutils_steady_time_now+0x42>
 800d05c:	ea53 0201 	orrs.w	r2, r3, r1
 800d060:	9d02      	ldr	r5, [sp, #8]
 800d062:	d101      	bne.n	800d068 <rcutils_steady_time_now+0x28>
 800d064:	2d00      	cmp	r5, #0
 800d066:	db0c      	blt.n	800d082 <rcutils_steady_time_now+0x42>
 800d068:	4e08      	ldr	r6, [pc, #32]	; (800d08c <rcutils_steady_time_now+0x4c>)
 800d06a:	2000      	movs	r0, #0
 800d06c:	fba3 3206 	umull	r3, r2, r3, r6
 800d070:	195b      	adds	r3, r3, r5
 800d072:	fb06 2201 	mla	r2, r6, r1, r2
 800d076:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800d07a:	e9c4 3200 	strd	r3, r2, [r4]
 800d07e:	b004      	add	sp, #16
 800d080:	bd70      	pop	{r4, r5, r6, pc}
 800d082:	2002      	movs	r0, #2
 800d084:	b004      	add	sp, #16
 800d086:	bd70      	pop	{r4, r5, r6, pc}
 800d088:	200b      	movs	r0, #11
 800d08a:	4770      	bx	lr
 800d08c:	3b9aca00 	.word	0x3b9aca00

0800d090 <rmw_uros_set_custom_transport>:
 800d090:	b470      	push	{r4, r5, r6}
 800d092:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800d096:	b162      	cbz	r2, 800d0b2 <rmw_uros_set_custom_transport+0x22>
 800d098:	b15b      	cbz	r3, 800d0b2 <rmw_uros_set_custom_transport+0x22>
 800d09a:	b155      	cbz	r5, 800d0b2 <rmw_uros_set_custom_transport+0x22>
 800d09c:	b14e      	cbz	r6, 800d0b2 <rmw_uros_set_custom_transport+0x22>
 800d09e:	4c06      	ldr	r4, [pc, #24]	; (800d0b8 <rmw_uros_set_custom_transport+0x28>)
 800d0a0:	7020      	strb	r0, [r4, #0]
 800d0a2:	2000      	movs	r0, #0
 800d0a4:	6166      	str	r6, [r4, #20]
 800d0a6:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800d0aa:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d0ae:	bc70      	pop	{r4, r5, r6}
 800d0b0:	4770      	bx	lr
 800d0b2:	200b      	movs	r0, #11
 800d0b4:	bc70      	pop	{r4, r5, r6}
 800d0b6:	4770      	bx	lr
 800d0b8:	2000b634 	.word	0x2000b634

0800d0bc <get_message_typesupport_handle_function>:
 800d0bc:	b510      	push	{r4, lr}
 800d0be:	4604      	mov	r4, r0
 800d0c0:	6800      	ldr	r0, [r0, #0]
 800d0c2:	f7f3 f8bd 	bl	8000240 <strcmp>
 800d0c6:	2800      	cmp	r0, #0
 800d0c8:	bf0c      	ite	eq
 800d0ca:	4620      	moveq	r0, r4
 800d0cc:	2000      	movne	r0, #0
 800d0ce:	bd10      	pop	{r4, pc}

0800d0d0 <rosidl_runtime_c__int32__Sequence__init>:
 800d0d0:	b530      	push	{r4, r5, lr}
 800d0d2:	4604      	mov	r4, r0
 800d0d4:	b087      	sub	sp, #28
 800d0d6:	b130      	cbz	r0, 800d0e6 <rosidl_runtime_c__int32__Sequence__init+0x16>
 800d0d8:	460d      	mov	r5, r1
 800d0da:	b931      	cbnz	r1, 800d0ea <rosidl_runtime_c__int32__Sequence__init+0x1a>
 800d0dc:	460b      	mov	r3, r1
 800d0de:	2001      	movs	r0, #1
 800d0e0:	60a5      	str	r5, [r4, #8]
 800d0e2:	e9c4 3500 	strd	r3, r5, [r4]
 800d0e6:	b007      	add	sp, #28
 800d0e8:	bd30      	pop	{r4, r5, pc}
 800d0ea:	a801      	add	r0, sp, #4
 800d0ec:	f7ff ff32 	bl	800cf54 <rcutils_get_default_allocator>
 800d0f0:	9b01      	ldr	r3, [sp, #4]
 800d0f2:	9905      	ldr	r1, [sp, #20]
 800d0f4:	00a8      	lsls	r0, r5, #2
 800d0f6:	4798      	blx	r3
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2800      	cmp	r0, #0
 800d0fc:	d1ef      	bne.n	800d0de <rosidl_runtime_c__int32__Sequence__init+0xe>
 800d0fe:	e7f2      	b.n	800d0e6 <rosidl_runtime_c__int32__Sequence__init+0x16>

0800d100 <rosidl_runtime_c__int32__Sequence__fini>:
 800d100:	b188      	cbz	r0, 800d126 <rosidl_runtime_c__int32__Sequence__fini+0x26>
 800d102:	6803      	ldr	r3, [r0, #0]
 800d104:	b510      	push	{r4, lr}
 800d106:	4604      	mov	r4, r0
 800d108:	b086      	sub	sp, #24
 800d10a:	b153      	cbz	r3, 800d122 <rosidl_runtime_c__int32__Sequence__fini+0x22>
 800d10c:	a801      	add	r0, sp, #4
 800d10e:	f7ff ff21 	bl	800cf54 <rcutils_get_default_allocator>
 800d112:	9b02      	ldr	r3, [sp, #8]
 800d114:	9905      	ldr	r1, [sp, #20]
 800d116:	6820      	ldr	r0, [r4, #0]
 800d118:	4798      	blx	r3
 800d11a:	2300      	movs	r3, #0
 800d11c:	e9c4 3300 	strd	r3, r3, [r4]
 800d120:	60a3      	str	r3, [r4, #8]
 800d122:	b006      	add	sp, #24
 800d124:	bd10      	pop	{r4, pc}
 800d126:	4770      	bx	lr

0800d128 <rosidl_runtime_c__int32__Sequence__copy>:
 800d128:	2900      	cmp	r1, #0
 800d12a:	bf18      	it	ne
 800d12c:	2800      	cmpne	r0, #0
 800d12e:	b570      	push	{r4, r5, r6, lr}
 800d130:	bf08      	it	eq
 800d132:	2501      	moveq	r5, #1
 800d134:	b086      	sub	sp, #24
 800d136:	bf18      	it	ne
 800d138:	2500      	movne	r5, #0
 800d13a:	d01f      	beq.n	800d17c <rosidl_runtime_c__int32__Sequence__copy+0x54>
 800d13c:	6842      	ldr	r2, [r0, #4]
 800d13e:	4606      	mov	r6, r0
 800d140:	688b      	ldr	r3, [r1, #8]
 800d142:	460c      	mov	r4, r1
 800d144:	4293      	cmp	r3, r2
 800d146:	d30a      	bcc.n	800d15e <rosidl_runtime_c__int32__Sequence__copy+0x36>
 800d148:	6808      	ldr	r0, [r1, #0]
 800d14a:	0092      	lsls	r2, r2, #2
 800d14c:	6831      	ldr	r1, [r6, #0]
 800d14e:	f00d fcba 	bl	801aac6 <memcpy>
 800d152:	2501      	movs	r5, #1
 800d154:	6873      	ldr	r3, [r6, #4]
 800d156:	6063      	str	r3, [r4, #4]
 800d158:	4628      	mov	r0, r5
 800d15a:	b006      	add	sp, #24
 800d15c:	bd70      	pop	{r4, r5, r6, pc}
 800d15e:	a801      	add	r0, sp, #4
 800d160:	f7ff fef8 	bl	800cf54 <rcutils_get_default_allocator>
 800d164:	6871      	ldr	r1, [r6, #4]
 800d166:	9b03      	ldr	r3, [sp, #12]
 800d168:	0089      	lsls	r1, r1, #2
 800d16a:	9a05      	ldr	r2, [sp, #20]
 800d16c:	6820      	ldr	r0, [r4, #0]
 800d16e:	4798      	blx	r3
 800d170:	2800      	cmp	r0, #0
 800d172:	d0f1      	beq.n	800d158 <rosidl_runtime_c__int32__Sequence__copy+0x30>
 800d174:	6872      	ldr	r2, [r6, #4]
 800d176:	6020      	str	r0, [r4, #0]
 800d178:	60a2      	str	r2, [r4, #8]
 800d17a:	e7e6      	b.n	800d14a <rosidl_runtime_c__int32__Sequence__copy+0x22>
 800d17c:	2500      	movs	r5, #0
 800d17e:	4628      	mov	r0, r5
 800d180:	b006      	add	sp, #24
 800d182:	bd70      	pop	{r4, r5, r6, pc}

0800d184 <get_service_typesupport_handle>:
 800d184:	6883      	ldr	r3, [r0, #8]
 800d186:	4718      	bx	r3

0800d188 <get_service_typesupport_handle_function>:
 800d188:	b510      	push	{r4, lr}
 800d18a:	4604      	mov	r4, r0
 800d18c:	6800      	ldr	r0, [r0, #0]
 800d18e:	f7f3 f857 	bl	8000240 <strcmp>
 800d192:	2800      	cmp	r0, #0
 800d194:	bf0c      	ite	eq
 800d196:	4620      	moveq	r0, r4
 800d198:	2000      	movne	r0, #0
 800d19a:	bd10      	pop	{r4, pc}

0800d19c <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800d19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1a0:	6805      	ldr	r5, [r0, #0]
 800d1a2:	4604      	mov	r4, r0
 800d1a4:	460e      	mov	r6, r1
 800d1a6:	4628      	mov	r0, r5
 800d1a8:	f7f3 f84a 	bl	8000240 <strcmp>
 800d1ac:	b1c8      	cbz	r0, 800d1e2 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 800d1ae:	4b11      	ldr	r3, [pc, #68]	; (800d1f4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	429d      	cmp	r5, r3
 800d1b4:	d112      	bne.n	800d1dc <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800d1b6:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800d1ba:	f8d8 4000 	ldr.w	r4, [r8]
 800d1be:	b16c      	cbz	r4, 800d1dc <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800d1c0:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800d1c4:	2700      	movs	r7, #0
 800d1c6:	3d04      	subs	r5, #4
 800d1c8:	4631      	mov	r1, r6
 800d1ca:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800d1ce:	f7f3 f837 	bl	8000240 <strcmp>
 800d1d2:	00bb      	lsls	r3, r7, #2
 800d1d4:	b140      	cbz	r0, 800d1e8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 800d1d6:	3701      	adds	r7, #1
 800d1d8:	42bc      	cmp	r4, r7
 800d1da:	d1f5      	bne.n	800d1c8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 800d1dc:	2000      	movs	r0, #0
 800d1de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1e2:	4620      	mov	r0, r4
 800d1e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1e8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d1ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1f0:	58d3      	ldr	r3, [r2, r3]
 800d1f2:	4718      	bx	r3
 800d1f4:	20000848 	.word	0x20000848

0800d1f8 <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 800d1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1fc:	6805      	ldr	r5, [r0, #0]
 800d1fe:	4604      	mov	r4, r0
 800d200:	460e      	mov	r6, r1
 800d202:	4628      	mov	r0, r5
 800d204:	f7f3 f81c 	bl	8000240 <strcmp>
 800d208:	b1c8      	cbz	r0, 800d23e <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 800d20a:	4b11      	ldr	r3, [pc, #68]	; (800d250 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	429d      	cmp	r5, r3
 800d210:	d112      	bne.n	800d238 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 800d212:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800d216:	f8d8 4000 	ldr.w	r4, [r8]
 800d21a:	b16c      	cbz	r4, 800d238 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 800d21c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800d220:	2700      	movs	r7, #0
 800d222:	3d04      	subs	r5, #4
 800d224:	4631      	mov	r1, r6
 800d226:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800d22a:	f7f3 f809 	bl	8000240 <strcmp>
 800d22e:	00bb      	lsls	r3, r7, #2
 800d230:	b140      	cbz	r0, 800d244 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 800d232:	3701      	adds	r7, #1
 800d234:	42bc      	cmp	r4, r7
 800d236:	d1f5      	bne.n	800d224 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 800d238:	2000      	movs	r0, #0
 800d23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d23e:	4620      	mov	r0, r4
 800d240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d244:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d248:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d24c:	58d3      	ldr	r3, [r2, r3]
 800d24e:	4718      	bx	r3
 800d250:	20000848 	.word	0x20000848

0800d254 <service_msgs__msg__ServiceEventInfo__rosidl_typesupport_introspection_c__size_function__ServiceEventInfo__client_gid>:
 800d254:	2010      	movs	r0, #16
 800d256:	4770      	bx	lr

0800d258 <service_msgs__msg__ServiceEventInfo__rosidl_typesupport_introspection_c__get_const_function__ServiceEventInfo__client_gid>:
 800d258:	4408      	add	r0, r1
 800d25a:	4770      	bx	lr

0800d25c <service_msgs__msg__ServiceEventInfo__rosidl_typesupport_introspection_c__fetch_function__ServiceEventInfo__client_gid>:
 800d25c:	5c43      	ldrb	r3, [r0, r1]
 800d25e:	7013      	strb	r3, [r2, #0]
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop

0800d264 <service_msgs__msg__ServiceEventInfo__rosidl_typesupport_introspection_c__assign_function__ServiceEventInfo__client_gid>:
 800d264:	7813      	ldrb	r3, [r2, #0]
 800d266:	5443      	strb	r3, [r0, r1]
 800d268:	4770      	bx	lr
 800d26a:	bf00      	nop

0800d26c <service_msgs__msg__ServiceEventInfo__rosidl_typesupport_introspection_c__ServiceEventInfo_init_function>:
 800d26c:	f007 bf78 	b.w	8015160 <service_msgs__msg__ServiceEventInfo__init>

0800d270 <service_msgs__msg__ServiceEventInfo__rosidl_typesupport_introspection_c__ServiceEventInfo_fini_function>:
 800d270:	f007 bf88 	b.w	8015184 <service_msgs__msg__ServiceEventInfo__fini>

0800d274 <service_msgs__msg__ServiceEventInfo__rosidl_typesupport_introspection_c__get_function__ServiceEventInfo__client_gid>:
 800d274:	4408      	add	r0, r1
 800d276:	4770      	bx	lr

0800d278 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>:
 800d278:	b508      	push	{r3, lr}
 800d27a:	f000 f8db 	bl	800d434 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d27e:	4b06      	ldr	r3, [pc, #24]	; (800d298 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo+0x20>)
 800d280:	4906      	ldr	r1, [pc, #24]	; (800d29c <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo+0x24>)
 800d282:	681a      	ldr	r2, [r3, #0]
 800d284:	6488      	str	r0, [r1, #72]	; 0x48
 800d286:	b10a      	cbz	r2, 800d28c <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo+0x14>
 800d288:	4803      	ldr	r0, [pc, #12]	; (800d298 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo+0x20>)
 800d28a:	bd08      	pop	{r3, pc}
 800d28c:	4a04      	ldr	r2, [pc, #16]	; (800d2a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo+0x28>)
 800d28e:	4802      	ldr	r0, [pc, #8]	; (800d298 <rosidl_typesupport_introspection_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo+0x20>)
 800d290:	6812      	ldr	r2, [r2, #0]
 800d292:	601a      	str	r2, [r3, #0]
 800d294:	bd08      	pop	{r3, pc}
 800d296:	bf00      	nop
 800d298:	20000940 	.word	0x20000940
 800d29c:	20000850 	.word	0x20000850
 800d2a0:	2000084c 	.word	0x2000084c

0800d2a4 <get_serialized_size_service_msgs__msg__ServiceEventInfo>:
 800d2a4:	b5b0      	push	{r4, r5, r7, lr}
 800d2a6:	4604      	mov	r4, r0
 800d2a8:	b1d8      	cbz	r0, 800d2e2 <get_serialized_size_service_msgs__msg__ServiceEventInfo+0x3e>
 800d2aa:	460d      	mov	r5, r1
 800d2ac:	2101      	movs	r1, #1
 800d2ae:	4628      	mov	r0, r5
 800d2b0:	f001 fede 	bl	800f070 <ucdr_alignment>
 800d2b4:	1c6b      	adds	r3, r5, #1
 800d2b6:	4607      	mov	r7, r0
 800d2b8:	1d20      	adds	r0, r4, #4
 800d2ba:	f1c5 0508 	rsb	r5, r5, #8
 800d2be:	441f      	add	r7, r3
 800d2c0:	4639      	mov	r1, r7
 800d2c2:	f000 f8c5 	bl	800d450 <get_serialized_size_builtin_interfaces__msg__Time>
 800d2c6:	4407      	add	r7, r0
 800d2c8:	2101      	movs	r1, #1
 800d2ca:	4638      	mov	r0, r7
 800d2cc:	f001 fed0 	bl	800f070 <ucdr_alignment>
 800d2d0:	f100 0410 	add.w	r4, r0, #16
 800d2d4:	2108      	movs	r1, #8
 800d2d6:	443c      	add	r4, r7
 800d2d8:	4620      	mov	r0, r4
 800d2da:	f001 fec9 	bl	800f070 <ucdr_alignment>
 800d2de:	4428      	add	r0, r5
 800d2e0:	4420      	add	r0, r4
 800d2e2:	bdb0      	pop	{r4, r5, r7, pc}

0800d2e4 <_ServiceEventInfo__cdr_deserialize>:
 800d2e4:	b538      	push	{r3, r4, r5, lr}
 800d2e6:	460c      	mov	r4, r1
 800d2e8:	b1b9      	cbz	r1, 800d31a <_ServiceEventInfo__cdr_deserialize+0x36>
 800d2ea:	4605      	mov	r5, r0
 800d2ec:	f000 fb3a 	bl	800d964 <ucdr_deserialize_uint8_t>
 800d2f0:	f000 f912 	bl	800d518 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	1d21      	adds	r1, r4, #4
 800d2f8:	4628      	mov	r0, r5
 800d2fa:	685b      	ldr	r3, [r3, #4]
 800d2fc:	68db      	ldr	r3, [r3, #12]
 800d2fe:	4798      	blx	r3
 800d300:	f104 010c 	add.w	r1, r4, #12
 800d304:	4628      	mov	r0, r5
 800d306:	2210      	movs	r2, #16
 800d308:	f000 f9d4 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 800d30c:	f104 0120 	add.w	r1, r4, #32
 800d310:	4628      	mov	r0, r5
 800d312:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d316:	f001 bc65 	b.w	800ebe4 <ucdr_deserialize_int64_t>
 800d31a:	4608      	mov	r0, r1
 800d31c:	bd38      	pop	{r3, r4, r5, pc}
 800d31e:	bf00      	nop

0800d320 <_ServiceEventInfo__cdr_serialize>:
 800d320:	b1e8      	cbz	r0, 800d35e <_ServiceEventInfo__cdr_serialize+0x3e>
 800d322:	b570      	push	{r4, r5, r6, lr}
 800d324:	4606      	mov	r6, r0
 800d326:	460d      	mov	r5, r1
 800d328:	4604      	mov	r4, r0
 800d32a:	4608      	mov	r0, r1
 800d32c:	f816 1b04 	ldrb.w	r1, [r6], #4
 800d330:	f000 fb02 	bl	800d938 <ucdr_serialize_uint8_t>
 800d334:	f000 f8f0 	bl	800d518 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d338:	4603      	mov	r3, r0
 800d33a:	4629      	mov	r1, r5
 800d33c:	4630      	mov	r0, r6
 800d33e:	685b      	ldr	r3, [r3, #4]
 800d340:	689b      	ldr	r3, [r3, #8]
 800d342:	4798      	blx	r3
 800d344:	2210      	movs	r2, #16
 800d346:	f104 010c 	add.w	r1, r4, #12
 800d34a:	4628      	mov	r0, r5
 800d34c:	f000 f94e 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 800d350:	4628      	mov	r0, r5
 800d352:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 800d356:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d35a:	f001 bb73 	b.w	800ea44 <ucdr_serialize_int64_t>
 800d35e:	4770      	bx	lr

0800d360 <_ServiceEventInfo__get_serialized_size>:
 800d360:	b538      	push	{r3, r4, r5, lr}
 800d362:	4604      	mov	r4, r0
 800d364:	b1b0      	cbz	r0, 800d394 <_ServiceEventInfo__get_serialized_size+0x34>
 800d366:	2101      	movs	r1, #1
 800d368:	2000      	movs	r0, #0
 800d36a:	f001 fe81 	bl	800f070 <ucdr_alignment>
 800d36e:	4605      	mov	r5, r0
 800d370:	1d20      	adds	r0, r4, #4
 800d372:	3501      	adds	r5, #1
 800d374:	4629      	mov	r1, r5
 800d376:	f000 f86b 	bl	800d450 <get_serialized_size_builtin_interfaces__msg__Time>
 800d37a:	4405      	add	r5, r0
 800d37c:	2101      	movs	r1, #1
 800d37e:	4628      	mov	r0, r5
 800d380:	f001 fe76 	bl	800f070 <ucdr_alignment>
 800d384:	3010      	adds	r0, #16
 800d386:	2108      	movs	r1, #8
 800d388:	4405      	add	r5, r0
 800d38a:	4628      	mov	r0, r5
 800d38c:	f001 fe70 	bl	800f070 <ucdr_alignment>
 800d390:	3008      	adds	r0, #8
 800d392:	4428      	add	r0, r5
 800d394:	bd38      	pop	{r3, r4, r5, pc}
 800d396:	bf00      	nop

0800d398 <_ServiceEventInfo__max_serialized_size>:
 800d398:	b550      	push	{r4, r6, lr}
 800d39a:	2601      	movs	r6, #1
 800d39c:	b083      	sub	sp, #12
 800d39e:	2000      	movs	r0, #0
 800d3a0:	4631      	mov	r1, r6
 800d3a2:	f88d 6007 	strb.w	r6, [sp, #7]
 800d3a6:	f001 fe63 	bl	800f070 <ucdr_alignment>
 800d3aa:	4604      	mov	r4, r0
 800d3ac:	f10d 0007 	add.w	r0, sp, #7
 800d3b0:	4434      	add	r4, r6
 800d3b2:	4621      	mov	r1, r4
 800d3b4:	f000 f89c 	bl	800d4f0 <max_serialized_size_builtin_interfaces__msg__Time>
 800d3b8:	4404      	add	r4, r0
 800d3ba:	4631      	mov	r1, r6
 800d3bc:	4620      	mov	r0, r4
 800d3be:	f001 fe57 	bl	800f070 <ucdr_alignment>
 800d3c2:	3010      	adds	r0, #16
 800d3c4:	2108      	movs	r1, #8
 800d3c6:	4404      	add	r4, r0
 800d3c8:	4620      	mov	r0, r4
 800d3ca:	f001 fe51 	bl	800f070 <ucdr_alignment>
 800d3ce:	3008      	adds	r0, #8
 800d3d0:	4420      	add	r0, r4
 800d3d2:	b003      	add	sp, #12
 800d3d4:	bd50      	pop	{r4, r6, pc}
 800d3d6:	bf00      	nop

0800d3d8 <max_serialized_size_service_msgs__msg__ServiceEventInfo>:
 800d3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3dc:	f04f 0801 	mov.w	r8, #1
 800d3e0:	460c      	mov	r4, r1
 800d3e2:	4607      	mov	r7, r0
 800d3e4:	4641      	mov	r1, r8
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	f887 8000 	strb.w	r8, [r7]
 800d3ec:	eb04 0608 	add.w	r6, r4, r8
 800d3f0:	f001 fe3e 	bl	800f070 <ucdr_alignment>
 800d3f4:	4605      	mov	r5, r0
 800d3f6:	4638      	mov	r0, r7
 800d3f8:	f1c4 0408 	rsb	r4, r4, #8
 800d3fc:	4435      	add	r5, r6
 800d3fe:	4629      	mov	r1, r5
 800d400:	f000 f876 	bl	800d4f0 <max_serialized_size_builtin_interfaces__msg__Time>
 800d404:	4405      	add	r5, r0
 800d406:	4641      	mov	r1, r8
 800d408:	4628      	mov	r0, r5
 800d40a:	f001 fe31 	bl	800f070 <ucdr_alignment>
 800d40e:	3010      	adds	r0, #16
 800d410:	2108      	movs	r1, #8
 800d412:	4405      	add	r5, r0
 800d414:	4628      	mov	r0, r5
 800d416:	f001 fe2b 	bl	800f070 <ucdr_alignment>
 800d41a:	4420      	add	r0, r4
 800d41c:	4428      	add	r0, r5
 800d41e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d422:	bf00      	nop

0800d424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo>:
 800d424:	4800      	ldr	r0, [pc, #0]	; (800d428 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__service_msgs__msg__ServiceEventInfo+0x4>)
 800d426:	4770      	bx	lr
 800d428:	20000958 	.word	0x20000958

0800d42c <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 800d42c:	f007 bee0 	b.w	80151f0 <builtin_interfaces__msg__Time__init>

0800d430 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 800d430:	f007 bee2 	b.w	80151f8 <builtin_interfaces__msg__Time__fini>

0800d434 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d434:	4b04      	ldr	r3, [pc, #16]	; (800d448 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d436:	681a      	ldr	r2, [r3, #0]
 800d438:	b10a      	cbz	r2, 800d43e <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 800d43a:	4803      	ldr	r0, [pc, #12]	; (800d448 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d43c:	4770      	bx	lr
 800d43e:	4a03      	ldr	r2, [pc, #12]	; (800d44c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 800d440:	4801      	ldr	r0, [pc, #4]	; (800d448 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d442:	6812      	ldr	r2, [r2, #0]
 800d444:	601a      	str	r2, [r3, #0]
 800d446:	4770      	bx	lr
 800d448:	20000a04 	.word	0x20000a04
 800d44c:	2000084c 	.word	0x2000084c

0800d450 <get_serialized_size_builtin_interfaces__msg__Time>:
 800d450:	b180      	cbz	r0, 800d474 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 800d452:	b538      	push	{r3, r4, r5, lr}
 800d454:	460d      	mov	r5, r1
 800d456:	2104      	movs	r1, #4
 800d458:	4628      	mov	r0, r5
 800d45a:	f001 fe09 	bl	800f070 <ucdr_alignment>
 800d45e:	1d2b      	adds	r3, r5, #4
 800d460:	f1c5 0504 	rsb	r5, r5, #4
 800d464:	2104      	movs	r1, #4
 800d466:	181c      	adds	r4, r3, r0
 800d468:	4620      	mov	r0, r4
 800d46a:	f001 fe01 	bl	800f070 <ucdr_alignment>
 800d46e:	4428      	add	r0, r5
 800d470:	4420      	add	r0, r4
 800d472:	bd38      	pop	{r3, r4, r5, pc}
 800d474:	4770      	bx	lr
 800d476:	bf00      	nop

0800d478 <_Time__cdr_deserialize>:
 800d478:	b538      	push	{r3, r4, r5, lr}
 800d47a:	460c      	mov	r4, r1
 800d47c:	b141      	cbz	r1, 800d490 <_Time__cdr_deserialize+0x18>
 800d47e:	4605      	mov	r5, r0
 800d480:	f001 f9ba 	bl	800e7f8 <ucdr_deserialize_int32_t>
 800d484:	1d21      	adds	r1, r4, #4
 800d486:	4628      	mov	r0, r5
 800d488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d48c:	f000 bd9a 	b.w	800dfc4 <ucdr_deserialize_uint32_t>
 800d490:	4608      	mov	r0, r1
 800d492:	bd38      	pop	{r3, r4, r5, pc}

0800d494 <_Time__cdr_serialize>:
 800d494:	b160      	cbz	r0, 800d4b0 <_Time__cdr_serialize+0x1c>
 800d496:	b538      	push	{r3, r4, r5, lr}
 800d498:	460d      	mov	r5, r1
 800d49a:	4604      	mov	r4, r0
 800d49c:	6801      	ldr	r1, [r0, #0]
 800d49e:	4628      	mov	r0, r5
 800d4a0:	f001 f87a 	bl	800e598 <ucdr_serialize_int32_t>
 800d4a4:	6861      	ldr	r1, [r4, #4]
 800d4a6:	4628      	mov	r0, r5
 800d4a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4ac:	f000 bc5a 	b.w	800dd64 <ucdr_serialize_uint32_t>
 800d4b0:	4770      	bx	lr
 800d4b2:	bf00      	nop

0800d4b4 <_Time__get_serialized_size>:
 800d4b4:	b160      	cbz	r0, 800d4d0 <_Time__get_serialized_size+0x1c>
 800d4b6:	2104      	movs	r1, #4
 800d4b8:	2000      	movs	r0, #0
 800d4ba:	b510      	push	{r4, lr}
 800d4bc:	f001 fdd8 	bl	800f070 <ucdr_alignment>
 800d4c0:	2104      	movs	r1, #4
 800d4c2:	1844      	adds	r4, r0, r1
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	f001 fdd3 	bl	800f070 <ucdr_alignment>
 800d4ca:	3004      	adds	r0, #4
 800d4cc:	4420      	add	r0, r4
 800d4ce:	bd10      	pop	{r4, pc}
 800d4d0:	4770      	bx	lr
 800d4d2:	bf00      	nop

0800d4d4 <_Time__max_serialized_size>:
 800d4d4:	b510      	push	{r4, lr}
 800d4d6:	2104      	movs	r1, #4
 800d4d8:	2000      	movs	r0, #0
 800d4da:	f001 fdc9 	bl	800f070 <ucdr_alignment>
 800d4de:	2104      	movs	r1, #4
 800d4e0:	1844      	adds	r4, r0, r1
 800d4e2:	4620      	mov	r0, r4
 800d4e4:	f001 fdc4 	bl	800f070 <ucdr_alignment>
 800d4e8:	3004      	adds	r0, #4
 800d4ea:	4420      	add	r0, r4
 800d4ec:	bd10      	pop	{r4, pc}
 800d4ee:	bf00      	nop

0800d4f0 <max_serialized_size_builtin_interfaces__msg__Time>:
 800d4f0:	b538      	push	{r3, r4, r5, lr}
 800d4f2:	460c      	mov	r4, r1
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	2104      	movs	r1, #4
 800d4f8:	1d25      	adds	r5, r4, #4
 800d4fa:	7003      	strb	r3, [r0, #0]
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	f1c4 0404 	rsb	r4, r4, #4
 800d502:	f001 fdb5 	bl	800f070 <ucdr_alignment>
 800d506:	4405      	add	r5, r0
 800d508:	2104      	movs	r1, #4
 800d50a:	4628      	mov	r0, r5
 800d50c:	f001 fdb0 	bl	800f070 <ucdr_alignment>
 800d510:	4420      	add	r0, r4
 800d512:	4428      	add	r0, r5
 800d514:	bd38      	pop	{r3, r4, r5, pc}
 800d516:	bf00      	nop

0800d518 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d518:	4800      	ldr	r0, [pc, #0]	; (800d51c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 800d51a:	4770      	bx	lr
 800d51c:	20000a1c 	.word	0x20000a1c

0800d520 <ucdr_serialize_endian_array_char>:
 800d520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d524:	4619      	mov	r1, r3
 800d526:	461f      	mov	r7, r3
 800d528:	4605      	mov	r5, r0
 800d52a:	4690      	mov	r8, r2
 800d52c:	f001 fd48 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d530:	b9e0      	cbnz	r0, 800d56c <ucdr_serialize_endian_array_char+0x4c>
 800d532:	463e      	mov	r6, r7
 800d534:	e00b      	b.n	800d54e <ucdr_serialize_endian_array_char+0x2e>
 800d536:	4441      	add	r1, r8
 800d538:	68a8      	ldr	r0, [r5, #8]
 800d53a:	4622      	mov	r2, r4
 800d53c:	1b36      	subs	r6, r6, r4
 800d53e:	f00d fac2 	bl	801aac6 <memcpy>
 800d542:	68ab      	ldr	r3, [r5, #8]
 800d544:	6928      	ldr	r0, [r5, #16]
 800d546:	4423      	add	r3, r4
 800d548:	4420      	add	r0, r4
 800d54a:	60ab      	str	r3, [r5, #8]
 800d54c:	6128      	str	r0, [r5, #16]
 800d54e:	4631      	mov	r1, r6
 800d550:	2201      	movs	r2, #1
 800d552:	4628      	mov	r0, r5
 800d554:	f001 fdbe 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d558:	1bb9      	subs	r1, r7, r6
 800d55a:	4604      	mov	r4, r0
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d1ea      	bne.n	800d536 <ucdr_serialize_endian_array_char+0x16>
 800d560:	2301      	movs	r3, #1
 800d562:	7da8      	ldrb	r0, [r5, #22]
 800d564:	756b      	strb	r3, [r5, #21]
 800d566:	4058      	eors	r0, r3
 800d568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d56c:	463a      	mov	r2, r7
 800d56e:	4641      	mov	r1, r8
 800d570:	68a8      	ldr	r0, [r5, #8]
 800d572:	f00d faa8 	bl	801aac6 <memcpy>
 800d576:	68aa      	ldr	r2, [r5, #8]
 800d578:	692b      	ldr	r3, [r5, #16]
 800d57a:	443a      	add	r2, r7
 800d57c:	443b      	add	r3, r7
 800d57e:	60aa      	str	r2, [r5, #8]
 800d580:	612b      	str	r3, [r5, #16]
 800d582:	e7ed      	b.n	800d560 <ucdr_serialize_endian_array_char+0x40>

0800d584 <ucdr_deserialize_endian_array_char>:
 800d584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d588:	4619      	mov	r1, r3
 800d58a:	461f      	mov	r7, r3
 800d58c:	4605      	mov	r5, r0
 800d58e:	4690      	mov	r8, r2
 800d590:	f001 fd16 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d594:	b9e8      	cbnz	r0, 800d5d2 <ucdr_deserialize_endian_array_char+0x4e>
 800d596:	463e      	mov	r6, r7
 800d598:	e00c      	b.n	800d5b4 <ucdr_deserialize_endian_array_char+0x30>
 800d59a:	eb08 0003 	add.w	r0, r8, r3
 800d59e:	68a9      	ldr	r1, [r5, #8]
 800d5a0:	4622      	mov	r2, r4
 800d5a2:	1b36      	subs	r6, r6, r4
 800d5a4:	f00d fa8f 	bl	801aac6 <memcpy>
 800d5a8:	68ab      	ldr	r3, [r5, #8]
 800d5aa:	6928      	ldr	r0, [r5, #16]
 800d5ac:	4423      	add	r3, r4
 800d5ae:	4420      	add	r0, r4
 800d5b0:	60ab      	str	r3, [r5, #8]
 800d5b2:	6128      	str	r0, [r5, #16]
 800d5b4:	4631      	mov	r1, r6
 800d5b6:	2201      	movs	r2, #1
 800d5b8:	4628      	mov	r0, r5
 800d5ba:	f001 fd8b 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d5be:	1bbb      	subs	r3, r7, r6
 800d5c0:	4604      	mov	r4, r0
 800d5c2:	2800      	cmp	r0, #0
 800d5c4:	d1e9      	bne.n	800d59a <ucdr_deserialize_endian_array_char+0x16>
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	7da8      	ldrb	r0, [r5, #22]
 800d5ca:	756b      	strb	r3, [r5, #21]
 800d5cc:	4058      	eors	r0, r3
 800d5ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5d2:	463a      	mov	r2, r7
 800d5d4:	68a9      	ldr	r1, [r5, #8]
 800d5d6:	4640      	mov	r0, r8
 800d5d8:	f00d fa75 	bl	801aac6 <memcpy>
 800d5dc:	68aa      	ldr	r2, [r5, #8]
 800d5de:	692b      	ldr	r3, [r5, #16]
 800d5e0:	443a      	add	r2, r7
 800d5e2:	443b      	add	r3, r7
 800d5e4:	60aa      	str	r2, [r5, #8]
 800d5e6:	612b      	str	r3, [r5, #16]
 800d5e8:	e7ed      	b.n	800d5c6 <ucdr_deserialize_endian_array_char+0x42>
 800d5ea:	bf00      	nop

0800d5ec <ucdr_serialize_array_uint8_t>:
 800d5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5f0:	4688      	mov	r8, r1
 800d5f2:	4611      	mov	r1, r2
 800d5f4:	4617      	mov	r7, r2
 800d5f6:	4605      	mov	r5, r0
 800d5f8:	f001 fce2 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d5fc:	b9e0      	cbnz	r0, 800d638 <ucdr_serialize_array_uint8_t+0x4c>
 800d5fe:	463e      	mov	r6, r7
 800d600:	e00b      	b.n	800d61a <ucdr_serialize_array_uint8_t+0x2e>
 800d602:	4441      	add	r1, r8
 800d604:	68a8      	ldr	r0, [r5, #8]
 800d606:	4622      	mov	r2, r4
 800d608:	1b36      	subs	r6, r6, r4
 800d60a:	f00d fa5c 	bl	801aac6 <memcpy>
 800d60e:	68ab      	ldr	r3, [r5, #8]
 800d610:	6928      	ldr	r0, [r5, #16]
 800d612:	4423      	add	r3, r4
 800d614:	4420      	add	r0, r4
 800d616:	60ab      	str	r3, [r5, #8]
 800d618:	6128      	str	r0, [r5, #16]
 800d61a:	4631      	mov	r1, r6
 800d61c:	2201      	movs	r2, #1
 800d61e:	4628      	mov	r0, r5
 800d620:	f001 fd58 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d624:	1bb9      	subs	r1, r7, r6
 800d626:	4604      	mov	r4, r0
 800d628:	2800      	cmp	r0, #0
 800d62a:	d1ea      	bne.n	800d602 <ucdr_serialize_array_uint8_t+0x16>
 800d62c:	2301      	movs	r3, #1
 800d62e:	7da8      	ldrb	r0, [r5, #22]
 800d630:	756b      	strb	r3, [r5, #21]
 800d632:	4058      	eors	r0, r3
 800d634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d638:	463a      	mov	r2, r7
 800d63a:	4641      	mov	r1, r8
 800d63c:	68a8      	ldr	r0, [r5, #8]
 800d63e:	f00d fa42 	bl	801aac6 <memcpy>
 800d642:	68aa      	ldr	r2, [r5, #8]
 800d644:	692b      	ldr	r3, [r5, #16]
 800d646:	443a      	add	r2, r7
 800d648:	443b      	add	r3, r7
 800d64a:	60aa      	str	r2, [r5, #8]
 800d64c:	612b      	str	r3, [r5, #16]
 800d64e:	e7ed      	b.n	800d62c <ucdr_serialize_array_uint8_t+0x40>

0800d650 <ucdr_serialize_endian_array_uint8_t>:
 800d650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d654:	4619      	mov	r1, r3
 800d656:	461f      	mov	r7, r3
 800d658:	4605      	mov	r5, r0
 800d65a:	4690      	mov	r8, r2
 800d65c:	f001 fcb0 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d660:	b9e0      	cbnz	r0, 800d69c <ucdr_serialize_endian_array_uint8_t+0x4c>
 800d662:	463e      	mov	r6, r7
 800d664:	e00b      	b.n	800d67e <ucdr_serialize_endian_array_uint8_t+0x2e>
 800d666:	4441      	add	r1, r8
 800d668:	68a8      	ldr	r0, [r5, #8]
 800d66a:	4622      	mov	r2, r4
 800d66c:	1b36      	subs	r6, r6, r4
 800d66e:	f00d fa2a 	bl	801aac6 <memcpy>
 800d672:	68ab      	ldr	r3, [r5, #8]
 800d674:	6928      	ldr	r0, [r5, #16]
 800d676:	4423      	add	r3, r4
 800d678:	4420      	add	r0, r4
 800d67a:	60ab      	str	r3, [r5, #8]
 800d67c:	6128      	str	r0, [r5, #16]
 800d67e:	4631      	mov	r1, r6
 800d680:	2201      	movs	r2, #1
 800d682:	4628      	mov	r0, r5
 800d684:	f001 fd26 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d688:	1bb9      	subs	r1, r7, r6
 800d68a:	4604      	mov	r4, r0
 800d68c:	2800      	cmp	r0, #0
 800d68e:	d1ea      	bne.n	800d666 <ucdr_serialize_endian_array_uint8_t+0x16>
 800d690:	2301      	movs	r3, #1
 800d692:	7da8      	ldrb	r0, [r5, #22]
 800d694:	756b      	strb	r3, [r5, #21]
 800d696:	4058      	eors	r0, r3
 800d698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d69c:	463a      	mov	r2, r7
 800d69e:	4641      	mov	r1, r8
 800d6a0:	68a8      	ldr	r0, [r5, #8]
 800d6a2:	f00d fa10 	bl	801aac6 <memcpy>
 800d6a6:	68aa      	ldr	r2, [r5, #8]
 800d6a8:	692b      	ldr	r3, [r5, #16]
 800d6aa:	443a      	add	r2, r7
 800d6ac:	443b      	add	r3, r7
 800d6ae:	60aa      	str	r2, [r5, #8]
 800d6b0:	612b      	str	r3, [r5, #16]
 800d6b2:	e7ed      	b.n	800d690 <ucdr_serialize_endian_array_uint8_t+0x40>

0800d6b4 <ucdr_deserialize_array_uint8_t>:
 800d6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6b8:	4688      	mov	r8, r1
 800d6ba:	4611      	mov	r1, r2
 800d6bc:	4617      	mov	r7, r2
 800d6be:	4605      	mov	r5, r0
 800d6c0:	f001 fc7e 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d6c4:	b9e8      	cbnz	r0, 800d702 <ucdr_deserialize_array_uint8_t+0x4e>
 800d6c6:	463e      	mov	r6, r7
 800d6c8:	e00c      	b.n	800d6e4 <ucdr_deserialize_array_uint8_t+0x30>
 800d6ca:	eb08 0003 	add.w	r0, r8, r3
 800d6ce:	68a9      	ldr	r1, [r5, #8]
 800d6d0:	4622      	mov	r2, r4
 800d6d2:	1b36      	subs	r6, r6, r4
 800d6d4:	f00d f9f7 	bl	801aac6 <memcpy>
 800d6d8:	68ab      	ldr	r3, [r5, #8]
 800d6da:	6928      	ldr	r0, [r5, #16]
 800d6dc:	4423      	add	r3, r4
 800d6de:	4420      	add	r0, r4
 800d6e0:	60ab      	str	r3, [r5, #8]
 800d6e2:	6128      	str	r0, [r5, #16]
 800d6e4:	4631      	mov	r1, r6
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	4628      	mov	r0, r5
 800d6ea:	f001 fcf3 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d6ee:	1bbb      	subs	r3, r7, r6
 800d6f0:	4604      	mov	r4, r0
 800d6f2:	2800      	cmp	r0, #0
 800d6f4:	d1e9      	bne.n	800d6ca <ucdr_deserialize_array_uint8_t+0x16>
 800d6f6:	2301      	movs	r3, #1
 800d6f8:	7da8      	ldrb	r0, [r5, #22]
 800d6fa:	756b      	strb	r3, [r5, #21]
 800d6fc:	4058      	eors	r0, r3
 800d6fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d702:	463a      	mov	r2, r7
 800d704:	68a9      	ldr	r1, [r5, #8]
 800d706:	4640      	mov	r0, r8
 800d708:	f00d f9dd 	bl	801aac6 <memcpy>
 800d70c:	68aa      	ldr	r2, [r5, #8]
 800d70e:	692b      	ldr	r3, [r5, #16]
 800d710:	443a      	add	r2, r7
 800d712:	443b      	add	r3, r7
 800d714:	60aa      	str	r2, [r5, #8]
 800d716:	612b      	str	r3, [r5, #16]
 800d718:	e7ed      	b.n	800d6f6 <ucdr_deserialize_array_uint8_t+0x42>
 800d71a:	bf00      	nop

0800d71c <ucdr_deserialize_endian_array_uint8_t>:
 800d71c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d720:	4619      	mov	r1, r3
 800d722:	461f      	mov	r7, r3
 800d724:	4605      	mov	r5, r0
 800d726:	4690      	mov	r8, r2
 800d728:	f001 fc4a 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d72c:	b9e8      	cbnz	r0, 800d76a <ucdr_deserialize_endian_array_uint8_t+0x4e>
 800d72e:	463e      	mov	r6, r7
 800d730:	e00c      	b.n	800d74c <ucdr_deserialize_endian_array_uint8_t+0x30>
 800d732:	eb08 0003 	add.w	r0, r8, r3
 800d736:	68a9      	ldr	r1, [r5, #8]
 800d738:	4622      	mov	r2, r4
 800d73a:	1b36      	subs	r6, r6, r4
 800d73c:	f00d f9c3 	bl	801aac6 <memcpy>
 800d740:	68ab      	ldr	r3, [r5, #8]
 800d742:	6928      	ldr	r0, [r5, #16]
 800d744:	4423      	add	r3, r4
 800d746:	4420      	add	r0, r4
 800d748:	60ab      	str	r3, [r5, #8]
 800d74a:	6128      	str	r0, [r5, #16]
 800d74c:	4631      	mov	r1, r6
 800d74e:	2201      	movs	r2, #1
 800d750:	4628      	mov	r0, r5
 800d752:	f001 fcbf 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d756:	1bbb      	subs	r3, r7, r6
 800d758:	4604      	mov	r4, r0
 800d75a:	2800      	cmp	r0, #0
 800d75c:	d1e9      	bne.n	800d732 <ucdr_deserialize_endian_array_uint8_t+0x16>
 800d75e:	2301      	movs	r3, #1
 800d760:	7da8      	ldrb	r0, [r5, #22]
 800d762:	756b      	strb	r3, [r5, #21]
 800d764:	4058      	eors	r0, r3
 800d766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d76a:	463a      	mov	r2, r7
 800d76c:	68a9      	ldr	r1, [r5, #8]
 800d76e:	4640      	mov	r0, r8
 800d770:	f00d f9a9 	bl	801aac6 <memcpy>
 800d774:	68aa      	ldr	r2, [r5, #8]
 800d776:	692b      	ldr	r3, [r5, #16]
 800d778:	443a      	add	r2, r7
 800d77a:	443b      	add	r3, r7
 800d77c:	60aa      	str	r2, [r5, #8]
 800d77e:	612b      	str	r3, [r5, #16]
 800d780:	e7ed      	b.n	800d75e <ucdr_deserialize_endian_array_uint8_t+0x42>
 800d782:	bf00      	nop

0800d784 <ucdr_serialize_endian_array_int32_t>:
 800d784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d788:	4604      	mov	r4, r0
 800d78a:	4688      	mov	r8, r1
 800d78c:	2104      	movs	r1, #4
 800d78e:	4616      	mov	r6, r2
 800d790:	461f      	mov	r7, r3
 800d792:	f001 fc75 	bl	800f080 <ucdr_buffer_alignment>
 800d796:	4601      	mov	r1, r0
 800d798:	4620      	mov	r0, r4
 800d79a:	7d65      	ldrb	r5, [r4, #21]
 800d79c:	f001 fcb8 	bl	800f110 <ucdr_advance_buffer>
 800d7a0:	f1b8 0f01 	cmp.w	r8, #1
 800d7a4:	7565      	strb	r5, [r4, #21]
 800d7a6:	d010      	beq.n	800d7ca <ucdr_serialize_endian_array_int32_t+0x46>
 800d7a8:	b157      	cbz	r7, 800d7c0 <ucdr_serialize_endian_array_int32_t+0x3c>
 800d7aa:	3e04      	subs	r6, #4
 800d7ac:	2500      	movs	r5, #0
 800d7ae:	3501      	adds	r5, #1
 800d7b0:	f856 2f04 	ldr.w	r2, [r6, #4]!
 800d7b4:	4641      	mov	r1, r8
 800d7b6:	4620      	mov	r0, r4
 800d7b8:	f000 ff86 	bl	800e6c8 <ucdr_serialize_endian_int32_t>
 800d7bc:	42af      	cmp	r7, r5
 800d7be:	d1f6      	bne.n	800d7ae <ucdr_serialize_endian_array_int32_t+0x2a>
 800d7c0:	7da0      	ldrb	r0, [r4, #22]
 800d7c2:	f080 0001 	eor.w	r0, r0, #1
 800d7c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7ca:	00bf      	lsls	r7, r7, #2
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	4639      	mov	r1, r7
 800d7d0:	f001 fbf6 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d7d4:	b9f8      	cbnz	r0, 800d816 <ucdr_serialize_endian_array_int32_t+0x92>
 800d7d6:	46b8      	mov	r8, r7
 800d7d8:	e00c      	b.n	800d7f4 <ucdr_serialize_endian_array_int32_t+0x70>
 800d7da:	462a      	mov	r2, r5
 800d7dc:	4431      	add	r1, r6
 800d7de:	68a0      	ldr	r0, [r4, #8]
 800d7e0:	eba8 0805 	sub.w	r8, r8, r5
 800d7e4:	f00d f96f 	bl	801aac6 <memcpy>
 800d7e8:	68a2      	ldr	r2, [r4, #8]
 800d7ea:	6923      	ldr	r3, [r4, #16]
 800d7ec:	442a      	add	r2, r5
 800d7ee:	442b      	add	r3, r5
 800d7f0:	60a2      	str	r2, [r4, #8]
 800d7f2:	6123      	str	r3, [r4, #16]
 800d7f4:	4641      	mov	r1, r8
 800d7f6:	2204      	movs	r2, #4
 800d7f8:	4620      	mov	r0, r4
 800d7fa:	f001 fc6b 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d7fe:	eba7 0108 	sub.w	r1, r7, r8
 800d802:	4605      	mov	r5, r0
 800d804:	2800      	cmp	r0, #0
 800d806:	d1e8      	bne.n	800d7da <ucdr_serialize_endian_array_int32_t+0x56>
 800d808:	2304      	movs	r3, #4
 800d80a:	7da0      	ldrb	r0, [r4, #22]
 800d80c:	7563      	strb	r3, [r4, #21]
 800d80e:	f080 0001 	eor.w	r0, r0, #1
 800d812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d816:	463a      	mov	r2, r7
 800d818:	4631      	mov	r1, r6
 800d81a:	68a0      	ldr	r0, [r4, #8]
 800d81c:	f00d f953 	bl	801aac6 <memcpy>
 800d820:	68a2      	ldr	r2, [r4, #8]
 800d822:	6923      	ldr	r3, [r4, #16]
 800d824:	443a      	add	r2, r7
 800d826:	441f      	add	r7, r3
 800d828:	60a2      	str	r2, [r4, #8]
 800d82a:	6127      	str	r7, [r4, #16]
 800d82c:	e7ec      	b.n	800d808 <ucdr_serialize_endian_array_int32_t+0x84>
 800d82e:	bf00      	nop

0800d830 <ucdr_deserialize_endian_array_int32_t>:
 800d830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d834:	4605      	mov	r5, r0
 800d836:	4688      	mov	r8, r1
 800d838:	2104      	movs	r1, #4
 800d83a:	4614      	mov	r4, r2
 800d83c:	461f      	mov	r7, r3
 800d83e:	f001 fc1f 	bl	800f080 <ucdr_buffer_alignment>
 800d842:	4601      	mov	r1, r0
 800d844:	4628      	mov	r0, r5
 800d846:	7d6e      	ldrb	r6, [r5, #21]
 800d848:	f001 fc62 	bl	800f110 <ucdr_advance_buffer>
 800d84c:	f1b8 0f01 	cmp.w	r8, #1
 800d850:	756e      	strb	r6, [r5, #21]
 800d852:	d010      	beq.n	800d876 <ucdr_deserialize_endian_array_int32_t+0x46>
 800d854:	b157      	cbz	r7, 800d86c <ucdr_deserialize_endian_array_int32_t+0x3c>
 800d856:	2600      	movs	r6, #0
 800d858:	3601      	adds	r6, #1
 800d85a:	4622      	mov	r2, r4
 800d85c:	4641      	mov	r1, r8
 800d85e:	4628      	mov	r0, r5
 800d860:	f001 f85a 	bl	800e918 <ucdr_deserialize_endian_int32_t>
 800d864:	42b7      	cmp	r7, r6
 800d866:	f104 0404 	add.w	r4, r4, #4
 800d86a:	d1f5      	bne.n	800d858 <ucdr_deserialize_endian_array_int32_t+0x28>
 800d86c:	7da8      	ldrb	r0, [r5, #22]
 800d86e:	f080 0001 	eor.w	r0, r0, #1
 800d872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d876:	00bf      	lsls	r7, r7, #2
 800d878:	4628      	mov	r0, r5
 800d87a:	4639      	mov	r1, r7
 800d87c:	f001 fba0 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d880:	b9f8      	cbnz	r0, 800d8c2 <ucdr_deserialize_endian_array_int32_t+0x92>
 800d882:	46b8      	mov	r8, r7
 800d884:	e00c      	b.n	800d8a0 <ucdr_deserialize_endian_array_int32_t+0x70>
 800d886:	18e0      	adds	r0, r4, r3
 800d888:	4632      	mov	r2, r6
 800d88a:	68a9      	ldr	r1, [r5, #8]
 800d88c:	eba8 0806 	sub.w	r8, r8, r6
 800d890:	f00d f919 	bl	801aac6 <memcpy>
 800d894:	68aa      	ldr	r2, [r5, #8]
 800d896:	692b      	ldr	r3, [r5, #16]
 800d898:	4432      	add	r2, r6
 800d89a:	4433      	add	r3, r6
 800d89c:	60aa      	str	r2, [r5, #8]
 800d89e:	612b      	str	r3, [r5, #16]
 800d8a0:	4641      	mov	r1, r8
 800d8a2:	2204      	movs	r2, #4
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	f001 fc15 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800d8aa:	eba7 0308 	sub.w	r3, r7, r8
 800d8ae:	4606      	mov	r6, r0
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	d1e8      	bne.n	800d886 <ucdr_deserialize_endian_array_int32_t+0x56>
 800d8b4:	2304      	movs	r3, #4
 800d8b6:	7da8      	ldrb	r0, [r5, #22]
 800d8b8:	756b      	strb	r3, [r5, #21]
 800d8ba:	f080 0001 	eor.w	r0, r0, #1
 800d8be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8c2:	463a      	mov	r2, r7
 800d8c4:	68a9      	ldr	r1, [r5, #8]
 800d8c6:	4620      	mov	r0, r4
 800d8c8:	f00d f8fd 	bl	801aac6 <memcpy>
 800d8cc:	68aa      	ldr	r2, [r5, #8]
 800d8ce:	692b      	ldr	r3, [r5, #16]
 800d8d0:	443a      	add	r2, r7
 800d8d2:	441f      	add	r7, r3
 800d8d4:	60aa      	str	r2, [r5, #8]
 800d8d6:	612f      	str	r7, [r5, #16]
 800d8d8:	e7ec      	b.n	800d8b4 <ucdr_deserialize_endian_array_int32_t+0x84>
 800d8da:	bf00      	nop

0800d8dc <ucdr_serialize_bool>:
 800d8dc:	b538      	push	{r3, r4, r5, lr}
 800d8de:	460d      	mov	r5, r1
 800d8e0:	2101      	movs	r1, #1
 800d8e2:	4604      	mov	r4, r0
 800d8e4:	f001 fb78 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800d8e8:	b148      	cbz	r0, 800d8fe <ucdr_serialize_bool+0x22>
 800d8ea:	68a3      	ldr	r3, [r4, #8]
 800d8ec:	2101      	movs	r1, #1
 800d8ee:	701d      	strb	r5, [r3, #0]
 800d8f0:	68a2      	ldr	r2, [r4, #8]
 800d8f2:	6923      	ldr	r3, [r4, #16]
 800d8f4:	440a      	add	r2, r1
 800d8f6:	7561      	strb	r1, [r4, #21]
 800d8f8:	440b      	add	r3, r1
 800d8fa:	60a2      	str	r2, [r4, #8]
 800d8fc:	6123      	str	r3, [r4, #16]
 800d8fe:	7da0      	ldrb	r0, [r4, #22]
 800d900:	f080 0001 	eor.w	r0, r0, #1
 800d904:	bd38      	pop	{r3, r4, r5, pc}
 800d906:	bf00      	nop

0800d908 <ucdr_deserialize_bool>:
 800d908:	b538      	push	{r3, r4, r5, lr}
 800d90a:	460d      	mov	r5, r1
 800d90c:	2101      	movs	r1, #1
 800d90e:	4604      	mov	r4, r0
 800d910:	f001 fb62 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800d914:	b160      	cbz	r0, 800d930 <ucdr_deserialize_bool+0x28>
 800d916:	68a2      	ldr	r2, [r4, #8]
 800d918:	2101      	movs	r1, #1
 800d91a:	6923      	ldr	r3, [r4, #16]
 800d91c:	f812 0b01 	ldrb.w	r0, [r2], #1
 800d920:	440b      	add	r3, r1
 800d922:	3800      	subs	r0, #0
 800d924:	bf18      	it	ne
 800d926:	2001      	movne	r0, #1
 800d928:	7028      	strb	r0, [r5, #0]
 800d92a:	60a2      	str	r2, [r4, #8]
 800d92c:	6123      	str	r3, [r4, #16]
 800d92e:	7561      	strb	r1, [r4, #21]
 800d930:	7da0      	ldrb	r0, [r4, #22]
 800d932:	f080 0001 	eor.w	r0, r0, #1
 800d936:	bd38      	pop	{r3, r4, r5, pc}

0800d938 <ucdr_serialize_uint8_t>:
 800d938:	b538      	push	{r3, r4, r5, lr}
 800d93a:	460d      	mov	r5, r1
 800d93c:	2101      	movs	r1, #1
 800d93e:	4604      	mov	r4, r0
 800d940:	f001 fb4a 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800d944:	b148      	cbz	r0, 800d95a <ucdr_serialize_uint8_t+0x22>
 800d946:	68a3      	ldr	r3, [r4, #8]
 800d948:	2101      	movs	r1, #1
 800d94a:	701d      	strb	r5, [r3, #0]
 800d94c:	68a2      	ldr	r2, [r4, #8]
 800d94e:	6923      	ldr	r3, [r4, #16]
 800d950:	440a      	add	r2, r1
 800d952:	7561      	strb	r1, [r4, #21]
 800d954:	440b      	add	r3, r1
 800d956:	60a2      	str	r2, [r4, #8]
 800d958:	6123      	str	r3, [r4, #16]
 800d95a:	7da0      	ldrb	r0, [r4, #22]
 800d95c:	f080 0001 	eor.w	r0, r0, #1
 800d960:	bd38      	pop	{r3, r4, r5, pc}
 800d962:	bf00      	nop

0800d964 <ucdr_deserialize_uint8_t>:
 800d964:	b538      	push	{r3, r4, r5, lr}
 800d966:	460d      	mov	r5, r1
 800d968:	2101      	movs	r1, #1
 800d96a:	4604      	mov	r4, r0
 800d96c:	f001 fb34 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800d970:	b150      	cbz	r0, 800d988 <ucdr_deserialize_uint8_t+0x24>
 800d972:	68a3      	ldr	r3, [r4, #8]
 800d974:	2101      	movs	r1, #1
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	702b      	strb	r3, [r5, #0]
 800d97a:	68a2      	ldr	r2, [r4, #8]
 800d97c:	6923      	ldr	r3, [r4, #16]
 800d97e:	440a      	add	r2, r1
 800d980:	7561      	strb	r1, [r4, #21]
 800d982:	440b      	add	r3, r1
 800d984:	60a2      	str	r2, [r4, #8]
 800d986:	6123      	str	r3, [r4, #16]
 800d988:	7da0      	ldrb	r0, [r4, #22]
 800d98a:	f080 0001 	eor.w	r0, r0, #1
 800d98e:	bd38      	pop	{r3, r4, r5, pc}

0800d990 <ucdr_serialize_uint16_t>:
 800d990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d994:	460b      	mov	r3, r1
 800d996:	b082      	sub	sp, #8
 800d998:	4604      	mov	r4, r0
 800d99a:	2102      	movs	r1, #2
 800d99c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800d9a0:	f001 fb6e 	bl	800f080 <ucdr_buffer_alignment>
 800d9a4:	4601      	mov	r1, r0
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	7d67      	ldrb	r7, [r4, #21]
 800d9aa:	f001 fbb1 	bl	800f110 <ucdr_advance_buffer>
 800d9ae:	2102      	movs	r1, #2
 800d9b0:	4620      	mov	r0, r4
 800d9b2:	f001 fb05 	bl	800efc0 <ucdr_check_buffer_available_for>
 800d9b6:	bb78      	cbnz	r0, 800da18 <ucdr_serialize_uint16_t+0x88>
 800d9b8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d9bc:	42ab      	cmp	r3, r5
 800d9be:	d926      	bls.n	800da0e <ucdr_serialize_uint16_t+0x7e>
 800d9c0:	1b5e      	subs	r6, r3, r5
 800d9c2:	60a3      	str	r3, [r4, #8]
 800d9c4:	6923      	ldr	r3, [r4, #16]
 800d9c6:	4620      	mov	r0, r4
 800d9c8:	f1c6 0802 	rsb	r8, r6, #2
 800d9cc:	4433      	add	r3, r6
 800d9ce:	4641      	mov	r1, r8
 800d9d0:	6123      	str	r3, [r4, #16]
 800d9d2:	f001 fb01 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800d9d6:	2800      	cmp	r0, #0
 800d9d8:	d03b      	beq.n	800da52 <ucdr_serialize_uint16_t+0xc2>
 800d9da:	7d23      	ldrb	r3, [r4, #20]
 800d9dc:	2b01      	cmp	r3, #1
 800d9de:	d04a      	beq.n	800da76 <ucdr_serialize_uint16_t+0xe6>
 800d9e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d9e4:	702b      	strb	r3, [r5, #0]
 800d9e6:	2e00      	cmp	r6, #0
 800d9e8:	d040      	beq.n	800da6c <ucdr_serialize_uint16_t+0xdc>
 800d9ea:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d9ee:	706b      	strb	r3, [r5, #1]
 800d9f0:	6923      	ldr	r3, [r4, #16]
 800d9f2:	2102      	movs	r1, #2
 800d9f4:	68a2      	ldr	r2, [r4, #8]
 800d9f6:	3302      	adds	r3, #2
 800d9f8:	7da0      	ldrb	r0, [r4, #22]
 800d9fa:	4442      	add	r2, r8
 800d9fc:	7561      	strb	r1, [r4, #21]
 800d9fe:	1b9e      	subs	r6, r3, r6
 800da00:	f080 0001 	eor.w	r0, r0, #1
 800da04:	60a2      	str	r2, [r4, #8]
 800da06:	6126      	str	r6, [r4, #16]
 800da08:	b002      	add	sp, #8
 800da0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da0e:	2102      	movs	r1, #2
 800da10:	4620      	mov	r0, r4
 800da12:	f001 fae1 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800da16:	b190      	cbz	r0, 800da3e <ucdr_serialize_uint16_t+0xae>
 800da18:	7d23      	ldrb	r3, [r4, #20]
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	68a3      	ldr	r3, [r4, #8]
 800da1e:	d014      	beq.n	800da4a <ucdr_serialize_uint16_t+0xba>
 800da20:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800da24:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800da28:	7019      	strb	r1, [r3, #0]
 800da2a:	68a3      	ldr	r3, [r4, #8]
 800da2c:	705a      	strb	r2, [r3, #1]
 800da2e:	2102      	movs	r1, #2
 800da30:	68a2      	ldr	r2, [r4, #8]
 800da32:	6923      	ldr	r3, [r4, #16]
 800da34:	440a      	add	r2, r1
 800da36:	7561      	strb	r1, [r4, #21]
 800da38:	440b      	add	r3, r1
 800da3a:	60a2      	str	r2, [r4, #8]
 800da3c:	6123      	str	r3, [r4, #16]
 800da3e:	7da0      	ldrb	r0, [r4, #22]
 800da40:	f080 0001 	eor.w	r0, r0, #1
 800da44:	b002      	add	sp, #8
 800da46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da4a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800da4e:	801a      	strh	r2, [r3, #0]
 800da50:	e7ed      	b.n	800da2e <ucdr_serialize_uint16_t+0x9e>
 800da52:	68a2      	ldr	r2, [r4, #8]
 800da54:	6923      	ldr	r3, [r4, #16]
 800da56:	7da0      	ldrb	r0, [r4, #22]
 800da58:	1b92      	subs	r2, r2, r6
 800da5a:	1b9b      	subs	r3, r3, r6
 800da5c:	7567      	strb	r7, [r4, #21]
 800da5e:	f080 0001 	eor.w	r0, r0, #1
 800da62:	60a2      	str	r2, [r4, #8]
 800da64:	6123      	str	r3, [r4, #16]
 800da66:	b002      	add	sp, #8
 800da68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da6c:	68a3      	ldr	r3, [r4, #8]
 800da6e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800da72:	701a      	strb	r2, [r3, #0]
 800da74:	e7bc      	b.n	800d9f0 <ucdr_serialize_uint16_t+0x60>
 800da76:	4628      	mov	r0, r5
 800da78:	f10d 0506 	add.w	r5, sp, #6
 800da7c:	4632      	mov	r2, r6
 800da7e:	4629      	mov	r1, r5
 800da80:	f00d f821 	bl	801aac6 <memcpy>
 800da84:	4642      	mov	r2, r8
 800da86:	19a9      	adds	r1, r5, r6
 800da88:	68a0      	ldr	r0, [r4, #8]
 800da8a:	f00d f81c 	bl	801aac6 <memcpy>
 800da8e:	e7af      	b.n	800d9f0 <ucdr_serialize_uint16_t+0x60>

0800da90 <ucdr_serialize_endian_uint16_t>:
 800da90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da94:	4604      	mov	r4, r0
 800da96:	b083      	sub	sp, #12
 800da98:	460d      	mov	r5, r1
 800da9a:	2102      	movs	r1, #2
 800da9c:	f8ad 2006 	strh.w	r2, [sp, #6]
 800daa0:	f001 faee 	bl	800f080 <ucdr_buffer_alignment>
 800daa4:	4601      	mov	r1, r0
 800daa6:	4620      	mov	r0, r4
 800daa8:	f894 8015 	ldrb.w	r8, [r4, #21]
 800daac:	f001 fb30 	bl	800f110 <ucdr_advance_buffer>
 800dab0:	2102      	movs	r1, #2
 800dab2:	4620      	mov	r0, r4
 800dab4:	f001 fa84 	bl	800efc0 <ucdr_check_buffer_available_for>
 800dab8:	bb70      	cbnz	r0, 800db18 <ucdr_serialize_endian_uint16_t+0x88>
 800daba:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800dabe:	42be      	cmp	r6, r7
 800dac0:	d925      	bls.n	800db0e <ucdr_serialize_endian_uint16_t+0x7e>
 800dac2:	6923      	ldr	r3, [r4, #16]
 800dac4:	4620      	mov	r0, r4
 800dac6:	60a6      	str	r6, [r4, #8]
 800dac8:	1bf6      	subs	r6, r6, r7
 800daca:	4433      	add	r3, r6
 800dacc:	f1c6 0902 	rsb	r9, r6, #2
 800dad0:	6123      	str	r3, [r4, #16]
 800dad2:	4649      	mov	r1, r9
 800dad4:	f001 fa80 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800dad8:	2800      	cmp	r0, #0
 800dada:	d039      	beq.n	800db50 <ucdr_serialize_endian_uint16_t+0xc0>
 800dadc:	2d01      	cmp	r5, #1
 800dade:	d04a      	beq.n	800db76 <ucdr_serialize_endian_uint16_t+0xe6>
 800dae0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dae4:	703b      	strb	r3, [r7, #0]
 800dae6:	2e00      	cmp	r6, #0
 800dae8:	d040      	beq.n	800db6c <ucdr_serialize_endian_uint16_t+0xdc>
 800daea:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800daee:	707b      	strb	r3, [r7, #1]
 800daf0:	6923      	ldr	r3, [r4, #16]
 800daf2:	2102      	movs	r1, #2
 800daf4:	68a2      	ldr	r2, [r4, #8]
 800daf6:	7da0      	ldrb	r0, [r4, #22]
 800daf8:	3302      	adds	r3, #2
 800dafa:	444a      	add	r2, r9
 800dafc:	7561      	strb	r1, [r4, #21]
 800dafe:	1b9b      	subs	r3, r3, r6
 800db00:	f080 0001 	eor.w	r0, r0, #1
 800db04:	60a2      	str	r2, [r4, #8]
 800db06:	6123      	str	r3, [r4, #16]
 800db08:	b003      	add	sp, #12
 800db0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db0e:	2102      	movs	r1, #2
 800db10:	4620      	mov	r0, r4
 800db12:	f001 fa61 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800db16:	b188      	cbz	r0, 800db3c <ucdr_serialize_endian_uint16_t+0xac>
 800db18:	2d01      	cmp	r5, #1
 800db1a:	68a3      	ldr	r3, [r4, #8]
 800db1c:	d014      	beq.n	800db48 <ucdr_serialize_endian_uint16_t+0xb8>
 800db1e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800db22:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800db26:	7019      	strb	r1, [r3, #0]
 800db28:	68a3      	ldr	r3, [r4, #8]
 800db2a:	705a      	strb	r2, [r3, #1]
 800db2c:	2102      	movs	r1, #2
 800db2e:	68a2      	ldr	r2, [r4, #8]
 800db30:	6923      	ldr	r3, [r4, #16]
 800db32:	440a      	add	r2, r1
 800db34:	7561      	strb	r1, [r4, #21]
 800db36:	440b      	add	r3, r1
 800db38:	60a2      	str	r2, [r4, #8]
 800db3a:	6123      	str	r3, [r4, #16]
 800db3c:	7da0      	ldrb	r0, [r4, #22]
 800db3e:	f080 0001 	eor.w	r0, r0, #1
 800db42:	b003      	add	sp, #12
 800db44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db48:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800db4c:	801a      	strh	r2, [r3, #0]
 800db4e:	e7ed      	b.n	800db2c <ucdr_serialize_endian_uint16_t+0x9c>
 800db50:	68a2      	ldr	r2, [r4, #8]
 800db52:	6923      	ldr	r3, [r4, #16]
 800db54:	7da0      	ldrb	r0, [r4, #22]
 800db56:	1b92      	subs	r2, r2, r6
 800db58:	1b9b      	subs	r3, r3, r6
 800db5a:	f884 8015 	strb.w	r8, [r4, #21]
 800db5e:	f080 0001 	eor.w	r0, r0, #1
 800db62:	60a2      	str	r2, [r4, #8]
 800db64:	6123      	str	r3, [r4, #16]
 800db66:	b003      	add	sp, #12
 800db68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db6c:	68a3      	ldr	r3, [r4, #8]
 800db6e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800db72:	701a      	strb	r2, [r3, #0]
 800db74:	e7bc      	b.n	800daf0 <ucdr_serialize_endian_uint16_t+0x60>
 800db76:	f10d 0506 	add.w	r5, sp, #6
 800db7a:	4632      	mov	r2, r6
 800db7c:	4638      	mov	r0, r7
 800db7e:	4629      	mov	r1, r5
 800db80:	f00c ffa1 	bl	801aac6 <memcpy>
 800db84:	464a      	mov	r2, r9
 800db86:	19a9      	adds	r1, r5, r6
 800db88:	68a0      	ldr	r0, [r4, #8]
 800db8a:	f00c ff9c 	bl	801aac6 <memcpy>
 800db8e:	e7af      	b.n	800daf0 <ucdr_serialize_endian_uint16_t+0x60>

0800db90 <ucdr_deserialize_uint16_t>:
 800db90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db94:	4604      	mov	r4, r0
 800db96:	460d      	mov	r5, r1
 800db98:	2102      	movs	r1, #2
 800db9a:	f001 fa71 	bl	800f080 <ucdr_buffer_alignment>
 800db9e:	4601      	mov	r1, r0
 800dba0:	4620      	mov	r0, r4
 800dba2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dba6:	f001 fab3 	bl	800f110 <ucdr_advance_buffer>
 800dbaa:	2102      	movs	r1, #2
 800dbac:	4620      	mov	r0, r4
 800dbae:	f001 fa07 	bl	800efc0 <ucdr_check_buffer_available_for>
 800dbb2:	bb60      	cbnz	r0, 800dc0e <ucdr_deserialize_uint16_t+0x7e>
 800dbb4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800dbb8:	42be      	cmp	r6, r7
 800dbba:	d923      	bls.n	800dc04 <ucdr_deserialize_uint16_t+0x74>
 800dbbc:	6923      	ldr	r3, [r4, #16]
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	60a6      	str	r6, [r4, #8]
 800dbc2:	1bf6      	subs	r6, r6, r7
 800dbc4:	4433      	add	r3, r6
 800dbc6:	f1c6 0902 	rsb	r9, r6, #2
 800dbca:	6123      	str	r3, [r4, #16]
 800dbcc:	4649      	mov	r1, r9
 800dbce:	f001 fa03 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	d034      	beq.n	800dc40 <ucdr_deserialize_uint16_t+0xb0>
 800dbd6:	7d23      	ldrb	r3, [r4, #20]
 800dbd8:	2b01      	cmp	r3, #1
 800dbda:	d042      	beq.n	800dc62 <ucdr_deserialize_uint16_t+0xd2>
 800dbdc:	787b      	ldrb	r3, [r7, #1]
 800dbde:	702b      	strb	r3, [r5, #0]
 800dbe0:	2e00      	cmp	r6, #0
 800dbe2:	d03a      	beq.n	800dc5a <ucdr_deserialize_uint16_t+0xca>
 800dbe4:	783b      	ldrb	r3, [r7, #0]
 800dbe6:	706b      	strb	r3, [r5, #1]
 800dbe8:	6923      	ldr	r3, [r4, #16]
 800dbea:	2102      	movs	r1, #2
 800dbec:	68a2      	ldr	r2, [r4, #8]
 800dbee:	3302      	adds	r3, #2
 800dbf0:	7da0      	ldrb	r0, [r4, #22]
 800dbf2:	444a      	add	r2, r9
 800dbf4:	7561      	strb	r1, [r4, #21]
 800dbf6:	1b9b      	subs	r3, r3, r6
 800dbf8:	f080 0001 	eor.w	r0, r0, #1
 800dbfc:	60a2      	str	r2, [r4, #8]
 800dbfe:	6123      	str	r3, [r4, #16]
 800dc00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc04:	2102      	movs	r1, #2
 800dc06:	4620      	mov	r0, r4
 800dc08:	f001 f9e6 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800dc0c:	b180      	cbz	r0, 800dc30 <ucdr_deserialize_uint16_t+0xa0>
 800dc0e:	7d23      	ldrb	r3, [r4, #20]
 800dc10:	2b01      	cmp	r3, #1
 800dc12:	68a3      	ldr	r3, [r4, #8]
 800dc14:	d011      	beq.n	800dc3a <ucdr_deserialize_uint16_t+0xaa>
 800dc16:	785b      	ldrb	r3, [r3, #1]
 800dc18:	702b      	strb	r3, [r5, #0]
 800dc1a:	68a3      	ldr	r3, [r4, #8]
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	706b      	strb	r3, [r5, #1]
 800dc20:	2102      	movs	r1, #2
 800dc22:	68a2      	ldr	r2, [r4, #8]
 800dc24:	6923      	ldr	r3, [r4, #16]
 800dc26:	440a      	add	r2, r1
 800dc28:	7561      	strb	r1, [r4, #21]
 800dc2a:	440b      	add	r3, r1
 800dc2c:	60a2      	str	r2, [r4, #8]
 800dc2e:	6123      	str	r3, [r4, #16]
 800dc30:	7da0      	ldrb	r0, [r4, #22]
 800dc32:	f080 0001 	eor.w	r0, r0, #1
 800dc36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc3a:	881b      	ldrh	r3, [r3, #0]
 800dc3c:	802b      	strh	r3, [r5, #0]
 800dc3e:	e7ef      	b.n	800dc20 <ucdr_deserialize_uint16_t+0x90>
 800dc40:	68a2      	ldr	r2, [r4, #8]
 800dc42:	6923      	ldr	r3, [r4, #16]
 800dc44:	1b92      	subs	r2, r2, r6
 800dc46:	7da0      	ldrb	r0, [r4, #22]
 800dc48:	1b9b      	subs	r3, r3, r6
 800dc4a:	f884 8015 	strb.w	r8, [r4, #21]
 800dc4e:	f080 0001 	eor.w	r0, r0, #1
 800dc52:	60a2      	str	r2, [r4, #8]
 800dc54:	6123      	str	r3, [r4, #16]
 800dc56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc5a:	68a3      	ldr	r3, [r4, #8]
 800dc5c:	781b      	ldrb	r3, [r3, #0]
 800dc5e:	706b      	strb	r3, [r5, #1]
 800dc60:	e7c2      	b.n	800dbe8 <ucdr_deserialize_uint16_t+0x58>
 800dc62:	4639      	mov	r1, r7
 800dc64:	4632      	mov	r2, r6
 800dc66:	4628      	mov	r0, r5
 800dc68:	f00c ff2d 	bl	801aac6 <memcpy>
 800dc6c:	464a      	mov	r2, r9
 800dc6e:	19a8      	adds	r0, r5, r6
 800dc70:	68a1      	ldr	r1, [r4, #8]
 800dc72:	f00c ff28 	bl	801aac6 <memcpy>
 800dc76:	e7b7      	b.n	800dbe8 <ucdr_deserialize_uint16_t+0x58>

0800dc78 <ucdr_deserialize_endian_uint16_t>:
 800dc78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc7c:	4604      	mov	r4, r0
 800dc7e:	460e      	mov	r6, r1
 800dc80:	2102      	movs	r1, #2
 800dc82:	4615      	mov	r5, r2
 800dc84:	f001 f9fc 	bl	800f080 <ucdr_buffer_alignment>
 800dc88:	4601      	mov	r1, r0
 800dc8a:	4620      	mov	r0, r4
 800dc8c:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dc90:	f001 fa3e 	bl	800f110 <ucdr_advance_buffer>
 800dc94:	2102      	movs	r1, #2
 800dc96:	4620      	mov	r0, r4
 800dc98:	f001 f992 	bl	800efc0 <ucdr_check_buffer_available_for>
 800dc9c:	bb70      	cbnz	r0, 800dcfc <ucdr_deserialize_endian_uint16_t+0x84>
 800dc9e:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 800dca2:	454f      	cmp	r7, r9
 800dca4:	d925      	bls.n	800dcf2 <ucdr_deserialize_endian_uint16_t+0x7a>
 800dca6:	6923      	ldr	r3, [r4, #16]
 800dca8:	4620      	mov	r0, r4
 800dcaa:	60a7      	str	r7, [r4, #8]
 800dcac:	eba7 0709 	sub.w	r7, r7, r9
 800dcb0:	443b      	add	r3, r7
 800dcb2:	f1c7 0a02 	rsb	sl, r7, #2
 800dcb6:	6123      	str	r3, [r4, #16]
 800dcb8:	4651      	mov	r1, sl
 800dcba:	f001 f98d 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800dcbe:	2800      	cmp	r0, #0
 800dcc0:	d034      	beq.n	800dd2c <ucdr_deserialize_endian_uint16_t+0xb4>
 800dcc2:	2e01      	cmp	r6, #1
 800dcc4:	d043      	beq.n	800dd4e <ucdr_deserialize_endian_uint16_t+0xd6>
 800dcc6:	f899 3001 	ldrb.w	r3, [r9, #1]
 800dcca:	702b      	strb	r3, [r5, #0]
 800dccc:	2f00      	cmp	r7, #0
 800dcce:	d03a      	beq.n	800dd46 <ucdr_deserialize_endian_uint16_t+0xce>
 800dcd0:	f899 3000 	ldrb.w	r3, [r9]
 800dcd4:	706b      	strb	r3, [r5, #1]
 800dcd6:	6923      	ldr	r3, [r4, #16]
 800dcd8:	2102      	movs	r1, #2
 800dcda:	68a2      	ldr	r2, [r4, #8]
 800dcdc:	3302      	adds	r3, #2
 800dcde:	7da0      	ldrb	r0, [r4, #22]
 800dce0:	4452      	add	r2, sl
 800dce2:	7561      	strb	r1, [r4, #21]
 800dce4:	1bdb      	subs	r3, r3, r7
 800dce6:	f080 0001 	eor.w	r0, r0, #1
 800dcea:	60a2      	str	r2, [r4, #8]
 800dcec:	6123      	str	r3, [r4, #16]
 800dcee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcf2:	2102      	movs	r1, #2
 800dcf4:	4620      	mov	r0, r4
 800dcf6:	f001 f96f 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800dcfa:	b178      	cbz	r0, 800dd1c <ucdr_deserialize_endian_uint16_t+0xa4>
 800dcfc:	2e01      	cmp	r6, #1
 800dcfe:	68a3      	ldr	r3, [r4, #8]
 800dd00:	d011      	beq.n	800dd26 <ucdr_deserialize_endian_uint16_t+0xae>
 800dd02:	785b      	ldrb	r3, [r3, #1]
 800dd04:	702b      	strb	r3, [r5, #0]
 800dd06:	68a3      	ldr	r3, [r4, #8]
 800dd08:	781b      	ldrb	r3, [r3, #0]
 800dd0a:	706b      	strb	r3, [r5, #1]
 800dd0c:	2102      	movs	r1, #2
 800dd0e:	68a2      	ldr	r2, [r4, #8]
 800dd10:	6923      	ldr	r3, [r4, #16]
 800dd12:	440a      	add	r2, r1
 800dd14:	7561      	strb	r1, [r4, #21]
 800dd16:	440b      	add	r3, r1
 800dd18:	60a2      	str	r2, [r4, #8]
 800dd1a:	6123      	str	r3, [r4, #16]
 800dd1c:	7da0      	ldrb	r0, [r4, #22]
 800dd1e:	f080 0001 	eor.w	r0, r0, #1
 800dd22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd26:	881b      	ldrh	r3, [r3, #0]
 800dd28:	802b      	strh	r3, [r5, #0]
 800dd2a:	e7ef      	b.n	800dd0c <ucdr_deserialize_endian_uint16_t+0x94>
 800dd2c:	68a2      	ldr	r2, [r4, #8]
 800dd2e:	6923      	ldr	r3, [r4, #16]
 800dd30:	1bd2      	subs	r2, r2, r7
 800dd32:	7da0      	ldrb	r0, [r4, #22]
 800dd34:	1bdb      	subs	r3, r3, r7
 800dd36:	f884 8015 	strb.w	r8, [r4, #21]
 800dd3a:	f080 0001 	eor.w	r0, r0, #1
 800dd3e:	60a2      	str	r2, [r4, #8]
 800dd40:	6123      	str	r3, [r4, #16]
 800dd42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd46:	68a3      	ldr	r3, [r4, #8]
 800dd48:	781b      	ldrb	r3, [r3, #0]
 800dd4a:	706b      	strb	r3, [r5, #1]
 800dd4c:	e7c3      	b.n	800dcd6 <ucdr_deserialize_endian_uint16_t+0x5e>
 800dd4e:	4649      	mov	r1, r9
 800dd50:	463a      	mov	r2, r7
 800dd52:	4628      	mov	r0, r5
 800dd54:	f00c feb7 	bl	801aac6 <memcpy>
 800dd58:	4652      	mov	r2, sl
 800dd5a:	19e8      	adds	r0, r5, r7
 800dd5c:	68a1      	ldr	r1, [r4, #8]
 800dd5e:	f00c feb2 	bl	801aac6 <memcpy>
 800dd62:	e7b8      	b.n	800dcd6 <ucdr_deserialize_endian_uint16_t+0x5e>

0800dd64 <ucdr_serialize_uint32_t>:
 800dd64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd68:	b082      	sub	sp, #8
 800dd6a:	4604      	mov	r4, r0
 800dd6c:	9101      	str	r1, [sp, #4]
 800dd6e:	2104      	movs	r1, #4
 800dd70:	f001 f986 	bl	800f080 <ucdr_buffer_alignment>
 800dd74:	4601      	mov	r1, r0
 800dd76:	4620      	mov	r0, r4
 800dd78:	7d67      	ldrb	r7, [r4, #21]
 800dd7a:	f001 f9c9 	bl	800f110 <ucdr_advance_buffer>
 800dd7e:	2104      	movs	r1, #4
 800dd80:	4620      	mov	r0, r4
 800dd82:	f001 f91d 	bl	800efc0 <ucdr_check_buffer_available_for>
 800dd86:	2800      	cmp	r0, #0
 800dd88:	d139      	bne.n	800ddfe <ucdr_serialize_uint32_t+0x9a>
 800dd8a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800dd8e:	42ab      	cmp	r3, r5
 800dd90:	d930      	bls.n	800ddf4 <ucdr_serialize_uint32_t+0x90>
 800dd92:	1b5e      	subs	r6, r3, r5
 800dd94:	60a3      	str	r3, [r4, #8]
 800dd96:	6923      	ldr	r3, [r4, #16]
 800dd98:	4620      	mov	r0, r4
 800dd9a:	f1c6 0804 	rsb	r8, r6, #4
 800dd9e:	4433      	add	r3, r6
 800dda0:	4641      	mov	r1, r8
 800dda2:	6123      	str	r3, [r4, #16]
 800dda4:	f001 f918 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	d04c      	beq.n	800de46 <ucdr_serialize_uint32_t+0xe2>
 800ddac:	7d23      	ldrb	r3, [r4, #20]
 800ddae:	2b01      	cmp	r3, #1
 800ddb0:	d063      	beq.n	800de7a <ucdr_serialize_uint32_t+0x116>
 800ddb2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ddb6:	702b      	strb	r3, [r5, #0]
 800ddb8:	2e00      	cmp	r6, #0
 800ddba:	d051      	beq.n	800de60 <ucdr_serialize_uint32_t+0xfc>
 800ddbc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ddc0:	2e01      	cmp	r6, #1
 800ddc2:	706b      	strb	r3, [r5, #1]
 800ddc4:	d050      	beq.n	800de68 <ucdr_serialize_uint32_t+0x104>
 800ddc6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ddca:	2e02      	cmp	r6, #2
 800ddcc:	70ab      	strb	r3, [r5, #2]
 800ddce:	d04f      	beq.n	800de70 <ucdr_serialize_uint32_t+0x10c>
 800ddd0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ddd4:	70eb      	strb	r3, [r5, #3]
 800ddd6:	6923      	ldr	r3, [r4, #16]
 800ddd8:	2104      	movs	r1, #4
 800ddda:	68a2      	ldr	r2, [r4, #8]
 800dddc:	3304      	adds	r3, #4
 800ddde:	7da0      	ldrb	r0, [r4, #22]
 800dde0:	4442      	add	r2, r8
 800dde2:	7561      	strb	r1, [r4, #21]
 800dde4:	1b9e      	subs	r6, r3, r6
 800dde6:	f080 0001 	eor.w	r0, r0, #1
 800ddea:	60a2      	str	r2, [r4, #8]
 800ddec:	6126      	str	r6, [r4, #16]
 800ddee:	b002      	add	sp, #8
 800ddf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddf4:	2104      	movs	r1, #4
 800ddf6:	4620      	mov	r0, r4
 800ddf8:	f001 f8ee 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800ddfc:	b1d0      	cbz	r0, 800de34 <ucdr_serialize_uint32_t+0xd0>
 800ddfe:	7d23      	ldrb	r3, [r4, #20]
 800de00:	2b01      	cmp	r3, #1
 800de02:	68a3      	ldr	r3, [r4, #8]
 800de04:	d01c      	beq.n	800de40 <ucdr_serialize_uint32_t+0xdc>
 800de06:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800de0a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800de0e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800de12:	7018      	strb	r0, [r3, #0]
 800de14:	68a3      	ldr	r3, [r4, #8]
 800de16:	705a      	strb	r2, [r3, #1]
 800de18:	68a3      	ldr	r3, [r4, #8]
 800de1a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800de1e:	7099      	strb	r1, [r3, #2]
 800de20:	68a3      	ldr	r3, [r4, #8]
 800de22:	70da      	strb	r2, [r3, #3]
 800de24:	2104      	movs	r1, #4
 800de26:	68a2      	ldr	r2, [r4, #8]
 800de28:	6923      	ldr	r3, [r4, #16]
 800de2a:	440a      	add	r2, r1
 800de2c:	7561      	strb	r1, [r4, #21]
 800de2e:	440b      	add	r3, r1
 800de30:	60a2      	str	r2, [r4, #8]
 800de32:	6123      	str	r3, [r4, #16]
 800de34:	7da0      	ldrb	r0, [r4, #22]
 800de36:	f080 0001 	eor.w	r0, r0, #1
 800de3a:	b002      	add	sp, #8
 800de3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de40:	9a01      	ldr	r2, [sp, #4]
 800de42:	601a      	str	r2, [r3, #0]
 800de44:	e7ee      	b.n	800de24 <ucdr_serialize_uint32_t+0xc0>
 800de46:	68a2      	ldr	r2, [r4, #8]
 800de48:	6923      	ldr	r3, [r4, #16]
 800de4a:	7da0      	ldrb	r0, [r4, #22]
 800de4c:	1b92      	subs	r2, r2, r6
 800de4e:	1b9b      	subs	r3, r3, r6
 800de50:	7567      	strb	r7, [r4, #21]
 800de52:	f080 0001 	eor.w	r0, r0, #1
 800de56:	60a2      	str	r2, [r4, #8]
 800de58:	6123      	str	r3, [r4, #16]
 800de5a:	b002      	add	sp, #8
 800de5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de60:	68a3      	ldr	r3, [r4, #8]
 800de62:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800de66:	701a      	strb	r2, [r3, #0]
 800de68:	68a3      	ldr	r3, [r4, #8]
 800de6a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800de6e:	701a      	strb	r2, [r3, #0]
 800de70:	68a3      	ldr	r3, [r4, #8]
 800de72:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800de76:	701a      	strb	r2, [r3, #0]
 800de78:	e7ad      	b.n	800ddd6 <ucdr_serialize_uint32_t+0x72>
 800de7a:	4628      	mov	r0, r5
 800de7c:	ad01      	add	r5, sp, #4
 800de7e:	4632      	mov	r2, r6
 800de80:	4629      	mov	r1, r5
 800de82:	f00c fe20 	bl	801aac6 <memcpy>
 800de86:	4642      	mov	r2, r8
 800de88:	19a9      	adds	r1, r5, r6
 800de8a:	68a0      	ldr	r0, [r4, #8]
 800de8c:	f00c fe1b 	bl	801aac6 <memcpy>
 800de90:	e7a1      	b.n	800ddd6 <ucdr_serialize_uint32_t+0x72>
 800de92:	bf00      	nop

0800de94 <ucdr_serialize_endian_uint32_t>:
 800de94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800de98:	4604      	mov	r4, r0
 800de9a:	b083      	sub	sp, #12
 800de9c:	460d      	mov	r5, r1
 800de9e:	2104      	movs	r1, #4
 800dea0:	9201      	str	r2, [sp, #4]
 800dea2:	f001 f8ed 	bl	800f080 <ucdr_buffer_alignment>
 800dea6:	4601      	mov	r1, r0
 800dea8:	4620      	mov	r0, r4
 800deaa:	f894 8015 	ldrb.w	r8, [r4, #21]
 800deae:	f001 f92f 	bl	800f110 <ucdr_advance_buffer>
 800deb2:	2104      	movs	r1, #4
 800deb4:	4620      	mov	r0, r4
 800deb6:	f001 f883 	bl	800efc0 <ucdr_check_buffer_available_for>
 800deba:	2800      	cmp	r0, #0
 800debc:	d138      	bne.n	800df30 <ucdr_serialize_endian_uint32_t+0x9c>
 800debe:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800dec2:	42b7      	cmp	r7, r6
 800dec4:	d92f      	bls.n	800df26 <ucdr_serialize_endian_uint32_t+0x92>
 800dec6:	6923      	ldr	r3, [r4, #16]
 800dec8:	4620      	mov	r0, r4
 800deca:	60a7      	str	r7, [r4, #8]
 800decc:	1bbf      	subs	r7, r7, r6
 800dece:	443b      	add	r3, r7
 800ded0:	f1c7 0904 	rsb	r9, r7, #4
 800ded4:	6123      	str	r3, [r4, #16]
 800ded6:	4649      	mov	r1, r9
 800ded8:	f001 f87e 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800dedc:	2800      	cmp	r0, #0
 800dede:	d04a      	beq.n	800df76 <ucdr_serialize_endian_uint32_t+0xe2>
 800dee0:	2d01      	cmp	r5, #1
 800dee2:	d063      	beq.n	800dfac <ucdr_serialize_endian_uint32_t+0x118>
 800dee4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dee8:	7033      	strb	r3, [r6, #0]
 800deea:	2f00      	cmp	r7, #0
 800deec:	d051      	beq.n	800df92 <ucdr_serialize_endian_uint32_t+0xfe>
 800deee:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800def2:	2f01      	cmp	r7, #1
 800def4:	7073      	strb	r3, [r6, #1]
 800def6:	d050      	beq.n	800df9a <ucdr_serialize_endian_uint32_t+0x106>
 800def8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800defc:	2f02      	cmp	r7, #2
 800defe:	70b3      	strb	r3, [r6, #2]
 800df00:	d04f      	beq.n	800dfa2 <ucdr_serialize_endian_uint32_t+0x10e>
 800df02:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800df06:	70f3      	strb	r3, [r6, #3]
 800df08:	6923      	ldr	r3, [r4, #16]
 800df0a:	2104      	movs	r1, #4
 800df0c:	68a2      	ldr	r2, [r4, #8]
 800df0e:	7da0      	ldrb	r0, [r4, #22]
 800df10:	3304      	adds	r3, #4
 800df12:	444a      	add	r2, r9
 800df14:	7561      	strb	r1, [r4, #21]
 800df16:	1bdb      	subs	r3, r3, r7
 800df18:	f080 0001 	eor.w	r0, r0, #1
 800df1c:	60a2      	str	r2, [r4, #8]
 800df1e:	6123      	str	r3, [r4, #16]
 800df20:	b003      	add	sp, #12
 800df22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df26:	2104      	movs	r1, #4
 800df28:	4620      	mov	r0, r4
 800df2a:	f001 f855 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800df2e:	b1c8      	cbz	r0, 800df64 <ucdr_serialize_endian_uint32_t+0xd0>
 800df30:	2d01      	cmp	r5, #1
 800df32:	68a3      	ldr	r3, [r4, #8]
 800df34:	d01c      	beq.n	800df70 <ucdr_serialize_endian_uint32_t+0xdc>
 800df36:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800df3a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800df3e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800df42:	7018      	strb	r0, [r3, #0]
 800df44:	68a3      	ldr	r3, [r4, #8]
 800df46:	705a      	strb	r2, [r3, #1]
 800df48:	68a3      	ldr	r3, [r4, #8]
 800df4a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800df4e:	7099      	strb	r1, [r3, #2]
 800df50:	68a3      	ldr	r3, [r4, #8]
 800df52:	70da      	strb	r2, [r3, #3]
 800df54:	2104      	movs	r1, #4
 800df56:	68a2      	ldr	r2, [r4, #8]
 800df58:	6923      	ldr	r3, [r4, #16]
 800df5a:	440a      	add	r2, r1
 800df5c:	7561      	strb	r1, [r4, #21]
 800df5e:	440b      	add	r3, r1
 800df60:	60a2      	str	r2, [r4, #8]
 800df62:	6123      	str	r3, [r4, #16]
 800df64:	7da0      	ldrb	r0, [r4, #22]
 800df66:	f080 0001 	eor.w	r0, r0, #1
 800df6a:	b003      	add	sp, #12
 800df6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df70:	9a01      	ldr	r2, [sp, #4]
 800df72:	601a      	str	r2, [r3, #0]
 800df74:	e7ee      	b.n	800df54 <ucdr_serialize_endian_uint32_t+0xc0>
 800df76:	68a2      	ldr	r2, [r4, #8]
 800df78:	6923      	ldr	r3, [r4, #16]
 800df7a:	7da0      	ldrb	r0, [r4, #22]
 800df7c:	1bd2      	subs	r2, r2, r7
 800df7e:	1bdb      	subs	r3, r3, r7
 800df80:	f884 8015 	strb.w	r8, [r4, #21]
 800df84:	f080 0001 	eor.w	r0, r0, #1
 800df88:	60a2      	str	r2, [r4, #8]
 800df8a:	6123      	str	r3, [r4, #16]
 800df8c:	b003      	add	sp, #12
 800df8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df92:	68a3      	ldr	r3, [r4, #8]
 800df94:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800df98:	701a      	strb	r2, [r3, #0]
 800df9a:	68a3      	ldr	r3, [r4, #8]
 800df9c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dfa0:	701a      	strb	r2, [r3, #0]
 800dfa2:	68a3      	ldr	r3, [r4, #8]
 800dfa4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dfa8:	701a      	strb	r2, [r3, #0]
 800dfaa:	e7ad      	b.n	800df08 <ucdr_serialize_endian_uint32_t+0x74>
 800dfac:	ad01      	add	r5, sp, #4
 800dfae:	463a      	mov	r2, r7
 800dfb0:	4630      	mov	r0, r6
 800dfb2:	4629      	mov	r1, r5
 800dfb4:	f00c fd87 	bl	801aac6 <memcpy>
 800dfb8:	464a      	mov	r2, r9
 800dfba:	19e9      	adds	r1, r5, r7
 800dfbc:	68a0      	ldr	r0, [r4, #8]
 800dfbe:	f00c fd82 	bl	801aac6 <memcpy>
 800dfc2:	e7a1      	b.n	800df08 <ucdr_serialize_endian_uint32_t+0x74>

0800dfc4 <ucdr_deserialize_uint32_t>:
 800dfc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfc8:	4604      	mov	r4, r0
 800dfca:	460d      	mov	r5, r1
 800dfcc:	2104      	movs	r1, #4
 800dfce:	f001 f857 	bl	800f080 <ucdr_buffer_alignment>
 800dfd2:	4601      	mov	r1, r0
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dfda:	f001 f899 	bl	800f110 <ucdr_advance_buffer>
 800dfde:	2104      	movs	r1, #4
 800dfe0:	4620      	mov	r0, r4
 800dfe2:	f000 ffed 	bl	800efc0 <ucdr_check_buffer_available_for>
 800dfe6:	2800      	cmp	r0, #0
 800dfe8:	d138      	bne.n	800e05c <ucdr_deserialize_uint32_t+0x98>
 800dfea:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800dfee:	42b7      	cmp	r7, r6
 800dff0:	d92f      	bls.n	800e052 <ucdr_deserialize_uint32_t+0x8e>
 800dff2:	6923      	ldr	r3, [r4, #16]
 800dff4:	4620      	mov	r0, r4
 800dff6:	60a7      	str	r7, [r4, #8]
 800dff8:	1bbf      	subs	r7, r7, r6
 800dffa:	443b      	add	r3, r7
 800dffc:	f1c7 0904 	rsb	r9, r7, #4
 800e000:	6123      	str	r3, [r4, #16]
 800e002:	4649      	mov	r1, r9
 800e004:	f000 ffe8 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e008:	2800      	cmp	r0, #0
 800e00a:	d046      	beq.n	800e09a <ucdr_deserialize_uint32_t+0xd6>
 800e00c:	7d23      	ldrb	r3, [r4, #20]
 800e00e:	2b01      	cmp	r3, #1
 800e010:	d05c      	beq.n	800e0cc <ucdr_deserialize_uint32_t+0x108>
 800e012:	78f3      	ldrb	r3, [r6, #3]
 800e014:	702b      	strb	r3, [r5, #0]
 800e016:	2f00      	cmp	r7, #0
 800e018:	d04c      	beq.n	800e0b4 <ucdr_deserialize_uint32_t+0xf0>
 800e01a:	78b3      	ldrb	r3, [r6, #2]
 800e01c:	2f01      	cmp	r7, #1
 800e01e:	706b      	strb	r3, [r5, #1]
 800e020:	f105 0302 	add.w	r3, r5, #2
 800e024:	d04a      	beq.n	800e0bc <ucdr_deserialize_uint32_t+0xf8>
 800e026:	7873      	ldrb	r3, [r6, #1]
 800e028:	2f02      	cmp	r7, #2
 800e02a:	70ab      	strb	r3, [r5, #2]
 800e02c:	f105 0303 	add.w	r3, r5, #3
 800e030:	d048      	beq.n	800e0c4 <ucdr_deserialize_uint32_t+0x100>
 800e032:	7833      	ldrb	r3, [r6, #0]
 800e034:	70eb      	strb	r3, [r5, #3]
 800e036:	6923      	ldr	r3, [r4, #16]
 800e038:	2104      	movs	r1, #4
 800e03a:	68a2      	ldr	r2, [r4, #8]
 800e03c:	3304      	adds	r3, #4
 800e03e:	7da0      	ldrb	r0, [r4, #22]
 800e040:	444a      	add	r2, r9
 800e042:	7561      	strb	r1, [r4, #21]
 800e044:	1bdb      	subs	r3, r3, r7
 800e046:	f080 0001 	eor.w	r0, r0, #1
 800e04a:	60a2      	str	r2, [r4, #8]
 800e04c:	6123      	str	r3, [r4, #16]
 800e04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e052:	2104      	movs	r1, #4
 800e054:	4620      	mov	r0, r4
 800e056:	f000 ffbf 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e05a:	b1b0      	cbz	r0, 800e08a <ucdr_deserialize_uint32_t+0xc6>
 800e05c:	7d23      	ldrb	r3, [r4, #20]
 800e05e:	2b01      	cmp	r3, #1
 800e060:	68a3      	ldr	r3, [r4, #8]
 800e062:	d017      	beq.n	800e094 <ucdr_deserialize_uint32_t+0xd0>
 800e064:	78db      	ldrb	r3, [r3, #3]
 800e066:	702b      	strb	r3, [r5, #0]
 800e068:	68a3      	ldr	r3, [r4, #8]
 800e06a:	789b      	ldrb	r3, [r3, #2]
 800e06c:	706b      	strb	r3, [r5, #1]
 800e06e:	68a3      	ldr	r3, [r4, #8]
 800e070:	785b      	ldrb	r3, [r3, #1]
 800e072:	70ab      	strb	r3, [r5, #2]
 800e074:	68a3      	ldr	r3, [r4, #8]
 800e076:	781b      	ldrb	r3, [r3, #0]
 800e078:	70eb      	strb	r3, [r5, #3]
 800e07a:	2104      	movs	r1, #4
 800e07c:	68a2      	ldr	r2, [r4, #8]
 800e07e:	6923      	ldr	r3, [r4, #16]
 800e080:	440a      	add	r2, r1
 800e082:	7561      	strb	r1, [r4, #21]
 800e084:	440b      	add	r3, r1
 800e086:	60a2      	str	r2, [r4, #8]
 800e088:	6123      	str	r3, [r4, #16]
 800e08a:	7da0      	ldrb	r0, [r4, #22]
 800e08c:	f080 0001 	eor.w	r0, r0, #1
 800e090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	602b      	str	r3, [r5, #0]
 800e098:	e7ef      	b.n	800e07a <ucdr_deserialize_uint32_t+0xb6>
 800e09a:	68a2      	ldr	r2, [r4, #8]
 800e09c:	6923      	ldr	r3, [r4, #16]
 800e09e:	1bd2      	subs	r2, r2, r7
 800e0a0:	7da0      	ldrb	r0, [r4, #22]
 800e0a2:	1bdb      	subs	r3, r3, r7
 800e0a4:	f884 8015 	strb.w	r8, [r4, #21]
 800e0a8:	f080 0001 	eor.w	r0, r0, #1
 800e0ac:	60a2      	str	r2, [r4, #8]
 800e0ae:	6123      	str	r3, [r4, #16]
 800e0b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0b4:	68a3      	ldr	r3, [r4, #8]
 800e0b6:	789b      	ldrb	r3, [r3, #2]
 800e0b8:	706b      	strb	r3, [r5, #1]
 800e0ba:	1cab      	adds	r3, r5, #2
 800e0bc:	68a2      	ldr	r2, [r4, #8]
 800e0be:	7852      	ldrb	r2, [r2, #1]
 800e0c0:	f803 2b01 	strb.w	r2, [r3], #1
 800e0c4:	68a2      	ldr	r2, [r4, #8]
 800e0c6:	7812      	ldrb	r2, [r2, #0]
 800e0c8:	701a      	strb	r2, [r3, #0]
 800e0ca:	e7b4      	b.n	800e036 <ucdr_deserialize_uint32_t+0x72>
 800e0cc:	4631      	mov	r1, r6
 800e0ce:	463a      	mov	r2, r7
 800e0d0:	4628      	mov	r0, r5
 800e0d2:	f00c fcf8 	bl	801aac6 <memcpy>
 800e0d6:	464a      	mov	r2, r9
 800e0d8:	19e8      	adds	r0, r5, r7
 800e0da:	68a1      	ldr	r1, [r4, #8]
 800e0dc:	f00c fcf3 	bl	801aac6 <memcpy>
 800e0e0:	e7a9      	b.n	800e036 <ucdr_deserialize_uint32_t+0x72>
 800e0e2:	bf00      	nop

0800e0e4 <ucdr_deserialize_endian_uint32_t>:
 800e0e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0e8:	4604      	mov	r4, r0
 800e0ea:	460e      	mov	r6, r1
 800e0ec:	2104      	movs	r1, #4
 800e0ee:	4615      	mov	r5, r2
 800e0f0:	f000 ffc6 	bl	800f080 <ucdr_buffer_alignment>
 800e0f4:	4601      	mov	r1, r0
 800e0f6:	4620      	mov	r0, r4
 800e0f8:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e0fc:	f001 f808 	bl	800f110 <ucdr_advance_buffer>
 800e100:	2104      	movs	r1, #4
 800e102:	4620      	mov	r0, r4
 800e104:	f000 ff5c 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e108:	2800      	cmp	r0, #0
 800e10a:	d13c      	bne.n	800e186 <ucdr_deserialize_endian_uint32_t+0xa2>
 800e10c:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800e110:	42bb      	cmp	r3, r7
 800e112:	d933      	bls.n	800e17c <ucdr_deserialize_endian_uint32_t+0x98>
 800e114:	eba3 0907 	sub.w	r9, r3, r7
 800e118:	60a3      	str	r3, [r4, #8]
 800e11a:	6923      	ldr	r3, [r4, #16]
 800e11c:	4620      	mov	r0, r4
 800e11e:	f1c9 0a04 	rsb	sl, r9, #4
 800e122:	444b      	add	r3, r9
 800e124:	4651      	mov	r1, sl
 800e126:	6123      	str	r3, [r4, #16]
 800e128:	f000 ff56 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e12c:	2800      	cmp	r0, #0
 800e12e:	d048      	beq.n	800e1c2 <ucdr_deserialize_endian_uint32_t+0xde>
 800e130:	2e01      	cmp	r6, #1
 800e132:	d061      	beq.n	800e1f8 <ucdr_deserialize_endian_uint32_t+0x114>
 800e134:	78fb      	ldrb	r3, [r7, #3]
 800e136:	702b      	strb	r3, [r5, #0]
 800e138:	f1b9 0f00 	cmp.w	r9, #0
 800e13c:	d050      	beq.n	800e1e0 <ucdr_deserialize_endian_uint32_t+0xfc>
 800e13e:	78bb      	ldrb	r3, [r7, #2]
 800e140:	f1b9 0f01 	cmp.w	r9, #1
 800e144:	706b      	strb	r3, [r5, #1]
 800e146:	f105 0302 	add.w	r3, r5, #2
 800e14a:	d04d      	beq.n	800e1e8 <ucdr_deserialize_endian_uint32_t+0x104>
 800e14c:	787b      	ldrb	r3, [r7, #1]
 800e14e:	f1b9 0f02 	cmp.w	r9, #2
 800e152:	70ab      	strb	r3, [r5, #2]
 800e154:	f105 0303 	add.w	r3, r5, #3
 800e158:	d04a      	beq.n	800e1f0 <ucdr_deserialize_endian_uint32_t+0x10c>
 800e15a:	783b      	ldrb	r3, [r7, #0]
 800e15c:	70eb      	strb	r3, [r5, #3]
 800e15e:	6923      	ldr	r3, [r4, #16]
 800e160:	2104      	movs	r1, #4
 800e162:	68a2      	ldr	r2, [r4, #8]
 800e164:	3304      	adds	r3, #4
 800e166:	7da0      	ldrb	r0, [r4, #22]
 800e168:	4452      	add	r2, sl
 800e16a:	7561      	strb	r1, [r4, #21]
 800e16c:	eba3 0309 	sub.w	r3, r3, r9
 800e170:	f080 0001 	eor.w	r0, r0, #1
 800e174:	60a2      	str	r2, [r4, #8]
 800e176:	6123      	str	r3, [r4, #16]
 800e178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e17c:	2104      	movs	r1, #4
 800e17e:	4620      	mov	r0, r4
 800e180:	f000 ff2a 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e184:	b1a8      	cbz	r0, 800e1b2 <ucdr_deserialize_endian_uint32_t+0xce>
 800e186:	2e01      	cmp	r6, #1
 800e188:	68a3      	ldr	r3, [r4, #8]
 800e18a:	d017      	beq.n	800e1bc <ucdr_deserialize_endian_uint32_t+0xd8>
 800e18c:	78db      	ldrb	r3, [r3, #3]
 800e18e:	702b      	strb	r3, [r5, #0]
 800e190:	68a3      	ldr	r3, [r4, #8]
 800e192:	789b      	ldrb	r3, [r3, #2]
 800e194:	706b      	strb	r3, [r5, #1]
 800e196:	68a3      	ldr	r3, [r4, #8]
 800e198:	785b      	ldrb	r3, [r3, #1]
 800e19a:	70ab      	strb	r3, [r5, #2]
 800e19c:	68a3      	ldr	r3, [r4, #8]
 800e19e:	781b      	ldrb	r3, [r3, #0]
 800e1a0:	70eb      	strb	r3, [r5, #3]
 800e1a2:	2104      	movs	r1, #4
 800e1a4:	68a2      	ldr	r2, [r4, #8]
 800e1a6:	6923      	ldr	r3, [r4, #16]
 800e1a8:	440a      	add	r2, r1
 800e1aa:	7561      	strb	r1, [r4, #21]
 800e1ac:	440b      	add	r3, r1
 800e1ae:	60a2      	str	r2, [r4, #8]
 800e1b0:	6123      	str	r3, [r4, #16]
 800e1b2:	7da0      	ldrb	r0, [r4, #22]
 800e1b4:	f080 0001 	eor.w	r0, r0, #1
 800e1b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	602b      	str	r3, [r5, #0]
 800e1c0:	e7ef      	b.n	800e1a2 <ucdr_deserialize_endian_uint32_t+0xbe>
 800e1c2:	68a2      	ldr	r2, [r4, #8]
 800e1c4:	6923      	ldr	r3, [r4, #16]
 800e1c6:	eba2 0209 	sub.w	r2, r2, r9
 800e1ca:	7da0      	ldrb	r0, [r4, #22]
 800e1cc:	eba3 0309 	sub.w	r3, r3, r9
 800e1d0:	f884 8015 	strb.w	r8, [r4, #21]
 800e1d4:	f080 0001 	eor.w	r0, r0, #1
 800e1d8:	60a2      	str	r2, [r4, #8]
 800e1da:	6123      	str	r3, [r4, #16]
 800e1dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1e0:	68a3      	ldr	r3, [r4, #8]
 800e1e2:	789b      	ldrb	r3, [r3, #2]
 800e1e4:	706b      	strb	r3, [r5, #1]
 800e1e6:	1cab      	adds	r3, r5, #2
 800e1e8:	68a2      	ldr	r2, [r4, #8]
 800e1ea:	7852      	ldrb	r2, [r2, #1]
 800e1ec:	f803 2b01 	strb.w	r2, [r3], #1
 800e1f0:	68a2      	ldr	r2, [r4, #8]
 800e1f2:	7812      	ldrb	r2, [r2, #0]
 800e1f4:	701a      	strb	r2, [r3, #0]
 800e1f6:	e7b2      	b.n	800e15e <ucdr_deserialize_endian_uint32_t+0x7a>
 800e1f8:	4639      	mov	r1, r7
 800e1fa:	464a      	mov	r2, r9
 800e1fc:	4628      	mov	r0, r5
 800e1fe:	f00c fc62 	bl	801aac6 <memcpy>
 800e202:	4652      	mov	r2, sl
 800e204:	eb05 0009 	add.w	r0, r5, r9
 800e208:	68a1      	ldr	r1, [r4, #8]
 800e20a:	f00c fc5c 	bl	801aac6 <memcpy>
 800e20e:	e7a6      	b.n	800e15e <ucdr_deserialize_endian_uint32_t+0x7a>

0800e210 <ucdr_serialize_uint64_t>:
 800e210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e214:	4604      	mov	r4, r0
 800e216:	b082      	sub	sp, #8
 800e218:	2108      	movs	r1, #8
 800e21a:	e9cd 2300 	strd	r2, r3, [sp]
 800e21e:	f000 ff2f 	bl	800f080 <ucdr_buffer_alignment>
 800e222:	4601      	mov	r1, r0
 800e224:	4620      	mov	r0, r4
 800e226:	7d67      	ldrb	r7, [r4, #21]
 800e228:	f000 ff72 	bl	800f110 <ucdr_advance_buffer>
 800e22c:	2108      	movs	r1, #8
 800e22e:	4620      	mov	r0, r4
 800e230:	f000 fec6 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e234:	2800      	cmp	r0, #0
 800e236:	d14e      	bne.n	800e2d6 <ucdr_serialize_uint64_t+0xc6>
 800e238:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e23c:	42ab      	cmp	r3, r5
 800e23e:	d945      	bls.n	800e2cc <ucdr_serialize_uint64_t+0xbc>
 800e240:	1b5e      	subs	r6, r3, r5
 800e242:	60a3      	str	r3, [r4, #8]
 800e244:	6923      	ldr	r3, [r4, #16]
 800e246:	4620      	mov	r0, r4
 800e248:	f1c6 0808 	rsb	r8, r6, #8
 800e24c:	4433      	add	r3, r6
 800e24e:	4641      	mov	r1, r8
 800e250:	6123      	str	r3, [r4, #16]
 800e252:	f000 fec1 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e256:	2800      	cmp	r0, #0
 800e258:	d074      	beq.n	800e344 <ucdr_serialize_uint64_t+0x134>
 800e25a:	7d23      	ldrb	r3, [r4, #20]
 800e25c:	2b01      	cmp	r3, #1
 800e25e:	f000 809b 	beq.w	800e398 <ucdr_serialize_uint64_t+0x188>
 800e262:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e266:	702b      	strb	r3, [r5, #0]
 800e268:	2e00      	cmp	r6, #0
 800e26a:	d078      	beq.n	800e35e <ucdr_serialize_uint64_t+0x14e>
 800e26c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e270:	2e01      	cmp	r6, #1
 800e272:	706b      	strb	r3, [r5, #1]
 800e274:	d077      	beq.n	800e366 <ucdr_serialize_uint64_t+0x156>
 800e276:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e27a:	2e02      	cmp	r6, #2
 800e27c:	70ab      	strb	r3, [r5, #2]
 800e27e:	d076      	beq.n	800e36e <ucdr_serialize_uint64_t+0x15e>
 800e280:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e284:	2e03      	cmp	r6, #3
 800e286:	70eb      	strb	r3, [r5, #3]
 800e288:	d075      	beq.n	800e376 <ucdr_serialize_uint64_t+0x166>
 800e28a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800e28e:	2e04      	cmp	r6, #4
 800e290:	712b      	strb	r3, [r5, #4]
 800e292:	d074      	beq.n	800e37e <ucdr_serialize_uint64_t+0x16e>
 800e294:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800e298:	2e05      	cmp	r6, #5
 800e29a:	716b      	strb	r3, [r5, #5]
 800e29c:	d073      	beq.n	800e386 <ucdr_serialize_uint64_t+0x176>
 800e29e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800e2a2:	2e06      	cmp	r6, #6
 800e2a4:	71ab      	strb	r3, [r5, #6]
 800e2a6:	d072      	beq.n	800e38e <ucdr_serialize_uint64_t+0x17e>
 800e2a8:	f89d 3000 	ldrb.w	r3, [sp]
 800e2ac:	71eb      	strb	r3, [r5, #7]
 800e2ae:	6923      	ldr	r3, [r4, #16]
 800e2b0:	2108      	movs	r1, #8
 800e2b2:	68a2      	ldr	r2, [r4, #8]
 800e2b4:	3308      	adds	r3, #8
 800e2b6:	7da0      	ldrb	r0, [r4, #22]
 800e2b8:	4442      	add	r2, r8
 800e2ba:	7561      	strb	r1, [r4, #21]
 800e2bc:	1b9e      	subs	r6, r3, r6
 800e2be:	f080 0001 	eor.w	r0, r0, #1
 800e2c2:	60a2      	str	r2, [r4, #8]
 800e2c4:	6126      	str	r6, [r4, #16]
 800e2c6:	b002      	add	sp, #8
 800e2c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2cc:	2108      	movs	r1, #8
 800e2ce:	4620      	mov	r0, r4
 800e2d0:	f000 fe82 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e2d4:	b350      	cbz	r0, 800e32c <ucdr_serialize_uint64_t+0x11c>
 800e2d6:	7d23      	ldrb	r3, [r4, #20]
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d02d      	beq.n	800e338 <ucdr_serialize_uint64_t+0x128>
 800e2dc:	68a3      	ldr	r3, [r4, #8]
 800e2de:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e2e2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e2e6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e2ea:	7018      	strb	r0, [r3, #0]
 800e2ec:	68a3      	ldr	r3, [r4, #8]
 800e2ee:	705a      	strb	r2, [r3, #1]
 800e2f0:	68a3      	ldr	r3, [r4, #8]
 800e2f2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e2f6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800e2fa:	7099      	strb	r1, [r3, #2]
 800e2fc:	68a3      	ldr	r3, [r4, #8]
 800e2fe:	70da      	strb	r2, [r3, #3]
 800e300:	68a3      	ldr	r3, [r4, #8]
 800e302:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e306:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800e30a:	7118      	strb	r0, [r3, #4]
 800e30c:	68a3      	ldr	r3, [r4, #8]
 800e30e:	715a      	strb	r2, [r3, #5]
 800e310:	68a3      	ldr	r3, [r4, #8]
 800e312:	f89d 2000 	ldrb.w	r2, [sp]
 800e316:	7199      	strb	r1, [r3, #6]
 800e318:	68a3      	ldr	r3, [r4, #8]
 800e31a:	71da      	strb	r2, [r3, #7]
 800e31c:	2108      	movs	r1, #8
 800e31e:	68a2      	ldr	r2, [r4, #8]
 800e320:	6923      	ldr	r3, [r4, #16]
 800e322:	440a      	add	r2, r1
 800e324:	7561      	strb	r1, [r4, #21]
 800e326:	440b      	add	r3, r1
 800e328:	60a2      	str	r2, [r4, #8]
 800e32a:	6123      	str	r3, [r4, #16]
 800e32c:	7da0      	ldrb	r0, [r4, #22]
 800e32e:	f080 0001 	eor.w	r0, r0, #1
 800e332:	b002      	add	sp, #8
 800e334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e338:	466b      	mov	r3, sp
 800e33a:	68a2      	ldr	r2, [r4, #8]
 800e33c:	cb03      	ldmia	r3!, {r0, r1}
 800e33e:	6010      	str	r0, [r2, #0]
 800e340:	6051      	str	r1, [r2, #4]
 800e342:	e7eb      	b.n	800e31c <ucdr_serialize_uint64_t+0x10c>
 800e344:	68a2      	ldr	r2, [r4, #8]
 800e346:	6923      	ldr	r3, [r4, #16]
 800e348:	7da0      	ldrb	r0, [r4, #22]
 800e34a:	1b92      	subs	r2, r2, r6
 800e34c:	1b9b      	subs	r3, r3, r6
 800e34e:	7567      	strb	r7, [r4, #21]
 800e350:	f080 0001 	eor.w	r0, r0, #1
 800e354:	60a2      	str	r2, [r4, #8]
 800e356:	6123      	str	r3, [r4, #16]
 800e358:	b002      	add	sp, #8
 800e35a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e35e:	68a3      	ldr	r3, [r4, #8]
 800e360:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e364:	701a      	strb	r2, [r3, #0]
 800e366:	68a3      	ldr	r3, [r4, #8]
 800e368:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e36c:	701a      	strb	r2, [r3, #0]
 800e36e:	68a3      	ldr	r3, [r4, #8]
 800e370:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e374:	701a      	strb	r2, [r3, #0]
 800e376:	68a3      	ldr	r3, [r4, #8]
 800e378:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800e37c:	701a      	strb	r2, [r3, #0]
 800e37e:	68a3      	ldr	r3, [r4, #8]
 800e380:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800e384:	701a      	strb	r2, [r3, #0]
 800e386:	68a3      	ldr	r3, [r4, #8]
 800e388:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800e38c:	701a      	strb	r2, [r3, #0]
 800e38e:	68a3      	ldr	r3, [r4, #8]
 800e390:	f89d 2000 	ldrb.w	r2, [sp]
 800e394:	701a      	strb	r2, [r3, #0]
 800e396:	e78a      	b.n	800e2ae <ucdr_serialize_uint64_t+0x9e>
 800e398:	4628      	mov	r0, r5
 800e39a:	466d      	mov	r5, sp
 800e39c:	4632      	mov	r2, r6
 800e39e:	4629      	mov	r1, r5
 800e3a0:	f00c fb91 	bl	801aac6 <memcpy>
 800e3a4:	4642      	mov	r2, r8
 800e3a6:	19a9      	adds	r1, r5, r6
 800e3a8:	68a0      	ldr	r0, [r4, #8]
 800e3aa:	f00c fb8c 	bl	801aac6 <memcpy>
 800e3ae:	e77e      	b.n	800e2ae <ucdr_serialize_uint64_t+0x9e>

0800e3b0 <ucdr_serialize_int16_t>:
 800e3b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3b4:	460b      	mov	r3, r1
 800e3b6:	b082      	sub	sp, #8
 800e3b8:	4604      	mov	r4, r0
 800e3ba:	2102      	movs	r1, #2
 800e3bc:	f8ad 3006 	strh.w	r3, [sp, #6]
 800e3c0:	f000 fe5e 	bl	800f080 <ucdr_buffer_alignment>
 800e3c4:	4601      	mov	r1, r0
 800e3c6:	4620      	mov	r0, r4
 800e3c8:	7d67      	ldrb	r7, [r4, #21]
 800e3ca:	f000 fea1 	bl	800f110 <ucdr_advance_buffer>
 800e3ce:	2102      	movs	r1, #2
 800e3d0:	4620      	mov	r0, r4
 800e3d2:	f000 fdf5 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e3d6:	bb78      	cbnz	r0, 800e438 <ucdr_serialize_int16_t+0x88>
 800e3d8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e3dc:	42ab      	cmp	r3, r5
 800e3de:	d926      	bls.n	800e42e <ucdr_serialize_int16_t+0x7e>
 800e3e0:	1b5e      	subs	r6, r3, r5
 800e3e2:	60a3      	str	r3, [r4, #8]
 800e3e4:	6923      	ldr	r3, [r4, #16]
 800e3e6:	4620      	mov	r0, r4
 800e3e8:	f1c6 0802 	rsb	r8, r6, #2
 800e3ec:	4433      	add	r3, r6
 800e3ee:	4641      	mov	r1, r8
 800e3f0:	6123      	str	r3, [r4, #16]
 800e3f2:	f000 fdf1 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e3f6:	2800      	cmp	r0, #0
 800e3f8:	d03b      	beq.n	800e472 <ucdr_serialize_int16_t+0xc2>
 800e3fa:	7d23      	ldrb	r3, [r4, #20]
 800e3fc:	2b01      	cmp	r3, #1
 800e3fe:	d04a      	beq.n	800e496 <ucdr_serialize_int16_t+0xe6>
 800e400:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e404:	702b      	strb	r3, [r5, #0]
 800e406:	2e00      	cmp	r6, #0
 800e408:	d040      	beq.n	800e48c <ucdr_serialize_int16_t+0xdc>
 800e40a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e40e:	706b      	strb	r3, [r5, #1]
 800e410:	6923      	ldr	r3, [r4, #16]
 800e412:	2102      	movs	r1, #2
 800e414:	68a2      	ldr	r2, [r4, #8]
 800e416:	3302      	adds	r3, #2
 800e418:	7da0      	ldrb	r0, [r4, #22]
 800e41a:	4442      	add	r2, r8
 800e41c:	7561      	strb	r1, [r4, #21]
 800e41e:	1b9e      	subs	r6, r3, r6
 800e420:	f080 0001 	eor.w	r0, r0, #1
 800e424:	60a2      	str	r2, [r4, #8]
 800e426:	6126      	str	r6, [r4, #16]
 800e428:	b002      	add	sp, #8
 800e42a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e42e:	2102      	movs	r1, #2
 800e430:	4620      	mov	r0, r4
 800e432:	f000 fdd1 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e436:	b190      	cbz	r0, 800e45e <ucdr_serialize_int16_t+0xae>
 800e438:	7d23      	ldrb	r3, [r4, #20]
 800e43a:	2b01      	cmp	r3, #1
 800e43c:	68a3      	ldr	r3, [r4, #8]
 800e43e:	d014      	beq.n	800e46a <ucdr_serialize_int16_t+0xba>
 800e440:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800e444:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e448:	7019      	strb	r1, [r3, #0]
 800e44a:	68a3      	ldr	r3, [r4, #8]
 800e44c:	705a      	strb	r2, [r3, #1]
 800e44e:	2102      	movs	r1, #2
 800e450:	68a2      	ldr	r2, [r4, #8]
 800e452:	6923      	ldr	r3, [r4, #16]
 800e454:	440a      	add	r2, r1
 800e456:	7561      	strb	r1, [r4, #21]
 800e458:	440b      	add	r3, r1
 800e45a:	60a2      	str	r2, [r4, #8]
 800e45c:	6123      	str	r3, [r4, #16]
 800e45e:	7da0      	ldrb	r0, [r4, #22]
 800e460:	f080 0001 	eor.w	r0, r0, #1
 800e464:	b002      	add	sp, #8
 800e466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e46a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e46e:	801a      	strh	r2, [r3, #0]
 800e470:	e7ed      	b.n	800e44e <ucdr_serialize_int16_t+0x9e>
 800e472:	68a2      	ldr	r2, [r4, #8]
 800e474:	6923      	ldr	r3, [r4, #16]
 800e476:	7da0      	ldrb	r0, [r4, #22]
 800e478:	1b92      	subs	r2, r2, r6
 800e47a:	1b9b      	subs	r3, r3, r6
 800e47c:	7567      	strb	r7, [r4, #21]
 800e47e:	f080 0001 	eor.w	r0, r0, #1
 800e482:	60a2      	str	r2, [r4, #8]
 800e484:	6123      	str	r3, [r4, #16]
 800e486:	b002      	add	sp, #8
 800e488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e48c:	68a3      	ldr	r3, [r4, #8]
 800e48e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e492:	701a      	strb	r2, [r3, #0]
 800e494:	e7bc      	b.n	800e410 <ucdr_serialize_int16_t+0x60>
 800e496:	4628      	mov	r0, r5
 800e498:	f10d 0506 	add.w	r5, sp, #6
 800e49c:	4632      	mov	r2, r6
 800e49e:	4629      	mov	r1, r5
 800e4a0:	f00c fb11 	bl	801aac6 <memcpy>
 800e4a4:	4642      	mov	r2, r8
 800e4a6:	19a9      	adds	r1, r5, r6
 800e4a8:	68a0      	ldr	r0, [r4, #8]
 800e4aa:	f00c fb0c 	bl	801aac6 <memcpy>
 800e4ae:	e7af      	b.n	800e410 <ucdr_serialize_int16_t+0x60>

0800e4b0 <ucdr_deserialize_int16_t>:
 800e4b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4b4:	4604      	mov	r4, r0
 800e4b6:	460d      	mov	r5, r1
 800e4b8:	2102      	movs	r1, #2
 800e4ba:	f000 fde1 	bl	800f080 <ucdr_buffer_alignment>
 800e4be:	4601      	mov	r1, r0
 800e4c0:	4620      	mov	r0, r4
 800e4c2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e4c6:	f000 fe23 	bl	800f110 <ucdr_advance_buffer>
 800e4ca:	2102      	movs	r1, #2
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	f000 fd77 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e4d2:	bb60      	cbnz	r0, 800e52e <ucdr_deserialize_int16_t+0x7e>
 800e4d4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800e4d8:	42be      	cmp	r6, r7
 800e4da:	d923      	bls.n	800e524 <ucdr_deserialize_int16_t+0x74>
 800e4dc:	6923      	ldr	r3, [r4, #16]
 800e4de:	4620      	mov	r0, r4
 800e4e0:	60a6      	str	r6, [r4, #8]
 800e4e2:	1bf6      	subs	r6, r6, r7
 800e4e4:	4433      	add	r3, r6
 800e4e6:	f1c6 0902 	rsb	r9, r6, #2
 800e4ea:	6123      	str	r3, [r4, #16]
 800e4ec:	4649      	mov	r1, r9
 800e4ee:	f000 fd73 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e4f2:	2800      	cmp	r0, #0
 800e4f4:	d034      	beq.n	800e560 <ucdr_deserialize_int16_t+0xb0>
 800e4f6:	7d23      	ldrb	r3, [r4, #20]
 800e4f8:	2b01      	cmp	r3, #1
 800e4fa:	d042      	beq.n	800e582 <ucdr_deserialize_int16_t+0xd2>
 800e4fc:	787b      	ldrb	r3, [r7, #1]
 800e4fe:	702b      	strb	r3, [r5, #0]
 800e500:	2e00      	cmp	r6, #0
 800e502:	d03a      	beq.n	800e57a <ucdr_deserialize_int16_t+0xca>
 800e504:	783b      	ldrb	r3, [r7, #0]
 800e506:	706b      	strb	r3, [r5, #1]
 800e508:	6923      	ldr	r3, [r4, #16]
 800e50a:	2102      	movs	r1, #2
 800e50c:	68a2      	ldr	r2, [r4, #8]
 800e50e:	3302      	adds	r3, #2
 800e510:	7da0      	ldrb	r0, [r4, #22]
 800e512:	444a      	add	r2, r9
 800e514:	7561      	strb	r1, [r4, #21]
 800e516:	1b9b      	subs	r3, r3, r6
 800e518:	f080 0001 	eor.w	r0, r0, #1
 800e51c:	60a2      	str	r2, [r4, #8]
 800e51e:	6123      	str	r3, [r4, #16]
 800e520:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e524:	2102      	movs	r1, #2
 800e526:	4620      	mov	r0, r4
 800e528:	f000 fd56 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e52c:	b180      	cbz	r0, 800e550 <ucdr_deserialize_int16_t+0xa0>
 800e52e:	7d23      	ldrb	r3, [r4, #20]
 800e530:	2b01      	cmp	r3, #1
 800e532:	68a3      	ldr	r3, [r4, #8]
 800e534:	d011      	beq.n	800e55a <ucdr_deserialize_int16_t+0xaa>
 800e536:	785b      	ldrb	r3, [r3, #1]
 800e538:	702b      	strb	r3, [r5, #0]
 800e53a:	68a3      	ldr	r3, [r4, #8]
 800e53c:	781b      	ldrb	r3, [r3, #0]
 800e53e:	706b      	strb	r3, [r5, #1]
 800e540:	2102      	movs	r1, #2
 800e542:	68a2      	ldr	r2, [r4, #8]
 800e544:	6923      	ldr	r3, [r4, #16]
 800e546:	440a      	add	r2, r1
 800e548:	7561      	strb	r1, [r4, #21]
 800e54a:	440b      	add	r3, r1
 800e54c:	60a2      	str	r2, [r4, #8]
 800e54e:	6123      	str	r3, [r4, #16]
 800e550:	7da0      	ldrb	r0, [r4, #22]
 800e552:	f080 0001 	eor.w	r0, r0, #1
 800e556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e55a:	881b      	ldrh	r3, [r3, #0]
 800e55c:	802b      	strh	r3, [r5, #0]
 800e55e:	e7ef      	b.n	800e540 <ucdr_deserialize_int16_t+0x90>
 800e560:	68a2      	ldr	r2, [r4, #8]
 800e562:	6923      	ldr	r3, [r4, #16]
 800e564:	1b92      	subs	r2, r2, r6
 800e566:	7da0      	ldrb	r0, [r4, #22]
 800e568:	1b9b      	subs	r3, r3, r6
 800e56a:	f884 8015 	strb.w	r8, [r4, #21]
 800e56e:	f080 0001 	eor.w	r0, r0, #1
 800e572:	60a2      	str	r2, [r4, #8]
 800e574:	6123      	str	r3, [r4, #16]
 800e576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e57a:	68a3      	ldr	r3, [r4, #8]
 800e57c:	781b      	ldrb	r3, [r3, #0]
 800e57e:	706b      	strb	r3, [r5, #1]
 800e580:	e7c2      	b.n	800e508 <ucdr_deserialize_int16_t+0x58>
 800e582:	4639      	mov	r1, r7
 800e584:	4632      	mov	r2, r6
 800e586:	4628      	mov	r0, r5
 800e588:	f00c fa9d 	bl	801aac6 <memcpy>
 800e58c:	464a      	mov	r2, r9
 800e58e:	19a8      	adds	r0, r5, r6
 800e590:	68a1      	ldr	r1, [r4, #8]
 800e592:	f00c fa98 	bl	801aac6 <memcpy>
 800e596:	e7b7      	b.n	800e508 <ucdr_deserialize_int16_t+0x58>

0800e598 <ucdr_serialize_int32_t>:
 800e598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e59c:	b082      	sub	sp, #8
 800e59e:	4604      	mov	r4, r0
 800e5a0:	9101      	str	r1, [sp, #4]
 800e5a2:	2104      	movs	r1, #4
 800e5a4:	f000 fd6c 	bl	800f080 <ucdr_buffer_alignment>
 800e5a8:	4601      	mov	r1, r0
 800e5aa:	4620      	mov	r0, r4
 800e5ac:	7d67      	ldrb	r7, [r4, #21]
 800e5ae:	f000 fdaf 	bl	800f110 <ucdr_advance_buffer>
 800e5b2:	2104      	movs	r1, #4
 800e5b4:	4620      	mov	r0, r4
 800e5b6:	f000 fd03 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d139      	bne.n	800e632 <ucdr_serialize_int32_t+0x9a>
 800e5be:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800e5c2:	42ab      	cmp	r3, r5
 800e5c4:	d930      	bls.n	800e628 <ucdr_serialize_int32_t+0x90>
 800e5c6:	1b5e      	subs	r6, r3, r5
 800e5c8:	60a3      	str	r3, [r4, #8]
 800e5ca:	6923      	ldr	r3, [r4, #16]
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	f1c6 0804 	rsb	r8, r6, #4
 800e5d2:	4433      	add	r3, r6
 800e5d4:	4641      	mov	r1, r8
 800e5d6:	6123      	str	r3, [r4, #16]
 800e5d8:	f000 fcfe 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e5dc:	2800      	cmp	r0, #0
 800e5de:	d04c      	beq.n	800e67a <ucdr_serialize_int32_t+0xe2>
 800e5e0:	7d23      	ldrb	r3, [r4, #20]
 800e5e2:	2b01      	cmp	r3, #1
 800e5e4:	d063      	beq.n	800e6ae <ucdr_serialize_int32_t+0x116>
 800e5e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e5ea:	702b      	strb	r3, [r5, #0]
 800e5ec:	2e00      	cmp	r6, #0
 800e5ee:	d051      	beq.n	800e694 <ucdr_serialize_int32_t+0xfc>
 800e5f0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e5f4:	2e01      	cmp	r6, #1
 800e5f6:	706b      	strb	r3, [r5, #1]
 800e5f8:	d050      	beq.n	800e69c <ucdr_serialize_int32_t+0x104>
 800e5fa:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e5fe:	2e02      	cmp	r6, #2
 800e600:	70ab      	strb	r3, [r5, #2]
 800e602:	d04f      	beq.n	800e6a4 <ucdr_serialize_int32_t+0x10c>
 800e604:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e608:	70eb      	strb	r3, [r5, #3]
 800e60a:	6923      	ldr	r3, [r4, #16]
 800e60c:	2104      	movs	r1, #4
 800e60e:	68a2      	ldr	r2, [r4, #8]
 800e610:	3304      	adds	r3, #4
 800e612:	7da0      	ldrb	r0, [r4, #22]
 800e614:	4442      	add	r2, r8
 800e616:	7561      	strb	r1, [r4, #21]
 800e618:	1b9e      	subs	r6, r3, r6
 800e61a:	f080 0001 	eor.w	r0, r0, #1
 800e61e:	60a2      	str	r2, [r4, #8]
 800e620:	6126      	str	r6, [r4, #16]
 800e622:	b002      	add	sp, #8
 800e624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e628:	2104      	movs	r1, #4
 800e62a:	4620      	mov	r0, r4
 800e62c:	f000 fcd4 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e630:	b1d0      	cbz	r0, 800e668 <ucdr_serialize_int32_t+0xd0>
 800e632:	7d23      	ldrb	r3, [r4, #20]
 800e634:	2b01      	cmp	r3, #1
 800e636:	68a3      	ldr	r3, [r4, #8]
 800e638:	d01c      	beq.n	800e674 <ucdr_serialize_int32_t+0xdc>
 800e63a:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e63e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e642:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e646:	7018      	strb	r0, [r3, #0]
 800e648:	68a3      	ldr	r3, [r4, #8]
 800e64a:	705a      	strb	r2, [r3, #1]
 800e64c:	68a3      	ldr	r3, [r4, #8]
 800e64e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e652:	7099      	strb	r1, [r3, #2]
 800e654:	68a3      	ldr	r3, [r4, #8]
 800e656:	70da      	strb	r2, [r3, #3]
 800e658:	2104      	movs	r1, #4
 800e65a:	68a2      	ldr	r2, [r4, #8]
 800e65c:	6923      	ldr	r3, [r4, #16]
 800e65e:	440a      	add	r2, r1
 800e660:	7561      	strb	r1, [r4, #21]
 800e662:	440b      	add	r3, r1
 800e664:	60a2      	str	r2, [r4, #8]
 800e666:	6123      	str	r3, [r4, #16]
 800e668:	7da0      	ldrb	r0, [r4, #22]
 800e66a:	f080 0001 	eor.w	r0, r0, #1
 800e66e:	b002      	add	sp, #8
 800e670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e674:	9a01      	ldr	r2, [sp, #4]
 800e676:	601a      	str	r2, [r3, #0]
 800e678:	e7ee      	b.n	800e658 <ucdr_serialize_int32_t+0xc0>
 800e67a:	68a2      	ldr	r2, [r4, #8]
 800e67c:	6923      	ldr	r3, [r4, #16]
 800e67e:	7da0      	ldrb	r0, [r4, #22]
 800e680:	1b92      	subs	r2, r2, r6
 800e682:	1b9b      	subs	r3, r3, r6
 800e684:	7567      	strb	r7, [r4, #21]
 800e686:	f080 0001 	eor.w	r0, r0, #1
 800e68a:	60a2      	str	r2, [r4, #8]
 800e68c:	6123      	str	r3, [r4, #16]
 800e68e:	b002      	add	sp, #8
 800e690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e694:	68a3      	ldr	r3, [r4, #8]
 800e696:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e69a:	701a      	strb	r2, [r3, #0]
 800e69c:	68a3      	ldr	r3, [r4, #8]
 800e69e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e6a2:	701a      	strb	r2, [r3, #0]
 800e6a4:	68a3      	ldr	r3, [r4, #8]
 800e6a6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e6aa:	701a      	strb	r2, [r3, #0]
 800e6ac:	e7ad      	b.n	800e60a <ucdr_serialize_int32_t+0x72>
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	ad01      	add	r5, sp, #4
 800e6b2:	4632      	mov	r2, r6
 800e6b4:	4629      	mov	r1, r5
 800e6b6:	f00c fa06 	bl	801aac6 <memcpy>
 800e6ba:	4642      	mov	r2, r8
 800e6bc:	19a9      	adds	r1, r5, r6
 800e6be:	68a0      	ldr	r0, [r4, #8]
 800e6c0:	f00c fa01 	bl	801aac6 <memcpy>
 800e6c4:	e7a1      	b.n	800e60a <ucdr_serialize_int32_t+0x72>
 800e6c6:	bf00      	nop

0800e6c8 <ucdr_serialize_endian_int32_t>:
 800e6c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e6cc:	4604      	mov	r4, r0
 800e6ce:	b083      	sub	sp, #12
 800e6d0:	460d      	mov	r5, r1
 800e6d2:	2104      	movs	r1, #4
 800e6d4:	9201      	str	r2, [sp, #4]
 800e6d6:	f000 fcd3 	bl	800f080 <ucdr_buffer_alignment>
 800e6da:	4601      	mov	r1, r0
 800e6dc:	4620      	mov	r0, r4
 800e6de:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e6e2:	f000 fd15 	bl	800f110 <ucdr_advance_buffer>
 800e6e6:	2104      	movs	r1, #4
 800e6e8:	4620      	mov	r0, r4
 800e6ea:	f000 fc69 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e6ee:	2800      	cmp	r0, #0
 800e6f0:	d138      	bne.n	800e764 <ucdr_serialize_endian_int32_t+0x9c>
 800e6f2:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800e6f6:	42b7      	cmp	r7, r6
 800e6f8:	d92f      	bls.n	800e75a <ucdr_serialize_endian_int32_t+0x92>
 800e6fa:	6923      	ldr	r3, [r4, #16]
 800e6fc:	4620      	mov	r0, r4
 800e6fe:	60a7      	str	r7, [r4, #8]
 800e700:	1bbf      	subs	r7, r7, r6
 800e702:	443b      	add	r3, r7
 800e704:	f1c7 0904 	rsb	r9, r7, #4
 800e708:	6123      	str	r3, [r4, #16]
 800e70a:	4649      	mov	r1, r9
 800e70c:	f000 fc64 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e710:	2800      	cmp	r0, #0
 800e712:	d04a      	beq.n	800e7aa <ucdr_serialize_endian_int32_t+0xe2>
 800e714:	2d01      	cmp	r5, #1
 800e716:	d063      	beq.n	800e7e0 <ucdr_serialize_endian_int32_t+0x118>
 800e718:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800e71c:	7033      	strb	r3, [r6, #0]
 800e71e:	2f00      	cmp	r7, #0
 800e720:	d051      	beq.n	800e7c6 <ucdr_serialize_endian_int32_t+0xfe>
 800e722:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800e726:	2f01      	cmp	r7, #1
 800e728:	7073      	strb	r3, [r6, #1]
 800e72a:	d050      	beq.n	800e7ce <ucdr_serialize_endian_int32_t+0x106>
 800e72c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e730:	2f02      	cmp	r7, #2
 800e732:	70b3      	strb	r3, [r6, #2]
 800e734:	d04f      	beq.n	800e7d6 <ucdr_serialize_endian_int32_t+0x10e>
 800e736:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e73a:	70f3      	strb	r3, [r6, #3]
 800e73c:	6923      	ldr	r3, [r4, #16]
 800e73e:	2104      	movs	r1, #4
 800e740:	68a2      	ldr	r2, [r4, #8]
 800e742:	7da0      	ldrb	r0, [r4, #22]
 800e744:	3304      	adds	r3, #4
 800e746:	444a      	add	r2, r9
 800e748:	7561      	strb	r1, [r4, #21]
 800e74a:	1bdb      	subs	r3, r3, r7
 800e74c:	f080 0001 	eor.w	r0, r0, #1
 800e750:	60a2      	str	r2, [r4, #8]
 800e752:	6123      	str	r3, [r4, #16]
 800e754:	b003      	add	sp, #12
 800e756:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e75a:	2104      	movs	r1, #4
 800e75c:	4620      	mov	r0, r4
 800e75e:	f000 fc3b 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e762:	b1c8      	cbz	r0, 800e798 <ucdr_serialize_endian_int32_t+0xd0>
 800e764:	2d01      	cmp	r5, #1
 800e766:	68a3      	ldr	r3, [r4, #8]
 800e768:	d01c      	beq.n	800e7a4 <ucdr_serialize_endian_int32_t+0xdc>
 800e76a:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800e76e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e772:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800e776:	7018      	strb	r0, [r3, #0]
 800e778:	68a3      	ldr	r3, [r4, #8]
 800e77a:	705a      	strb	r2, [r3, #1]
 800e77c:	68a3      	ldr	r3, [r4, #8]
 800e77e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e782:	7099      	strb	r1, [r3, #2]
 800e784:	68a3      	ldr	r3, [r4, #8]
 800e786:	70da      	strb	r2, [r3, #3]
 800e788:	2104      	movs	r1, #4
 800e78a:	68a2      	ldr	r2, [r4, #8]
 800e78c:	6923      	ldr	r3, [r4, #16]
 800e78e:	440a      	add	r2, r1
 800e790:	7561      	strb	r1, [r4, #21]
 800e792:	440b      	add	r3, r1
 800e794:	60a2      	str	r2, [r4, #8]
 800e796:	6123      	str	r3, [r4, #16]
 800e798:	7da0      	ldrb	r0, [r4, #22]
 800e79a:	f080 0001 	eor.w	r0, r0, #1
 800e79e:	b003      	add	sp, #12
 800e7a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7a4:	9a01      	ldr	r2, [sp, #4]
 800e7a6:	601a      	str	r2, [r3, #0]
 800e7a8:	e7ee      	b.n	800e788 <ucdr_serialize_endian_int32_t+0xc0>
 800e7aa:	68a2      	ldr	r2, [r4, #8]
 800e7ac:	6923      	ldr	r3, [r4, #16]
 800e7ae:	7da0      	ldrb	r0, [r4, #22]
 800e7b0:	1bd2      	subs	r2, r2, r7
 800e7b2:	1bdb      	subs	r3, r3, r7
 800e7b4:	f884 8015 	strb.w	r8, [r4, #21]
 800e7b8:	f080 0001 	eor.w	r0, r0, #1
 800e7bc:	60a2      	str	r2, [r4, #8]
 800e7be:	6123      	str	r3, [r4, #16]
 800e7c0:	b003      	add	sp, #12
 800e7c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7c6:	68a3      	ldr	r3, [r4, #8]
 800e7c8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800e7cc:	701a      	strb	r2, [r3, #0]
 800e7ce:	68a3      	ldr	r3, [r4, #8]
 800e7d0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800e7d4:	701a      	strb	r2, [r3, #0]
 800e7d6:	68a3      	ldr	r3, [r4, #8]
 800e7d8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800e7dc:	701a      	strb	r2, [r3, #0]
 800e7de:	e7ad      	b.n	800e73c <ucdr_serialize_endian_int32_t+0x74>
 800e7e0:	ad01      	add	r5, sp, #4
 800e7e2:	463a      	mov	r2, r7
 800e7e4:	4630      	mov	r0, r6
 800e7e6:	4629      	mov	r1, r5
 800e7e8:	f00c f96d 	bl	801aac6 <memcpy>
 800e7ec:	464a      	mov	r2, r9
 800e7ee:	19e9      	adds	r1, r5, r7
 800e7f0:	68a0      	ldr	r0, [r4, #8]
 800e7f2:	f00c f968 	bl	801aac6 <memcpy>
 800e7f6:	e7a1      	b.n	800e73c <ucdr_serialize_endian_int32_t+0x74>

0800e7f8 <ucdr_deserialize_int32_t>:
 800e7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7fc:	4604      	mov	r4, r0
 800e7fe:	460d      	mov	r5, r1
 800e800:	2104      	movs	r1, #4
 800e802:	f000 fc3d 	bl	800f080 <ucdr_buffer_alignment>
 800e806:	4601      	mov	r1, r0
 800e808:	4620      	mov	r0, r4
 800e80a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e80e:	f000 fc7f 	bl	800f110 <ucdr_advance_buffer>
 800e812:	2104      	movs	r1, #4
 800e814:	4620      	mov	r0, r4
 800e816:	f000 fbd3 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e81a:	2800      	cmp	r0, #0
 800e81c:	d138      	bne.n	800e890 <ucdr_deserialize_int32_t+0x98>
 800e81e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800e822:	42b7      	cmp	r7, r6
 800e824:	d92f      	bls.n	800e886 <ucdr_deserialize_int32_t+0x8e>
 800e826:	6923      	ldr	r3, [r4, #16]
 800e828:	4620      	mov	r0, r4
 800e82a:	60a7      	str	r7, [r4, #8]
 800e82c:	1bbf      	subs	r7, r7, r6
 800e82e:	443b      	add	r3, r7
 800e830:	f1c7 0904 	rsb	r9, r7, #4
 800e834:	6123      	str	r3, [r4, #16]
 800e836:	4649      	mov	r1, r9
 800e838:	f000 fbce 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	d046      	beq.n	800e8ce <ucdr_deserialize_int32_t+0xd6>
 800e840:	7d23      	ldrb	r3, [r4, #20]
 800e842:	2b01      	cmp	r3, #1
 800e844:	d05c      	beq.n	800e900 <ucdr_deserialize_int32_t+0x108>
 800e846:	78f3      	ldrb	r3, [r6, #3]
 800e848:	702b      	strb	r3, [r5, #0]
 800e84a:	2f00      	cmp	r7, #0
 800e84c:	d04c      	beq.n	800e8e8 <ucdr_deserialize_int32_t+0xf0>
 800e84e:	78b3      	ldrb	r3, [r6, #2]
 800e850:	2f01      	cmp	r7, #1
 800e852:	706b      	strb	r3, [r5, #1]
 800e854:	f105 0302 	add.w	r3, r5, #2
 800e858:	d04a      	beq.n	800e8f0 <ucdr_deserialize_int32_t+0xf8>
 800e85a:	7873      	ldrb	r3, [r6, #1]
 800e85c:	2f02      	cmp	r7, #2
 800e85e:	70ab      	strb	r3, [r5, #2]
 800e860:	f105 0303 	add.w	r3, r5, #3
 800e864:	d048      	beq.n	800e8f8 <ucdr_deserialize_int32_t+0x100>
 800e866:	7833      	ldrb	r3, [r6, #0]
 800e868:	70eb      	strb	r3, [r5, #3]
 800e86a:	6923      	ldr	r3, [r4, #16]
 800e86c:	2104      	movs	r1, #4
 800e86e:	68a2      	ldr	r2, [r4, #8]
 800e870:	3304      	adds	r3, #4
 800e872:	7da0      	ldrb	r0, [r4, #22]
 800e874:	444a      	add	r2, r9
 800e876:	7561      	strb	r1, [r4, #21]
 800e878:	1bdb      	subs	r3, r3, r7
 800e87a:	f080 0001 	eor.w	r0, r0, #1
 800e87e:	60a2      	str	r2, [r4, #8]
 800e880:	6123      	str	r3, [r4, #16]
 800e882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e886:	2104      	movs	r1, #4
 800e888:	4620      	mov	r0, r4
 800e88a:	f000 fba5 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e88e:	b1b0      	cbz	r0, 800e8be <ucdr_deserialize_int32_t+0xc6>
 800e890:	7d23      	ldrb	r3, [r4, #20]
 800e892:	2b01      	cmp	r3, #1
 800e894:	68a3      	ldr	r3, [r4, #8]
 800e896:	d017      	beq.n	800e8c8 <ucdr_deserialize_int32_t+0xd0>
 800e898:	78db      	ldrb	r3, [r3, #3]
 800e89a:	702b      	strb	r3, [r5, #0]
 800e89c:	68a3      	ldr	r3, [r4, #8]
 800e89e:	789b      	ldrb	r3, [r3, #2]
 800e8a0:	706b      	strb	r3, [r5, #1]
 800e8a2:	68a3      	ldr	r3, [r4, #8]
 800e8a4:	785b      	ldrb	r3, [r3, #1]
 800e8a6:	70ab      	strb	r3, [r5, #2]
 800e8a8:	68a3      	ldr	r3, [r4, #8]
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	70eb      	strb	r3, [r5, #3]
 800e8ae:	2104      	movs	r1, #4
 800e8b0:	68a2      	ldr	r2, [r4, #8]
 800e8b2:	6923      	ldr	r3, [r4, #16]
 800e8b4:	440a      	add	r2, r1
 800e8b6:	7561      	strb	r1, [r4, #21]
 800e8b8:	440b      	add	r3, r1
 800e8ba:	60a2      	str	r2, [r4, #8]
 800e8bc:	6123      	str	r3, [r4, #16]
 800e8be:	7da0      	ldrb	r0, [r4, #22]
 800e8c0:	f080 0001 	eor.w	r0, r0, #1
 800e8c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	602b      	str	r3, [r5, #0]
 800e8cc:	e7ef      	b.n	800e8ae <ucdr_deserialize_int32_t+0xb6>
 800e8ce:	68a2      	ldr	r2, [r4, #8]
 800e8d0:	6923      	ldr	r3, [r4, #16]
 800e8d2:	1bd2      	subs	r2, r2, r7
 800e8d4:	7da0      	ldrb	r0, [r4, #22]
 800e8d6:	1bdb      	subs	r3, r3, r7
 800e8d8:	f884 8015 	strb.w	r8, [r4, #21]
 800e8dc:	f080 0001 	eor.w	r0, r0, #1
 800e8e0:	60a2      	str	r2, [r4, #8]
 800e8e2:	6123      	str	r3, [r4, #16]
 800e8e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8e8:	68a3      	ldr	r3, [r4, #8]
 800e8ea:	789b      	ldrb	r3, [r3, #2]
 800e8ec:	706b      	strb	r3, [r5, #1]
 800e8ee:	1cab      	adds	r3, r5, #2
 800e8f0:	68a2      	ldr	r2, [r4, #8]
 800e8f2:	7852      	ldrb	r2, [r2, #1]
 800e8f4:	f803 2b01 	strb.w	r2, [r3], #1
 800e8f8:	68a2      	ldr	r2, [r4, #8]
 800e8fa:	7812      	ldrb	r2, [r2, #0]
 800e8fc:	701a      	strb	r2, [r3, #0]
 800e8fe:	e7b4      	b.n	800e86a <ucdr_deserialize_int32_t+0x72>
 800e900:	4631      	mov	r1, r6
 800e902:	463a      	mov	r2, r7
 800e904:	4628      	mov	r0, r5
 800e906:	f00c f8de 	bl	801aac6 <memcpy>
 800e90a:	464a      	mov	r2, r9
 800e90c:	19e8      	adds	r0, r5, r7
 800e90e:	68a1      	ldr	r1, [r4, #8]
 800e910:	f00c f8d9 	bl	801aac6 <memcpy>
 800e914:	e7a9      	b.n	800e86a <ucdr_deserialize_int32_t+0x72>
 800e916:	bf00      	nop

0800e918 <ucdr_deserialize_endian_int32_t>:
 800e918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e91c:	4604      	mov	r4, r0
 800e91e:	460e      	mov	r6, r1
 800e920:	2104      	movs	r1, #4
 800e922:	4615      	mov	r5, r2
 800e924:	f000 fbac 	bl	800f080 <ucdr_buffer_alignment>
 800e928:	4601      	mov	r1, r0
 800e92a:	4620      	mov	r0, r4
 800e92c:	f894 8015 	ldrb.w	r8, [r4, #21]
 800e930:	f000 fbee 	bl	800f110 <ucdr_advance_buffer>
 800e934:	2104      	movs	r1, #4
 800e936:	4620      	mov	r0, r4
 800e938:	f000 fb42 	bl	800efc0 <ucdr_check_buffer_available_for>
 800e93c:	2800      	cmp	r0, #0
 800e93e:	d13c      	bne.n	800e9ba <ucdr_deserialize_endian_int32_t+0xa2>
 800e940:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800e944:	42bb      	cmp	r3, r7
 800e946:	d933      	bls.n	800e9b0 <ucdr_deserialize_endian_int32_t+0x98>
 800e948:	eba3 0907 	sub.w	r9, r3, r7
 800e94c:	60a3      	str	r3, [r4, #8]
 800e94e:	6923      	ldr	r3, [r4, #16]
 800e950:	4620      	mov	r0, r4
 800e952:	f1c9 0a04 	rsb	sl, r9, #4
 800e956:	444b      	add	r3, r9
 800e958:	4651      	mov	r1, sl
 800e95a:	6123      	str	r3, [r4, #16]
 800e95c:	f000 fb3c 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e960:	2800      	cmp	r0, #0
 800e962:	d048      	beq.n	800e9f6 <ucdr_deserialize_endian_int32_t+0xde>
 800e964:	2e01      	cmp	r6, #1
 800e966:	d061      	beq.n	800ea2c <ucdr_deserialize_endian_int32_t+0x114>
 800e968:	78fb      	ldrb	r3, [r7, #3]
 800e96a:	702b      	strb	r3, [r5, #0]
 800e96c:	f1b9 0f00 	cmp.w	r9, #0
 800e970:	d050      	beq.n	800ea14 <ucdr_deserialize_endian_int32_t+0xfc>
 800e972:	78bb      	ldrb	r3, [r7, #2]
 800e974:	f1b9 0f01 	cmp.w	r9, #1
 800e978:	706b      	strb	r3, [r5, #1]
 800e97a:	f105 0302 	add.w	r3, r5, #2
 800e97e:	d04d      	beq.n	800ea1c <ucdr_deserialize_endian_int32_t+0x104>
 800e980:	787b      	ldrb	r3, [r7, #1]
 800e982:	f1b9 0f02 	cmp.w	r9, #2
 800e986:	70ab      	strb	r3, [r5, #2]
 800e988:	f105 0303 	add.w	r3, r5, #3
 800e98c:	d04a      	beq.n	800ea24 <ucdr_deserialize_endian_int32_t+0x10c>
 800e98e:	783b      	ldrb	r3, [r7, #0]
 800e990:	70eb      	strb	r3, [r5, #3]
 800e992:	6923      	ldr	r3, [r4, #16]
 800e994:	2104      	movs	r1, #4
 800e996:	68a2      	ldr	r2, [r4, #8]
 800e998:	3304      	adds	r3, #4
 800e99a:	7da0      	ldrb	r0, [r4, #22]
 800e99c:	4452      	add	r2, sl
 800e99e:	7561      	strb	r1, [r4, #21]
 800e9a0:	eba3 0309 	sub.w	r3, r3, r9
 800e9a4:	f080 0001 	eor.w	r0, r0, #1
 800e9a8:	60a2      	str	r2, [r4, #8]
 800e9aa:	6123      	str	r3, [r4, #16]
 800e9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9b0:	2104      	movs	r1, #4
 800e9b2:	4620      	mov	r0, r4
 800e9b4:	f000 fb10 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800e9b8:	b1a8      	cbz	r0, 800e9e6 <ucdr_deserialize_endian_int32_t+0xce>
 800e9ba:	2e01      	cmp	r6, #1
 800e9bc:	68a3      	ldr	r3, [r4, #8]
 800e9be:	d017      	beq.n	800e9f0 <ucdr_deserialize_endian_int32_t+0xd8>
 800e9c0:	78db      	ldrb	r3, [r3, #3]
 800e9c2:	702b      	strb	r3, [r5, #0]
 800e9c4:	68a3      	ldr	r3, [r4, #8]
 800e9c6:	789b      	ldrb	r3, [r3, #2]
 800e9c8:	706b      	strb	r3, [r5, #1]
 800e9ca:	68a3      	ldr	r3, [r4, #8]
 800e9cc:	785b      	ldrb	r3, [r3, #1]
 800e9ce:	70ab      	strb	r3, [r5, #2]
 800e9d0:	68a3      	ldr	r3, [r4, #8]
 800e9d2:	781b      	ldrb	r3, [r3, #0]
 800e9d4:	70eb      	strb	r3, [r5, #3]
 800e9d6:	2104      	movs	r1, #4
 800e9d8:	68a2      	ldr	r2, [r4, #8]
 800e9da:	6923      	ldr	r3, [r4, #16]
 800e9dc:	440a      	add	r2, r1
 800e9de:	7561      	strb	r1, [r4, #21]
 800e9e0:	440b      	add	r3, r1
 800e9e2:	60a2      	str	r2, [r4, #8]
 800e9e4:	6123      	str	r3, [r4, #16]
 800e9e6:	7da0      	ldrb	r0, [r4, #22]
 800e9e8:	f080 0001 	eor.w	r0, r0, #1
 800e9ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	602b      	str	r3, [r5, #0]
 800e9f4:	e7ef      	b.n	800e9d6 <ucdr_deserialize_endian_int32_t+0xbe>
 800e9f6:	68a2      	ldr	r2, [r4, #8]
 800e9f8:	6923      	ldr	r3, [r4, #16]
 800e9fa:	eba2 0209 	sub.w	r2, r2, r9
 800e9fe:	7da0      	ldrb	r0, [r4, #22]
 800ea00:	eba3 0309 	sub.w	r3, r3, r9
 800ea04:	f884 8015 	strb.w	r8, [r4, #21]
 800ea08:	f080 0001 	eor.w	r0, r0, #1
 800ea0c:	60a2      	str	r2, [r4, #8]
 800ea0e:	6123      	str	r3, [r4, #16]
 800ea10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea14:	68a3      	ldr	r3, [r4, #8]
 800ea16:	789b      	ldrb	r3, [r3, #2]
 800ea18:	706b      	strb	r3, [r5, #1]
 800ea1a:	1cab      	adds	r3, r5, #2
 800ea1c:	68a2      	ldr	r2, [r4, #8]
 800ea1e:	7852      	ldrb	r2, [r2, #1]
 800ea20:	f803 2b01 	strb.w	r2, [r3], #1
 800ea24:	68a2      	ldr	r2, [r4, #8]
 800ea26:	7812      	ldrb	r2, [r2, #0]
 800ea28:	701a      	strb	r2, [r3, #0]
 800ea2a:	e7b2      	b.n	800e992 <ucdr_deserialize_endian_int32_t+0x7a>
 800ea2c:	4639      	mov	r1, r7
 800ea2e:	464a      	mov	r2, r9
 800ea30:	4628      	mov	r0, r5
 800ea32:	f00c f848 	bl	801aac6 <memcpy>
 800ea36:	4652      	mov	r2, sl
 800ea38:	eb05 0009 	add.w	r0, r5, r9
 800ea3c:	68a1      	ldr	r1, [r4, #8]
 800ea3e:	f00c f842 	bl	801aac6 <memcpy>
 800ea42:	e7a6      	b.n	800e992 <ucdr_deserialize_endian_int32_t+0x7a>

0800ea44 <ucdr_serialize_int64_t>:
 800ea44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea48:	4604      	mov	r4, r0
 800ea4a:	b082      	sub	sp, #8
 800ea4c:	2108      	movs	r1, #8
 800ea4e:	e9cd 2300 	strd	r2, r3, [sp]
 800ea52:	f000 fb15 	bl	800f080 <ucdr_buffer_alignment>
 800ea56:	4601      	mov	r1, r0
 800ea58:	4620      	mov	r0, r4
 800ea5a:	7d67      	ldrb	r7, [r4, #21]
 800ea5c:	f000 fb58 	bl	800f110 <ucdr_advance_buffer>
 800ea60:	2108      	movs	r1, #8
 800ea62:	4620      	mov	r0, r4
 800ea64:	f000 faac 	bl	800efc0 <ucdr_check_buffer_available_for>
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	d14e      	bne.n	800eb0a <ucdr_serialize_int64_t+0xc6>
 800ea6c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800ea70:	42ab      	cmp	r3, r5
 800ea72:	d945      	bls.n	800eb00 <ucdr_serialize_int64_t+0xbc>
 800ea74:	1b5e      	subs	r6, r3, r5
 800ea76:	60a3      	str	r3, [r4, #8]
 800ea78:	6923      	ldr	r3, [r4, #16]
 800ea7a:	4620      	mov	r0, r4
 800ea7c:	f1c6 0808 	rsb	r8, r6, #8
 800ea80:	4433      	add	r3, r6
 800ea82:	4641      	mov	r1, r8
 800ea84:	6123      	str	r3, [r4, #16]
 800ea86:	f000 faa7 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800ea8a:	2800      	cmp	r0, #0
 800ea8c:	d074      	beq.n	800eb78 <ucdr_serialize_int64_t+0x134>
 800ea8e:	7d23      	ldrb	r3, [r4, #20]
 800ea90:	2b01      	cmp	r3, #1
 800ea92:	f000 809b 	beq.w	800ebcc <ucdr_serialize_int64_t+0x188>
 800ea96:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ea9a:	702b      	strb	r3, [r5, #0]
 800ea9c:	2e00      	cmp	r6, #0
 800ea9e:	d078      	beq.n	800eb92 <ucdr_serialize_int64_t+0x14e>
 800eaa0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800eaa4:	2e01      	cmp	r6, #1
 800eaa6:	706b      	strb	r3, [r5, #1]
 800eaa8:	d077      	beq.n	800eb9a <ucdr_serialize_int64_t+0x156>
 800eaaa:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800eaae:	2e02      	cmp	r6, #2
 800eab0:	70ab      	strb	r3, [r5, #2]
 800eab2:	d076      	beq.n	800eba2 <ucdr_serialize_int64_t+0x15e>
 800eab4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800eab8:	2e03      	cmp	r6, #3
 800eaba:	70eb      	strb	r3, [r5, #3]
 800eabc:	d075      	beq.n	800ebaa <ucdr_serialize_int64_t+0x166>
 800eabe:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800eac2:	2e04      	cmp	r6, #4
 800eac4:	712b      	strb	r3, [r5, #4]
 800eac6:	d074      	beq.n	800ebb2 <ucdr_serialize_int64_t+0x16e>
 800eac8:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800eacc:	2e05      	cmp	r6, #5
 800eace:	716b      	strb	r3, [r5, #5]
 800ead0:	d073      	beq.n	800ebba <ucdr_serialize_int64_t+0x176>
 800ead2:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800ead6:	2e06      	cmp	r6, #6
 800ead8:	71ab      	strb	r3, [r5, #6]
 800eada:	d072      	beq.n	800ebc2 <ucdr_serialize_int64_t+0x17e>
 800eadc:	f89d 3000 	ldrb.w	r3, [sp]
 800eae0:	71eb      	strb	r3, [r5, #7]
 800eae2:	6923      	ldr	r3, [r4, #16]
 800eae4:	2108      	movs	r1, #8
 800eae6:	68a2      	ldr	r2, [r4, #8]
 800eae8:	3308      	adds	r3, #8
 800eaea:	7da0      	ldrb	r0, [r4, #22]
 800eaec:	4442      	add	r2, r8
 800eaee:	7561      	strb	r1, [r4, #21]
 800eaf0:	1b9e      	subs	r6, r3, r6
 800eaf2:	f080 0001 	eor.w	r0, r0, #1
 800eaf6:	60a2      	str	r2, [r4, #8]
 800eaf8:	6126      	str	r6, [r4, #16]
 800eafa:	b002      	add	sp, #8
 800eafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb00:	2108      	movs	r1, #8
 800eb02:	4620      	mov	r0, r4
 800eb04:	f000 fa68 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800eb08:	b350      	cbz	r0, 800eb60 <ucdr_serialize_int64_t+0x11c>
 800eb0a:	7d23      	ldrb	r3, [r4, #20]
 800eb0c:	2b01      	cmp	r3, #1
 800eb0e:	d02d      	beq.n	800eb6c <ucdr_serialize_int64_t+0x128>
 800eb10:	68a3      	ldr	r3, [r4, #8]
 800eb12:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800eb16:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800eb1a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800eb1e:	7018      	strb	r0, [r3, #0]
 800eb20:	68a3      	ldr	r3, [r4, #8]
 800eb22:	705a      	strb	r2, [r3, #1]
 800eb24:	68a3      	ldr	r3, [r4, #8]
 800eb26:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800eb2a:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800eb2e:	7099      	strb	r1, [r3, #2]
 800eb30:	68a3      	ldr	r3, [r4, #8]
 800eb32:	70da      	strb	r2, [r3, #3]
 800eb34:	68a3      	ldr	r3, [r4, #8]
 800eb36:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800eb3a:	f89d 1001 	ldrb.w	r1, [sp, #1]
 800eb3e:	7118      	strb	r0, [r3, #4]
 800eb40:	68a3      	ldr	r3, [r4, #8]
 800eb42:	715a      	strb	r2, [r3, #5]
 800eb44:	68a3      	ldr	r3, [r4, #8]
 800eb46:	f89d 2000 	ldrb.w	r2, [sp]
 800eb4a:	7199      	strb	r1, [r3, #6]
 800eb4c:	68a3      	ldr	r3, [r4, #8]
 800eb4e:	71da      	strb	r2, [r3, #7]
 800eb50:	2108      	movs	r1, #8
 800eb52:	68a2      	ldr	r2, [r4, #8]
 800eb54:	6923      	ldr	r3, [r4, #16]
 800eb56:	440a      	add	r2, r1
 800eb58:	7561      	strb	r1, [r4, #21]
 800eb5a:	440b      	add	r3, r1
 800eb5c:	60a2      	str	r2, [r4, #8]
 800eb5e:	6123      	str	r3, [r4, #16]
 800eb60:	7da0      	ldrb	r0, [r4, #22]
 800eb62:	f080 0001 	eor.w	r0, r0, #1
 800eb66:	b002      	add	sp, #8
 800eb68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb6c:	466b      	mov	r3, sp
 800eb6e:	68a2      	ldr	r2, [r4, #8]
 800eb70:	cb03      	ldmia	r3!, {r0, r1}
 800eb72:	6010      	str	r0, [r2, #0]
 800eb74:	6051      	str	r1, [r2, #4]
 800eb76:	e7eb      	b.n	800eb50 <ucdr_serialize_int64_t+0x10c>
 800eb78:	68a2      	ldr	r2, [r4, #8]
 800eb7a:	6923      	ldr	r3, [r4, #16]
 800eb7c:	7da0      	ldrb	r0, [r4, #22]
 800eb7e:	1b92      	subs	r2, r2, r6
 800eb80:	1b9b      	subs	r3, r3, r6
 800eb82:	7567      	strb	r7, [r4, #21]
 800eb84:	f080 0001 	eor.w	r0, r0, #1
 800eb88:	60a2      	str	r2, [r4, #8]
 800eb8a:	6123      	str	r3, [r4, #16]
 800eb8c:	b002      	add	sp, #8
 800eb8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb92:	68a3      	ldr	r3, [r4, #8]
 800eb94:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800eb98:	701a      	strb	r2, [r3, #0]
 800eb9a:	68a3      	ldr	r3, [r4, #8]
 800eb9c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800eba0:	701a      	strb	r2, [r3, #0]
 800eba2:	68a3      	ldr	r3, [r4, #8]
 800eba4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800eba8:	701a      	strb	r2, [r3, #0]
 800ebaa:	68a3      	ldr	r3, [r4, #8]
 800ebac:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ebb0:	701a      	strb	r2, [r3, #0]
 800ebb2:	68a3      	ldr	r3, [r4, #8]
 800ebb4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ebb8:	701a      	strb	r2, [r3, #0]
 800ebba:	68a3      	ldr	r3, [r4, #8]
 800ebbc:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ebc0:	701a      	strb	r2, [r3, #0]
 800ebc2:	68a3      	ldr	r3, [r4, #8]
 800ebc4:	f89d 2000 	ldrb.w	r2, [sp]
 800ebc8:	701a      	strb	r2, [r3, #0]
 800ebca:	e78a      	b.n	800eae2 <ucdr_serialize_int64_t+0x9e>
 800ebcc:	4628      	mov	r0, r5
 800ebce:	466d      	mov	r5, sp
 800ebd0:	4632      	mov	r2, r6
 800ebd2:	4629      	mov	r1, r5
 800ebd4:	f00b ff77 	bl	801aac6 <memcpy>
 800ebd8:	4642      	mov	r2, r8
 800ebda:	19a9      	adds	r1, r5, r6
 800ebdc:	68a0      	ldr	r0, [r4, #8]
 800ebde:	f00b ff72 	bl	801aac6 <memcpy>
 800ebe2:	e77e      	b.n	800eae2 <ucdr_serialize_int64_t+0x9e>

0800ebe4 <ucdr_deserialize_int64_t>:
 800ebe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebe8:	4604      	mov	r4, r0
 800ebea:	460d      	mov	r5, r1
 800ebec:	2108      	movs	r1, #8
 800ebee:	f000 fa47 	bl	800f080 <ucdr_buffer_alignment>
 800ebf2:	4601      	mov	r1, r0
 800ebf4:	4620      	mov	r0, r4
 800ebf6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ebfa:	f000 fa89 	bl	800f110 <ucdr_advance_buffer>
 800ebfe:	2108      	movs	r1, #8
 800ec00:	4620      	mov	r0, r4
 800ec02:	f000 f9dd 	bl	800efc0 <ucdr_check_buffer_available_for>
 800ec06:	2800      	cmp	r0, #0
 800ec08:	d151      	bne.n	800ecae <ucdr_deserialize_int64_t+0xca>
 800ec0a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ec0e:	42be      	cmp	r6, r7
 800ec10:	d948      	bls.n	800eca4 <ucdr_deserialize_int64_t+0xc0>
 800ec12:	6923      	ldr	r3, [r4, #16]
 800ec14:	4620      	mov	r0, r4
 800ec16:	60a6      	str	r6, [r4, #8]
 800ec18:	1bf6      	subs	r6, r6, r7
 800ec1a:	4433      	add	r3, r6
 800ec1c:	f1c6 0908 	rsb	r9, r6, #8
 800ec20:	6123      	str	r3, [r4, #16]
 800ec22:	4649      	mov	r1, r9
 800ec24:	f000 f9d8 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800ec28:	2800      	cmp	r0, #0
 800ec2a:	d06d      	beq.n	800ed08 <ucdr_deserialize_int64_t+0x124>
 800ec2c:	7d23      	ldrb	r3, [r4, #20]
 800ec2e:	2b01      	cmp	r3, #1
 800ec30:	f000 8093 	beq.w	800ed5a <ucdr_deserialize_int64_t+0x176>
 800ec34:	79fb      	ldrb	r3, [r7, #7]
 800ec36:	702b      	strb	r3, [r5, #0]
 800ec38:	2e00      	cmp	r6, #0
 800ec3a:	d072      	beq.n	800ed22 <ucdr_deserialize_int64_t+0x13e>
 800ec3c:	79bb      	ldrb	r3, [r7, #6]
 800ec3e:	2e01      	cmp	r6, #1
 800ec40:	706b      	strb	r3, [r5, #1]
 800ec42:	f105 0302 	add.w	r3, r5, #2
 800ec46:	d070      	beq.n	800ed2a <ucdr_deserialize_int64_t+0x146>
 800ec48:	797b      	ldrb	r3, [r7, #5]
 800ec4a:	2e02      	cmp	r6, #2
 800ec4c:	70ab      	strb	r3, [r5, #2]
 800ec4e:	f105 0303 	add.w	r3, r5, #3
 800ec52:	d06e      	beq.n	800ed32 <ucdr_deserialize_int64_t+0x14e>
 800ec54:	793b      	ldrb	r3, [r7, #4]
 800ec56:	2e03      	cmp	r6, #3
 800ec58:	70eb      	strb	r3, [r5, #3]
 800ec5a:	f105 0304 	add.w	r3, r5, #4
 800ec5e:	d06c      	beq.n	800ed3a <ucdr_deserialize_int64_t+0x156>
 800ec60:	78fb      	ldrb	r3, [r7, #3]
 800ec62:	2e04      	cmp	r6, #4
 800ec64:	712b      	strb	r3, [r5, #4]
 800ec66:	f105 0305 	add.w	r3, r5, #5
 800ec6a:	d06a      	beq.n	800ed42 <ucdr_deserialize_int64_t+0x15e>
 800ec6c:	78bb      	ldrb	r3, [r7, #2]
 800ec6e:	2e05      	cmp	r6, #5
 800ec70:	716b      	strb	r3, [r5, #5]
 800ec72:	f105 0306 	add.w	r3, r5, #6
 800ec76:	d068      	beq.n	800ed4a <ucdr_deserialize_int64_t+0x166>
 800ec78:	787b      	ldrb	r3, [r7, #1]
 800ec7a:	2e06      	cmp	r6, #6
 800ec7c:	71ab      	strb	r3, [r5, #6]
 800ec7e:	f105 0307 	add.w	r3, r5, #7
 800ec82:	d066      	beq.n	800ed52 <ucdr_deserialize_int64_t+0x16e>
 800ec84:	783b      	ldrb	r3, [r7, #0]
 800ec86:	71eb      	strb	r3, [r5, #7]
 800ec88:	6923      	ldr	r3, [r4, #16]
 800ec8a:	2108      	movs	r1, #8
 800ec8c:	68a2      	ldr	r2, [r4, #8]
 800ec8e:	3308      	adds	r3, #8
 800ec90:	7da0      	ldrb	r0, [r4, #22]
 800ec92:	444a      	add	r2, r9
 800ec94:	7561      	strb	r1, [r4, #21]
 800ec96:	1b9e      	subs	r6, r3, r6
 800ec98:	f080 0001 	eor.w	r0, r0, #1
 800ec9c:	60a2      	str	r2, [r4, #8]
 800ec9e:	6126      	str	r6, [r4, #16]
 800eca0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eca4:	2108      	movs	r1, #8
 800eca6:	4620      	mov	r0, r4
 800eca8:	f000 f996 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800ecac:	b310      	cbz	r0, 800ecf4 <ucdr_deserialize_int64_t+0x110>
 800ecae:	7d23      	ldrb	r3, [r4, #20]
 800ecb0:	2b01      	cmp	r3, #1
 800ecb2:	68a3      	ldr	r3, [r4, #8]
 800ecb4:	d023      	beq.n	800ecfe <ucdr_deserialize_int64_t+0x11a>
 800ecb6:	79db      	ldrb	r3, [r3, #7]
 800ecb8:	702b      	strb	r3, [r5, #0]
 800ecba:	68a3      	ldr	r3, [r4, #8]
 800ecbc:	799b      	ldrb	r3, [r3, #6]
 800ecbe:	706b      	strb	r3, [r5, #1]
 800ecc0:	68a3      	ldr	r3, [r4, #8]
 800ecc2:	795b      	ldrb	r3, [r3, #5]
 800ecc4:	70ab      	strb	r3, [r5, #2]
 800ecc6:	68a3      	ldr	r3, [r4, #8]
 800ecc8:	791b      	ldrb	r3, [r3, #4]
 800ecca:	70eb      	strb	r3, [r5, #3]
 800eccc:	68a3      	ldr	r3, [r4, #8]
 800ecce:	78db      	ldrb	r3, [r3, #3]
 800ecd0:	712b      	strb	r3, [r5, #4]
 800ecd2:	68a3      	ldr	r3, [r4, #8]
 800ecd4:	789b      	ldrb	r3, [r3, #2]
 800ecd6:	716b      	strb	r3, [r5, #5]
 800ecd8:	68a3      	ldr	r3, [r4, #8]
 800ecda:	785b      	ldrb	r3, [r3, #1]
 800ecdc:	71ab      	strb	r3, [r5, #6]
 800ecde:	68a3      	ldr	r3, [r4, #8]
 800ece0:	781b      	ldrb	r3, [r3, #0]
 800ece2:	71eb      	strb	r3, [r5, #7]
 800ece4:	2108      	movs	r1, #8
 800ece6:	68a2      	ldr	r2, [r4, #8]
 800ece8:	6923      	ldr	r3, [r4, #16]
 800ecea:	440a      	add	r2, r1
 800ecec:	7561      	strb	r1, [r4, #21]
 800ecee:	440b      	add	r3, r1
 800ecf0:	60a2      	str	r2, [r4, #8]
 800ecf2:	6123      	str	r3, [r4, #16]
 800ecf4:	7da0      	ldrb	r0, [r4, #22]
 800ecf6:	f080 0001 	eor.w	r0, r0, #1
 800ecfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecfe:	681a      	ldr	r2, [r3, #0]
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	602a      	str	r2, [r5, #0]
 800ed04:	606b      	str	r3, [r5, #4]
 800ed06:	e7ed      	b.n	800ece4 <ucdr_deserialize_int64_t+0x100>
 800ed08:	68a2      	ldr	r2, [r4, #8]
 800ed0a:	6923      	ldr	r3, [r4, #16]
 800ed0c:	1b92      	subs	r2, r2, r6
 800ed0e:	7da0      	ldrb	r0, [r4, #22]
 800ed10:	1b9b      	subs	r3, r3, r6
 800ed12:	f884 8015 	strb.w	r8, [r4, #21]
 800ed16:	f080 0001 	eor.w	r0, r0, #1
 800ed1a:	60a2      	str	r2, [r4, #8]
 800ed1c:	6123      	str	r3, [r4, #16]
 800ed1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed22:	68a3      	ldr	r3, [r4, #8]
 800ed24:	799b      	ldrb	r3, [r3, #6]
 800ed26:	706b      	strb	r3, [r5, #1]
 800ed28:	1cab      	adds	r3, r5, #2
 800ed2a:	68a2      	ldr	r2, [r4, #8]
 800ed2c:	7952      	ldrb	r2, [r2, #5]
 800ed2e:	f803 2b01 	strb.w	r2, [r3], #1
 800ed32:	68a2      	ldr	r2, [r4, #8]
 800ed34:	7912      	ldrb	r2, [r2, #4]
 800ed36:	f803 2b01 	strb.w	r2, [r3], #1
 800ed3a:	68a2      	ldr	r2, [r4, #8]
 800ed3c:	78d2      	ldrb	r2, [r2, #3]
 800ed3e:	f803 2b01 	strb.w	r2, [r3], #1
 800ed42:	68a2      	ldr	r2, [r4, #8]
 800ed44:	7892      	ldrb	r2, [r2, #2]
 800ed46:	f803 2b01 	strb.w	r2, [r3], #1
 800ed4a:	68a2      	ldr	r2, [r4, #8]
 800ed4c:	7852      	ldrb	r2, [r2, #1]
 800ed4e:	f803 2b01 	strb.w	r2, [r3], #1
 800ed52:	68a2      	ldr	r2, [r4, #8]
 800ed54:	7812      	ldrb	r2, [r2, #0]
 800ed56:	701a      	strb	r2, [r3, #0]
 800ed58:	e796      	b.n	800ec88 <ucdr_deserialize_int64_t+0xa4>
 800ed5a:	4639      	mov	r1, r7
 800ed5c:	4632      	mov	r2, r6
 800ed5e:	4628      	mov	r0, r5
 800ed60:	f00b feb1 	bl	801aac6 <memcpy>
 800ed64:	464a      	mov	r2, r9
 800ed66:	19a8      	adds	r0, r5, r6
 800ed68:	68a1      	ldr	r1, [r4, #8]
 800ed6a:	f00b feac 	bl	801aac6 <memcpy>
 800ed6e:	e78b      	b.n	800ec88 <ucdr_deserialize_int64_t+0xa4>

0800ed70 <ucdr_serialize_float>:
 800ed70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed74:	4604      	mov	r4, r0
 800ed76:	b082      	sub	sp, #8
 800ed78:	2104      	movs	r1, #4
 800ed7a:	ed8d 0a01 	vstr	s0, [sp, #4]
 800ed7e:	f000 f97f 	bl	800f080 <ucdr_buffer_alignment>
 800ed82:	4601      	mov	r1, r0
 800ed84:	4620      	mov	r0, r4
 800ed86:	7d67      	ldrb	r7, [r4, #21]
 800ed88:	f000 f9c2 	bl	800f110 <ucdr_advance_buffer>
 800ed8c:	2104      	movs	r1, #4
 800ed8e:	4620      	mov	r0, r4
 800ed90:	f000 f916 	bl	800efc0 <ucdr_check_buffer_available_for>
 800ed94:	2800      	cmp	r0, #0
 800ed96:	d139      	bne.n	800ee0c <ucdr_serialize_float+0x9c>
 800ed98:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800ed9c:	42ab      	cmp	r3, r5
 800ed9e:	d930      	bls.n	800ee02 <ucdr_serialize_float+0x92>
 800eda0:	1b5e      	subs	r6, r3, r5
 800eda2:	60a3      	str	r3, [r4, #8]
 800eda4:	6923      	ldr	r3, [r4, #16]
 800eda6:	4620      	mov	r0, r4
 800eda8:	f1c6 0804 	rsb	r8, r6, #4
 800edac:	4433      	add	r3, r6
 800edae:	4641      	mov	r1, r8
 800edb0:	6123      	str	r3, [r4, #16]
 800edb2:	f000 f911 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800edb6:	2800      	cmp	r0, #0
 800edb8:	d04c      	beq.n	800ee54 <ucdr_serialize_float+0xe4>
 800edba:	7d23      	ldrb	r3, [r4, #20]
 800edbc:	2b01      	cmp	r3, #1
 800edbe:	d063      	beq.n	800ee88 <ucdr_serialize_float+0x118>
 800edc0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800edc4:	702b      	strb	r3, [r5, #0]
 800edc6:	2e00      	cmp	r6, #0
 800edc8:	d051      	beq.n	800ee6e <ucdr_serialize_float+0xfe>
 800edca:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800edce:	2e01      	cmp	r6, #1
 800edd0:	706b      	strb	r3, [r5, #1]
 800edd2:	d050      	beq.n	800ee76 <ucdr_serialize_float+0x106>
 800edd4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800edd8:	2e02      	cmp	r6, #2
 800edda:	70ab      	strb	r3, [r5, #2]
 800eddc:	d04f      	beq.n	800ee7e <ucdr_serialize_float+0x10e>
 800edde:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ede2:	70eb      	strb	r3, [r5, #3]
 800ede4:	6923      	ldr	r3, [r4, #16]
 800ede6:	2104      	movs	r1, #4
 800ede8:	68a2      	ldr	r2, [r4, #8]
 800edea:	3304      	adds	r3, #4
 800edec:	7da0      	ldrb	r0, [r4, #22]
 800edee:	4442      	add	r2, r8
 800edf0:	7561      	strb	r1, [r4, #21]
 800edf2:	1b9e      	subs	r6, r3, r6
 800edf4:	f080 0001 	eor.w	r0, r0, #1
 800edf8:	60a2      	str	r2, [r4, #8]
 800edfa:	6126      	str	r6, [r4, #16]
 800edfc:	b002      	add	sp, #8
 800edfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee02:	2104      	movs	r1, #4
 800ee04:	4620      	mov	r0, r4
 800ee06:	f000 f8e7 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800ee0a:	b1d0      	cbz	r0, 800ee42 <ucdr_serialize_float+0xd2>
 800ee0c:	7d23      	ldrb	r3, [r4, #20]
 800ee0e:	2b01      	cmp	r3, #1
 800ee10:	68a3      	ldr	r3, [r4, #8]
 800ee12:	d01c      	beq.n	800ee4e <ucdr_serialize_float+0xde>
 800ee14:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800ee18:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ee1c:	f89d 1005 	ldrb.w	r1, [sp, #5]
 800ee20:	7018      	strb	r0, [r3, #0]
 800ee22:	68a3      	ldr	r3, [r4, #8]
 800ee24:	705a      	strb	r2, [r3, #1]
 800ee26:	68a3      	ldr	r3, [r4, #8]
 800ee28:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ee2c:	7099      	strb	r1, [r3, #2]
 800ee2e:	68a3      	ldr	r3, [r4, #8]
 800ee30:	70da      	strb	r2, [r3, #3]
 800ee32:	2104      	movs	r1, #4
 800ee34:	68a2      	ldr	r2, [r4, #8]
 800ee36:	6923      	ldr	r3, [r4, #16]
 800ee38:	440a      	add	r2, r1
 800ee3a:	7561      	strb	r1, [r4, #21]
 800ee3c:	440b      	add	r3, r1
 800ee3e:	60a2      	str	r2, [r4, #8]
 800ee40:	6123      	str	r3, [r4, #16]
 800ee42:	7da0      	ldrb	r0, [r4, #22]
 800ee44:	f080 0001 	eor.w	r0, r0, #1
 800ee48:	b002      	add	sp, #8
 800ee4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee4e:	9a01      	ldr	r2, [sp, #4]
 800ee50:	601a      	str	r2, [r3, #0]
 800ee52:	e7ee      	b.n	800ee32 <ucdr_serialize_float+0xc2>
 800ee54:	68a2      	ldr	r2, [r4, #8]
 800ee56:	6923      	ldr	r3, [r4, #16]
 800ee58:	7da0      	ldrb	r0, [r4, #22]
 800ee5a:	1b92      	subs	r2, r2, r6
 800ee5c:	1b9b      	subs	r3, r3, r6
 800ee5e:	7567      	strb	r7, [r4, #21]
 800ee60:	f080 0001 	eor.w	r0, r0, #1
 800ee64:	60a2      	str	r2, [r4, #8]
 800ee66:	6123      	str	r3, [r4, #16]
 800ee68:	b002      	add	sp, #8
 800ee6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee6e:	68a3      	ldr	r3, [r4, #8]
 800ee70:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ee74:	701a      	strb	r2, [r3, #0]
 800ee76:	68a3      	ldr	r3, [r4, #8]
 800ee78:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ee7c:	701a      	strb	r2, [r3, #0]
 800ee7e:	68a3      	ldr	r3, [r4, #8]
 800ee80:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ee84:	701a      	strb	r2, [r3, #0]
 800ee86:	e7ad      	b.n	800ede4 <ucdr_serialize_float+0x74>
 800ee88:	4628      	mov	r0, r5
 800ee8a:	ad01      	add	r5, sp, #4
 800ee8c:	4632      	mov	r2, r6
 800ee8e:	4629      	mov	r1, r5
 800ee90:	f00b fe19 	bl	801aac6 <memcpy>
 800ee94:	4642      	mov	r2, r8
 800ee96:	19a9      	adds	r1, r5, r6
 800ee98:	68a0      	ldr	r0, [r4, #8]
 800ee9a:	f00b fe14 	bl	801aac6 <memcpy>
 800ee9e:	e7a1      	b.n	800ede4 <ucdr_serialize_float+0x74>

0800eea0 <ucdr_deserialize_float>:
 800eea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eea4:	4604      	mov	r4, r0
 800eea6:	460d      	mov	r5, r1
 800eea8:	2104      	movs	r1, #4
 800eeaa:	f000 f8e9 	bl	800f080 <ucdr_buffer_alignment>
 800eeae:	4601      	mov	r1, r0
 800eeb0:	4620      	mov	r0, r4
 800eeb2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800eeb6:	f000 f92b 	bl	800f110 <ucdr_advance_buffer>
 800eeba:	2104      	movs	r1, #4
 800eebc:	4620      	mov	r0, r4
 800eebe:	f000 f87f 	bl	800efc0 <ucdr_check_buffer_available_for>
 800eec2:	2800      	cmp	r0, #0
 800eec4:	d138      	bne.n	800ef38 <ucdr_deserialize_float+0x98>
 800eec6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800eeca:	42b7      	cmp	r7, r6
 800eecc:	d92f      	bls.n	800ef2e <ucdr_deserialize_float+0x8e>
 800eece:	6923      	ldr	r3, [r4, #16]
 800eed0:	4620      	mov	r0, r4
 800eed2:	60a7      	str	r7, [r4, #8]
 800eed4:	1bbf      	subs	r7, r7, r6
 800eed6:	443b      	add	r3, r7
 800eed8:	f1c7 0904 	rsb	r9, r7, #4
 800eedc:	6123      	str	r3, [r4, #16]
 800eede:	4649      	mov	r1, r9
 800eee0:	f000 f87a 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800eee4:	2800      	cmp	r0, #0
 800eee6:	d046      	beq.n	800ef76 <ucdr_deserialize_float+0xd6>
 800eee8:	7d23      	ldrb	r3, [r4, #20]
 800eeea:	2b01      	cmp	r3, #1
 800eeec:	d05c      	beq.n	800efa8 <ucdr_deserialize_float+0x108>
 800eeee:	78f3      	ldrb	r3, [r6, #3]
 800eef0:	702b      	strb	r3, [r5, #0]
 800eef2:	2f00      	cmp	r7, #0
 800eef4:	d04c      	beq.n	800ef90 <ucdr_deserialize_float+0xf0>
 800eef6:	78b3      	ldrb	r3, [r6, #2]
 800eef8:	2f01      	cmp	r7, #1
 800eefa:	706b      	strb	r3, [r5, #1]
 800eefc:	f105 0302 	add.w	r3, r5, #2
 800ef00:	d04a      	beq.n	800ef98 <ucdr_deserialize_float+0xf8>
 800ef02:	7873      	ldrb	r3, [r6, #1]
 800ef04:	2f02      	cmp	r7, #2
 800ef06:	70ab      	strb	r3, [r5, #2]
 800ef08:	f105 0303 	add.w	r3, r5, #3
 800ef0c:	d048      	beq.n	800efa0 <ucdr_deserialize_float+0x100>
 800ef0e:	7833      	ldrb	r3, [r6, #0]
 800ef10:	70eb      	strb	r3, [r5, #3]
 800ef12:	6923      	ldr	r3, [r4, #16]
 800ef14:	2104      	movs	r1, #4
 800ef16:	68a2      	ldr	r2, [r4, #8]
 800ef18:	3304      	adds	r3, #4
 800ef1a:	7da0      	ldrb	r0, [r4, #22]
 800ef1c:	444a      	add	r2, r9
 800ef1e:	7561      	strb	r1, [r4, #21]
 800ef20:	1bdb      	subs	r3, r3, r7
 800ef22:	f080 0001 	eor.w	r0, r0, #1
 800ef26:	60a2      	str	r2, [r4, #8]
 800ef28:	6123      	str	r3, [r4, #16]
 800ef2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef2e:	2104      	movs	r1, #4
 800ef30:	4620      	mov	r0, r4
 800ef32:	f000 f851 	bl	800efd8 <ucdr_check_final_buffer_behavior>
 800ef36:	b1b0      	cbz	r0, 800ef66 <ucdr_deserialize_float+0xc6>
 800ef38:	7d23      	ldrb	r3, [r4, #20]
 800ef3a:	2b01      	cmp	r3, #1
 800ef3c:	68a3      	ldr	r3, [r4, #8]
 800ef3e:	d017      	beq.n	800ef70 <ucdr_deserialize_float+0xd0>
 800ef40:	78db      	ldrb	r3, [r3, #3]
 800ef42:	702b      	strb	r3, [r5, #0]
 800ef44:	68a3      	ldr	r3, [r4, #8]
 800ef46:	789b      	ldrb	r3, [r3, #2]
 800ef48:	706b      	strb	r3, [r5, #1]
 800ef4a:	68a3      	ldr	r3, [r4, #8]
 800ef4c:	785b      	ldrb	r3, [r3, #1]
 800ef4e:	70ab      	strb	r3, [r5, #2]
 800ef50:	68a3      	ldr	r3, [r4, #8]
 800ef52:	781b      	ldrb	r3, [r3, #0]
 800ef54:	70eb      	strb	r3, [r5, #3]
 800ef56:	2104      	movs	r1, #4
 800ef58:	68a2      	ldr	r2, [r4, #8]
 800ef5a:	6923      	ldr	r3, [r4, #16]
 800ef5c:	440a      	add	r2, r1
 800ef5e:	7561      	strb	r1, [r4, #21]
 800ef60:	440b      	add	r3, r1
 800ef62:	60a2      	str	r2, [r4, #8]
 800ef64:	6123      	str	r3, [r4, #16]
 800ef66:	7da0      	ldrb	r0, [r4, #22]
 800ef68:	f080 0001 	eor.w	r0, r0, #1
 800ef6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	602b      	str	r3, [r5, #0]
 800ef74:	e7ef      	b.n	800ef56 <ucdr_deserialize_float+0xb6>
 800ef76:	68a2      	ldr	r2, [r4, #8]
 800ef78:	6923      	ldr	r3, [r4, #16]
 800ef7a:	1bd2      	subs	r2, r2, r7
 800ef7c:	7da0      	ldrb	r0, [r4, #22]
 800ef7e:	1bdb      	subs	r3, r3, r7
 800ef80:	f884 8015 	strb.w	r8, [r4, #21]
 800ef84:	f080 0001 	eor.w	r0, r0, #1
 800ef88:	60a2      	str	r2, [r4, #8]
 800ef8a:	6123      	str	r3, [r4, #16]
 800ef8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef90:	68a3      	ldr	r3, [r4, #8]
 800ef92:	789b      	ldrb	r3, [r3, #2]
 800ef94:	706b      	strb	r3, [r5, #1]
 800ef96:	1cab      	adds	r3, r5, #2
 800ef98:	68a2      	ldr	r2, [r4, #8]
 800ef9a:	7852      	ldrb	r2, [r2, #1]
 800ef9c:	f803 2b01 	strb.w	r2, [r3], #1
 800efa0:	68a2      	ldr	r2, [r4, #8]
 800efa2:	7812      	ldrb	r2, [r2, #0]
 800efa4:	701a      	strb	r2, [r3, #0]
 800efa6:	e7b4      	b.n	800ef12 <ucdr_deserialize_float+0x72>
 800efa8:	4631      	mov	r1, r6
 800efaa:	463a      	mov	r2, r7
 800efac:	4628      	mov	r0, r5
 800efae:	f00b fd8a 	bl	801aac6 <memcpy>
 800efb2:	464a      	mov	r2, r9
 800efb4:	19e8      	adds	r0, r5, r7
 800efb6:	68a1      	ldr	r1, [r4, #8]
 800efb8:	f00b fd85 	bl	801aac6 <memcpy>
 800efbc:	e7a9      	b.n	800ef12 <ucdr_deserialize_float+0x72>
 800efbe:	bf00      	nop

0800efc0 <ucdr_check_buffer_available_for>:
 800efc0:	7d83      	ldrb	r3, [r0, #22]
 800efc2:	b93b      	cbnz	r3, 800efd4 <ucdr_check_buffer_available_for+0x14>
 800efc4:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800efc8:	4419      	add	r1, r3
 800efca:	4288      	cmp	r0, r1
 800efcc:	bf34      	ite	cc
 800efce:	2000      	movcc	r0, #0
 800efd0:	2001      	movcs	r0, #1
 800efd2:	4770      	bx	lr
 800efd4:	2000      	movs	r0, #0
 800efd6:	4770      	bx	lr

0800efd8 <ucdr_check_final_buffer_behavior>:
 800efd8:	7d83      	ldrb	r3, [r0, #22]
 800efda:	b943      	cbnz	r3, 800efee <ucdr_check_final_buffer_behavior+0x16>
 800efdc:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800efe0:	b510      	push	{r4, lr}
 800efe2:	4291      	cmp	r1, r2
 800efe4:	4604      	mov	r4, r0
 800efe6:	d205      	bcs.n	800eff4 <ucdr_check_final_buffer_behavior+0x1c>
 800efe8:	2301      	movs	r3, #1
 800efea:	4618      	mov	r0, r3
 800efec:	bd10      	pop	{r4, pc}
 800efee:	2300      	movs	r3, #0
 800eff0:	4618      	mov	r0, r3
 800eff2:	4770      	bx	lr
 800eff4:	6982      	ldr	r2, [r0, #24]
 800eff6:	b13a      	cbz	r2, 800f008 <ucdr_check_final_buffer_behavior+0x30>
 800eff8:	69c1      	ldr	r1, [r0, #28]
 800effa:	4790      	blx	r2
 800effc:	f080 0301 	eor.w	r3, r0, #1
 800f000:	75a0      	strb	r0, [r4, #22]
 800f002:	b2db      	uxtb	r3, r3
 800f004:	4618      	mov	r0, r3
 800f006:	bd10      	pop	{r4, pc}
 800f008:	2001      	movs	r0, #1
 800f00a:	75a0      	strb	r0, [r4, #22]
 800f00c:	e7fa      	b.n	800f004 <ucdr_check_final_buffer_behavior+0x2c>
 800f00e:	bf00      	nop

0800f010 <ucdr_set_on_full_buffer_callback>:
 800f010:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800f014:	4770      	bx	lr
 800f016:	bf00      	nop

0800f018 <ucdr_init_buffer_origin_offset_endian>:
 800f018:	b410      	push	{r4}
 800f01a:	9c01      	ldr	r4, [sp, #4]
 800f01c:	440a      	add	r2, r1
 800f01e:	6001      	str	r1, [r0, #0]
 800f020:	6042      	str	r2, [r0, #4]
 800f022:	190a      	adds	r2, r1, r4
 800f024:	441c      	add	r4, r3
 800f026:	6082      	str	r2, [r0, #8]
 800f028:	2200      	movs	r2, #0
 800f02a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800f02e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800f032:	7542      	strb	r2, [r0, #21]
 800f034:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f038:	7582      	strb	r2, [r0, #22]
 800f03a:	7503      	strb	r3, [r0, #20]
 800f03c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800f040:	4770      	bx	lr
 800f042:	bf00      	nop

0800f044 <ucdr_init_buffer_origin_offset>:
 800f044:	b510      	push	{r4, lr}
 800f046:	b082      	sub	sp, #8
 800f048:	9c04      	ldr	r4, [sp, #16]
 800f04a:	9400      	str	r4, [sp, #0]
 800f04c:	2401      	movs	r4, #1
 800f04e:	9401      	str	r4, [sp, #4]
 800f050:	f7ff ffe2 	bl	800f018 <ucdr_init_buffer_origin_offset_endian>
 800f054:	b002      	add	sp, #8
 800f056:	bd10      	pop	{r4, pc}

0800f058 <ucdr_init_buffer_origin>:
 800f058:	b510      	push	{r4, lr}
 800f05a:	2400      	movs	r4, #0
 800f05c:	b082      	sub	sp, #8
 800f05e:	9400      	str	r4, [sp, #0]
 800f060:	f7ff fff0 	bl	800f044 <ucdr_init_buffer_origin_offset>
 800f064:	b002      	add	sp, #8
 800f066:	bd10      	pop	{r4, pc}

0800f068 <ucdr_init_buffer>:
 800f068:	2300      	movs	r3, #0
 800f06a:	f7ff bff5 	b.w	800f058 <ucdr_init_buffer_origin>
 800f06e:	bf00      	nop

0800f070 <ucdr_alignment>:
 800f070:	fbb0 f2f1 	udiv	r2, r0, r1
 800f074:	fb02 0011 	mls	r0, r2, r1, r0
 800f078:	1e4b      	subs	r3, r1, #1
 800f07a:	1a08      	subs	r0, r1, r0
 800f07c:	4018      	ands	r0, r3
 800f07e:	4770      	bx	lr

0800f080 <ucdr_buffer_alignment>:
 800f080:	7d43      	ldrb	r3, [r0, #21]
 800f082:	428b      	cmp	r3, r1
 800f084:	d209      	bcs.n	800f09a <ucdr_buffer_alignment+0x1a>
 800f086:	6903      	ldr	r3, [r0, #16]
 800f088:	1e4a      	subs	r2, r1, #1
 800f08a:	fbb3 f0f1 	udiv	r0, r3, r1
 800f08e:	fb01 3010 	mls	r0, r1, r0, r3
 800f092:	1a09      	subs	r1, r1, r0
 800f094:	ea01 0002 	and.w	r0, r1, r2
 800f098:	4770      	bx	lr
 800f09a:	2000      	movs	r0, #0
 800f09c:	4770      	bx	lr
 800f09e:	bf00      	nop

0800f0a0 <ucdr_align_to>:
 800f0a0:	b538      	push	{r3, r4, r5, lr}
 800f0a2:	4604      	mov	r4, r0
 800f0a4:	460d      	mov	r5, r1
 800f0a6:	f7ff ffeb 	bl	800f080 <ucdr_buffer_alignment>
 800f0aa:	68a3      	ldr	r3, [r4, #8]
 800f0ac:	7565      	strb	r5, [r4, #21]
 800f0ae:	181a      	adds	r2, r3, r0
 800f0b0:	6923      	ldr	r3, [r4, #16]
 800f0b2:	4418      	add	r0, r3
 800f0b4:	6863      	ldr	r3, [r4, #4]
 800f0b6:	4293      	cmp	r3, r2
 800f0b8:	6120      	str	r0, [r4, #16]
 800f0ba:	bf28      	it	cs
 800f0bc:	4613      	movcs	r3, r2
 800f0be:	60a3      	str	r3, [r4, #8]
 800f0c0:	bd38      	pop	{r3, r4, r5, pc}
 800f0c2:	bf00      	nop

0800f0c4 <ucdr_buffer_length>:
 800f0c4:	6882      	ldr	r2, [r0, #8]
 800f0c6:	6800      	ldr	r0, [r0, #0]
 800f0c8:	1a10      	subs	r0, r2, r0
 800f0ca:	4770      	bx	lr

0800f0cc <ucdr_buffer_remaining>:
 800f0cc:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800f0d0:	1a10      	subs	r0, r2, r0
 800f0d2:	4770      	bx	lr

0800f0d4 <ucdr_check_final_buffer_behavior_array>:
 800f0d4:	b538      	push	{r3, r4, r5, lr}
 800f0d6:	7d83      	ldrb	r3, [r0, #22]
 800f0d8:	b9a3      	cbnz	r3, 800f104 <ucdr_check_final_buffer_behavior_array+0x30>
 800f0da:	4604      	mov	r4, r0
 800f0dc:	460d      	mov	r5, r1
 800f0de:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800f0e2:	429a      	cmp	r2, r3
 800f0e4:	d300      	bcc.n	800f0e8 <ucdr_check_final_buffer_behavior_array+0x14>
 800f0e6:	b931      	cbnz	r1, 800f0f6 <ucdr_check_final_buffer_behavior_array+0x22>
 800f0e8:	4620      	mov	r0, r4
 800f0ea:	f7ff ffef 	bl	800f0cc <ucdr_buffer_remaining>
 800f0ee:	42a8      	cmp	r0, r5
 800f0f0:	bf28      	it	cs
 800f0f2:	4628      	movcs	r0, r5
 800f0f4:	bd38      	pop	{r3, r4, r5, pc}
 800f0f6:	6983      	ldr	r3, [r0, #24]
 800f0f8:	b133      	cbz	r3, 800f108 <ucdr_check_final_buffer_behavior_array+0x34>
 800f0fa:	69c1      	ldr	r1, [r0, #28]
 800f0fc:	4798      	blx	r3
 800f0fe:	75a0      	strb	r0, [r4, #22]
 800f100:	2800      	cmp	r0, #0
 800f102:	d0f1      	beq.n	800f0e8 <ucdr_check_final_buffer_behavior_array+0x14>
 800f104:	2000      	movs	r0, #0
 800f106:	bd38      	pop	{r3, r4, r5, pc}
 800f108:	2301      	movs	r3, #1
 800f10a:	7583      	strb	r3, [r0, #22]
 800f10c:	e7fa      	b.n	800f104 <ucdr_check_final_buffer_behavior_array+0x30>
 800f10e:	bf00      	nop

0800f110 <ucdr_advance_buffer>:
 800f110:	b538      	push	{r3, r4, r5, lr}
 800f112:	4604      	mov	r4, r0
 800f114:	460d      	mov	r5, r1
 800f116:	f7ff ff53 	bl	800efc0 <ucdr_check_buffer_available_for>
 800f11a:	b178      	cbz	r0, 800f13c <ucdr_advance_buffer+0x2c>
 800f11c:	6923      	ldr	r3, [r4, #16]
 800f11e:	68a2      	ldr	r2, [r4, #8]
 800f120:	442b      	add	r3, r5
 800f122:	442a      	add	r2, r5
 800f124:	6123      	str	r3, [r4, #16]
 800f126:	2301      	movs	r3, #1
 800f128:	60a2      	str	r2, [r4, #8]
 800f12a:	7563      	strb	r3, [r4, #21]
 800f12c:	bd38      	pop	{r3, r4, r5, pc}
 800f12e:	68a2      	ldr	r2, [r4, #8]
 800f130:	1a2d      	subs	r5, r5, r0
 800f132:	6923      	ldr	r3, [r4, #16]
 800f134:	4402      	add	r2, r0
 800f136:	4418      	add	r0, r3
 800f138:	60a2      	str	r2, [r4, #8]
 800f13a:	6120      	str	r0, [r4, #16]
 800f13c:	4629      	mov	r1, r5
 800f13e:	2201      	movs	r2, #1
 800f140:	4620      	mov	r0, r4
 800f142:	f7ff ffc7 	bl	800f0d4 <ucdr_check_final_buffer_behavior_array>
 800f146:	2800      	cmp	r0, #0
 800f148:	d1f1      	bne.n	800f12e <ucdr_advance_buffer+0x1e>
 800f14a:	2301      	movs	r3, #1
 800f14c:	7563      	strb	r3, [r4, #21]
 800f14e:	bd38      	pop	{r3, r4, r5, pc}

0800f150 <ucdr_serialize_sequence_char>:
 800f150:	b570      	push	{r4, r5, r6, lr}
 800f152:	4615      	mov	r5, r2
 800f154:	460e      	mov	r6, r1
 800f156:	7d01      	ldrb	r1, [r0, #20]
 800f158:	4604      	mov	r4, r0
 800f15a:	f7fe fe9b 	bl	800de94 <ucdr_serialize_endian_uint32_t>
 800f15e:	b90d      	cbnz	r5, 800f164 <ucdr_serialize_sequence_char+0x14>
 800f160:	2001      	movs	r0, #1
 800f162:	bd70      	pop	{r4, r5, r6, pc}
 800f164:	462b      	mov	r3, r5
 800f166:	4632      	mov	r2, r6
 800f168:	7d21      	ldrb	r1, [r4, #20]
 800f16a:	4620      	mov	r0, r4
 800f16c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f170:	f7fe b9d6 	b.w	800d520 <ucdr_serialize_endian_array_char>

0800f174 <ucdr_deserialize_sequence_char>:
 800f174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f178:	461d      	mov	r5, r3
 800f17a:	4616      	mov	r6, r2
 800f17c:	460f      	mov	r7, r1
 800f17e:	461a      	mov	r2, r3
 800f180:	7d01      	ldrb	r1, [r0, #20]
 800f182:	4604      	mov	r4, r0
 800f184:	f7fe ffae 	bl	800e0e4 <ucdr_deserialize_endian_uint32_t>
 800f188:	682b      	ldr	r3, [r5, #0]
 800f18a:	429e      	cmp	r6, r3
 800f18c:	d201      	bcs.n	800f192 <ucdr_deserialize_sequence_char+0x1e>
 800f18e:	2201      	movs	r2, #1
 800f190:	75a2      	strb	r2, [r4, #22]
 800f192:	b913      	cbnz	r3, 800f19a <ucdr_deserialize_sequence_char+0x26>
 800f194:	2001      	movs	r0, #1
 800f196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f19a:	463a      	mov	r2, r7
 800f19c:	7d21      	ldrb	r1, [r4, #20]
 800f19e:	4620      	mov	r0, r4
 800f1a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1a4:	f7fe b9ee 	b.w	800d584 <ucdr_deserialize_endian_array_char>

0800f1a8 <ucdr_serialize_sequence_uint8_t>:
 800f1a8:	b570      	push	{r4, r5, r6, lr}
 800f1aa:	4615      	mov	r5, r2
 800f1ac:	460e      	mov	r6, r1
 800f1ae:	7d01      	ldrb	r1, [r0, #20]
 800f1b0:	4604      	mov	r4, r0
 800f1b2:	f7fe fe6f 	bl	800de94 <ucdr_serialize_endian_uint32_t>
 800f1b6:	b90d      	cbnz	r5, 800f1bc <ucdr_serialize_sequence_uint8_t+0x14>
 800f1b8:	2001      	movs	r0, #1
 800f1ba:	bd70      	pop	{r4, r5, r6, pc}
 800f1bc:	462b      	mov	r3, r5
 800f1be:	4632      	mov	r2, r6
 800f1c0:	7d21      	ldrb	r1, [r4, #20]
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f1c8:	f7fe ba42 	b.w	800d650 <ucdr_serialize_endian_array_uint8_t>

0800f1cc <ucdr_deserialize_sequence_uint8_t>:
 800f1cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1d0:	461d      	mov	r5, r3
 800f1d2:	4616      	mov	r6, r2
 800f1d4:	460f      	mov	r7, r1
 800f1d6:	461a      	mov	r2, r3
 800f1d8:	7d01      	ldrb	r1, [r0, #20]
 800f1da:	4604      	mov	r4, r0
 800f1dc:	f7fe ff82 	bl	800e0e4 <ucdr_deserialize_endian_uint32_t>
 800f1e0:	682b      	ldr	r3, [r5, #0]
 800f1e2:	429e      	cmp	r6, r3
 800f1e4:	d201      	bcs.n	800f1ea <ucdr_deserialize_sequence_uint8_t+0x1e>
 800f1e6:	2201      	movs	r2, #1
 800f1e8:	75a2      	strb	r2, [r4, #22]
 800f1ea:	b913      	cbnz	r3, 800f1f2 <ucdr_deserialize_sequence_uint8_t+0x26>
 800f1ec:	2001      	movs	r0, #1
 800f1ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1f2:	463a      	mov	r2, r7
 800f1f4:	7d21      	ldrb	r1, [r4, #20]
 800f1f6:	4620      	mov	r0, r4
 800f1f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1fc:	f7fe ba8e 	b.w	800d71c <ucdr_deserialize_endian_array_uint8_t>

0800f200 <ucdr_serialize_sequence_int32_t>:
 800f200:	b570      	push	{r4, r5, r6, lr}
 800f202:	4615      	mov	r5, r2
 800f204:	460e      	mov	r6, r1
 800f206:	7d01      	ldrb	r1, [r0, #20]
 800f208:	4604      	mov	r4, r0
 800f20a:	f7fe fe43 	bl	800de94 <ucdr_serialize_endian_uint32_t>
 800f20e:	b90d      	cbnz	r5, 800f214 <ucdr_serialize_sequence_int32_t+0x14>
 800f210:	2001      	movs	r0, #1
 800f212:	bd70      	pop	{r4, r5, r6, pc}
 800f214:	462b      	mov	r3, r5
 800f216:	4632      	mov	r2, r6
 800f218:	7d21      	ldrb	r1, [r4, #20]
 800f21a:	4620      	mov	r0, r4
 800f21c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f220:	f7fe bab0 	b.w	800d784 <ucdr_serialize_endian_array_int32_t>

0800f224 <ucdr_deserialize_sequence_int32_t>:
 800f224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f228:	461d      	mov	r5, r3
 800f22a:	4616      	mov	r6, r2
 800f22c:	460f      	mov	r7, r1
 800f22e:	461a      	mov	r2, r3
 800f230:	7d01      	ldrb	r1, [r0, #20]
 800f232:	4604      	mov	r4, r0
 800f234:	f7fe ff56 	bl	800e0e4 <ucdr_deserialize_endian_uint32_t>
 800f238:	682b      	ldr	r3, [r5, #0]
 800f23a:	429e      	cmp	r6, r3
 800f23c:	d201      	bcs.n	800f242 <ucdr_deserialize_sequence_int32_t+0x1e>
 800f23e:	2201      	movs	r2, #1
 800f240:	75a2      	strb	r2, [r4, #22]
 800f242:	b913      	cbnz	r3, 800f24a <ucdr_deserialize_sequence_int32_t+0x26>
 800f244:	2001      	movs	r0, #1
 800f246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f24a:	463a      	mov	r2, r7
 800f24c:	7d21      	ldrb	r1, [r4, #20]
 800f24e:	4620      	mov	r0, r4
 800f250:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f254:	f7fe baec 	b.w	800d830 <ucdr_deserialize_endian_array_int32_t>

0800f258 <racs_services__srv__Control_Event__get_type_description.part.0>:
 800f258:	b510      	push	{r4, lr}
 800f25a:	2000      	movs	r0, #0
 800f25c:	4c13      	ldr	r4, [pc, #76]	; (800f2ac <racs_services__srv__Control_Event__get_type_description.part.0+0x54>)
 800f25e:	f005 ff9b 	bl	8015198 <builtin_interfaces__msg__Time__get_type_description>
 800f262:	300c      	adds	r0, #12
 800f264:	4b12      	ldr	r3, [pc, #72]	; (800f2b0 <racs_services__srv__Control_Event__get_type_description.part.0+0x58>)
 800f266:	c807      	ldmia	r0, {r0, r1, r2}
 800f268:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f26c:	7823      	ldrb	r3, [r4, #0]
 800f26e:	b90b      	cbnz	r3, 800f274 <racs_services__srv__Control_Event__get_type_description.part.0+0x1c>
 800f270:	2301      	movs	r3, #1
 800f272:	7023      	strb	r3, [r4, #0]
 800f274:	4a0f      	ldr	r2, [pc, #60]	; (800f2b4 <racs_services__srv__Control_Event__get_type_description.part.0+0x5c>)
 800f276:	4b10      	ldr	r3, [pc, #64]	; (800f2b8 <racs_services__srv__Control_Event__get_type_description.part.0+0x60>)
 800f278:	4c10      	ldr	r4, [pc, #64]	; (800f2bc <racs_services__srv__Control_Event__get_type_description.part.0+0x64>)
 800f27a:	ca07      	ldmia	r2, {r0, r1, r2}
 800f27c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f280:	7823      	ldrb	r3, [r4, #0]
 800f282:	b90b      	cbnz	r3, 800f288 <racs_services__srv__Control_Event__get_type_description.part.0+0x30>
 800f284:	2301      	movs	r3, #1
 800f286:	7023      	strb	r3, [r4, #0]
 800f288:	4b0d      	ldr	r3, [pc, #52]	; (800f2c0 <racs_services__srv__Control_Event__get_type_description.part.0+0x68>)
 800f28a:	4c0e      	ldr	r4, [pc, #56]	; (800f2c4 <racs_services__srv__Control_Event__get_type_description.part.0+0x6c>)
 800f28c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f290:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f294:	2000      	movs	r0, #0
 800f296:	3418      	adds	r4, #24
 800f298:	f005 ff1e 	bl	80150d8 <service_msgs__msg__ServiceEventInfo__get_type_description>
 800f29c:	300c      	adds	r0, #12
 800f29e:	4b0a      	ldr	r3, [pc, #40]	; (800f2c8 <racs_services__srv__Control_Event__get_type_description.part.0+0x70>)
 800f2a0:	c807      	ldmia	r0, {r0, r1, r2}
 800f2a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f2a6:	2201      	movs	r2, #1
 800f2a8:	701a      	strb	r2, [r3, #0]
 800f2aa:	bd10      	pop	{r4, pc}
 800f2ac:	2000b654 	.word	0x2000b654
 800f2b0:	20000c08 	.word	0x20000c08
 800f2b4:	0801c494 	.word	0x0801c494
 800f2b8:	20000c20 	.word	0x20000c20
 800f2bc:	2000b652 	.word	0x2000b652
 800f2c0:	0801c470 	.word	0x0801c470
 800f2c4:	20000c38 	.word	0x20000c38
 800f2c8:	2000b651 	.word	0x2000b651

0800f2cc <racs_services__srv__Control__get_type_hash>:
 800f2cc:	4800      	ldr	r0, [pc, #0]	; (800f2d0 <racs_services__srv__Control__get_type_hash+0x4>)
 800f2ce:	4770      	bx	lr
 800f2d0:	20000ad8 	.word	0x20000ad8

0800f2d4 <racs_services__srv__Control_Request__get_type_hash>:
 800f2d4:	4800      	ldr	r0, [pc, #0]	; (800f2d8 <racs_services__srv__Control_Request__get_type_hash+0x4>)
 800f2d6:	4770      	bx	lr
 800f2d8:	20000ab4 	.word	0x20000ab4

0800f2dc <racs_services__srv__Control_Response__get_type_hash>:
 800f2dc:	4800      	ldr	r0, [pc, #0]	; (800f2e0 <racs_services__srv__Control_Response__get_type_hash+0x4>)
 800f2de:	4770      	bx	lr
 800f2e0:	20000a90 	.word	0x20000a90

0800f2e4 <racs_services__srv__Control_Event__get_type_hash>:
 800f2e4:	4800      	ldr	r0, [pc, #0]	; (800f2e8 <racs_services__srv__Control_Event__get_type_hash+0x4>)
 800f2e6:	4770      	bx	lr
 800f2e8:	20000a6c 	.word	0x20000a6c

0800f2ec <racs_services__srv__Control__get_type_description>:
 800f2ec:	b538      	push	{r3, r4, r5, lr}
 800f2ee:	4d1c      	ldr	r5, [pc, #112]	; (800f360 <racs_services__srv__Control__get_type_description+0x74>)
 800f2f0:	7828      	ldrb	r0, [r5, #0]
 800f2f2:	b108      	cbz	r0, 800f2f8 <racs_services__srv__Control__get_type_description+0xc>
 800f2f4:	481b      	ldr	r0, [pc, #108]	; (800f364 <racs_services__srv__Control__get_type_description+0x78>)
 800f2f6:	bd38      	pop	{r3, r4, r5, pc}
 800f2f8:	f005 ff4e 	bl	8015198 <builtin_interfaces__msg__Time__get_type_description>
 800f2fc:	300c      	adds	r0, #12
 800f2fe:	4b1a      	ldr	r3, [pc, #104]	; (800f368 <racs_services__srv__Control__get_type_description+0x7c>)
 800f300:	c807      	ldmia	r0, {r0, r1, r2}
 800f302:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f306:	4b19      	ldr	r3, [pc, #100]	; (800f36c <racs_services__srv__Control__get_type_description+0x80>)
 800f308:	781b      	ldrb	r3, [r3, #0]
 800f30a:	b32b      	cbz	r3, 800f358 <racs_services__srv__Control__get_type_description+0x6c>
 800f30c:	4a18      	ldr	r2, [pc, #96]	; (800f370 <racs_services__srv__Control__get_type_description+0x84>)
 800f30e:	4b19      	ldr	r3, [pc, #100]	; (800f374 <racs_services__srv__Control__get_type_description+0x88>)
 800f310:	4c19      	ldr	r4, [pc, #100]	; (800f378 <racs_services__srv__Control__get_type_description+0x8c>)
 800f312:	ca07      	ldmia	r2, {r0, r1, r2}
 800f314:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f318:	7823      	ldrb	r3, [r4, #0]
 800f31a:	b90b      	cbnz	r3, 800f320 <racs_services__srv__Control__get_type_description+0x34>
 800f31c:	2301      	movs	r3, #1
 800f31e:	7023      	strb	r3, [r4, #0]
 800f320:	4a16      	ldr	r2, [pc, #88]	; (800f37c <racs_services__srv__Control__get_type_description+0x90>)
 800f322:	4b17      	ldr	r3, [pc, #92]	; (800f380 <racs_services__srv__Control__get_type_description+0x94>)
 800f324:	4c17      	ldr	r4, [pc, #92]	; (800f384 <racs_services__srv__Control__get_type_description+0x98>)
 800f326:	ca07      	ldmia	r2, {r0, r1, r2}
 800f328:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f32c:	7823      	ldrb	r3, [r4, #0]
 800f32e:	b90b      	cbnz	r3, 800f334 <racs_services__srv__Control__get_type_description+0x48>
 800f330:	2301      	movs	r3, #1
 800f332:	7023      	strb	r3, [r4, #0]
 800f334:	4b14      	ldr	r3, [pc, #80]	; (800f388 <racs_services__srv__Control__get_type_description+0x9c>)
 800f336:	4c15      	ldr	r4, [pc, #84]	; (800f38c <racs_services__srv__Control__get_type_description+0xa0>)
 800f338:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f33c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f340:	2000      	movs	r0, #0
 800f342:	3418      	adds	r4, #24
 800f344:	f005 fec8 	bl	80150d8 <service_msgs__msg__ServiceEventInfo__get_type_description>
 800f348:	300c      	adds	r0, #12
 800f34a:	2301      	movs	r3, #1
 800f34c:	c807      	ldmia	r0, {r0, r1, r2}
 800f34e:	702b      	strb	r3, [r5, #0]
 800f350:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f354:	4803      	ldr	r0, [pc, #12]	; (800f364 <racs_services__srv__Control__get_type_description+0x78>)
 800f356:	bd38      	pop	{r3, r4, r5, pc}
 800f358:	f7ff ff7e 	bl	800f258 <racs_services__srv__Control_Event__get_type_description.part.0>
 800f35c:	e7d6      	b.n	800f30c <racs_services__srv__Control__get_type_description+0x20>
 800f35e:	bf00      	nop
 800f360:	2000b655 	.word	0x2000b655
 800f364:	0801c4ac 	.word	0x0801c4ac
 800f368:	20000f28 	.word	0x20000f28
 800f36c:	2000b651 	.word	0x2000b651
 800f370:	0801c44c 	.word	0x0801c44c
 800f374:	20000f40 	.word	0x20000f40
 800f378:	2000b654 	.word	0x2000b654
 800f37c:	0801c494 	.word	0x0801c494
 800f380:	20000f58 	.word	0x20000f58
 800f384:	2000b652 	.word	0x2000b652
 800f388:	0801c470 	.word	0x0801c470
 800f38c:	20000f70 	.word	0x20000f70

0800f390 <racs_services__srv__Control_Request__get_type_description>:
 800f390:	4b03      	ldr	r3, [pc, #12]	; (800f3a0 <racs_services__srv__Control_Request__get_type_description+0x10>)
 800f392:	781a      	ldrb	r2, [r3, #0]
 800f394:	b90a      	cbnz	r2, 800f39a <racs_services__srv__Control_Request__get_type_description+0xa>
 800f396:	2201      	movs	r2, #1
 800f398:	701a      	strb	r2, [r3, #0]
 800f39a:	4802      	ldr	r0, [pc, #8]	; (800f3a4 <racs_services__srv__Control_Request__get_type_description+0x14>)
 800f39c:	4770      	bx	lr
 800f39e:	bf00      	nop
 800f3a0:	2000b654 	.word	0x2000b654
 800f3a4:	0801c488 	.word	0x0801c488

0800f3a8 <racs_services__srv__Control_Response__get_type_description>:
 800f3a8:	4b03      	ldr	r3, [pc, #12]	; (800f3b8 <racs_services__srv__Control_Response__get_type_description+0x10>)
 800f3aa:	781a      	ldrb	r2, [r3, #0]
 800f3ac:	b90a      	cbnz	r2, 800f3b2 <racs_services__srv__Control_Response__get_type_description+0xa>
 800f3ae:	2201      	movs	r2, #1
 800f3b0:	701a      	strb	r2, [r3, #0]
 800f3b2:	4802      	ldr	r0, [pc, #8]	; (800f3bc <racs_services__srv__Control_Response__get_type_description+0x14>)
 800f3b4:	4770      	bx	lr
 800f3b6:	bf00      	nop
 800f3b8:	2000b652 	.word	0x2000b652
 800f3bc:	0801c464 	.word	0x0801c464

0800f3c0 <racs_services__srv__Control_Event__get_type_description>:
 800f3c0:	b508      	push	{r3, lr}
 800f3c2:	4b04      	ldr	r3, [pc, #16]	; (800f3d4 <racs_services__srv__Control_Event__get_type_description+0x14>)
 800f3c4:	781b      	ldrb	r3, [r3, #0]
 800f3c6:	b10b      	cbz	r3, 800f3cc <racs_services__srv__Control_Event__get_type_description+0xc>
 800f3c8:	4803      	ldr	r0, [pc, #12]	; (800f3d8 <racs_services__srv__Control_Event__get_type_description+0x18>)
 800f3ca:	bd08      	pop	{r3, pc}
 800f3cc:	f7ff ff44 	bl	800f258 <racs_services__srv__Control_Event__get_type_description.part.0>
 800f3d0:	4801      	ldr	r0, [pc, #4]	; (800f3d8 <racs_services__srv__Control_Event__get_type_description+0x18>)
 800f3d2:	bd08      	pop	{r3, pc}
 800f3d4:	2000b651 	.word	0x2000b651
 800f3d8:	0801c440 	.word	0x0801c440

0800f3dc <racs_services__srv__Control__get_type_description_sources>:
 800f3dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3e0:	4b2c      	ldr	r3, [pc, #176]	; (800f494 <racs_services__srv__Control__get_type_description_sources+0xb8>)
 800f3e2:	f893 9000 	ldrb.w	r9, [r3]
 800f3e6:	f1b9 0f00 	cmp.w	r9, #0
 800f3ea:	d002      	beq.n	800f3f2 <racs_services__srv__Control__get_type_description_sources+0x16>
 800f3ec:	482a      	ldr	r0, [pc, #168]	; (800f498 <racs_services__srv__Control__get_type_description_sources+0xbc>)
 800f3ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3f2:	4d2a      	ldr	r5, [pc, #168]	; (800f49c <racs_services__srv__Control__get_type_description_sources+0xc0>)
 800f3f4:	4c2a      	ldr	r4, [pc, #168]	; (800f4a0 <racs_services__srv__Control__get_type_description_sources+0xc4>)
 800f3f6:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800f4a8 <racs_services__srv__Control__get_type_description_sources+0xcc>
 800f3fa:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800f4ac <racs_services__srv__Control__get_type_description_sources+0xd0>
 800f3fe:	4e29      	ldr	r6, [pc, #164]	; (800f4a4 <racs_services__srv__Control__get_type_description_sources+0xc8>)
 800f400:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f402:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f404:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f406:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f408:	682b      	ldr	r3, [r5, #0]
 800f40a:	4625      	mov	r5, r4
 800f40c:	4648      	mov	r0, r9
 800f40e:	f104 0a28 	add.w	sl, r4, #40	; 0x28
 800f412:	f845 3b04 	str.w	r3, [r5], #4
 800f416:	f104 074c 	add.w	r7, r4, #76	; 0x4c
 800f41a:	f005 fec9 	bl	80151b0 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 800f41e:	4684      	mov	ip, r0
 800f420:	f104 0e70 	add.w	lr, r4, #112	; 0x70
 800f424:	3494      	adds	r4, #148	; 0x94
 800f426:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f42a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f42c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f430:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f432:	f8dc 3000 	ldr.w	r3, [ip]
 800f436:	602b      	str	r3, [r5, #0]
 800f438:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800f43c:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 800f440:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800f444:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 800f448:	f8db 3000 	ldr.w	r3, [fp]
 800f44c:	f8ca 3000 	str.w	r3, [sl]
 800f450:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 800f454:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800f456:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 800f45a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800f45c:	f8d8 3000 	ldr.w	r3, [r8]
 800f460:	603b      	str	r3, [r7, #0]
 800f462:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800f464:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f468:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800f46a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f46e:	6833      	ldr	r3, [r6, #0]
 800f470:	4648      	mov	r0, r9
 800f472:	f8ce 3000 	str.w	r3, [lr]
 800f476:	f005 fe47 	bl	8015108 <service_msgs__msg__ServiceEventInfo__get_individual_type_description_source>
 800f47a:	2301      	movs	r3, #1
 800f47c:	4a05      	ldr	r2, [pc, #20]	; (800f494 <racs_services__srv__Control__get_type_description_sources+0xb8>)
 800f47e:	4605      	mov	r5, r0
 800f480:	7013      	strb	r3, [r2, #0]
 800f482:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f484:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f486:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f488:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f48a:	682b      	ldr	r3, [r5, #0]
 800f48c:	4802      	ldr	r0, [pc, #8]	; (800f498 <racs_services__srv__Control__get_type_description_sources+0xbc>)
 800f48e:	6023      	str	r3, [r4, #0]
 800f490:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f494:	2000b650 	.word	0x2000b650
 800f498:	0801c584 	.word	0x0801c584
 800f49c:	0801c53c 	.word	0x0801c53c
 800f4a0:	2000b70c 	.word	0x2000b70c
 800f4a4:	0801c4f4 	.word	0x0801c4f4
 800f4a8:	0801c4d0 	.word	0x0801c4d0
 800f4ac:	0801c518 	.word	0x0801c518

0800f4b0 <racs_services__srv__Control_Request__get_type_description_sources>:
 800f4b0:	4b09      	ldr	r3, [pc, #36]	; (800f4d8 <racs_services__srv__Control_Request__get_type_description_sources+0x28>)
 800f4b2:	781a      	ldrb	r2, [r3, #0]
 800f4b4:	b96a      	cbnz	r2, 800f4d2 <racs_services__srv__Control_Request__get_type_description_sources+0x22>
 800f4b6:	2201      	movs	r2, #1
 800f4b8:	b430      	push	{r4, r5}
 800f4ba:	4d08      	ldr	r5, [pc, #32]	; (800f4dc <racs_services__srv__Control_Request__get_type_description_sources+0x2c>)
 800f4bc:	4c08      	ldr	r4, [pc, #32]	; (800f4e0 <racs_services__srv__Control_Request__get_type_description_sources+0x30>)
 800f4be:	701a      	strb	r2, [r3, #0]
 800f4c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f4c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f4c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f4c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f4c8:	682b      	ldr	r3, [r5, #0]
 800f4ca:	4806      	ldr	r0, [pc, #24]	; (800f4e4 <racs_services__srv__Control_Request__get_type_description_sources+0x34>)
 800f4cc:	6023      	str	r3, [r4, #0]
 800f4ce:	bc30      	pop	{r4, r5}
 800f4d0:	4770      	bx	lr
 800f4d2:	4804      	ldr	r0, [pc, #16]	; (800f4e4 <racs_services__srv__Control_Request__get_type_description_sources+0x34>)
 800f4d4:	4770      	bx	lr
 800f4d6:	bf00      	nop
 800f4d8:	2000b657 	.word	0x2000b657
 800f4dc:	0801c518 	.word	0x0801c518
 800f4e0:	2000b808 	.word	0x2000b808
 800f4e4:	0801c578 	.word	0x0801c578

0800f4e8 <racs_services__srv__Control_Response__get_type_description_sources>:
 800f4e8:	4b09      	ldr	r3, [pc, #36]	; (800f510 <racs_services__srv__Control_Response__get_type_description_sources+0x28>)
 800f4ea:	781a      	ldrb	r2, [r3, #0]
 800f4ec:	b96a      	cbnz	r2, 800f50a <racs_services__srv__Control_Response__get_type_description_sources+0x22>
 800f4ee:	2201      	movs	r2, #1
 800f4f0:	b430      	push	{r4, r5}
 800f4f2:	4d08      	ldr	r5, [pc, #32]	; (800f514 <racs_services__srv__Control_Response__get_type_description_sources+0x2c>)
 800f4f4:	4c08      	ldr	r4, [pc, #32]	; (800f518 <racs_services__srv__Control_Response__get_type_description_sources+0x30>)
 800f4f6:	701a      	strb	r2, [r3, #0]
 800f4f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f4fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f4fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f4fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f500:	682b      	ldr	r3, [r5, #0]
 800f502:	4806      	ldr	r0, [pc, #24]	; (800f51c <racs_services__srv__Control_Response__get_type_description_sources+0x34>)
 800f504:	6023      	str	r3, [r4, #0]
 800f506:	bc30      	pop	{r4, r5}
 800f508:	4770      	bx	lr
 800f50a:	4804      	ldr	r0, [pc, #16]	; (800f51c <racs_services__srv__Control_Response__get_type_description_sources+0x34>)
 800f50c:	4770      	bx	lr
 800f50e:	bf00      	nop
 800f510:	2000b656 	.word	0x2000b656
 800f514:	0801c4f4 	.word	0x0801c4f4
 800f518:	2000b7e4 	.word	0x2000b7e4
 800f51c:	0801c56c 	.word	0x0801c56c

0800f520 <racs_services__srv__Control_Event__get_type_description_sources>:
 800f520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f524:	4e27      	ldr	r6, [pc, #156]	; (800f5c4 <racs_services__srv__Control_Event__get_type_description_sources+0xa4>)
 800f526:	f896 8000 	ldrb.w	r8, [r6]
 800f52a:	f1b8 0f00 	cmp.w	r8, #0
 800f52e:	d002      	beq.n	800f536 <racs_services__srv__Control_Event__get_type_description_sources+0x16>
 800f530:	4825      	ldr	r0, [pc, #148]	; (800f5c8 <racs_services__srv__Control_Event__get_type_description_sources+0xa8>)
 800f532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f536:	4d25      	ldr	r5, [pc, #148]	; (800f5cc <racs_services__srv__Control_Event__get_type_description_sources+0xac>)
 800f538:	4c25      	ldr	r4, [pc, #148]	; (800f5d0 <racs_services__srv__Control_Event__get_type_description_sources+0xb0>)
 800f53a:	f8df a09c 	ldr.w	sl, [pc, #156]	; 800f5d8 <racs_services__srv__Control_Event__get_type_description_sources+0xb8>
 800f53e:	4f25      	ldr	r7, [pc, #148]	; (800f5d4 <racs_services__srv__Control_Event__get_type_description_sources+0xb4>)
 800f540:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f542:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f544:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f546:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f548:	682b      	ldr	r3, [r5, #0]
 800f54a:	4625      	mov	r5, r4
 800f54c:	4640      	mov	r0, r8
 800f54e:	f104 0928 	add.w	r9, r4, #40	; 0x28
 800f552:	f845 3b04 	str.w	r3, [r5], #4
 800f556:	f005 fe2b 	bl	80151b0 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 800f55a:	4684      	mov	ip, r0
 800f55c:	f104 0e4c 	add.w	lr, r4, #76	; 0x4c
 800f560:	3470      	adds	r4, #112	; 0x70
 800f562:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f566:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f568:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f56c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f56e:	f8dc 3000 	ldr.w	r3, [ip]
 800f572:	602b      	str	r3, [r5, #0]
 800f574:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 800f578:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 800f57c:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 800f580:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 800f584:	f8da 3000 	ldr.w	r3, [sl]
 800f588:	f8c9 3000 	str.w	r3, [r9]
 800f58c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800f58e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f592:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800f594:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	4640      	mov	r0, r8
 800f59c:	f8ce 3000 	str.w	r3, [lr]
 800f5a0:	f005 fdb2 	bl	8015108 <service_msgs__msg__ServiceEventInfo__get_individual_type_description_source>
 800f5a4:	2301      	movs	r3, #1
 800f5a6:	4684      	mov	ip, r0
 800f5a8:	7033      	strb	r3, [r6, #0]
 800f5aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f5ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f5b0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f5b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f5b6:	f8dc 3000 	ldr.w	r3, [ip]
 800f5ba:	4803      	ldr	r0, [pc, #12]	; (800f5c8 <racs_services__srv__Control_Event__get_type_description_sources+0xa8>)
 800f5bc:	6023      	str	r3, [r4, #0]
 800f5be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5c2:	bf00      	nop
 800f5c4:	2000b653 	.word	0x2000b653
 800f5c8:	0801c560 	.word	0x0801c560
 800f5cc:	0801c4d0 	.word	0x0801c4d0
 800f5d0:	2000b658 	.word	0x2000b658
 800f5d4:	0801c4f4 	.word	0x0801c4f4
 800f5d8:	0801c518 	.word	0x0801c518

0800f5dc <racs_services__srv__Control_Request__Sequence__init.part.0>:
 800f5dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f5e0:	b086      	sub	sp, #24
 800f5e2:	460f      	mov	r7, r1
 800f5e4:	4680      	mov	r8, r0
 800f5e6:	a801      	add	r0, sp, #4
 800f5e8:	f7fd fcb4 	bl	800cf54 <rcutils_get_default_allocator>
 800f5ec:	b367      	cbz	r7, 800f648 <racs_services__srv__Control_Request__Sequence__init.part.0+0x6c>
 800f5ee:	2110      	movs	r1, #16
 800f5f0:	4638      	mov	r0, r7
 800f5f2:	e9dd 3a04 	ldrd	r3, sl, [sp, #16]
 800f5f6:	4652      	mov	r2, sl
 800f5f8:	4798      	blx	r3
 800f5fa:	4681      	mov	r9, r0
 800f5fc:	b370      	cbz	r0, 800f65c <racs_services__srv__Control_Request__Sequence__init.part.0+0x80>
 800f5fe:	1d06      	adds	r6, r0, #4
 800f600:	2500      	movs	r5, #0
 800f602:	e003      	b.n	800f60c <racs_services__srv__Control_Request__Sequence__init.part.0+0x30>
 800f604:	3501      	adds	r5, #1
 800f606:	3610      	adds	r6, #16
 800f608:	42af      	cmp	r7, r5
 800f60a:	d01e      	beq.n	800f64a <racs_services__srv__Control_Request__Sequence__init.part.0+0x6e>
 800f60c:	4630      	mov	r0, r6
 800f60e:	2100      	movs	r1, #0
 800f610:	f7fd fd5e 	bl	800d0d0 <rosidl_runtime_c__int32__Sequence__init>
 800f614:	4604      	mov	r4, r0
 800f616:	2800      	cmp	r0, #0
 800f618:	d1f4      	bne.n	800f604 <racs_services__srv__Control_Request__Sequence__init.part.0+0x28>
 800f61a:	4630      	mov	r0, r6
 800f61c:	f7fd fd70 	bl	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800f620:	42af      	cmp	r7, r5
 800f622:	d912      	bls.n	800f64a <racs_services__srv__Control_Request__Sequence__init.part.0+0x6e>
 800f624:	b145      	cbz	r5, 800f638 <racs_services__srv__Control_Request__Sequence__init.part.0+0x5c>
 800f626:	eb09 1605 	add.w	r6, r9, r5, lsl #4
 800f62a:	3e0c      	subs	r6, #12
 800f62c:	4630      	mov	r0, r6
 800f62e:	3e10      	subs	r6, #16
 800f630:	f7fd fd66 	bl	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800f634:	3d01      	subs	r5, #1
 800f636:	d1f9      	bne.n	800f62c <racs_services__srv__Control_Request__Sequence__init.part.0+0x50>
 800f638:	4648      	mov	r0, r9
 800f63a:	9b02      	ldr	r3, [sp, #8]
 800f63c:	4651      	mov	r1, sl
 800f63e:	4798      	blx	r3
 800f640:	4620      	mov	r0, r4
 800f642:	b006      	add	sp, #24
 800f644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f648:	46b9      	mov	r9, r7
 800f64a:	2401      	movs	r4, #1
 800f64c:	f8c8 7008 	str.w	r7, [r8, #8]
 800f650:	e9c8 9700 	strd	r9, r7, [r8]
 800f654:	4620      	mov	r0, r4
 800f656:	b006      	add	sp, #24
 800f658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f65c:	4604      	mov	r4, r0
 800f65e:	e7f9      	b.n	800f654 <racs_services__srv__Control_Request__Sequence__init.part.0+0x78>

0800f660 <racs_services__srv__Control_Event__fini.part.0>:
 800f660:	b530      	push	{r4, r5, lr}
 800f662:	b087      	sub	sp, #28
 800f664:	4605      	mov	r5, r0
 800f666:	f005 fd8d 	bl	8015184 <service_msgs__msg__ServiceEventInfo__fini>
 800f66a:	a801      	add	r0, sp, #4
 800f66c:	f7fd fc72 	bl	800cf54 <rcutils_get_default_allocator>
 800f670:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800f672:	b1b3      	cbz	r3, 800f6a2 <racs_services__srv__Control_Event__fini.part.0+0x42>
 800f674:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800f676:	b162      	cbz	r2, 800f692 <racs_services__srv__Control_Event__fini.part.0+0x32>
 800f678:	2400      	movs	r4, #0
 800f67a:	eb13 1004 	adds.w	r0, r3, r4, lsl #4
 800f67e:	f100 0004 	add.w	r0, r0, #4
 800f682:	d01c      	beq.n	800f6be <racs_services__srv__Control_Event__fini.part.0+0x5e>
 800f684:	f7fd fd3c 	bl	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800f688:	3401      	adds	r4, #1
 800f68a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800f68c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800f68e:	4294      	cmp	r4, r2
 800f690:	d3f3      	bcc.n	800f67a <racs_services__srv__Control_Event__fini.part.0+0x1a>
 800f692:	4618      	mov	r0, r3
 800f694:	9a02      	ldr	r2, [sp, #8]
 800f696:	9905      	ldr	r1, [sp, #20]
 800f698:	4790      	blx	r2
 800f69a:	2300      	movs	r3, #0
 800f69c:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 800f6a0:	632b      	str	r3, [r5, #48]	; 0x30
 800f6a2:	a801      	add	r0, sp, #4
 800f6a4:	f7fd fc56 	bl	800cf54 <rcutils_get_default_allocator>
 800f6a8:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800f6aa:	b130      	cbz	r0, 800f6ba <racs_services__srv__Control_Event__fini.part.0+0x5a>
 800f6ac:	9b02      	ldr	r3, [sp, #8]
 800f6ae:	9905      	ldr	r1, [sp, #20]
 800f6b0:	4798      	blx	r3
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 800f6b8:	63eb      	str	r3, [r5, #60]	; 0x3c
 800f6ba:	b007      	add	sp, #28
 800f6bc:	bd30      	pop	{r4, r5, pc}
 800f6be:	3401      	adds	r4, #1
 800f6c0:	4294      	cmp	r4, r2
 800f6c2:	d3da      	bcc.n	800f67a <racs_services__srv__Control_Event__fini.part.0+0x1a>
 800f6c4:	e7e5      	b.n	800f692 <racs_services__srv__Control_Event__fini.part.0+0x32>
 800f6c6:	bf00      	nop

0800f6c8 <racs_services__srv__Control_Request__init>:
 800f6c8:	b538      	push	{r3, r4, r5, lr}
 800f6ca:	b140      	cbz	r0, 800f6de <racs_services__srv__Control_Request__init+0x16>
 800f6cc:	1d05      	adds	r5, r0, #4
 800f6ce:	2100      	movs	r1, #0
 800f6d0:	4628      	mov	r0, r5
 800f6d2:	f7fd fcfd 	bl	800d0d0 <rosidl_runtime_c__int32__Sequence__init>
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	b120      	cbz	r0, 800f6e4 <racs_services__srv__Control_Request__init+0x1c>
 800f6da:	4620      	mov	r0, r4
 800f6dc:	bd38      	pop	{r3, r4, r5, pc}
 800f6de:	4604      	mov	r4, r0
 800f6e0:	4620      	mov	r0, r4
 800f6e2:	bd38      	pop	{r3, r4, r5, pc}
 800f6e4:	4628      	mov	r0, r5
 800f6e6:	f7fd fd0b 	bl	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800f6ea:	4620      	mov	r0, r4
 800f6ec:	bd38      	pop	{r3, r4, r5, pc}
 800f6ee:	bf00      	nop

0800f6f0 <racs_services__srv__Control_Request__fini>:
 800f6f0:	b110      	cbz	r0, 800f6f8 <racs_services__srv__Control_Request__fini+0x8>
 800f6f2:	3004      	adds	r0, #4
 800f6f4:	f7fd bd04 	b.w	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800f6f8:	4770      	bx	lr
 800f6fa:	bf00      	nop

0800f6fc <racs_services__srv__Control_Request__copy>:
 800f6fc:	b130      	cbz	r0, 800f70c <racs_services__srv__Control_Request__copy+0x10>
 800f6fe:	b129      	cbz	r1, 800f70c <racs_services__srv__Control_Request__copy+0x10>
 800f700:	f830 3b04 	ldrh.w	r3, [r0], #4
 800f704:	f821 3b04 	strh.w	r3, [r1], #4
 800f708:	f7fd bd0e 	b.w	800d128 <rosidl_runtime_c__int32__Sequence__copy>
 800f70c:	2000      	movs	r0, #0
 800f70e:	4770      	bx	lr

0800f710 <racs_services__srv__Control_Request__Sequence__init>:
 800f710:	b108      	cbz	r0, 800f716 <racs_services__srv__Control_Request__Sequence__init+0x6>
 800f712:	f7ff bf63 	b.w	800f5dc <racs_services__srv__Control_Request__Sequence__init.part.0>
 800f716:	4770      	bx	lr

0800f718 <racs_services__srv__Control_Request__Sequence__fini>:
 800f718:	b320      	cbz	r0, 800f764 <racs_services__srv__Control_Request__Sequence__fini+0x4c>
 800f71a:	b530      	push	{r4, r5, lr}
 800f71c:	b087      	sub	sp, #28
 800f71e:	4605      	mov	r5, r0
 800f720:	a801      	add	r0, sp, #4
 800f722:	f7fd fc17 	bl	800cf54 <rcutils_get_default_allocator>
 800f726:	682b      	ldr	r3, [r5, #0]
 800f728:	b1b3      	cbz	r3, 800f758 <racs_services__srv__Control_Request__Sequence__fini+0x40>
 800f72a:	68aa      	ldr	r2, [r5, #8]
 800f72c:	b162      	cbz	r2, 800f748 <racs_services__srv__Control_Request__Sequence__fini+0x30>
 800f72e:	2400      	movs	r4, #0
 800f730:	eb13 1004 	adds.w	r0, r3, r4, lsl #4
 800f734:	f100 0004 	add.w	r0, r0, #4
 800f738:	d010      	beq.n	800f75c <racs_services__srv__Control_Request__Sequence__fini+0x44>
 800f73a:	f7fd fce1 	bl	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800f73e:	3401      	adds	r4, #1
 800f740:	68aa      	ldr	r2, [r5, #8]
 800f742:	682b      	ldr	r3, [r5, #0]
 800f744:	4294      	cmp	r4, r2
 800f746:	d3f3      	bcc.n	800f730 <racs_services__srv__Control_Request__Sequence__fini+0x18>
 800f748:	4618      	mov	r0, r3
 800f74a:	9a02      	ldr	r2, [sp, #8]
 800f74c:	9905      	ldr	r1, [sp, #20]
 800f74e:	4790      	blx	r2
 800f750:	2300      	movs	r3, #0
 800f752:	e9c5 3300 	strd	r3, r3, [r5]
 800f756:	60ab      	str	r3, [r5, #8]
 800f758:	b007      	add	sp, #28
 800f75a:	bd30      	pop	{r4, r5, pc}
 800f75c:	3401      	adds	r4, #1
 800f75e:	4294      	cmp	r4, r2
 800f760:	d3e6      	bcc.n	800f730 <racs_services__srv__Control_Request__Sequence__fini+0x18>
 800f762:	e7f1      	b.n	800f748 <racs_services__srv__Control_Request__Sequence__fini+0x30>
 800f764:	4770      	bx	lr
 800f766:	bf00      	nop

0800f768 <racs_services__srv__Control_Response__init>:
 800f768:	3800      	subs	r0, #0
 800f76a:	bf18      	it	ne
 800f76c:	2001      	movne	r0, #1
 800f76e:	4770      	bx	lr

0800f770 <racs_services__srv__Control_Response__fini>:
 800f770:	4770      	bx	lr
 800f772:	bf00      	nop

0800f774 <racs_services__srv__Control_Response__copy>:
 800f774:	b120      	cbz	r0, 800f780 <racs_services__srv__Control_Response__copy+0xc>
 800f776:	b119      	cbz	r1, 800f780 <racs_services__srv__Control_Response__copy+0xc>
 800f778:	7803      	ldrb	r3, [r0, #0]
 800f77a:	2001      	movs	r0, #1
 800f77c:	700b      	strb	r3, [r1, #0]
 800f77e:	4770      	bx	lr
 800f780:	2000      	movs	r0, #0
 800f782:	4770      	bx	lr

0800f784 <racs_services__srv__Control_Response__Sequence__init>:
 800f784:	b530      	push	{r4, r5, lr}
 800f786:	4604      	mov	r4, r0
 800f788:	b087      	sub	sp, #28
 800f78a:	b148      	cbz	r0, 800f7a0 <racs_services__srv__Control_Response__Sequence__init+0x1c>
 800f78c:	460d      	mov	r5, r1
 800f78e:	a801      	add	r0, sp, #4
 800f790:	f7fd fbe0 	bl	800cf54 <rcutils_get_default_allocator>
 800f794:	b935      	cbnz	r5, 800f7a4 <racs_services__srv__Control_Response__Sequence__init+0x20>
 800f796:	462b      	mov	r3, r5
 800f798:	2001      	movs	r0, #1
 800f79a:	60a5      	str	r5, [r4, #8]
 800f79c:	e9c4 3500 	strd	r3, r5, [r4]
 800f7a0:	b007      	add	sp, #28
 800f7a2:	bd30      	pop	{r4, r5, pc}
 800f7a4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800f7a8:	2101      	movs	r1, #1
 800f7aa:	4628      	mov	r0, r5
 800f7ac:	4798      	blx	r3
 800f7ae:	4603      	mov	r3, r0
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d1f1      	bne.n	800f798 <racs_services__srv__Control_Response__Sequence__init+0x14>
 800f7b4:	e7f4      	b.n	800f7a0 <racs_services__srv__Control_Response__Sequence__init+0x1c>
 800f7b6:	bf00      	nop

0800f7b8 <racs_services__srv__Control_Response__Sequence__fini>:
 800f7b8:	b180      	cbz	r0, 800f7dc <racs_services__srv__Control_Response__Sequence__fini+0x24>
 800f7ba:	b510      	push	{r4, lr}
 800f7bc:	b086      	sub	sp, #24
 800f7be:	4604      	mov	r4, r0
 800f7c0:	a801      	add	r0, sp, #4
 800f7c2:	f7fd fbc7 	bl	800cf54 <rcutils_get_default_allocator>
 800f7c6:	6820      	ldr	r0, [r4, #0]
 800f7c8:	b130      	cbz	r0, 800f7d8 <racs_services__srv__Control_Response__Sequence__fini+0x20>
 800f7ca:	9b02      	ldr	r3, [sp, #8]
 800f7cc:	9905      	ldr	r1, [sp, #20]
 800f7ce:	4798      	blx	r3
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	e9c4 3300 	strd	r3, r3, [r4]
 800f7d6:	60a3      	str	r3, [r4, #8]
 800f7d8:	b006      	add	sp, #24
 800f7da:	bd10      	pop	{r4, pc}
 800f7dc:	4770      	bx	lr
 800f7de:	bf00      	nop

0800f7e0 <racs_services__srv__Control_Event__init>:
 800f7e0:	b570      	push	{r4, r5, r6, lr}
 800f7e2:	4604      	mov	r4, r0
 800f7e4:	b086      	sub	sp, #24
 800f7e6:	b1c8      	cbz	r0, 800f81c <racs_services__srv__Control_Event__init+0x3c>
 800f7e8:	f005 fcba 	bl	8015160 <service_msgs__msg__ServiceEventInfo__init>
 800f7ec:	4605      	mov	r5, r0
 800f7ee:	b178      	cbz	r0, 800f810 <racs_services__srv__Control_Event__init+0x30>
 800f7f0:	2600      	movs	r6, #0
 800f7f2:	a801      	add	r0, sp, #4
 800f7f4:	f7fd fbae 	bl	800cf54 <rcutils_get_default_allocator>
 800f7f8:	a801      	add	r0, sp, #4
 800f7fa:	6326      	str	r6, [r4, #48]	; 0x30
 800f7fc:	e9c4 660a 	strd	r6, r6, [r4, #40]	; 0x28
 800f800:	f7fd fba8 	bl	800cf54 <rcutils_get_default_allocator>
 800f804:	4628      	mov	r0, r5
 800f806:	63e6      	str	r6, [r4, #60]	; 0x3c
 800f808:	e9c4 660d 	strd	r6, r6, [r4, #52]	; 0x34
 800f80c:	b006      	add	sp, #24
 800f80e:	bd70      	pop	{r4, r5, r6, pc}
 800f810:	4620      	mov	r0, r4
 800f812:	f7ff ff25 	bl	800f660 <racs_services__srv__Control_Event__fini.part.0>
 800f816:	4628      	mov	r0, r5
 800f818:	b006      	add	sp, #24
 800f81a:	bd70      	pop	{r4, r5, r6, pc}
 800f81c:	4605      	mov	r5, r0
 800f81e:	4628      	mov	r0, r5
 800f820:	b006      	add	sp, #24
 800f822:	bd70      	pop	{r4, r5, r6, pc}

0800f824 <racs_services__srv__Control_Event__fini>:
 800f824:	2800      	cmp	r0, #0
 800f826:	d032      	beq.n	800f88e <racs_services__srv__Control_Event__fini+0x6a>
 800f828:	b530      	push	{r4, r5, lr}
 800f82a:	b087      	sub	sp, #28
 800f82c:	4605      	mov	r5, r0
 800f82e:	f005 fca9 	bl	8015184 <service_msgs__msg__ServiceEventInfo__fini>
 800f832:	a801      	add	r0, sp, #4
 800f834:	f7fd fb8e 	bl	800cf54 <rcutils_get_default_allocator>
 800f838:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800f83a:	b1b3      	cbz	r3, 800f86a <racs_services__srv__Control_Event__fini+0x46>
 800f83c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800f83e:	b162      	cbz	r2, 800f85a <racs_services__srv__Control_Event__fini+0x36>
 800f840:	2400      	movs	r4, #0
 800f842:	eb13 1004 	adds.w	r0, r3, r4, lsl #4
 800f846:	f100 0004 	add.w	r0, r0, #4
 800f84a:	d01c      	beq.n	800f886 <racs_services__srv__Control_Event__fini+0x62>
 800f84c:	f7fd fc58 	bl	800d100 <rosidl_runtime_c__int32__Sequence__fini>
 800f850:	3401      	adds	r4, #1
 800f852:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800f854:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800f856:	4294      	cmp	r4, r2
 800f858:	d3f3      	bcc.n	800f842 <racs_services__srv__Control_Event__fini+0x1e>
 800f85a:	4618      	mov	r0, r3
 800f85c:	9a02      	ldr	r2, [sp, #8]
 800f85e:	9905      	ldr	r1, [sp, #20]
 800f860:	4790      	blx	r2
 800f862:	2300      	movs	r3, #0
 800f864:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 800f868:	632b      	str	r3, [r5, #48]	; 0x30
 800f86a:	a801      	add	r0, sp, #4
 800f86c:	f7fd fb72 	bl	800cf54 <rcutils_get_default_allocator>
 800f870:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800f872:	b130      	cbz	r0, 800f882 <racs_services__srv__Control_Event__fini+0x5e>
 800f874:	9b02      	ldr	r3, [sp, #8]
 800f876:	9905      	ldr	r1, [sp, #20]
 800f878:	4798      	blx	r3
 800f87a:	2300      	movs	r3, #0
 800f87c:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 800f880:	63eb      	str	r3, [r5, #60]	; 0x3c
 800f882:	b007      	add	sp, #28
 800f884:	bd30      	pop	{r4, r5, pc}
 800f886:	3401      	adds	r4, #1
 800f888:	4294      	cmp	r4, r2
 800f88a:	d3da      	bcc.n	800f842 <racs_services__srv__Control_Event__fini+0x1e>
 800f88c:	e7e5      	b.n	800f85a <racs_services__srv__Control_Event__fini+0x36>
 800f88e:	4770      	bx	lr

0800f890 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control>:
 800f890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f894:	2900      	cmp	r1, #0
 800f896:	d04d      	beq.n	800f934 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control+0xa4>
 800f898:	4605      	mov	r5, r0
 800f89a:	2800      	cmp	r0, #0
 800f89c:	d04a      	beq.n	800f934 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control+0xa4>
 800f89e:	460e      	mov	r6, r1
 800f8a0:	4698      	mov	r8, r3
 800f8a2:	2040      	movs	r0, #64	; 0x40
 800f8a4:	680b      	ldr	r3, [r1, #0]
 800f8a6:	6909      	ldr	r1, [r1, #16]
 800f8a8:	4617      	mov	r7, r2
 800f8aa:	4798      	blx	r3
 800f8ac:	4604      	mov	r4, r0
 800f8ae:	f7ff ff97 	bl	800f7e0 <racs_services__srv__Control_Event__init>
 800f8b2:	4684      	mov	ip, r0
 800f8b4:	b370      	cbz	r0, 800f914 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control+0x84>
 800f8b6:	782b      	ldrb	r3, [r5, #0]
 800f8b8:	7023      	strb	r3, [r4, #0]
 800f8ba:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 800f8be:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 800f8c2:	e9c4 2301 	strd	r2, r3, [r4, #4]
 800f8c6:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800f8ca:	68e8      	ldr	r0, [r5, #12]
 800f8cc:	6929      	ldr	r1, [r5, #16]
 800f8ce:	696a      	ldr	r2, [r5, #20]
 800f8d0:	69ab      	ldr	r3, [r5, #24]
 800f8d2:	60e0      	str	r0, [r4, #12]
 800f8d4:	6121      	str	r1, [r4, #16]
 800f8d6:	6162      	str	r2, [r4, #20]
 800f8d8:	61a3      	str	r3, [r4, #24]
 800f8da:	b157      	cbz	r7, 800f8f2 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control+0x62>
 800f8dc:	2101      	movs	r1, #1
 800f8de:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800f8e2:	f7ff ff15 	bl	800f710 <racs_services__srv__Control_Request__Sequence__init>
 800f8e6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800f8e8:	4638      	mov	r0, r7
 800f8ea:	f7ff ff07 	bl	800f6fc <racs_services__srv__Control_Request__copy>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	b1c0      	cbz	r0, 800f924 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control+0x94>
 800f8f2:	f1b8 0f00 	cmp.w	r8, #0
 800f8f6:	d00a      	beq.n	800f90e <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control+0x7e>
 800f8f8:	2101      	movs	r1, #1
 800f8fa:	f104 0034 	add.w	r0, r4, #52	; 0x34
 800f8fe:	f7ff ff41 	bl	800f784 <racs_services__srv__Control_Response__Sequence__init>
 800f902:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f904:	4640      	mov	r0, r8
 800f906:	f7ff ff35 	bl	800f774 <racs_services__srv__Control_Response__copy>
 800f90a:	4603      	mov	r3, r0
 800f90c:	b150      	cbz	r0, 800f924 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Control+0x94>
 800f90e:	4620      	mov	r0, r4
 800f910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f914:	4620      	mov	r0, r4
 800f916:	4664      	mov	r4, ip
 800f918:	6873      	ldr	r3, [r6, #4]
 800f91a:	6931      	ldr	r1, [r6, #16]
 800f91c:	4798      	blx	r3
 800f91e:	4620      	mov	r0, r4
 800f920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f924:	4620      	mov	r0, r4
 800f926:	461c      	mov	r4, r3
 800f928:	6872      	ldr	r2, [r6, #4]
 800f92a:	6931      	ldr	r1, [r6, #16]
 800f92c:	4790      	blx	r2
 800f92e:	4620      	mov	r0, r4
 800f930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f934:	2400      	movs	r4, #0
 800f936:	4620      	mov	r0, r4
 800f938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f93c <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Control>:
 800f93c:	b1b9      	cbz	r1, 800f96e <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Control+0x32>
 800f93e:	b538      	push	{r3, r4, r5, lr}
 800f940:	4605      	mov	r5, r0
 800f942:	b190      	cbz	r0, 800f96a <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Control+0x2e>
 800f944:	460c      	mov	r4, r1
 800f946:	f7ff ff6d 	bl	800f824 <racs_services__srv__Control_Event__fini>
 800f94a:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800f94c:	b110      	cbz	r0, 800f954 <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Control+0x18>
 800f94e:	6863      	ldr	r3, [r4, #4]
 800f950:	6921      	ldr	r1, [r4, #16]
 800f952:	4798      	blx	r3
 800f954:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800f956:	b110      	cbz	r0, 800f95e <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Control+0x22>
 800f958:	6863      	ldr	r3, [r4, #4]
 800f95a:	6921      	ldr	r1, [r4, #16]
 800f95c:	4798      	blx	r3
 800f95e:	4628      	mov	r0, r5
 800f960:	6863      	ldr	r3, [r4, #4]
 800f962:	6921      	ldr	r1, [r4, #16]
 800f964:	4798      	blx	r3
 800f966:	2001      	movs	r0, #1
 800f968:	bd38      	pop	{r3, r4, r5, pc}
 800f96a:	2000      	movs	r0, #0
 800f96c:	bd38      	pop	{r3, r4, r5, pc}
 800f96e:	2000      	movs	r0, #0
 800f970:	4770      	bx	lr
 800f972:	bf00      	nop

0800f974 <racs_services__srv__Setup_Event__get_type_description.part.0>:
 800f974:	b510      	push	{r4, lr}
 800f976:	2000      	movs	r0, #0
 800f978:	4c13      	ldr	r4, [pc, #76]	; (800f9c8 <racs_services__srv__Setup_Event__get_type_description.part.0+0x54>)
 800f97a:	f005 fc0d 	bl	8015198 <builtin_interfaces__msg__Time__get_type_description>
 800f97e:	300c      	adds	r0, #12
 800f980:	4b12      	ldr	r3, [pc, #72]	; (800f9cc <racs_services__srv__Setup_Event__get_type_description.part.0+0x58>)
 800f982:	c807      	ldmia	r0, {r0, r1, r2}
 800f984:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f988:	7823      	ldrb	r3, [r4, #0]
 800f98a:	b90b      	cbnz	r3, 800f990 <racs_services__srv__Setup_Event__get_type_description.part.0+0x1c>
 800f98c:	2301      	movs	r3, #1
 800f98e:	7023      	strb	r3, [r4, #0]
 800f990:	4a0f      	ldr	r2, [pc, #60]	; (800f9d0 <racs_services__srv__Setup_Event__get_type_description.part.0+0x5c>)
 800f992:	4b10      	ldr	r3, [pc, #64]	; (800f9d4 <racs_services__srv__Setup_Event__get_type_description.part.0+0x60>)
 800f994:	4c10      	ldr	r4, [pc, #64]	; (800f9d8 <racs_services__srv__Setup_Event__get_type_description.part.0+0x64>)
 800f996:	ca07      	ldmia	r2, {r0, r1, r2}
 800f998:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f99c:	7823      	ldrb	r3, [r4, #0]
 800f99e:	b90b      	cbnz	r3, 800f9a4 <racs_services__srv__Setup_Event__get_type_description.part.0+0x30>
 800f9a0:	2301      	movs	r3, #1
 800f9a2:	7023      	strb	r3, [r4, #0]
 800f9a4:	4b0d      	ldr	r3, [pc, #52]	; (800f9dc <racs_services__srv__Setup_Event__get_type_description.part.0+0x68>)
 800f9a6:	4c0e      	ldr	r4, [pc, #56]	; (800f9e0 <racs_services__srv__Setup_Event__get_type_description.part.0+0x6c>)
 800f9a8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f9ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f9b0:	2000      	movs	r0, #0
 800f9b2:	3418      	adds	r4, #24
 800f9b4:	f005 fb90 	bl	80150d8 <service_msgs__msg__ServiceEventInfo__get_type_description>
 800f9b8:	300c      	adds	r0, #12
 800f9ba:	4b0a      	ldr	r3, [pc, #40]	; (800f9e4 <racs_services__srv__Setup_Event__get_type_description.part.0+0x70>)
 800f9bc:	c807      	ldmia	r0, {r0, r1, r2}
 800f9be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	701a      	strb	r2, [r3, #0]
 800f9c6:	bd10      	pop	{r4, pc}
 800f9c8:	2000b830 	.word	0x2000b830
 800f9cc:	200011d8 	.word	0x200011d8
 800f9d0:	0801c5e4 	.word	0x0801c5e4
 800f9d4:	200011f0 	.word	0x200011f0
 800f9d8:	2000b82e 	.word	0x2000b82e
 800f9dc:	0801c5c0 	.word	0x0801c5c0
 800f9e0:	20001208 	.word	0x20001208
 800f9e4:	2000b82d 	.word	0x2000b82d

0800f9e8 <racs_services__srv__Setup__get_type_hash>:
 800f9e8:	4800      	ldr	r0, [pc, #0]	; (800f9ec <racs_services__srv__Setup__get_type_hash+0x4>)
 800f9ea:	4770      	bx	lr
 800f9ec:	200010a4 	.word	0x200010a4

0800f9f0 <racs_services__srv__Setup_Request__get_type_hash>:
 800f9f0:	4800      	ldr	r0, [pc, #0]	; (800f9f4 <racs_services__srv__Setup_Request__get_type_hash+0x4>)
 800f9f2:	4770      	bx	lr
 800f9f4:	20001080 	.word	0x20001080

0800f9f8 <racs_services__srv__Setup_Response__get_type_hash>:
 800f9f8:	4800      	ldr	r0, [pc, #0]	; (800f9fc <racs_services__srv__Setup_Response__get_type_hash+0x4>)
 800f9fa:	4770      	bx	lr
 800f9fc:	2000105c 	.word	0x2000105c

0800fa00 <racs_services__srv__Setup_Event__get_type_hash>:
 800fa00:	4800      	ldr	r0, [pc, #0]	; (800fa04 <racs_services__srv__Setup_Event__get_type_hash+0x4>)
 800fa02:	4770      	bx	lr
 800fa04:	20001038 	.word	0x20001038

0800fa08 <racs_services__srv__Setup__get_type_description>:
 800fa08:	b538      	push	{r3, r4, r5, lr}
 800fa0a:	4d1c      	ldr	r5, [pc, #112]	; (800fa7c <racs_services__srv__Setup__get_type_description+0x74>)
 800fa0c:	7828      	ldrb	r0, [r5, #0]
 800fa0e:	b108      	cbz	r0, 800fa14 <racs_services__srv__Setup__get_type_description+0xc>
 800fa10:	481b      	ldr	r0, [pc, #108]	; (800fa80 <racs_services__srv__Setup__get_type_description+0x78>)
 800fa12:	bd38      	pop	{r3, r4, r5, pc}
 800fa14:	f005 fbc0 	bl	8015198 <builtin_interfaces__msg__Time__get_type_description>
 800fa18:	300c      	adds	r0, #12
 800fa1a:	4b1a      	ldr	r3, [pc, #104]	; (800fa84 <racs_services__srv__Setup__get_type_description+0x7c>)
 800fa1c:	c807      	ldmia	r0, {r0, r1, r2}
 800fa1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800fa22:	4b19      	ldr	r3, [pc, #100]	; (800fa88 <racs_services__srv__Setup__get_type_description+0x80>)
 800fa24:	781b      	ldrb	r3, [r3, #0]
 800fa26:	b32b      	cbz	r3, 800fa74 <racs_services__srv__Setup__get_type_description+0x6c>
 800fa28:	4a18      	ldr	r2, [pc, #96]	; (800fa8c <racs_services__srv__Setup__get_type_description+0x84>)
 800fa2a:	4b19      	ldr	r3, [pc, #100]	; (800fa90 <racs_services__srv__Setup__get_type_description+0x88>)
 800fa2c:	4c19      	ldr	r4, [pc, #100]	; (800fa94 <racs_services__srv__Setup__get_type_description+0x8c>)
 800fa2e:	ca07      	ldmia	r2, {r0, r1, r2}
 800fa30:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800fa34:	7823      	ldrb	r3, [r4, #0]
 800fa36:	b90b      	cbnz	r3, 800fa3c <racs_services__srv__Setup__get_type_description+0x34>
 800fa38:	2301      	movs	r3, #1
 800fa3a:	7023      	strb	r3, [r4, #0]
 800fa3c:	4a16      	ldr	r2, [pc, #88]	; (800fa98 <racs_services__srv__Setup__get_type_description+0x90>)
 800fa3e:	4b17      	ldr	r3, [pc, #92]	; (800fa9c <racs_services__srv__Setup__get_type_description+0x94>)
 800fa40:	4c17      	ldr	r4, [pc, #92]	; (800faa0 <racs_services__srv__Setup__get_type_description+0x98>)
 800fa42:	ca07      	ldmia	r2, {r0, r1, r2}
 800fa44:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800fa48:	7823      	ldrb	r3, [r4, #0]
 800fa4a:	b90b      	cbnz	r3, 800fa50 <racs_services__srv__Setup__get_type_description+0x48>
 800fa4c:	2301      	movs	r3, #1
 800fa4e:	7023      	strb	r3, [r4, #0]
 800fa50:	4b14      	ldr	r3, [pc, #80]	; (800faa4 <racs_services__srv__Setup__get_type_description+0x9c>)
 800fa52:	4c15      	ldr	r4, [pc, #84]	; (800faa8 <racs_services__srv__Setup__get_type_description+0xa0>)
 800fa54:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fa58:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800fa5c:	2000      	movs	r0, #0
 800fa5e:	3418      	adds	r4, #24
 800fa60:	f005 fb3a 	bl	80150d8 <service_msgs__msg__ServiceEventInfo__get_type_description>
 800fa64:	300c      	adds	r0, #12
 800fa66:	2301      	movs	r3, #1
 800fa68:	c807      	ldmia	r0, {r0, r1, r2}
 800fa6a:	702b      	strb	r3, [r5, #0]
 800fa6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800fa70:	4803      	ldr	r0, [pc, #12]	; (800fa80 <racs_services__srv__Setup__get_type_description+0x78>)
 800fa72:	bd38      	pop	{r3, r4, r5, pc}
 800fa74:	f7ff ff7e 	bl	800f974 <racs_services__srv__Setup_Event__get_type_description.part.0>
 800fa78:	e7d6      	b.n	800fa28 <racs_services__srv__Setup__get_type_description+0x20>
 800fa7a:	bf00      	nop
 800fa7c:	2000b831 	.word	0x2000b831
 800fa80:	0801c5fc 	.word	0x0801c5fc
 800fa84:	20001620 	.word	0x20001620
 800fa88:	2000b82d 	.word	0x2000b82d
 800fa8c:	0801c59c 	.word	0x0801c59c
 800fa90:	20001638 	.word	0x20001638
 800fa94:	2000b830 	.word	0x2000b830
 800fa98:	0801c5e4 	.word	0x0801c5e4
 800fa9c:	20001650 	.word	0x20001650
 800faa0:	2000b82e 	.word	0x2000b82e
 800faa4:	0801c5c0 	.word	0x0801c5c0
 800faa8:	20001668 	.word	0x20001668

0800faac <racs_services__srv__Setup_Request__get_type_description>:
 800faac:	4b03      	ldr	r3, [pc, #12]	; (800fabc <racs_services__srv__Setup_Request__get_type_description+0x10>)
 800faae:	781a      	ldrb	r2, [r3, #0]
 800fab0:	b90a      	cbnz	r2, 800fab6 <racs_services__srv__Setup_Request__get_type_description+0xa>
 800fab2:	2201      	movs	r2, #1
 800fab4:	701a      	strb	r2, [r3, #0]
 800fab6:	4802      	ldr	r0, [pc, #8]	; (800fac0 <racs_services__srv__Setup_Request__get_type_description+0x14>)
 800fab8:	4770      	bx	lr
 800faba:	bf00      	nop
 800fabc:	2000b830 	.word	0x2000b830
 800fac0:	0801c5d8 	.word	0x0801c5d8

0800fac4 <racs_services__srv__Setup_Response__get_type_description>:
 800fac4:	4b03      	ldr	r3, [pc, #12]	; (800fad4 <racs_services__srv__Setup_Response__get_type_description+0x10>)
 800fac6:	781a      	ldrb	r2, [r3, #0]
 800fac8:	b90a      	cbnz	r2, 800face <racs_services__srv__Setup_Response__get_type_description+0xa>
 800faca:	2201      	movs	r2, #1
 800facc:	701a      	strb	r2, [r3, #0]
 800face:	4802      	ldr	r0, [pc, #8]	; (800fad8 <racs_services__srv__Setup_Response__get_type_description+0x14>)
 800fad0:	4770      	bx	lr
 800fad2:	bf00      	nop
 800fad4:	2000b82e 	.word	0x2000b82e
 800fad8:	0801c5b4 	.word	0x0801c5b4

0800fadc <racs_services__srv__Setup_Event__get_type_description>:
 800fadc:	b508      	push	{r3, lr}
 800fade:	4b04      	ldr	r3, [pc, #16]	; (800faf0 <racs_services__srv__Setup_Event__get_type_description+0x14>)
 800fae0:	781b      	ldrb	r3, [r3, #0]
 800fae2:	b10b      	cbz	r3, 800fae8 <racs_services__srv__Setup_Event__get_type_description+0xc>
 800fae4:	4803      	ldr	r0, [pc, #12]	; (800faf4 <racs_services__srv__Setup_Event__get_type_description+0x18>)
 800fae6:	bd08      	pop	{r3, pc}
 800fae8:	f7ff ff44 	bl	800f974 <racs_services__srv__Setup_Event__get_type_description.part.0>
 800faec:	4801      	ldr	r0, [pc, #4]	; (800faf4 <racs_services__srv__Setup_Event__get_type_description+0x18>)
 800faee:	bd08      	pop	{r3, pc}
 800faf0:	2000b82d 	.word	0x2000b82d
 800faf4:	0801c590 	.word	0x0801c590

0800faf8 <racs_services__srv__Setup__get_type_description_sources>:
 800faf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fafc:	4b2c      	ldr	r3, [pc, #176]	; (800fbb0 <racs_services__srv__Setup__get_type_description_sources+0xb8>)
 800fafe:	f893 9000 	ldrb.w	r9, [r3]
 800fb02:	f1b9 0f00 	cmp.w	r9, #0
 800fb06:	d002      	beq.n	800fb0e <racs_services__srv__Setup__get_type_description_sources+0x16>
 800fb08:	482a      	ldr	r0, [pc, #168]	; (800fbb4 <racs_services__srv__Setup__get_type_description_sources+0xbc>)
 800fb0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb0e:	4d2a      	ldr	r5, [pc, #168]	; (800fbb8 <racs_services__srv__Setup__get_type_description_sources+0xc0>)
 800fb10:	4c2a      	ldr	r4, [pc, #168]	; (800fbbc <racs_services__srv__Setup__get_type_description_sources+0xc4>)
 800fb12:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800fbc4 <racs_services__srv__Setup__get_type_description_sources+0xcc>
 800fb16:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800fbc8 <racs_services__srv__Setup__get_type_description_sources+0xd0>
 800fb1a:	4e29      	ldr	r6, [pc, #164]	; (800fbc0 <racs_services__srv__Setup__get_type_description_sources+0xc8>)
 800fb1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fb1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fb20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fb22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fb24:	682b      	ldr	r3, [r5, #0]
 800fb26:	4625      	mov	r5, r4
 800fb28:	4648      	mov	r0, r9
 800fb2a:	f104 0a28 	add.w	sl, r4, #40	; 0x28
 800fb2e:	f845 3b04 	str.w	r3, [r5], #4
 800fb32:	f104 074c 	add.w	r7, r4, #76	; 0x4c
 800fb36:	f005 fb3b 	bl	80151b0 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 800fb3a:	4684      	mov	ip, r0
 800fb3c:	f104 0e70 	add.w	lr, r4, #112	; 0x70
 800fb40:	3494      	adds	r4, #148	; 0x94
 800fb42:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fb46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800fb48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fb4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800fb4e:	f8dc 3000 	ldr.w	r3, [ip]
 800fb52:	602b      	str	r3, [r5, #0]
 800fb54:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800fb58:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 800fb5c:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800fb60:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
 800fb64:	f8db 3000 	ldr.w	r3, [fp]
 800fb68:	f8ca 3000 	str.w	r3, [sl]
 800fb6c:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 800fb70:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800fb72:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 800fb76:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800fb78:	f8d8 3000 	ldr.w	r3, [r8]
 800fb7c:	603b      	str	r3, [r7, #0]
 800fb7e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800fb80:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fb84:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800fb86:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fb8a:	6833      	ldr	r3, [r6, #0]
 800fb8c:	4648      	mov	r0, r9
 800fb8e:	f8ce 3000 	str.w	r3, [lr]
 800fb92:	f005 fab9 	bl	8015108 <service_msgs__msg__ServiceEventInfo__get_individual_type_description_source>
 800fb96:	2301      	movs	r3, #1
 800fb98:	4a05      	ldr	r2, [pc, #20]	; (800fbb0 <racs_services__srv__Setup__get_type_description_sources+0xb8>)
 800fb9a:	4605      	mov	r5, r0
 800fb9c:	7013      	strb	r3, [r2, #0]
 800fb9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fba2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fba4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fba6:	682b      	ldr	r3, [r5, #0]
 800fba8:	4802      	ldr	r0, [pc, #8]	; (800fbb4 <racs_services__srv__Setup__get_type_description_sources+0xbc>)
 800fbaa:	6023      	str	r3, [r4, #0]
 800fbac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbb0:	2000b82c 	.word	0x2000b82c
 800fbb4:	0801c6d4 	.word	0x0801c6d4
 800fbb8:	0801c68c 	.word	0x0801c68c
 800fbbc:	2000b8e8 	.word	0x2000b8e8
 800fbc0:	0801c644 	.word	0x0801c644
 800fbc4:	0801c620 	.word	0x0801c620
 800fbc8:	0801c668 	.word	0x0801c668

0800fbcc <racs_services__srv__Setup_Request__get_type_description_sources>:
 800fbcc:	4b09      	ldr	r3, [pc, #36]	; (800fbf4 <racs_services__srv__Setup_Request__get_type_description_sources+0x28>)
 800fbce:	781a      	ldrb	r2, [r3, #0]
 800fbd0:	b96a      	cbnz	r2, 800fbee <racs_services__srv__Setup_Request__get_type_description_sources+0x22>
 800fbd2:	2201      	movs	r2, #1
 800fbd4:	b430      	push	{r4, r5}
 800fbd6:	4d08      	ldr	r5, [pc, #32]	; (800fbf8 <racs_services__srv__Setup_Request__get_type_description_sources+0x2c>)
 800fbd8:	4c08      	ldr	r4, [pc, #32]	; (800fbfc <racs_services__srv__Setup_Request__get_type_description_sources+0x30>)
 800fbda:	701a      	strb	r2, [r3, #0]
 800fbdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fbde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fbe0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fbe2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fbe4:	682b      	ldr	r3, [r5, #0]
 800fbe6:	4806      	ldr	r0, [pc, #24]	; (800fc00 <racs_services__srv__Setup_Request__get_type_description_sources+0x34>)
 800fbe8:	6023      	str	r3, [r4, #0]
 800fbea:	bc30      	pop	{r4, r5}
 800fbec:	4770      	bx	lr
 800fbee:	4804      	ldr	r0, [pc, #16]	; (800fc00 <racs_services__srv__Setup_Request__get_type_description_sources+0x34>)
 800fbf0:	4770      	bx	lr
 800fbf2:	bf00      	nop
 800fbf4:	2000b833 	.word	0x2000b833
 800fbf8:	0801c668 	.word	0x0801c668
 800fbfc:	2000b9e4 	.word	0x2000b9e4
 800fc00:	0801c6c8 	.word	0x0801c6c8

0800fc04 <racs_services__srv__Setup_Response__get_type_description_sources>:
 800fc04:	4b09      	ldr	r3, [pc, #36]	; (800fc2c <racs_services__srv__Setup_Response__get_type_description_sources+0x28>)
 800fc06:	781a      	ldrb	r2, [r3, #0]
 800fc08:	b96a      	cbnz	r2, 800fc26 <racs_services__srv__Setup_Response__get_type_description_sources+0x22>
 800fc0a:	2201      	movs	r2, #1
 800fc0c:	b430      	push	{r4, r5}
 800fc0e:	4d08      	ldr	r5, [pc, #32]	; (800fc30 <racs_services__srv__Setup_Response__get_type_description_sources+0x2c>)
 800fc10:	4c08      	ldr	r4, [pc, #32]	; (800fc34 <racs_services__srv__Setup_Response__get_type_description_sources+0x30>)
 800fc12:	701a      	strb	r2, [r3, #0]
 800fc14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc1c:	682b      	ldr	r3, [r5, #0]
 800fc1e:	4806      	ldr	r0, [pc, #24]	; (800fc38 <racs_services__srv__Setup_Response__get_type_description_sources+0x34>)
 800fc20:	6023      	str	r3, [r4, #0]
 800fc22:	bc30      	pop	{r4, r5}
 800fc24:	4770      	bx	lr
 800fc26:	4804      	ldr	r0, [pc, #16]	; (800fc38 <racs_services__srv__Setup_Response__get_type_description_sources+0x34>)
 800fc28:	4770      	bx	lr
 800fc2a:	bf00      	nop
 800fc2c:	2000b832 	.word	0x2000b832
 800fc30:	0801c644 	.word	0x0801c644
 800fc34:	2000b9c0 	.word	0x2000b9c0
 800fc38:	0801c6bc 	.word	0x0801c6bc

0800fc3c <racs_services__srv__Setup_Event__get_type_description_sources>:
 800fc3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc40:	4e27      	ldr	r6, [pc, #156]	; (800fce0 <racs_services__srv__Setup_Event__get_type_description_sources+0xa4>)
 800fc42:	f896 8000 	ldrb.w	r8, [r6]
 800fc46:	f1b8 0f00 	cmp.w	r8, #0
 800fc4a:	d002      	beq.n	800fc52 <racs_services__srv__Setup_Event__get_type_description_sources+0x16>
 800fc4c:	4825      	ldr	r0, [pc, #148]	; (800fce4 <racs_services__srv__Setup_Event__get_type_description_sources+0xa8>)
 800fc4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc52:	4d25      	ldr	r5, [pc, #148]	; (800fce8 <racs_services__srv__Setup_Event__get_type_description_sources+0xac>)
 800fc54:	4c25      	ldr	r4, [pc, #148]	; (800fcec <racs_services__srv__Setup_Event__get_type_description_sources+0xb0>)
 800fc56:	f8df a09c 	ldr.w	sl, [pc, #156]	; 800fcf4 <racs_services__srv__Setup_Event__get_type_description_sources+0xb8>
 800fc5a:	4f25      	ldr	r7, [pc, #148]	; (800fcf0 <racs_services__srv__Setup_Event__get_type_description_sources+0xb4>)
 800fc5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc64:	682b      	ldr	r3, [r5, #0]
 800fc66:	4625      	mov	r5, r4
 800fc68:	4640      	mov	r0, r8
 800fc6a:	f104 0928 	add.w	r9, r4, #40	; 0x28
 800fc6e:	f845 3b04 	str.w	r3, [r5], #4
 800fc72:	f005 fa9d 	bl	80151b0 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 800fc76:	4684      	mov	ip, r0
 800fc78:	f104 0e4c 	add.w	lr, r4, #76	; 0x4c
 800fc7c:	3470      	adds	r4, #112	; 0x70
 800fc7e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fc82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800fc84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fc88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800fc8a:	f8dc 3000 	ldr.w	r3, [ip]
 800fc8e:	602b      	str	r3, [r5, #0]
 800fc90:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 800fc94:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 800fc98:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 800fc9c:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 800fca0:	f8da 3000 	ldr.w	r3, [sl]
 800fca4:	f8c9 3000 	str.w	r3, [r9]
 800fca8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800fcaa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fcae:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800fcb0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	4640      	mov	r0, r8
 800fcb8:	f8ce 3000 	str.w	r3, [lr]
 800fcbc:	f005 fa24 	bl	8015108 <service_msgs__msg__ServiceEventInfo__get_individual_type_description_source>
 800fcc0:	2301      	movs	r3, #1
 800fcc2:	4684      	mov	ip, r0
 800fcc4:	7033      	strb	r3, [r6, #0]
 800fcc6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fcca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fccc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fcd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fcd2:	f8dc 3000 	ldr.w	r3, [ip]
 800fcd6:	4803      	ldr	r0, [pc, #12]	; (800fce4 <racs_services__srv__Setup_Event__get_type_description_sources+0xa8>)
 800fcd8:	6023      	str	r3, [r4, #0]
 800fcda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcde:	bf00      	nop
 800fce0:	2000b82f 	.word	0x2000b82f
 800fce4:	0801c6b0 	.word	0x0801c6b0
 800fce8:	0801c620 	.word	0x0801c620
 800fcec:	2000b834 	.word	0x2000b834
 800fcf0:	0801c644 	.word	0x0801c644
 800fcf4:	0801c668 	.word	0x0801c668

0800fcf8 <racs_services__srv__Setup_Event__fini.part.0>:
 800fcf8:	b510      	push	{r4, lr}
 800fcfa:	b086      	sub	sp, #24
 800fcfc:	4604      	mov	r4, r0
 800fcfe:	f005 fa41 	bl	8015184 <service_msgs__msg__ServiceEventInfo__fini>
 800fd02:	a801      	add	r0, sp, #4
 800fd04:	f7fd f926 	bl	800cf54 <rcutils_get_default_allocator>
 800fd08:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800fd0a:	b130      	cbz	r0, 800fd1a <racs_services__srv__Setup_Event__fini.part.0+0x22>
 800fd0c:	9b02      	ldr	r3, [sp, #8]
 800fd0e:	9905      	ldr	r1, [sp, #20]
 800fd10:	4798      	blx	r3
 800fd12:	2300      	movs	r3, #0
 800fd14:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 800fd18:	6323      	str	r3, [r4, #48]	; 0x30
 800fd1a:	a801      	add	r0, sp, #4
 800fd1c:	f7fd f91a 	bl	800cf54 <rcutils_get_default_allocator>
 800fd20:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800fd22:	b130      	cbz	r0, 800fd32 <racs_services__srv__Setup_Event__fini.part.0+0x3a>
 800fd24:	9b02      	ldr	r3, [sp, #8]
 800fd26:	9905      	ldr	r1, [sp, #20]
 800fd28:	4798      	blx	r3
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	e9c4 330d 	strd	r3, r3, [r4, #52]	; 0x34
 800fd30:	63e3      	str	r3, [r4, #60]	; 0x3c
 800fd32:	b006      	add	sp, #24
 800fd34:	bd10      	pop	{r4, pc}
 800fd36:	bf00      	nop

0800fd38 <racs_services__srv__Setup_Request__init>:
 800fd38:	3800      	subs	r0, #0
 800fd3a:	bf18      	it	ne
 800fd3c:	2001      	movne	r0, #1
 800fd3e:	4770      	bx	lr

0800fd40 <racs_services__srv__Setup_Request__fini>:
 800fd40:	4770      	bx	lr
 800fd42:	bf00      	nop

0800fd44 <racs_services__srv__Setup_Request__copy>:
 800fd44:	4603      	mov	r3, r0
 800fd46:	b1a0      	cbz	r0, 800fd72 <racs_services__srv__Setup_Request__copy+0x2e>
 800fd48:	b199      	cbz	r1, 800fd72 <racs_services__srv__Setup_Request__copy+0x2e>
 800fd4a:	7802      	ldrb	r2, [r0, #0]
 800fd4c:	2001      	movs	r0, #1
 800fd4e:	700a      	strb	r2, [r1, #0]
 800fd50:	689a      	ldr	r2, [r3, #8]
 800fd52:	f8d3 c004 	ldr.w	ip, [r3, #4]
 800fd56:	608a      	str	r2, [r1, #8]
 800fd58:	691a      	ldr	r2, [r3, #16]
 800fd5a:	f8c1 c004 	str.w	ip, [r1, #4]
 800fd5e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800fd62:	610a      	str	r2, [r1, #16]
 800fd64:	695a      	ldr	r2, [r3, #20]
 800fd66:	699b      	ldr	r3, [r3, #24]
 800fd68:	f8c1 c00c 	str.w	ip, [r1, #12]
 800fd6c:	614a      	str	r2, [r1, #20]
 800fd6e:	618b      	str	r3, [r1, #24]
 800fd70:	4770      	bx	lr
 800fd72:	2000      	movs	r0, #0
 800fd74:	4770      	bx	lr
 800fd76:	bf00      	nop

0800fd78 <racs_services__srv__Setup_Request__Sequence__init>:
 800fd78:	b530      	push	{r4, r5, lr}
 800fd7a:	4604      	mov	r4, r0
 800fd7c:	b087      	sub	sp, #28
 800fd7e:	b148      	cbz	r0, 800fd94 <racs_services__srv__Setup_Request__Sequence__init+0x1c>
 800fd80:	460d      	mov	r5, r1
 800fd82:	a801      	add	r0, sp, #4
 800fd84:	f7fd f8e6 	bl	800cf54 <rcutils_get_default_allocator>
 800fd88:	b935      	cbnz	r5, 800fd98 <racs_services__srv__Setup_Request__Sequence__init+0x20>
 800fd8a:	462b      	mov	r3, r5
 800fd8c:	2001      	movs	r0, #1
 800fd8e:	60a5      	str	r5, [r4, #8]
 800fd90:	e9c4 3500 	strd	r3, r5, [r4]
 800fd94:	b007      	add	sp, #28
 800fd96:	bd30      	pop	{r4, r5, pc}
 800fd98:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800fd9c:	211c      	movs	r1, #28
 800fd9e:	4628      	mov	r0, r5
 800fda0:	4798      	blx	r3
 800fda2:	4603      	mov	r3, r0
 800fda4:	2800      	cmp	r0, #0
 800fda6:	d1f1      	bne.n	800fd8c <racs_services__srv__Setup_Request__Sequence__init+0x14>
 800fda8:	e7f4      	b.n	800fd94 <racs_services__srv__Setup_Request__Sequence__init+0x1c>
 800fdaa:	bf00      	nop

0800fdac <racs_services__srv__Setup_Request__Sequence__fini>:
 800fdac:	b180      	cbz	r0, 800fdd0 <racs_services__srv__Setup_Request__Sequence__fini+0x24>
 800fdae:	b510      	push	{r4, lr}
 800fdb0:	b086      	sub	sp, #24
 800fdb2:	4604      	mov	r4, r0
 800fdb4:	a801      	add	r0, sp, #4
 800fdb6:	f7fd f8cd 	bl	800cf54 <rcutils_get_default_allocator>
 800fdba:	6820      	ldr	r0, [r4, #0]
 800fdbc:	b130      	cbz	r0, 800fdcc <racs_services__srv__Setup_Request__Sequence__fini+0x20>
 800fdbe:	9b02      	ldr	r3, [sp, #8]
 800fdc0:	9905      	ldr	r1, [sp, #20]
 800fdc2:	4798      	blx	r3
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	e9c4 3300 	strd	r3, r3, [r4]
 800fdca:	60a3      	str	r3, [r4, #8]
 800fdcc:	b006      	add	sp, #24
 800fdce:	bd10      	pop	{r4, pc}
 800fdd0:	4770      	bx	lr
 800fdd2:	bf00      	nop

0800fdd4 <racs_services__srv__Setup_Response__init>:
 800fdd4:	3800      	subs	r0, #0
 800fdd6:	bf18      	it	ne
 800fdd8:	2001      	movne	r0, #1
 800fdda:	4770      	bx	lr

0800fddc <racs_services__srv__Setup_Response__fini>:
 800fddc:	4770      	bx	lr
 800fdde:	bf00      	nop

0800fde0 <racs_services__srv__Setup_Response__copy>:
 800fde0:	b120      	cbz	r0, 800fdec <racs_services__srv__Setup_Response__copy+0xc>
 800fde2:	b119      	cbz	r1, 800fdec <racs_services__srv__Setup_Response__copy+0xc>
 800fde4:	7803      	ldrb	r3, [r0, #0]
 800fde6:	2001      	movs	r0, #1
 800fde8:	700b      	strb	r3, [r1, #0]
 800fdea:	4770      	bx	lr
 800fdec:	2000      	movs	r0, #0
 800fdee:	4770      	bx	lr

0800fdf0 <racs_services__srv__Setup_Response__Sequence__init>:
 800fdf0:	b530      	push	{r4, r5, lr}
 800fdf2:	4604      	mov	r4, r0
 800fdf4:	b087      	sub	sp, #28
 800fdf6:	b148      	cbz	r0, 800fe0c <racs_services__srv__Setup_Response__Sequence__init+0x1c>
 800fdf8:	460d      	mov	r5, r1
 800fdfa:	a801      	add	r0, sp, #4
 800fdfc:	f7fd f8aa 	bl	800cf54 <rcutils_get_default_allocator>
 800fe00:	b935      	cbnz	r5, 800fe10 <racs_services__srv__Setup_Response__Sequence__init+0x20>
 800fe02:	462b      	mov	r3, r5
 800fe04:	2001      	movs	r0, #1
 800fe06:	60a5      	str	r5, [r4, #8]
 800fe08:	e9c4 3500 	strd	r3, r5, [r4]
 800fe0c:	b007      	add	sp, #28
 800fe0e:	bd30      	pop	{r4, r5, pc}
 800fe10:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800fe14:	2101      	movs	r1, #1
 800fe16:	4628      	mov	r0, r5
 800fe18:	4798      	blx	r3
 800fe1a:	4603      	mov	r3, r0
 800fe1c:	2800      	cmp	r0, #0
 800fe1e:	d1f1      	bne.n	800fe04 <racs_services__srv__Setup_Response__Sequence__init+0x14>
 800fe20:	e7f4      	b.n	800fe0c <racs_services__srv__Setup_Response__Sequence__init+0x1c>
 800fe22:	bf00      	nop

0800fe24 <racs_services__srv__Setup_Response__Sequence__fini>:
 800fe24:	b180      	cbz	r0, 800fe48 <racs_services__srv__Setup_Response__Sequence__fini+0x24>
 800fe26:	b510      	push	{r4, lr}
 800fe28:	b086      	sub	sp, #24
 800fe2a:	4604      	mov	r4, r0
 800fe2c:	a801      	add	r0, sp, #4
 800fe2e:	f7fd f891 	bl	800cf54 <rcutils_get_default_allocator>
 800fe32:	6820      	ldr	r0, [r4, #0]
 800fe34:	b130      	cbz	r0, 800fe44 <racs_services__srv__Setup_Response__Sequence__fini+0x20>
 800fe36:	9b02      	ldr	r3, [sp, #8]
 800fe38:	9905      	ldr	r1, [sp, #20]
 800fe3a:	4798      	blx	r3
 800fe3c:	2300      	movs	r3, #0
 800fe3e:	e9c4 3300 	strd	r3, r3, [r4]
 800fe42:	60a3      	str	r3, [r4, #8]
 800fe44:	b006      	add	sp, #24
 800fe46:	bd10      	pop	{r4, pc}
 800fe48:	4770      	bx	lr
 800fe4a:	bf00      	nop

0800fe4c <racs_services__srv__Setup_Event__init>:
 800fe4c:	b570      	push	{r4, r5, r6, lr}
 800fe4e:	4604      	mov	r4, r0
 800fe50:	b086      	sub	sp, #24
 800fe52:	b1c8      	cbz	r0, 800fe88 <racs_services__srv__Setup_Event__init+0x3c>
 800fe54:	f005 f984 	bl	8015160 <service_msgs__msg__ServiceEventInfo__init>
 800fe58:	4605      	mov	r5, r0
 800fe5a:	b178      	cbz	r0, 800fe7c <racs_services__srv__Setup_Event__init+0x30>
 800fe5c:	2600      	movs	r6, #0
 800fe5e:	a801      	add	r0, sp, #4
 800fe60:	f7fd f878 	bl	800cf54 <rcutils_get_default_allocator>
 800fe64:	a801      	add	r0, sp, #4
 800fe66:	6326      	str	r6, [r4, #48]	; 0x30
 800fe68:	e9c4 660a 	strd	r6, r6, [r4, #40]	; 0x28
 800fe6c:	f7fd f872 	bl	800cf54 <rcutils_get_default_allocator>
 800fe70:	4628      	mov	r0, r5
 800fe72:	63e6      	str	r6, [r4, #60]	; 0x3c
 800fe74:	e9c4 660d 	strd	r6, r6, [r4, #52]	; 0x34
 800fe78:	b006      	add	sp, #24
 800fe7a:	bd70      	pop	{r4, r5, r6, pc}
 800fe7c:	4620      	mov	r0, r4
 800fe7e:	f7ff ff3b 	bl	800fcf8 <racs_services__srv__Setup_Event__fini.part.0>
 800fe82:	4628      	mov	r0, r5
 800fe84:	b006      	add	sp, #24
 800fe86:	bd70      	pop	{r4, r5, r6, pc}
 800fe88:	4605      	mov	r5, r0
 800fe8a:	4628      	mov	r0, r5
 800fe8c:	b006      	add	sp, #24
 800fe8e:	bd70      	pop	{r4, r5, r6, pc}

0800fe90 <racs_services__srv__Setup_Event__fini>:
 800fe90:	b1f0      	cbz	r0, 800fed0 <racs_services__srv__Setup_Event__fini+0x40>
 800fe92:	b510      	push	{r4, lr}
 800fe94:	b086      	sub	sp, #24
 800fe96:	4604      	mov	r4, r0
 800fe98:	f005 f974 	bl	8015184 <service_msgs__msg__ServiceEventInfo__fini>
 800fe9c:	a801      	add	r0, sp, #4
 800fe9e:	f7fd f859 	bl	800cf54 <rcutils_get_default_allocator>
 800fea2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800fea4:	b130      	cbz	r0, 800feb4 <racs_services__srv__Setup_Event__fini+0x24>
 800fea6:	9b02      	ldr	r3, [sp, #8]
 800fea8:	9905      	ldr	r1, [sp, #20]
 800feaa:	4798      	blx	r3
 800feac:	2300      	movs	r3, #0
 800feae:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 800feb2:	6323      	str	r3, [r4, #48]	; 0x30
 800feb4:	a801      	add	r0, sp, #4
 800feb6:	f7fd f84d 	bl	800cf54 <rcutils_get_default_allocator>
 800feba:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800febc:	b130      	cbz	r0, 800fecc <racs_services__srv__Setup_Event__fini+0x3c>
 800febe:	9b02      	ldr	r3, [sp, #8]
 800fec0:	9905      	ldr	r1, [sp, #20]
 800fec2:	4798      	blx	r3
 800fec4:	2300      	movs	r3, #0
 800fec6:	e9c4 330d 	strd	r3, r3, [r4, #52]	; 0x34
 800feca:	63e3      	str	r3, [r4, #60]	; 0x3c
 800fecc:	b006      	add	sp, #24
 800fece:	bd10      	pop	{r4, pc}
 800fed0:	4770      	bx	lr
 800fed2:	bf00      	nop

0800fed4 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup>:
 800fed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fed8:	2900      	cmp	r1, #0
 800feda:	d04d      	beq.n	800ff78 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup+0xa4>
 800fedc:	4605      	mov	r5, r0
 800fede:	2800      	cmp	r0, #0
 800fee0:	d04a      	beq.n	800ff78 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup+0xa4>
 800fee2:	460e      	mov	r6, r1
 800fee4:	4698      	mov	r8, r3
 800fee6:	2040      	movs	r0, #64	; 0x40
 800fee8:	680b      	ldr	r3, [r1, #0]
 800feea:	6909      	ldr	r1, [r1, #16]
 800feec:	4617      	mov	r7, r2
 800feee:	4798      	blx	r3
 800fef0:	4604      	mov	r4, r0
 800fef2:	f7ff ffab 	bl	800fe4c <racs_services__srv__Setup_Event__init>
 800fef6:	4684      	mov	ip, r0
 800fef8:	b370      	cbz	r0, 800ff58 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup+0x84>
 800fefa:	782b      	ldrb	r3, [r5, #0]
 800fefc:	7023      	strb	r3, [r4, #0]
 800fefe:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 800ff02:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 800ff06:	e9c4 2301 	strd	r2, r3, [r4, #4]
 800ff0a:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800ff0e:	68e8      	ldr	r0, [r5, #12]
 800ff10:	6929      	ldr	r1, [r5, #16]
 800ff12:	696a      	ldr	r2, [r5, #20]
 800ff14:	69ab      	ldr	r3, [r5, #24]
 800ff16:	60e0      	str	r0, [r4, #12]
 800ff18:	6121      	str	r1, [r4, #16]
 800ff1a:	6162      	str	r2, [r4, #20]
 800ff1c:	61a3      	str	r3, [r4, #24]
 800ff1e:	b157      	cbz	r7, 800ff36 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup+0x62>
 800ff20:	2101      	movs	r1, #1
 800ff22:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ff26:	f7ff ff27 	bl	800fd78 <racs_services__srv__Setup_Request__Sequence__init>
 800ff2a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800ff2c:	4638      	mov	r0, r7
 800ff2e:	f7ff ff09 	bl	800fd44 <racs_services__srv__Setup_Request__copy>
 800ff32:	4603      	mov	r3, r0
 800ff34:	b1c0      	cbz	r0, 800ff68 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup+0x94>
 800ff36:	f1b8 0f00 	cmp.w	r8, #0
 800ff3a:	d00a      	beq.n	800ff52 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup+0x7e>
 800ff3c:	2101      	movs	r1, #1
 800ff3e:	f104 0034 	add.w	r0, r4, #52	; 0x34
 800ff42:	f7ff ff55 	bl	800fdf0 <racs_services__srv__Setup_Response__Sequence__init>
 800ff46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ff48:	4640      	mov	r0, r8
 800ff4a:	f7ff ff49 	bl	800fde0 <racs_services__srv__Setup_Response__copy>
 800ff4e:	4603      	mov	r3, r0
 800ff50:	b150      	cbz	r0, 800ff68 <rosidl_typesupport_c__create_service_event_message__racs_services__srv__Setup+0x94>
 800ff52:	4620      	mov	r0, r4
 800ff54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff58:	4620      	mov	r0, r4
 800ff5a:	4664      	mov	r4, ip
 800ff5c:	6873      	ldr	r3, [r6, #4]
 800ff5e:	6931      	ldr	r1, [r6, #16]
 800ff60:	4798      	blx	r3
 800ff62:	4620      	mov	r0, r4
 800ff64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff68:	4620      	mov	r0, r4
 800ff6a:	461c      	mov	r4, r3
 800ff6c:	6872      	ldr	r2, [r6, #4]
 800ff6e:	6931      	ldr	r1, [r6, #16]
 800ff70:	4790      	blx	r2
 800ff72:	4620      	mov	r0, r4
 800ff74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff78:	2400      	movs	r4, #0
 800ff7a:	4620      	mov	r0, r4
 800ff7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ff80 <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Setup>:
 800ff80:	b1b9      	cbz	r1, 800ffb2 <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Setup+0x32>
 800ff82:	b538      	push	{r3, r4, r5, lr}
 800ff84:	4605      	mov	r5, r0
 800ff86:	b190      	cbz	r0, 800ffae <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Setup+0x2e>
 800ff88:	460c      	mov	r4, r1
 800ff8a:	f7ff ff81 	bl	800fe90 <racs_services__srv__Setup_Event__fini>
 800ff8e:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800ff90:	b110      	cbz	r0, 800ff98 <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Setup+0x18>
 800ff92:	6863      	ldr	r3, [r4, #4]
 800ff94:	6921      	ldr	r1, [r4, #16]
 800ff96:	4798      	blx	r3
 800ff98:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800ff9a:	b110      	cbz	r0, 800ffa2 <rosidl_typesupport_c__destroy_service_event_message__racs_services__srv__Setup+0x22>
 800ff9c:	6863      	ldr	r3, [r4, #4]
 800ff9e:	6921      	ldr	r1, [r4, #16]
 800ffa0:	4798      	blx	r3
 800ffa2:	4628      	mov	r0, r5
 800ffa4:	6863      	ldr	r3, [r4, #4]
 800ffa6:	6921      	ldr	r1, [r4, #16]
 800ffa8:	4798      	blx	r3
 800ffaa:	2001      	movs	r0, #1
 800ffac:	bd38      	pop	{r3, r4, r5, pc}
 800ffae:	2000      	movs	r0, #0
 800ffb0:	bd38      	pop	{r3, r4, r5, pc}
 800ffb2:	2000      	movs	r0, #0
 800ffb4:	4770      	bx	lr
 800ffb6:	bf00      	nop

0800ffb8 <rcl_client_get_rmw_handle>:
 800ffb8:	b118      	cbz	r0, 800ffc2 <rcl_client_get_rmw_handle+0xa>
 800ffba:	6800      	ldr	r0, [r0, #0]
 800ffbc:	b108      	cbz	r0, 800ffc2 <rcl_client_get_rmw_handle+0xa>
 800ffbe:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 800ffc2:	4770      	bx	lr

0800ffc4 <rcl_send_request>:
 800ffc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ffc6:	b08b      	sub	sp, #44	; 0x2c
 800ffc8:	b1e8      	cbz	r0, 8010006 <rcl_send_request+0x42>
 800ffca:	4604      	mov	r4, r0
 800ffcc:	6800      	ldr	r0, [r0, #0]
 800ffce:	b1d0      	cbz	r0, 8010006 <rcl_send_request+0x42>
 800ffd0:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800ffd4:	b1bb      	cbz	r3, 8010006 <rcl_send_request+0x42>
 800ffd6:	460f      	mov	r7, r1
 800ffd8:	b1d1      	cbz	r1, 8010010 <rcl_send_request+0x4c>
 800ffda:	4615      	mov	r5, r2
 800ffdc:	b1c2      	cbz	r2, 8010010 <rcl_send_request+0x4c>
 800ffde:	2105      	movs	r1, #5
 800ffe0:	f500 7088 	add.w	r0, r0, #272	; 0x110
 800ffe4:	f002 fef0 	bl	8012dc8 <__atomic_load_8>
 800ffe8:	6823      	ldr	r3, [r4, #0]
 800ffea:	462a      	mov	r2, r5
 800ffec:	e9c5 0100 	strd	r0, r1, [r5]
 800fff0:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 800fff4:	4639      	mov	r1, r7
 800fff6:	f003 ffc7 	bl	8013f88 <rmw_send_request>
 800fffa:	4606      	mov	r6, r0
 800fffc:	b160      	cbz	r0, 8010018 <rcl_send_request+0x54>
 800fffe:	2601      	movs	r6, #1
 8010000:	4630      	mov	r0, r6
 8010002:	b00b      	add	sp, #44	; 0x2c
 8010004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010006:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 801000a:	4630      	mov	r0, r6
 801000c:	b00b      	add	sp, #44	; 0x2c
 801000e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010010:	260b      	movs	r6, #11
 8010012:	4630      	mov	r0, r6
 8010014:	b00b      	add	sp, #44	; 0x2c
 8010016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010018:	6820      	ldr	r0, [r4, #0]
 801001a:	2305      	movs	r3, #5
 801001c:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8010020:	9300      	str	r3, [sp, #0]
 8010022:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010026:	f002 ff3b 	bl	8012ea0 <__atomic_exchange_8>
 801002a:	6823      	ldr	r3, [r4, #0]
 801002c:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8010030:	2a00      	cmp	r2, #0
 8010032:	d0e5      	beq.n	8010000 <rcl_send_request+0x3c>
 8010034:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8010038:	a905      	add	r1, sp, #20
 801003a:	f003 fbdf 	bl	80137fc <rmw_get_gid_for_client>
 801003e:	b970      	cbnz	r0, 801005e <rcl_send_request+0x9a>
 8010040:	6820      	ldr	r0, [r4, #0]
 8010042:	ab06      	add	r3, sp, #24
 8010044:	4631      	mov	r1, r6
 8010046:	463a      	mov	r2, r7
 8010048:	f8d0 0118 	ldr.w	r0, [r0, #280]	; 0x118
 801004c:	9302      	str	r3, [sp, #8]
 801004e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010052:	e9cd 4500 	strd	r4, r5, [sp]
 8010056:	f001 f823 	bl	80110a0 <rcl_send_service_event_message>
 801005a:	4606      	mov	r6, r0
 801005c:	e7d0      	b.n	8010000 <rcl_send_request+0x3c>
 801005e:	f000 f875 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 8010062:	4606      	mov	r6, r0
 8010064:	e7cc      	b.n	8010000 <rcl_send_request+0x3c>
 8010066:	bf00      	nop

08010068 <rcl_take_response>:
 8010068:	b5f0      	push	{r4, r5, r6, r7, lr}
 801006a:	468e      	mov	lr, r1
 801006c:	b095      	sub	sp, #84	; 0x54
 801006e:	460c      	mov	r4, r1
 8010070:	4616      	mov	r6, r2
 8010072:	f10d 0c38 	add.w	ip, sp, #56	; 0x38
 8010076:	4605      	mov	r5, r0
 8010078:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801007c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010080:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010084:	e88c 0003 	stmia.w	ip, {r0, r1}
 8010088:	2d00      	cmp	r5, #0
 801008a:	d042      	beq.n	8010112 <rcl_take_response+0xaa>
 801008c:	682b      	ldr	r3, [r5, #0]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d03f      	beq.n	8010112 <rcl_take_response+0xaa>
 8010092:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8010096:	2800      	cmp	r0, #0
 8010098:	d03b      	beq.n	8010112 <rcl_take_response+0xaa>
 801009a:	2e00      	cmp	r6, #0
 801009c:	d03c      	beq.n	8010118 <rcl_take_response+0xb0>
 801009e:	2300      	movs	r3, #0
 80100a0:	4632      	mov	r2, r6
 80100a2:	a90a      	add	r1, sp, #40	; 0x28
 80100a4:	f88d 3013 	strb.w	r3, [sp, #19]
 80100a8:	f10d 0313 	add.w	r3, sp, #19
 80100ac:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010130 <rcl_take_response+0xc8>
 80100b0:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80100b4:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80100b8:	f004 f86e 	bl	8014198 <rmw_take_response>
 80100bc:	4607      	mov	r7, r0
 80100be:	bb68      	cbnz	r0, 801011c <rcl_take_response+0xb4>
 80100c0:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80100c4:	b363      	cbz	r3, 8010120 <rcl_take_response+0xb8>
 80100c6:	682b      	ldr	r3, [r5, #0]
 80100c8:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 80100cc:	b19a      	cbz	r2, 80100f6 <rcl_take_response+0x8e>
 80100ce:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 80100d2:	a905      	add	r1, sp, #20
 80100d4:	f003 fb92 	bl	80137fc <rmw_get_gid_for_client>
 80100d8:	bb28      	cbnz	r0, 8010126 <rcl_take_response+0xbe>
 80100da:	6829      	ldr	r1, [r5, #0]
 80100dc:	ab06      	add	r3, sp, #24
 80100de:	4632      	mov	r2, r6
 80100e0:	f8d1 0118 	ldr.w	r0, [r1, #280]	; 0x118
 80100e4:	2103      	movs	r1, #3
 80100e6:	9302      	str	r3, [sp, #8]
 80100e8:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80100ec:	e9cd 6700 	strd	r6, r7, [sp]
 80100f0:	f000 ffd6 	bl	80110a0 <rcl_send_service_event_message>
 80100f4:	4607      	mov	r7, r0
 80100f6:	f10d 0e38 	add.w	lr, sp, #56	; 0x38
 80100fa:	46a4      	mov	ip, r4
 80100fc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010100:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010104:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010108:	e88c 0003 	stmia.w	ip, {r0, r1}
 801010c:	4638      	mov	r0, r7
 801010e:	b015      	add	sp, #84	; 0x54
 8010110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010112:	f44f 77fa 	mov.w	r7, #500	; 0x1f4
 8010116:	e7ee      	b.n	80100f6 <rcl_take_response+0x8e>
 8010118:	270b      	movs	r7, #11
 801011a:	e7ec      	b.n	80100f6 <rcl_take_response+0x8e>
 801011c:	2701      	movs	r7, #1
 801011e:	e7ea      	b.n	80100f6 <rcl_take_response+0x8e>
 8010120:	f240 17f5 	movw	r7, #501	; 0x1f5
 8010124:	e7e7      	b.n	80100f6 <rcl_take_response+0x8e>
 8010126:	f000 f811 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 801012a:	4607      	mov	r7, r0
 801012c:	e7e3      	b.n	80100f6 <rcl_take_response+0x8e>
 801012e:	bf00      	nop
	...

08010138 <rcl_client_is_valid>:
 8010138:	b130      	cbz	r0, 8010148 <rcl_client_is_valid+0x10>
 801013a:	6800      	ldr	r0, [r0, #0]
 801013c:	b120      	cbz	r0, 8010148 <rcl_client_is_valid+0x10>
 801013e:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8010142:	3800      	subs	r0, #0
 8010144:	bf18      	it	ne
 8010146:	2001      	movne	r0, #1
 8010148:	4770      	bx	lr
 801014a:	bf00      	nop

0801014c <rcl_convert_rmw_ret_to_rcl_ret>:
 801014c:	280b      	cmp	r0, #11
 801014e:	dc0d      	bgt.n	801016c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8010150:	2800      	cmp	r0, #0
 8010152:	db09      	blt.n	8010168 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8010154:	280b      	cmp	r0, #11
 8010156:	d807      	bhi.n	8010168 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8010158:	e8df f000 	tbb	[pc, r0]
 801015c:	07060607 	.word	0x07060607
 8010160:	06060606 	.word	0x06060606
 8010164:	07070606 	.word	0x07070606
 8010168:	2001      	movs	r0, #1
 801016a:	4770      	bx	lr
 801016c:	28cb      	cmp	r0, #203	; 0xcb
 801016e:	bf18      	it	ne
 8010170:	2001      	movne	r0, #1
 8010172:	4770      	bx	lr

08010174 <rcl_get_zero_initialized_context>:
 8010174:	4a03      	ldr	r2, [pc, #12]	; (8010184 <rcl_get_zero_initialized_context+0x10>)
 8010176:	4603      	mov	r3, r0
 8010178:	e892 0003 	ldmia.w	r2, {r0, r1}
 801017c:	e883 0003 	stmia.w	r3, {r0, r1}
 8010180:	4618      	mov	r0, r3
 8010182:	4770      	bx	lr
 8010184:	0801c6e0 	.word	0x0801c6e0

08010188 <rcl_context_is_valid>:
 8010188:	b118      	cbz	r0, 8010192 <rcl_context_is_valid+0xa>
 801018a:	6840      	ldr	r0, [r0, #4]
 801018c:	3800      	subs	r0, #0
 801018e:	bf18      	it	ne
 8010190:	2001      	movne	r0, #1
 8010192:	4770      	bx	lr

08010194 <__cleanup_context>:
 8010194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010198:	4606      	mov	r6, r0
 801019a:	2300      	movs	r3, #0
 801019c:	6800      	ldr	r0, [r0, #0]
 801019e:	6073      	str	r3, [r6, #4]
 80101a0:	2800      	cmp	r0, #0
 80101a2:	d049      	beq.n	8010238 <__cleanup_context+0xa4>
 80101a4:	6947      	ldr	r7, [r0, #20]
 80101a6:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80101aa:	f8d0 9010 	ldr.w	r9, [r0, #16]
 80101ae:	b137      	cbz	r7, 80101be <__cleanup_context+0x2a>
 80101b0:	3014      	adds	r0, #20
 80101b2:	f000 f9e7 	bl	8010584 <rcl_init_options_fini>
 80101b6:	4607      	mov	r7, r0
 80101b8:	2800      	cmp	r0, #0
 80101ba:	d144      	bne.n	8010246 <__cleanup_context+0xb2>
 80101bc:	6830      	ldr	r0, [r6, #0]
 80101be:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80101c0:	b143      	cbz	r3, 80101d4 <__cleanup_context+0x40>
 80101c2:	3028      	adds	r0, #40	; 0x28
 80101c4:	f003 fd44 	bl	8013c50 <rmw_context_fini>
 80101c8:	b118      	cbz	r0, 80101d2 <__cleanup_context+0x3e>
 80101ca:	2f00      	cmp	r7, #0
 80101cc:	d03e      	beq.n	801024c <__cleanup_context+0xb8>
 80101ce:	f7fc fef3 	bl	800cfb8 <rcutils_reset_error>
 80101d2:	6830      	ldr	r0, [r6, #0]
 80101d4:	6a03      	ldr	r3, [r0, #32]
 80101d6:	b1db      	cbz	r3, 8010210 <__cleanup_context+0x7c>
 80101d8:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 80101dc:	2a01      	cmp	r2, #1
 80101de:	f17c 0100 	sbcs.w	r1, ip, #0
 80101e2:	db11      	blt.n	8010208 <__cleanup_context+0x74>
 80101e4:	2400      	movs	r4, #0
 80101e6:	4625      	mov	r5, r4
 80101e8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80101ec:	4649      	mov	r1, r9
 80101ee:	b1b8      	cbz	r0, 8010220 <__cleanup_context+0x8c>
 80101f0:	47c0      	blx	r8
 80101f2:	6833      	ldr	r3, [r6, #0]
 80101f4:	3401      	adds	r4, #1
 80101f6:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 80101fa:	f145 0500 	adc.w	r5, r5, #0
 80101fe:	6a1b      	ldr	r3, [r3, #32]
 8010200:	4294      	cmp	r4, r2
 8010202:	eb75 010c 	sbcs.w	r1, r5, ip
 8010206:	dbef      	blt.n	80101e8 <__cleanup_context+0x54>
 8010208:	4618      	mov	r0, r3
 801020a:	4649      	mov	r1, r9
 801020c:	47c0      	blx	r8
 801020e:	6830      	ldr	r0, [r6, #0]
 8010210:	4649      	mov	r1, r9
 8010212:	47c0      	blx	r8
 8010214:	2300      	movs	r3, #0
 8010216:	4638      	mov	r0, r7
 8010218:	e9c6 3300 	strd	r3, r3, [r6]
 801021c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010220:	3401      	adds	r4, #1
 8010222:	f145 0500 	adc.w	r5, r5, #0
 8010226:	4294      	cmp	r4, r2
 8010228:	eb75 010c 	sbcs.w	r1, r5, ip
 801022c:	dbdc      	blt.n	80101e8 <__cleanup_context+0x54>
 801022e:	4618      	mov	r0, r3
 8010230:	4649      	mov	r1, r9
 8010232:	47c0      	blx	r8
 8010234:	6830      	ldr	r0, [r6, #0]
 8010236:	e7eb      	b.n	8010210 <__cleanup_context+0x7c>
 8010238:	4607      	mov	r7, r0
 801023a:	2300      	movs	r3, #0
 801023c:	4638      	mov	r0, r7
 801023e:	e9c6 3300 	strd	r3, r3, [r6]
 8010242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010246:	f7fc feb7 	bl	800cfb8 <rcutils_reset_error>
 801024a:	e7b7      	b.n	80101bc <__cleanup_context+0x28>
 801024c:	f7ff ff7e 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 8010250:	4607      	mov	r7, r0
 8010252:	e7bc      	b.n	80101ce <__cleanup_context+0x3a>

08010254 <rcl_init>:
 8010254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010258:	1e05      	subs	r5, r0, #0
 801025a:	b0a7      	sub	sp, #156	; 0x9c
 801025c:	460e      	mov	r6, r1
 801025e:	4690      	mov	r8, r2
 8010260:	461f      	mov	r7, r3
 8010262:	f340 80a0 	ble.w	80103a6 <rcl_init+0x152>
 8010266:	2900      	cmp	r1, #0
 8010268:	f000 80a0 	beq.w	80103ac <rcl_init+0x158>
 801026c:	f1a1 0e04 	sub.w	lr, r1, #4
 8010270:	f04f 0c00 	mov.w	ip, #0
 8010274:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 8010278:	f10c 0c01 	add.w	ip, ip, #1
 801027c:	2c00      	cmp	r4, #0
 801027e:	f000 8095 	beq.w	80103ac <rcl_init+0x158>
 8010282:	4565      	cmp	r5, ip
 8010284:	d1f6      	bne.n	8010274 <rcl_init+0x20>
 8010286:	f1b8 0f00 	cmp.w	r8, #0
 801028a:	f000 808f 	beq.w	80103ac <rcl_init+0x158>
 801028e:	f8d8 4000 	ldr.w	r4, [r8]
 8010292:	2c00      	cmp	r4, #0
 8010294:	f000 808a 	beq.w	80103ac <rcl_init+0x158>
 8010298:	f10d 0c84 	add.w	ip, sp, #132	; 0x84
 801029c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801029e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80102a2:	6823      	ldr	r3, [r4, #0]
 80102a4:	a821      	add	r0, sp, #132	; 0x84
 80102a6:	f8cc 3000 	str.w	r3, [ip]
 80102aa:	f7fc fe61 	bl	800cf70 <rcutils_allocator_is_valid>
 80102ae:	f080 0001 	eor.w	r0, r0, #1
 80102b2:	b2c0      	uxtb	r0, r0
 80102b4:	2800      	cmp	r0, #0
 80102b6:	d179      	bne.n	80103ac <rcl_init+0x158>
 80102b8:	2f00      	cmp	r7, #0
 80102ba:	d077      	beq.n	80103ac <rcl_init+0x158>
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d179      	bne.n	80103b6 <rcl_init+0x162>
 80102c2:	2198      	movs	r1, #152	; 0x98
 80102c4:	2001      	movs	r0, #1
 80102c6:	e9dd 3224 	ldrd	r3, r2, [sp, #144]	; 0x90
 80102ca:	4798      	blx	r3
 80102cc:	4604      	mov	r4, r0
 80102ce:	6038      	str	r0, [r7, #0]
 80102d0:	2800      	cmp	r0, #0
 80102d2:	f000 80cd 	beq.w	8010470 <rcl_init+0x21c>
 80102d6:	a802      	add	r0, sp, #8
 80102d8:	f003 f8ca 	bl	8013470 <rmw_get_zero_initialized_context>
 80102dc:	a902      	add	r1, sp, #8
 80102de:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80102e2:	2270      	movs	r2, #112	; 0x70
 80102e4:	f00a fbef 	bl	801aac6 <memcpy>
 80102e8:	f8d7 e000 	ldr.w	lr, [r7]
 80102ec:	f10d 0c84 	add.w	ip, sp, #132	; 0x84
 80102f0:	4674      	mov	r4, lr
 80102f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80102f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80102f8:	f8dc 3000 	ldr.w	r3, [ip]
 80102fc:	f10e 0114 	add.w	r1, lr, #20
 8010300:	4640      	mov	r0, r8
 8010302:	6023      	str	r3, [r4, #0]
 8010304:	f000 f968 	bl	80105d8 <rcl_init_options_copy>
 8010308:	4604      	mov	r4, r0
 801030a:	2800      	cmp	r0, #0
 801030c:	d144      	bne.n	8010398 <rcl_init+0x144>
 801030e:	f8d7 9000 	ldr.w	r9, [r7]
 8010312:	ea4f 7ae5 	mov.w	sl, r5, asr #31
 8010316:	f8c9 0020 	str.w	r0, [r9, #32]
 801031a:	f8c9 5018 	str.w	r5, [r9, #24]
 801031e:	f8c9 a01c 	str.w	sl, [r9, #28]
 8010322:	2d00      	cmp	r5, #0
 8010324:	d04e      	beq.n	80103c4 <rcl_init+0x170>
 8010326:	2e00      	cmp	r6, #0
 8010328:	d04c      	beq.n	80103c4 <rcl_init+0x170>
 801032a:	2104      	movs	r1, #4
 801032c:	4628      	mov	r0, r5
 801032e:	e9dd 3224 	ldrd	r3, r2, [sp, #144]	; 0x90
 8010332:	4798      	blx	r3
 8010334:	f8c9 0020 	str.w	r0, [r9, #32]
 8010338:	f8d7 9000 	ldr.w	r9, [r7]
 801033c:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8010340:	46cb      	mov	fp, r9
 8010342:	b343      	cbz	r3, 8010396 <rcl_init+0x142>
 8010344:	2d01      	cmp	r5, #1
 8010346:	f17a 0300 	sbcs.w	r3, sl, #0
 801034a:	db3b      	blt.n	80103c4 <rcl_init+0x170>
 801034c:	2400      	movs	r4, #0
 801034e:	3e04      	subs	r6, #4
 8010350:	46a1      	mov	r9, r4
 8010352:	e00b      	b.n	801036c <rcl_init+0x118>
 8010354:	6831      	ldr	r1, [r6, #0]
 8010356:	f00a fbb6 	bl	801aac6 <memcpy>
 801035a:	3401      	adds	r4, #1
 801035c:	f149 0900 	adc.w	r9, r9, #0
 8010360:	45ca      	cmp	sl, r9
 8010362:	bf08      	it	eq
 8010364:	42a5      	cmpeq	r5, r4
 8010366:	d02b      	beq.n	80103c0 <rcl_init+0x16c>
 8010368:	f8d7 b000 	ldr.w	fp, [r7]
 801036c:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8010370:	f7ef ffc6 	bl	8000300 <strlen>
 8010374:	1c42      	adds	r2, r0, #1
 8010376:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010378:	4610      	mov	r0, r2
 801037a:	9925      	ldr	r1, [sp, #148]	; 0x94
 801037c:	f8db b020 	ldr.w	fp, [fp, #32]
 8010380:	9201      	str	r2, [sp, #4]
 8010382:	4798      	blx	r3
 8010384:	683b      	ldr	r3, [r7, #0]
 8010386:	f84b 0024 	str.w	r0, [fp, r4, lsl #2]
 801038a:	6a1b      	ldr	r3, [r3, #32]
 801038c:	9a01      	ldr	r2, [sp, #4]
 801038e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8010392:	2800      	cmp	r0, #0
 8010394:	d1de      	bne.n	8010354 <rcl_init+0x100>
 8010396:	240a      	movs	r4, #10
 8010398:	4638      	mov	r0, r7
 801039a:	f7ff fefb 	bl	8010194 <__cleanup_context>
 801039e:	4620      	mov	r0, r4
 80103a0:	b027      	add	sp, #156	; 0x9c
 80103a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103a6:	2900      	cmp	r1, #0
 80103a8:	f43f af6d 	beq.w	8010286 <rcl_init+0x32>
 80103ac:	240b      	movs	r4, #11
 80103ae:	4620      	mov	r0, r4
 80103b0:	b027      	add	sp, #156	; 0x9c
 80103b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103b6:	2464      	movs	r4, #100	; 0x64
 80103b8:	4620      	mov	r0, r4
 80103ba:	b027      	add	sp, #156	; 0x9c
 80103bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103c0:	f8d7 9000 	ldr.w	r9, [r7]
 80103c4:	493f      	ldr	r1, [pc, #252]	; (80104c4 <rcl_init+0x270>)
 80103c6:	680b      	ldr	r3, [r1, #0]
 80103c8:	3301      	adds	r3, #1
 80103ca:	d04c      	beq.n	8010466 <rcl_init+0x212>
 80103cc:	461a      	mov	r2, r3
 80103ce:	2000      	movs	r0, #0
 80103d0:	600b      	str	r3, [r1, #0]
 80103d2:	f8d9 5014 	ldr.w	r5, [r9, #20]
 80103d6:	607b      	str	r3, [r7, #4]
 80103d8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80103da:	3301      	adds	r3, #1
 80103dc:	e9c5 2006 	strd	r2, r0, [r5, #24]
 80103e0:	d05d      	beq.n	801049e <rcl_init+0x24a>
 80103e2:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d044      	beq.n	8010474 <rcl_init+0x220>
 80103ea:	2b01      	cmp	r3, #1
 80103ec:	d04e      	beq.n	801048c <rcl_init+0x238>
 80103ee:	f8d8 3000 	ldr.w	r3, [r8]
 80103f2:	f105 0634 	add.w	r6, r5, #52	; 0x34
 80103f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d05a      	beq.n	80104b4 <rcl_init+0x260>
 80103fe:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010400:	b953      	cbnz	r3, 8010418 <rcl_init+0x1c4>
 8010402:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 8010406:	2801      	cmp	r0, #1
 8010408:	d008      	beq.n	801041c <rcl_init+0x1c8>
 801040a:	a921      	add	r1, sp, #132	; 0x84
 801040c:	4630      	mov	r0, r6
 801040e:	f008 f8e7 	bl	80185e0 <rcl_get_discovery_static_peers>
 8010412:	4604      	mov	r4, r0
 8010414:	2800      	cmp	r0, #0
 8010416:	d1bf      	bne.n	8010398 <rcl_init+0x144>
 8010418:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 801041c:	f008 f8d6 	bl	80185cc <rcl_automatic_discovery_range_to_string>
 8010420:	683b      	ldr	r3, [r7, #0]
 8010422:	aa20      	add	r2, sp, #128	; 0x80
 8010424:	a91f      	add	r1, sp, #124	; 0x7c
 8010426:	695b      	ldr	r3, [r3, #20]
 8010428:	6d58      	ldr	r0, [r3, #84]	; 0x54
 801042a:	f001 f957 	bl	80116dc <rcl_validate_enclave_name>
 801042e:	4604      	mov	r4, r0
 8010430:	2800      	cmp	r0, #0
 8010432:	d1b1      	bne.n	8010398 <rcl_init+0x144>
 8010434:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010436:	bb83      	cbnz	r3, 801049a <rcl_init+0x246>
 8010438:	6839      	ldr	r1, [r7, #0]
 801043a:	694b      	ldr	r3, [r1, #20]
 801043c:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8010440:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8010442:	f000 fc77 	bl	8010d34 <rcl_get_security_options_from_environment>
 8010446:	4604      	mov	r4, r0
 8010448:	2800      	cmp	r0, #0
 801044a:	d1a5      	bne.n	8010398 <rcl_init+0x144>
 801044c:	6839      	ldr	r1, [r7, #0]
 801044e:	6948      	ldr	r0, [r1, #20]
 8010450:	3128      	adds	r1, #40	; 0x28
 8010452:	3018      	adds	r0, #24
 8010454:	f003 fac6 	bl	80139e4 <rmw_init>
 8010458:	4604      	mov	r4, r0
 801045a:	2800      	cmp	r0, #0
 801045c:	d0a7      	beq.n	80103ae <rcl_init+0x15a>
 801045e:	f7ff fe75 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 8010462:	4604      	mov	r4, r0
 8010464:	e798      	b.n	8010398 <rcl_init+0x144>
 8010466:	2201      	movs	r2, #1
 8010468:	4618      	mov	r0, r3
 801046a:	600a      	str	r2, [r1, #0]
 801046c:	4613      	mov	r3, r2
 801046e:	e7b0      	b.n	80103d2 <rcl_init+0x17e>
 8010470:	240a      	movs	r4, #10
 8010472:	e79c      	b.n	80103ae <rcl_init+0x15a>
 8010474:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8010478:	f000 f90c 	bl	8010694 <rcl_get_localhost_only>
 801047c:	4604      	mov	r4, r0
 801047e:	2800      	cmp	r0, #0
 8010480:	d18a      	bne.n	8010398 <rcl_init+0x144>
 8010482:	683a      	ldr	r2, [r7, #0]
 8010484:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8010488:	6955      	ldr	r5, [r2, #20]
 801048a:	e7ae      	b.n	80103ea <rcl_init+0x196>
 801048c:	2302      	movs	r3, #2
 801048e:	2200      	movs	r2, #0
 8010490:	4618      	mov	r0, r3
 8010492:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
 8010496:	63ea      	str	r2, [r5, #60]	; 0x3c
 8010498:	e7c0      	b.n	801041c <rcl_init+0x1c8>
 801049a:	2401      	movs	r4, #1
 801049c:	e77c      	b.n	8010398 <rcl_init+0x144>
 801049e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80104a2:	f008 f903 	bl	80186ac <rcl_get_default_domain_id>
 80104a6:	4604      	mov	r4, r0
 80104a8:	2800      	cmp	r0, #0
 80104aa:	f47f af75 	bne.w	8010398 <rcl_init+0x144>
 80104ae:	683b      	ldr	r3, [r7, #0]
 80104b0:	695d      	ldr	r5, [r3, #20]
 80104b2:	e796      	b.n	80103e2 <rcl_init+0x18e>
 80104b4:	4630      	mov	r0, r6
 80104b6:	f008 f847 	bl	8018548 <rcl_get_automatic_discovery_range>
 80104ba:	4604      	mov	r4, r0
 80104bc:	2800      	cmp	r0, #0
 80104be:	d09e      	beq.n	80103fe <rcl_init+0x1aa>
 80104c0:	e76a      	b.n	8010398 <rcl_init+0x144>
 80104c2:	bf00      	nop
 80104c4:	2000ba08 	.word	0x2000ba08

080104c8 <rcl_get_zero_initialized_init_options>:
 80104c8:	2000      	movs	r0, #0
 80104ca:	4770      	bx	lr

080104cc <rcl_init_options_init>:
 80104cc:	b084      	sub	sp, #16
 80104ce:	b570      	push	{r4, r5, r6, lr}
 80104d0:	b09e      	sub	sp, #120	; 0x78
 80104d2:	ad23      	add	r5, sp, #140	; 0x8c
 80104d4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80104d8:	2800      	cmp	r0, #0
 80104da:	d046      	beq.n	801056a <rcl_init_options_init+0x9e>
 80104dc:	6803      	ldr	r3, [r0, #0]
 80104de:	4604      	mov	r4, r0
 80104e0:	b133      	cbz	r3, 80104f0 <rcl_init_options_init+0x24>
 80104e2:	2564      	movs	r5, #100	; 0x64
 80104e4:	4628      	mov	r0, r5
 80104e6:	b01e      	add	sp, #120	; 0x78
 80104e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80104ec:	b004      	add	sp, #16
 80104ee:	4770      	bx	lr
 80104f0:	4628      	mov	r0, r5
 80104f2:	f7fc fd3d 	bl	800cf70 <rcutils_allocator_is_valid>
 80104f6:	2800      	cmp	r0, #0
 80104f8:	d037      	beq.n	801056a <rcl_init_options_init+0x9e>
 80104fa:	46ae      	mov	lr, r5
 80104fc:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 8010500:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010504:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010508:	f8de 3000 	ldr.w	r3, [lr]
 801050c:	2070      	movs	r0, #112	; 0x70
 801050e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8010510:	f8cc 3000 	str.w	r3, [ip]
 8010514:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010516:	4798      	blx	r3
 8010518:	4606      	mov	r6, r0
 801051a:	6020      	str	r0, [r4, #0]
 801051c:	b338      	cbz	r0, 801056e <rcl_init_options_init+0xa2>
 801051e:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 8010522:	4686      	mov	lr, r0
 8010524:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010528:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801052c:	f8dc 3000 	ldr.w	r3, [ip]
 8010530:	a802      	add	r0, sp, #8
 8010532:	f8ce 3000 	str.w	r3, [lr]
 8010536:	f002 ffaf 	bl	8013498 <rmw_get_zero_initialized_init_options>
 801053a:	2258      	movs	r2, #88	; 0x58
 801053c:	a902      	add	r1, sp, #8
 801053e:	f106 0018 	add.w	r0, r6, #24
 8010542:	f00a fac0 	bl	801aac6 <memcpy>
 8010546:	ab26      	add	r3, sp, #152	; 0x98
 8010548:	6826      	ldr	r6, [r4, #0]
 801054a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801054e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8010552:	f106 0018 	add.w	r0, r6, #24
 8010556:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 801055a:	f003 f973 	bl	8013844 <rmw_init_options_init>
 801055e:	4605      	mov	r5, r0
 8010560:	b938      	cbnz	r0, 8010572 <rcl_init_options_init+0xa6>
 8010562:	6823      	ldr	r3, [r4, #0]
 8010564:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34
 8010568:	e7bc      	b.n	80104e4 <rcl_init_options_init+0x18>
 801056a:	250b      	movs	r5, #11
 801056c:	e7ba      	b.n	80104e4 <rcl_init_options_init+0x18>
 801056e:	250a      	movs	r5, #10
 8010570:	e7b8      	b.n	80104e4 <rcl_init_options_init+0x18>
 8010572:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8010574:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8010576:	6820      	ldr	r0, [r4, #0]
 8010578:	4798      	blx	r3
 801057a:	4628      	mov	r0, r5
 801057c:	f7ff fde6 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 8010580:	4605      	mov	r5, r0
 8010582:	e7af      	b.n	80104e4 <rcl_init_options_init+0x18>

08010584 <rcl_init_options_fini>:
 8010584:	b530      	push	{r4, r5, lr}
 8010586:	b087      	sub	sp, #28
 8010588:	b1f0      	cbz	r0, 80105c8 <rcl_init_options_fini+0x44>
 801058a:	6803      	ldr	r3, [r0, #0]
 801058c:	4604      	mov	r4, r0
 801058e:	b1db      	cbz	r3, 80105c8 <rcl_init_options_fini+0x44>
 8010590:	469c      	mov	ip, r3
 8010592:	f10d 0e04 	add.w	lr, sp, #4
 8010596:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801059a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801059e:	f8dc 3000 	ldr.w	r3, [ip]
 80105a2:	a801      	add	r0, sp, #4
 80105a4:	f8ce 3000 	str.w	r3, [lr]
 80105a8:	f7fc fce2 	bl	800cf70 <rcutils_allocator_is_valid>
 80105ac:	b160      	cbz	r0, 80105c8 <rcl_init_options_fini+0x44>
 80105ae:	6820      	ldr	r0, [r4, #0]
 80105b0:	3018      	adds	r0, #24
 80105b2:	f003 f9e1 	bl	8013978 <rmw_init_options_fini>
 80105b6:	4605      	mov	r5, r0
 80105b8:	b950      	cbnz	r0, 80105d0 <rcl_init_options_fini+0x4c>
 80105ba:	6820      	ldr	r0, [r4, #0]
 80105bc:	9b02      	ldr	r3, [sp, #8]
 80105be:	9905      	ldr	r1, [sp, #20]
 80105c0:	4798      	blx	r3
 80105c2:	4628      	mov	r0, r5
 80105c4:	b007      	add	sp, #28
 80105c6:	bd30      	pop	{r4, r5, pc}
 80105c8:	250b      	movs	r5, #11
 80105ca:	4628      	mov	r0, r5
 80105cc:	b007      	add	sp, #28
 80105ce:	bd30      	pop	{r4, r5, pc}
 80105d0:	f7ff fdbc 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 80105d4:	4605      	mov	r5, r0
 80105d6:	e7f8      	b.n	80105ca <rcl_init_options_fini+0x46>

080105d8 <rcl_init_options_copy>:
 80105d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80105da:	b09d      	sub	sp, #116	; 0x74
 80105dc:	2800      	cmp	r0, #0
 80105de:	d04d      	beq.n	801067c <rcl_init_options_copy+0xa4>
 80105e0:	4604      	mov	r4, r0
 80105e2:	6800      	ldr	r0, [r0, #0]
 80105e4:	2800      	cmp	r0, #0
 80105e6:	d049      	beq.n	801067c <rcl_init_options_copy+0xa4>
 80105e8:	460d      	mov	r5, r1
 80105ea:	f7fc fcc1 	bl	800cf70 <rcutils_allocator_is_valid>
 80105ee:	2d00      	cmp	r5, #0
 80105f0:	d044      	beq.n	801067c <rcl_init_options_copy+0xa4>
 80105f2:	f080 0001 	eor.w	r0, r0, #1
 80105f6:	b2c0      	uxtb	r0, r0
 80105f8:	2800      	cmp	r0, #0
 80105fa:	d13f      	bne.n	801067c <rcl_init_options_copy+0xa4>
 80105fc:	682b      	ldr	r3, [r5, #0]
 80105fe:	b11b      	cbz	r3, 8010608 <rcl_init_options_copy+0x30>
 8010600:	2464      	movs	r4, #100	; 0x64
 8010602:	4620      	mov	r0, r4
 8010604:	b01d      	add	sp, #116	; 0x74
 8010606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010608:	6826      	ldr	r6, [r4, #0]
 801060a:	f10d 0c5c 	add.w	ip, sp, #92	; 0x5c
 801060e:	46b6      	mov	lr, r6
 8010610:	6837      	ldr	r7, [r6, #0]
 8010612:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010616:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801061a:	f8de 3000 	ldr.w	r3, [lr]
 801061e:	2070      	movs	r0, #112	; 0x70
 8010620:	4619      	mov	r1, r3
 8010622:	f8cc 3000 	str.w	r3, [ip]
 8010626:	47b8      	blx	r7
 8010628:	4606      	mov	r6, r0
 801062a:	6028      	str	r0, [r5, #0]
 801062c:	b350      	cbz	r0, 8010684 <rcl_init_options_copy+0xac>
 801062e:	f10d 0c5c 	add.w	ip, sp, #92	; 0x5c
 8010632:	4686      	mov	lr, r0
 8010634:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010638:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801063c:	f8dc 3000 	ldr.w	r3, [ip]
 8010640:	4668      	mov	r0, sp
 8010642:	f8ce 3000 	str.w	r3, [lr]
 8010646:	f002 ff27 	bl	8013498 <rmw_get_zero_initialized_init_options>
 801064a:	2258      	movs	r2, #88	; 0x58
 801064c:	4669      	mov	r1, sp
 801064e:	f106 0018 	add.w	r0, r6, #24
 8010652:	f00a fa38 	bl	801aac6 <memcpy>
 8010656:	6820      	ldr	r0, [r4, #0]
 8010658:	6829      	ldr	r1, [r5, #0]
 801065a:	3018      	adds	r0, #24
 801065c:	3118      	adds	r1, #24
 801065e:	f003 f959 	bl	8013914 <rmw_init_options_copy>
 8010662:	4604      	mov	r4, r0
 8010664:	2800      	cmp	r0, #0
 8010666:	d0cc      	beq.n	8010602 <rcl_init_options_copy+0x2a>
 8010668:	f7fc fc90 	bl	800cf8c <rcutils_get_error_string>
 801066c:	f7fc fca4 	bl	800cfb8 <rcutils_reset_error>
 8010670:	4628      	mov	r0, r5
 8010672:	f7ff ff87 	bl	8010584 <rcl_init_options_fini>
 8010676:	b138      	cbz	r0, 8010688 <rcl_init_options_copy+0xb0>
 8010678:	4604      	mov	r4, r0
 801067a:	e7c2      	b.n	8010602 <rcl_init_options_copy+0x2a>
 801067c:	240b      	movs	r4, #11
 801067e:	4620      	mov	r0, r4
 8010680:	b01d      	add	sp, #116	; 0x74
 8010682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010684:	240a      	movs	r4, #10
 8010686:	e7bc      	b.n	8010602 <rcl_init_options_copy+0x2a>
 8010688:	4620      	mov	r0, r4
 801068a:	b01d      	add	sp, #116	; 0x74
 801068c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010690:	f7ff bd5c 	b.w	801014c <rcl_convert_rmw_ret_to_rcl_ret>

08010694 <rcl_get_localhost_only>:
 8010694:	b510      	push	{r4, lr}
 8010696:	2300      	movs	r3, #0
 8010698:	b082      	sub	sp, #8
 801069a:	9301      	str	r3, [sp, #4]
 801069c:	b1c0      	cbz	r0, 80106d0 <rcl_get_localhost_only+0x3c>
 801069e:	4604      	mov	r4, r0
 80106a0:	a901      	add	r1, sp, #4
 80106a2:	480d      	ldr	r0, [pc, #52]	; (80106d8 <rcl_get_localhost_only+0x44>)
 80106a4:	f002 fc34 	bl	8012f10 <rcutils_get_env>
 80106a8:	b110      	cbz	r0, 80106b0 <rcl_get_localhost_only+0x1c>
 80106aa:	2001      	movs	r0, #1
 80106ac:	b002      	add	sp, #8
 80106ae:	bd10      	pop	{r4, pc}
 80106b0:	9b01      	ldr	r3, [sp, #4]
 80106b2:	b10b      	cbz	r3, 80106b8 <rcl_get_localhost_only+0x24>
 80106b4:	781b      	ldrb	r3, [r3, #0]
 80106b6:	b923      	cbnz	r3, 80106c2 <rcl_get_localhost_only+0x2e>
 80106b8:	2300      	movs	r3, #0
 80106ba:	4618      	mov	r0, r3
 80106bc:	7023      	strb	r3, [r4, #0]
 80106be:	b002      	add	sp, #8
 80106c0:	bd10      	pop	{r4, pc}
 80106c2:	2b31      	cmp	r3, #49	; 0x31
 80106c4:	bf0c      	ite	eq
 80106c6:	2301      	moveq	r3, #1
 80106c8:	2302      	movne	r3, #2
 80106ca:	7023      	strb	r3, [r4, #0]
 80106cc:	b002      	add	sp, #8
 80106ce:	bd10      	pop	{r4, pc}
 80106d0:	200b      	movs	r0, #11
 80106d2:	b002      	add	sp, #8
 80106d4:	bd10      	pop	{r4, pc}
 80106d6:	bf00      	nop
 80106d8:	0801c6e8 	.word	0x0801c6e8

080106dc <rcl_get_zero_initialized_node>:
 80106dc:	4a03      	ldr	r2, [pc, #12]	; (80106ec <rcl_get_zero_initialized_node+0x10>)
 80106de:	4603      	mov	r3, r0
 80106e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80106e4:	e883 0003 	stmia.w	r3, {r0, r1}
 80106e8:	4618      	mov	r0, r3
 80106ea:	4770      	bx	lr
 80106ec:	0801c718 	.word	0x0801c718

080106f0 <rcl_node_init>:
 80106f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106f4:	b0ab      	sub	sp, #172	; 0xac
 80106f6:	4604      	mov	r4, r0
 80106f8:	460e      	mov	r6, r1
 80106fa:	4615      	mov	r5, r2
 80106fc:	f8dd 80d0 	ldr.w	r8, [sp, #208]	; 0xd0
 8010700:	a825      	add	r0, sp, #148	; 0x94
 8010702:	461f      	mov	r7, r3
 8010704:	f008 f9f8 	bl	8018af8 <rcl_guard_condition_get_default_options>
 8010708:	f1b8 0f00 	cmp.w	r8, #0
 801070c:	f000 80f3 	beq.w	80108f6 <rcl_node_init+0x206>
 8010710:	4640      	mov	r0, r8
 8010712:	f7fc fc2d 	bl	800cf70 <rcutils_allocator_is_valid>
 8010716:	2d00      	cmp	r5, #0
 8010718:	bf18      	it	ne
 801071a:	2c00      	cmpne	r4, #0
 801071c:	f080 0001 	eor.w	r0, r0, #1
 8010720:	bf0c      	ite	eq
 8010722:	f04f 0c01 	moveq.w	ip, #1
 8010726:	f04f 0c00 	movne.w	ip, #0
 801072a:	2e00      	cmp	r6, #0
 801072c:	bf08      	it	eq
 801072e:	f04c 0c01 	orreq.w	ip, ip, #1
 8010732:	ea4c 0c00 	orr.w	ip, ip, r0
 8010736:	f01c 09ff 	ands.w	r9, ip, #255	; 0xff
 801073a:	f040 80dc 	bne.w	80108f6 <rcl_node_init+0x206>
 801073e:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8010742:	f1ba 0f00 	cmp.w	sl, #0
 8010746:	f040 80fc 	bne.w	8010942 <rcl_node_init+0x252>
 801074a:	2f00      	cmp	r7, #0
 801074c:	f000 80d3 	beq.w	80108f6 <rcl_node_init+0x206>
 8010750:	4638      	mov	r0, r7
 8010752:	f7ff fd19 	bl	8010188 <rcl_context_is_valid>
 8010756:	4683      	mov	fp, r0
 8010758:	2800      	cmp	r0, #0
 801075a:	f000 80d2 	beq.w	8010902 <rcl_node_init+0x212>
 801075e:	4652      	mov	r2, sl
 8010760:	4630      	mov	r0, r6
 8010762:	a924      	add	r1, sp, #144	; 0x90
 8010764:	f8cd a090 	str.w	sl, [sp, #144]	; 0x90
 8010768:	f002 ffa4 	bl	80136b4 <rmw_validate_node_name>
 801076c:	4682      	mov	sl, r0
 801076e:	2800      	cmp	r0, #0
 8010770:	f040 80c3 	bne.w	80108fa <rcl_node_init+0x20a>
 8010774:	9824      	ldr	r0, [sp, #144]	; 0x90
 8010776:	2800      	cmp	r0, #0
 8010778:	f040 80f1 	bne.w	801095e <rcl_node_init+0x26e>
 801077c:	4628      	mov	r0, r5
 801077e:	f7ef fdbf 	bl	8000300 <strlen>
 8010782:	2800      	cmp	r0, #0
 8010784:	f040 80c0 	bne.w	8010908 <rcl_node_init+0x218>
 8010788:	4d79      	ldr	r5, [pc, #484]	; (8010970 <rcl_node_init+0x280>)
 801078a:	a924      	add	r1, sp, #144	; 0x90
 801078c:	2200      	movs	r2, #0
 801078e:	4628      	mov	r0, r5
 8010790:	f002 ff72 	bl	8013678 <rmw_validate_namespace>
 8010794:	4682      	mov	sl, r0
 8010796:	2800      	cmp	r0, #0
 8010798:	f040 80af 	bne.w	80108fa <rcl_node_init+0x20a>
 801079c:	9824      	ldr	r0, [sp, #144]	; 0x90
 801079e:	2800      	cmp	r0, #0
 80107a0:	f040 80d5 	bne.w	801094e <rcl_node_init+0x25e>
 80107a4:	f8d8 3000 	ldr.w	r3, [r8]
 80107a8:	2080      	movs	r0, #128	; 0x80
 80107aa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80107ae:	4798      	blx	r3
 80107b0:	4682      	mov	sl, r0
 80107b2:	6060      	str	r0, [r4, #4]
 80107b4:	2800      	cmp	r0, #0
 80107b6:	f000 80cf 	beq.w	8010958 <rcl_node_init+0x268>
 80107ba:	2200      	movs	r2, #0
 80107bc:	2300      	movs	r3, #0
 80107be:	a808      	add	r0, sp, #32
 80107c0:	e9ca 231c 	strd	r2, r3, [sl, #112]	; 0x70
 80107c4:	e9ca 231e 	strd	r2, r3, [sl, #120]	; 0x78
 80107c8:	f000 f902 	bl	80109d0 <rcl_node_get_default_options>
 80107cc:	a908      	add	r1, sp, #32
 80107ce:	4650      	mov	r0, sl
 80107d0:	2270      	movs	r2, #112	; 0x70
 80107d2:	f00a f978 	bl	801aac6 <memcpy>
 80107d6:	6861      	ldr	r1, [r4, #4]
 80107d8:	4640      	mov	r0, r8
 80107da:	6027      	str	r7, [r4, #0]
 80107dc:	f000 f906 	bl	80109ec <rcl_node_options_copy>
 80107e0:	2800      	cmp	r0, #0
 80107e2:	d158      	bne.n	8010896 <rcl_node_init+0x1a6>
 80107e4:	4628      	mov	r0, r5
 80107e6:	f7ef fd8b 	bl	8000300 <strlen>
 80107ea:	4428      	add	r0, r5
 80107ec:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 80107f0:	e9cd 5603 	strd	r5, r6, [sp, #12]
 80107f4:	2b2f      	cmp	r3, #47	; 0x2f
 80107f6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80107fa:	9300      	str	r3, [sp, #0]
 80107fc:	bf0c      	ite	eq
 80107fe:	4b5d      	ldreq	r3, [pc, #372]	; (8010974 <rcl_node_init+0x284>)
 8010800:	4b5d      	ldrne	r3, [pc, #372]	; (8010978 <rcl_node_init+0x288>)
 8010802:	9302      	str	r3, [sp, #8]
 8010804:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010808:	9301      	str	r3, [sp, #4]
 801080a:	f8d4 a004 	ldr.w	sl, [r4, #4]
 801080e:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8010812:	f002 fba5 	bl	8012f60 <rcutils_format_string_limit>
 8010816:	6823      	ldr	r3, [r4, #0]
 8010818:	f8ca 007c 	str.w	r0, [sl, #124]	; 0x7c
 801081c:	4631      	mov	r1, r6
 801081e:	6818      	ldr	r0, [r3, #0]
 8010820:	462a      	mov	r2, r5
 8010822:	6866      	ldr	r6, [r4, #4]
 8010824:	3028      	adds	r0, #40	; 0x28
 8010826:	f003 fac5 	bl	8013db4 <rmw_create_node>
 801082a:	6863      	ldr	r3, [r4, #4]
 801082c:	6730      	str	r0, [r6, #112]	; 0x70
 801082e:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8010830:	2800      	cmp	r0, #0
 8010832:	d032      	beq.n	801089a <rcl_node_init+0x1aa>
 8010834:	f003 fb4e 	bl	8013ed4 <rmw_node_get_graph_guard_condition>
 8010838:	4682      	mov	sl, r0
 801083a:	b360      	cbz	r0, 8010896 <rcl_node_init+0x1a6>
 801083c:	f8d8 3000 	ldr.w	r3, [r8]
 8010840:	2008      	movs	r0, #8
 8010842:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8010846:	6866      	ldr	r6, [r4, #4]
 8010848:	4798      	blx	r3
 801084a:	6863      	ldr	r3, [r4, #4]
 801084c:	6770      	str	r0, [r6, #116]	; 0x74
 801084e:	f8d3 b074 	ldr.w	fp, [r3, #116]	; 0x74
 8010852:	f1bb 0f00 	cmp.w	fp, #0
 8010856:	d020      	beq.n	801089a <rcl_node_init+0x1aa>
 8010858:	a806      	add	r0, sp, #24
 801085a:	ae25      	add	r6, sp, #148	; 0x94
 801085c:	f008 f8c0 	bl	80189e0 <rcl_get_zero_initialized_guard_condition>
 8010860:	a806      	add	r0, sp, #24
 8010862:	6863      	ldr	r3, [r4, #4]
 8010864:	46c4      	mov	ip, r8
 8010866:	c803      	ldmia	r0, {r0, r1}
 8010868:	f8d3 e074 	ldr.w	lr, [r3, #116]	; 0x74
 801086c:	e88b 0003 	stmia.w	fp, {r0, r1}
 8010870:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010874:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8010876:	f8dc 3000 	ldr.w	r3, [ip]
 801087a:	6033      	str	r3, [r6, #0]
 801087c:	ab2a      	add	r3, sp, #168	; 0xa8
 801087e:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8010882:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8010886:	4651      	mov	r1, sl
 8010888:	463a      	mov	r2, r7
 801088a:	4670      	mov	r0, lr
 801088c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801088e:	f008 f8b1 	bl	80189f4 <rcl_guard_condition_init_from_rmw>
 8010892:	4682      	mov	sl, r0
 8010894:	b328      	cbz	r0, 80108e2 <rcl_node_init+0x1f2>
 8010896:	6863      	ldr	r3, [r4, #4]
 8010898:	b1f3      	cbz	r3, 80108d8 <rcl_node_init+0x1e8>
 801089a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 801089c:	b128      	cbz	r0, 80108aa <rcl_node_init+0x1ba>
 801089e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80108a2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80108a6:	4798      	blx	r3
 80108a8:	6863      	ldr	r3, [r4, #4]
 80108aa:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80108ac:	b110      	cbz	r0, 80108b4 <rcl_node_init+0x1c4>
 80108ae:	f003 fa93 	bl	8013dd8 <rmw_destroy_node>
 80108b2:	6863      	ldr	r3, [r4, #4]
 80108b4:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80108b6:	b148      	cbz	r0, 80108cc <rcl_node_init+0x1dc>
 80108b8:	f008 f8f8 	bl	8018aac <rcl_guard_condition_fini>
 80108bc:	6863      	ldr	r3, [r4, #4]
 80108be:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80108c2:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80108c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80108c8:	4798      	blx	r3
 80108ca:	6863      	ldr	r3, [r4, #4]
 80108cc:	4618      	mov	r0, r3
 80108ce:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80108d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80108d6:	4798      	blx	r3
 80108d8:	2300      	movs	r3, #0
 80108da:	f04f 0a01 	mov.w	sl, #1
 80108de:	e9c4 3300 	strd	r3, r3, [r4]
 80108e2:	f1b9 0f00 	cmp.w	r9, #0
 80108e6:	d008      	beq.n	80108fa <rcl_node_init+0x20a>
 80108e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80108ec:	4628      	mov	r0, r5
 80108ee:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80108f2:	4798      	blx	r3
 80108f4:	e001      	b.n	80108fa <rcl_node_init+0x20a>
 80108f6:	f04f 0a0b 	mov.w	sl, #11
 80108fa:	4650      	mov	r0, sl
 80108fc:	b02b      	add	sp, #172	; 0xac
 80108fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010902:	f04f 0a65 	mov.w	sl, #101	; 0x65
 8010906:	e7f8      	b.n	80108fa <rcl_node_init+0x20a>
 8010908:	782b      	ldrb	r3, [r5, #0]
 801090a:	2b2f      	cmp	r3, #47	; 0x2f
 801090c:	f43f af3d 	beq.w	801078a <rcl_node_init+0x9a>
 8010910:	9503      	str	r5, [sp, #12]
 8010912:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8010916:	9300      	str	r3, [sp, #0]
 8010918:	4b18      	ldr	r3, [pc, #96]	; (801097c <rcl_node_init+0x28c>)
 801091a:	9302      	str	r3, [sp, #8]
 801091c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010920:	9301      	str	r3, [sp, #4]
 8010922:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8010926:	f002 fb1b 	bl	8012f60 <rcutils_format_string_limit>
 801092a:	4605      	mov	r5, r0
 801092c:	b1e0      	cbz	r0, 8010968 <rcl_node_init+0x278>
 801092e:	2200      	movs	r2, #0
 8010930:	a924      	add	r1, sp, #144	; 0x90
 8010932:	9224      	str	r2, [sp, #144]	; 0x90
 8010934:	f002 fea0 	bl	8013678 <rmw_validate_namespace>
 8010938:	4682      	mov	sl, r0
 801093a:	2800      	cmp	r0, #0
 801093c:	d1d4      	bne.n	80108e8 <rcl_node_init+0x1f8>
 801093e:	46d9      	mov	r9, fp
 8010940:	e72c      	b.n	801079c <rcl_node_init+0xac>
 8010942:	f04f 0a64 	mov.w	sl, #100	; 0x64
 8010946:	4650      	mov	r0, sl
 8010948:	b02b      	add	sp, #172	; 0xac
 801094a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801094e:	f04f 0aca 	mov.w	sl, #202	; 0xca
 8010952:	f002 fea3 	bl	801369c <rmw_namespace_validation_result_string>
 8010956:	e7c4      	b.n	80108e2 <rcl_node_init+0x1f2>
 8010958:	f04f 0a0a 	mov.w	sl, #10
 801095c:	e7c1      	b.n	80108e2 <rcl_node_init+0x1f2>
 801095e:	f04f 0ac9 	mov.w	sl, #201	; 0xc9
 8010962:	f002 fefb 	bl	801375c <rmw_node_name_validation_result_string>
 8010966:	e7c8      	b.n	80108fa <rcl_node_init+0x20a>
 8010968:	f04f 0a0a 	mov.w	sl, #10
 801096c:	e7c5      	b.n	80108fa <rcl_node_init+0x20a>
 801096e:	bf00      	nop
 8010970:	0801c700 	.word	0x0801c700
 8010974:	0801c708 	.word	0x0801c708
 8010978:	0801c710 	.word	0x0801c710
 801097c:	0801c704 	.word	0x0801c704

08010980 <rcl_node_is_valid>:
 8010980:	b130      	cbz	r0, 8010990 <rcl_node_is_valid+0x10>
 8010982:	6843      	ldr	r3, [r0, #4]
 8010984:	b123      	cbz	r3, 8010990 <rcl_node_is_valid+0x10>
 8010986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010988:	b113      	cbz	r3, 8010990 <rcl_node_is_valid+0x10>
 801098a:	6800      	ldr	r0, [r0, #0]
 801098c:	f7ff bbfc 	b.w	8010188 <rcl_context_is_valid>
 8010990:	2000      	movs	r0, #0
 8010992:	4770      	bx	lr

08010994 <rcl_node_get_name>:
 8010994:	b120      	cbz	r0, 80109a0 <rcl_node_get_name+0xc>
 8010996:	6840      	ldr	r0, [r0, #4]
 8010998:	b110      	cbz	r0, 80109a0 <rcl_node_get_name+0xc>
 801099a:	6f00      	ldr	r0, [r0, #112]	; 0x70
 801099c:	b100      	cbz	r0, 80109a0 <rcl_node_get_name+0xc>
 801099e:	6880      	ldr	r0, [r0, #8]
 80109a0:	4770      	bx	lr
 80109a2:	bf00      	nop

080109a4 <rcl_node_get_namespace>:
 80109a4:	b120      	cbz	r0, 80109b0 <rcl_node_get_namespace+0xc>
 80109a6:	6840      	ldr	r0, [r0, #4]
 80109a8:	b110      	cbz	r0, 80109b0 <rcl_node_get_namespace+0xc>
 80109aa:	6f00      	ldr	r0, [r0, #112]	; 0x70
 80109ac:	b100      	cbz	r0, 80109b0 <rcl_node_get_namespace+0xc>
 80109ae:	68c0      	ldr	r0, [r0, #12]
 80109b0:	4770      	bx	lr
 80109b2:	bf00      	nop

080109b4 <rcl_node_get_options>:
 80109b4:	b128      	cbz	r0, 80109c2 <rcl_node_get_options+0xe>
 80109b6:	6840      	ldr	r0, [r0, #4]
 80109b8:	b118      	cbz	r0, 80109c2 <rcl_node_get_options+0xe>
 80109ba:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80109bc:	2b00      	cmp	r3, #0
 80109be:	bf08      	it	eq
 80109c0:	2000      	moveq	r0, #0
 80109c2:	4770      	bx	lr

080109c4 <rcl_node_get_rmw_handle>:
 80109c4:	b110      	cbz	r0, 80109cc <rcl_node_get_rmw_handle+0x8>
 80109c6:	6840      	ldr	r0, [r0, #4]
 80109c8:	b100      	cbz	r0, 80109cc <rcl_node_get_rmw_handle+0x8>
 80109ca:	6f00      	ldr	r0, [r0, #112]	; 0x70
 80109cc:	4770      	bx	lr
 80109ce:	bf00      	nop

080109d0 <rcl_node_get_default_options>:
 80109d0:	b510      	push	{r4, lr}
 80109d2:	4604      	mov	r4, r0
 80109d4:	2270      	movs	r2, #112	; 0x70
 80109d6:	2100      	movs	r1, #0
 80109d8:	f009 ff44 	bl	801a864 <memset>
 80109dc:	4620      	mov	r0, r4
 80109de:	f7fc fab9 	bl	800cf54 <rcutils_get_default_allocator>
 80109e2:	2301      	movs	r3, #1
 80109e4:	4620      	mov	r0, r4
 80109e6:	7523      	strb	r3, [r4, #20]
 80109e8:	bd10      	pop	{r4, pc}
 80109ea:	bf00      	nop

080109ec <rcl_node_options_copy>:
 80109ec:	2800      	cmp	r0, #0
 80109ee:	bf18      	it	ne
 80109f0:	4288      	cmpne	r0, r1
 80109f2:	d01b      	beq.n	8010a2c <rcl_node_options_copy+0x40>
 80109f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109f6:	fab1 f681 	clz	r6, r1
 80109fa:	460c      	mov	r4, r1
 80109fc:	0976      	lsrs	r6, r6, #5
 80109fe:	b199      	cbz	r1, 8010a28 <rcl_node_options_copy+0x3c>
 8010a00:	4605      	mov	r5, r0
 8010a02:	8a87      	ldrh	r7, [r0, #20]
 8010a04:	4684      	mov	ip, r0
 8010a06:	468e      	mov	lr, r1
 8010a08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010a0a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010a0e:	682b      	ldr	r3, [r5, #0]
 8010a10:	2250      	movs	r2, #80	; 0x50
 8010a12:	f10c 0118 	add.w	r1, ip, #24
 8010a16:	f104 0018 	add.w	r0, r4, #24
 8010a1a:	f8ce 3000 	str.w	r3, [lr]
 8010a1e:	82a7      	strh	r7, [r4, #20]
 8010a20:	f00a f851 	bl	801aac6 <memcpy>
 8010a24:	4630      	mov	r0, r6
 8010a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a28:	200b      	movs	r0, #11
 8010a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a2c:	200b      	movs	r0, #11
 8010a2e:	4770      	bx	lr

08010a30 <rcl_node_resolve_name>:
 8010a30:	b082      	sub	sp, #8
 8010a32:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a36:	b091      	sub	sp, #68	; 0x44
 8010a38:	ac1a      	add	r4, sp, #104	; 0x68
 8010a3a:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 8010a3e:	e884 000c 	stmia.w	r4, {r2, r3}
 8010a42:	2800      	cmp	r0, #0
 8010a44:	d03d      	beq.n	8010ac2 <rcl_node_resolve_name+0x92>
 8010a46:	460c      	mov	r4, r1
 8010a48:	4605      	mov	r5, r0
 8010a4a:	f7ff ffb3 	bl	80109b4 <rcl_node_get_options>
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	d03a      	beq.n	8010ac8 <rcl_node_resolve_name+0x98>
 8010a52:	4628      	mov	r0, r5
 8010a54:	f7ff ff9e 	bl	8010994 <rcl_node_get_name>
 8010a58:	4606      	mov	r6, r0
 8010a5a:	4628      	mov	r0, r5
 8010a5c:	ad0b      	add	r5, sp, #44	; 0x2c
 8010a5e:	f7ff ffa1 	bl	80109a4 <rcl_node_get_namespace>
 8010a62:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 8010a66:	4607      	mov	r7, r0
 8010a68:	46ac      	mov	ip, r5
 8010a6a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010a6e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010a72:	f8de 3000 	ldr.w	r3, [lr]
 8010a76:	f8cc 3000 	str.w	r3, [ip]
 8010a7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010a7c:	b30b      	cbz	r3, 8010ac2 <rcl_node_resolve_name+0x92>
 8010a7e:	4689      	mov	r9, r1
 8010a80:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8010a84:	f002 fbee 	bl	8013264 <rcutils_get_zero_initialized_string_map>
 8010a88:	ab10      	add	r3, sp, #64	; 0x40
 8010a8a:	9008      	str	r0, [sp, #32]
 8010a8c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8010a90:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8010a94:	2100      	movs	r1, #0
 8010a96:	a808      	add	r0, sp, #32
 8010a98:	e895 000c 	ldmia.w	r5, {r2, r3}
 8010a9c:	f002 fc34 	bl	8013308 <rcutils_string_map_init>
 8010aa0:	4683      	mov	fp, r0
 8010aa2:	b1a0      	cbz	r0, 8010ace <rcl_node_resolve_name+0x9e>
 8010aa4:	f7fc fa72 	bl	800cf8c <rcutils_get_error_string>
 8010aa8:	f7fc fa86 	bl	800cfb8 <rcutils_reset_error>
 8010aac:	f1bb 0f0a 	cmp.w	fp, #10
 8010ab0:	bf18      	it	ne
 8010ab2:	f04f 0b01 	movne.w	fp, #1
 8010ab6:	4658      	mov	r0, fp
 8010ab8:	b011      	add	sp, #68	; 0x44
 8010aba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010abe:	b002      	add	sp, #8
 8010ac0:	4770      	bx	lr
 8010ac2:	f04f 0b0b 	mov.w	fp, #11
 8010ac6:	e7f6      	b.n	8010ab6 <rcl_node_resolve_name+0x86>
 8010ac8:	f04f 0b01 	mov.w	fp, #1
 8010acc:	e7f3      	b.n	8010ab6 <rcl_node_resolve_name+0x86>
 8010ace:	9009      	str	r0, [sp, #36]	; 0x24
 8010ad0:	9007      	str	r0, [sp, #28]
 8010ad2:	a808      	add	r0, sp, #32
 8010ad4:	f007 ff7e 	bl	80189d4 <rcl_get_default_topic_name_substitutions>
 8010ad8:	4683      	mov	fp, r0
 8010ada:	b180      	cbz	r0, 8010afe <rcl_node_resolve_name+0xce>
 8010adc:	280a      	cmp	r0, #10
 8010ade:	a808      	add	r0, sp, #32
 8010ae0:	bf18      	it	ne
 8010ae2:	f04f 0b01 	movne.w	fp, #1
 8010ae6:	f002 fc4d 	bl	8013384 <rcutils_string_map_fini>
 8010aea:	4604      	mov	r4, r0
 8010aec:	2800      	cmp	r0, #0
 8010aee:	d15b      	bne.n	8010ba8 <rcl_node_resolve_name+0x178>
 8010af0:	4651      	mov	r1, sl
 8010af2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010af4:	47c8      	blx	r9
 8010af6:	4651      	mov	r1, sl
 8010af8:	4620      	mov	r0, r4
 8010afa:	47c8      	blx	r9
 8010afc:	e7db      	b.n	8010ab6 <rcl_node_resolve_name+0x86>
 8010afe:	ab09      	add	r3, sp, #36	; 0x24
 8010b00:	46ec      	mov	ip, sp
 8010b02:	9305      	str	r3, [sp, #20]
 8010b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010b06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010b0a:	682b      	ldr	r3, [r5, #0]
 8010b0c:	463a      	mov	r2, r7
 8010b0e:	4631      	mov	r1, r6
 8010b10:	4620      	mov	r0, r4
 8010b12:	f8cc 3000 	str.w	r3, [ip]
 8010b16:	ab08      	add	r3, sp, #32
 8010b18:	f007 fdfc 	bl	8018714 <rcl_expand_topic_name>
 8010b1c:	4683      	mov	fp, r0
 8010b1e:	b9d8      	cbnz	r0, 8010b58 <rcl_node_resolve_name+0x128>
 8010b20:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8010b22:	4602      	mov	r2, r0
 8010b24:	9009      	str	r0, [sp, #36]	; 0x24
 8010b26:	a90a      	add	r1, sp, #40	; 0x28
 8010b28:	4620      	mov	r0, r4
 8010b2a:	f002 fcd5 	bl	80134d8 <rmw_validate_full_topic_name>
 8010b2e:	bb50      	cbnz	r0, 8010b86 <rcl_node_resolve_name+0x156>
 8010b30:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8010b32:	2d00      	cmp	r5, #0
 8010b34:	d140      	bne.n	8010bb8 <rcl_node_resolve_name+0x188>
 8010b36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010b38:	a808      	add	r0, sp, #32
 8010b3a:	601c      	str	r4, [r3, #0]
 8010b3c:	f002 fc22 	bl	8013384 <rcutils_string_map_fini>
 8010b40:	4683      	mov	fp, r0
 8010b42:	2800      	cmp	r0, #0
 8010b44:	d043      	beq.n	8010bce <rcl_node_resolve_name+0x19e>
 8010b46:	f7fc fa21 	bl	800cf8c <rcutils_get_error_string>
 8010b4a:	46a8      	mov	r8, r5
 8010b4c:	f04f 0b01 	mov.w	fp, #1
 8010b50:	462c      	mov	r4, r5
 8010b52:	f7fc fa31 	bl	800cfb8 <rcutils_reset_error>
 8010b56:	e00a      	b.n	8010b6e <rcl_node_resolve_name+0x13e>
 8010b58:	2867      	cmp	r0, #103	; 0x67
 8010b5a:	bf14      	ite	ne
 8010b5c:	f04f 0800 	movne.w	r8, #0
 8010b60:	f008 0801 	andeq.w	r8, r8, #1
 8010b64:	9c07      	ldr	r4, [sp, #28]
 8010b66:	a808      	add	r0, sp, #32
 8010b68:	f002 fc0c 	bl	8013384 <rcutils_string_map_fini>
 8010b6c:	bb50      	cbnz	r0, 8010bc4 <rcl_node_resolve_name+0x194>
 8010b6e:	4651      	mov	r1, sl
 8010b70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010b72:	47c8      	blx	r9
 8010b74:	4651      	mov	r1, sl
 8010b76:	4620      	mov	r0, r4
 8010b78:	47c8      	blx	r9
 8010b7a:	f1b8 0f00 	cmp.w	r8, #0
 8010b7e:	bf18      	it	ne
 8010b80:	f04f 0b68 	movne.w	fp, #104	; 0x68
 8010b84:	e797      	b.n	8010ab6 <rcl_node_resolve_name+0x86>
 8010b86:	f7fc fa01 	bl	800cf8c <rcutils_get_error_string>
 8010b8a:	f7fc fa15 	bl	800cfb8 <rcutils_reset_error>
 8010b8e:	a808      	add	r0, sp, #32
 8010b90:	f002 fbf8 	bl	8013384 <rcutils_string_map_fini>
 8010b94:	b998      	cbnz	r0, 8010bbe <rcl_node_resolve_name+0x18e>
 8010b96:	4651      	mov	r1, sl
 8010b98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010b9a:	47c8      	blx	r9
 8010b9c:	4651      	mov	r1, sl
 8010b9e:	4620      	mov	r0, r4
 8010ba0:	f04f 0b01 	mov.w	fp, #1
 8010ba4:	47c8      	blx	r9
 8010ba6:	e786      	b.n	8010ab6 <rcl_node_resolve_name+0x86>
 8010ba8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8010bac:	f7fc f9ee 	bl	800cf8c <rcutils_get_error_string>
 8010bb0:	f7fc fa02 	bl	800cfb8 <rcutils_reset_error>
 8010bb4:	4644      	mov	r4, r8
 8010bb6:	e7da      	b.n	8010b6e <rcl_node_resolve_name+0x13e>
 8010bb8:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010bbc:	e7d3      	b.n	8010b66 <rcl_node_resolve_name+0x136>
 8010bbe:	46d8      	mov	r8, fp
 8010bc0:	f04f 0b01 	mov.w	fp, #1
 8010bc4:	f7fc f9e2 	bl	800cf8c <rcutils_get_error_string>
 8010bc8:	f7fc f9f6 	bl	800cfb8 <rcutils_reset_error>
 8010bcc:	e7cf      	b.n	8010b6e <rcl_node_resolve_name+0x13e>
 8010bce:	4651      	mov	r1, sl
 8010bd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010bd2:	47c8      	blx	r9
 8010bd4:	4651      	mov	r1, sl
 8010bd6:	4658      	mov	r0, fp
 8010bd8:	47c8      	blx	r9
 8010bda:	e76c      	b.n	8010ab6 <rcl_node_resolve_name+0x86>

08010bdc <exact_match_lookup>:
 8010bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bde:	f102 0708 	add.w	r7, r2, #8
 8010be2:	460b      	mov	r3, r1
 8010be4:	b085      	sub	sp, #20
 8010be6:	4614      	mov	r4, r2
 8010be8:	4606      	mov	r6, r0
 8010bea:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8010bee:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	4919      	ldr	r1, [pc, #100]	; (8010c5c <exact_match_lookup+0x80>)
 8010bf6:	e894 000c 	ldmia.w	r4, {r2, r3}
 8010bfa:	f002 f9a3 	bl	8012f44 <rcutils_join_path>
 8010bfe:	7833      	ldrb	r3, [r6, #0]
 8010c00:	4605      	mov	r5, r0
 8010c02:	2b2f      	cmp	r3, #47	; 0x2f
 8010c04:	d023      	beq.n	8010c4e <exact_match_lookup+0x72>
 8010c06:	f104 030c 	add.w	r3, r4, #12
 8010c0a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010c0e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8010c12:	1c70      	adds	r0, r6, #1
 8010c14:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8010c18:	f002 f99a 	bl	8012f50 <rcutils_to_native_path>
 8010c1c:	4606      	mov	r6, r0
 8010c1e:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8010c22:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8010c26:	4631      	mov	r1, r6
 8010c28:	4628      	mov	r0, r5
 8010c2a:	e894 000c 	ldmia.w	r4, {r2, r3}
 8010c2e:	f002 f989 	bl	8012f44 <rcutils_join_path>
 8010c32:	4603      	mov	r3, r0
 8010c34:	4630      	mov	r0, r6
 8010c36:	6862      	ldr	r2, [r4, #4]
 8010c38:	461e      	mov	r6, r3
 8010c3a:	6921      	ldr	r1, [r4, #16]
 8010c3c:	4790      	blx	r2
 8010c3e:	4628      	mov	r0, r5
 8010c40:	4635      	mov	r5, r6
 8010c42:	6863      	ldr	r3, [r4, #4]
 8010c44:	6921      	ldr	r1, [r4, #16]
 8010c46:	4798      	blx	r3
 8010c48:	4628      	mov	r0, r5
 8010c4a:	b005      	add	sp, #20
 8010c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c4e:	7873      	ldrb	r3, [r6, #1]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d1d8      	bne.n	8010c06 <exact_match_lookup+0x2a>
 8010c54:	4628      	mov	r0, r5
 8010c56:	b005      	add	sp, #20
 8010c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c5a:	bf00      	nop
 8010c5c:	0801c75c 	.word	0x0801c75c

08010c60 <rcl_get_secure_root>:
 8010c60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010c64:	b085      	sub	sp, #20
 8010c66:	b168      	cbz	r0, 8010c84 <rcl_get_secure_root+0x24>
 8010c68:	4607      	mov	r7, r0
 8010c6a:	4608      	mov	r0, r1
 8010c6c:	460c      	mov	r4, r1
 8010c6e:	f7fc f97f 	bl	800cf70 <rcutils_allocator_is_valid>
 8010c72:	b138      	cbz	r0, 8010c84 <rcl_get_secure_root+0x24>
 8010c74:	2300      	movs	r3, #0
 8010c76:	482d      	ldr	r0, [pc, #180]	; (8010d2c <rcl_get_secure_root+0xcc>)
 8010c78:	a903      	add	r1, sp, #12
 8010c7a:	9303      	str	r3, [sp, #12]
 8010c7c:	f002 f948 	bl	8012f10 <rcutils_get_env>
 8010c80:	4605      	mov	r5, r0
 8010c82:	b120      	cbz	r0, 8010c8e <rcl_get_secure_root+0x2e>
 8010c84:	2500      	movs	r5, #0
 8010c86:	4628      	mov	r0, r5
 8010c88:	b005      	add	sp, #20
 8010c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010c8e:	9b03      	ldr	r3, [sp, #12]
 8010c90:	781a      	ldrb	r2, [r3, #0]
 8010c92:	2a00      	cmp	r2, #0
 8010c94:	d0f6      	beq.n	8010c84 <rcl_get_secure_root+0x24>
 8010c96:	f104 090c 	add.w	r9, r4, #12
 8010c9a:	e899 0003 	ldmia.w	r9, {r0, r1}
 8010c9e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8010ca8:	f002 fa94 	bl	80131d4 <rcutils_strdup>
 8010cac:	4680      	mov	r8, r0
 8010cae:	2800      	cmp	r0, #0
 8010cb0:	d0e8      	beq.n	8010c84 <rcl_get_secure_root+0x24>
 8010cb2:	a903      	add	r1, sp, #12
 8010cb4:	481e      	ldr	r0, [pc, #120]	; (8010d30 <rcl_get_secure_root+0xd0>)
 8010cb6:	9503      	str	r5, [sp, #12]
 8010cb8:	f002 f92a 	bl	8012f10 <rcutils_get_env>
 8010cbc:	b160      	cbz	r0, 8010cd8 <rcl_get_secure_root+0x78>
 8010cbe:	2600      	movs	r6, #0
 8010cc0:	4630      	mov	r0, r6
 8010cc2:	6863      	ldr	r3, [r4, #4]
 8010cc4:	6921      	ldr	r1, [r4, #16]
 8010cc6:	4798      	blx	r3
 8010cc8:	4640      	mov	r0, r8
 8010cca:	6863      	ldr	r3, [r4, #4]
 8010ccc:	6921      	ldr	r1, [r4, #16]
 8010cce:	4798      	blx	r3
 8010cd0:	4628      	mov	r0, r5
 8010cd2:	b005      	add	sp, #20
 8010cd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010cd8:	9b03      	ldr	r3, [sp, #12]
 8010cda:	781e      	ldrb	r6, [r3, #0]
 8010cdc:	b1f6      	cbz	r6, 8010d1c <rcl_get_secure_root+0xbc>
 8010cde:	e899 0003 	ldmia.w	r9, {r0, r1}
 8010ce2:	e88d 0003 	stmia.w	sp, {r0, r1}
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8010cec:	f002 fa72 	bl	80131d4 <rcutils_strdup>
 8010cf0:	4606      	mov	r6, r0
 8010cf2:	2800      	cmp	r0, #0
 8010cf4:	d0e3      	beq.n	8010cbe <rcl_get_secure_root+0x5e>
 8010cf6:	4622      	mov	r2, r4
 8010cf8:	4641      	mov	r1, r8
 8010cfa:	f7ff ff6f 	bl	8010bdc <exact_match_lookup>
 8010cfe:	4605      	mov	r5, r0
 8010d00:	2d00      	cmp	r5, #0
 8010d02:	d0dd      	beq.n	8010cc0 <rcl_get_secure_root+0x60>
 8010d04:	4628      	mov	r0, r5
 8010d06:	f002 f91b 	bl	8012f40 <rcutils_is_directory>
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	2800      	cmp	r0, #0
 8010d0e:	d1d7      	bne.n	8010cc0 <rcl_get_secure_root+0x60>
 8010d10:	4628      	mov	r0, r5
 8010d12:	6921      	ldr	r1, [r4, #16]
 8010d14:	461d      	mov	r5, r3
 8010d16:	6863      	ldr	r3, [r4, #4]
 8010d18:	4798      	blx	r3
 8010d1a:	e7d1      	b.n	8010cc0 <rcl_get_secure_root+0x60>
 8010d1c:	4622      	mov	r2, r4
 8010d1e:	4638      	mov	r0, r7
 8010d20:	4641      	mov	r1, r8
 8010d22:	f7ff ff5b 	bl	8010bdc <exact_match_lookup>
 8010d26:	4605      	mov	r5, r0
 8010d28:	e7ea      	b.n	8010d00 <rcl_get_secure_root+0xa0>
 8010d2a:	bf00      	nop
 8010d2c:	0801c768 	.word	0x0801c768
 8010d30:	0801c780 	.word	0x0801c780

08010d34 <rcl_get_security_options_from_environment>:
 8010d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d38:	b082      	sub	sp, #8
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	4606      	mov	r6, r0
 8010d3e:	460f      	mov	r7, r1
 8010d40:	4821      	ldr	r0, [pc, #132]	; (8010dc8 <rcl_get_security_options_from_environment+0x94>)
 8010d42:	a901      	add	r1, sp, #4
 8010d44:	4690      	mov	r8, r2
 8010d46:	9301      	str	r3, [sp, #4]
 8010d48:	f002 f8e2 	bl	8012f10 <rcutils_get_env>
 8010d4c:	b120      	cbz	r0, 8010d58 <rcl_get_security_options_from_environment+0x24>
 8010d4e:	2501      	movs	r5, #1
 8010d50:	4628      	mov	r0, r5
 8010d52:	b002      	add	sp, #8
 8010d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d58:	4604      	mov	r4, r0
 8010d5a:	491c      	ldr	r1, [pc, #112]	; (8010dcc <rcl_get_security_options_from_environment+0x98>)
 8010d5c:	9801      	ldr	r0, [sp, #4]
 8010d5e:	f7ef fa6f 	bl	8000240 <strcmp>
 8010d62:	4605      	mov	r5, r0
 8010d64:	b9f0      	cbnz	r0, 8010da4 <rcl_get_security_options_from_environment+0x70>
 8010d66:	9001      	str	r0, [sp, #4]
 8010d68:	f1b8 0f00 	cmp.w	r8, #0
 8010d6c:	d021      	beq.n	8010db2 <rcl_get_security_options_from_environment+0x7e>
 8010d6e:	a901      	add	r1, sp, #4
 8010d70:	4817      	ldr	r0, [pc, #92]	; (8010dd0 <rcl_get_security_options_from_environment+0x9c>)
 8010d72:	f002 f8cd 	bl	8012f10 <rcutils_get_env>
 8010d76:	2800      	cmp	r0, #0
 8010d78:	d1e9      	bne.n	8010d4e <rcl_get_security_options_from_environment+0x1a>
 8010d7a:	4916      	ldr	r1, [pc, #88]	; (8010dd4 <rcl_get_security_options_from_environment+0xa0>)
 8010d7c:	9801      	ldr	r0, [sp, #4]
 8010d7e:	f7ef fa5f 	bl	8000240 <strcmp>
 8010d82:	4603      	mov	r3, r0
 8010d84:	4639      	mov	r1, r7
 8010d86:	4630      	mov	r0, r6
 8010d88:	fab3 f383 	clz	r3, r3
 8010d8c:	095b      	lsrs	r3, r3, #5
 8010d8e:	f888 3000 	strb.w	r3, [r8]
 8010d92:	f7ff ff65 	bl	8010c60 <rcl_get_secure_root>
 8010d96:	b170      	cbz	r0, 8010db6 <rcl_get_security_options_from_environment+0x82>
 8010d98:	f8c8 0004 	str.w	r0, [r8, #4]
 8010d9c:	4628      	mov	r0, r5
 8010d9e:	b002      	add	sp, #8
 8010da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010da4:	4625      	mov	r5, r4
 8010da6:	f888 4000 	strb.w	r4, [r8]
 8010daa:	4628      	mov	r0, r5
 8010dac:	b002      	add	sp, #8
 8010dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010db2:	250b      	movs	r5, #11
 8010db4:	e7cc      	b.n	8010d50 <rcl_get_security_options_from_environment+0x1c>
 8010db6:	f898 5000 	ldrb.w	r5, [r8]
 8010dba:	f1a5 0501 	sub.w	r5, r5, #1
 8010dbe:	fab5 f585 	clz	r5, r5
 8010dc2:	096d      	lsrs	r5, r5, #5
 8010dc4:	e7c4      	b.n	8010d50 <rcl_get_security_options_from_environment+0x1c>
 8010dc6:	bf00      	nop
 8010dc8:	0801c720 	.word	0x0801c720
 8010dcc:	0801c734 	.word	0x0801c734
 8010dd0:	0801c73c 	.word	0x0801c73c
 8010dd4:	0801c754 	.word	0x0801c754

08010dd8 <rcl_get_zero_initialized_service>:
 8010dd8:	4b01      	ldr	r3, [pc, #4]	; (8010de0 <rcl_get_zero_initialized_service+0x8>)
 8010dda:	6818      	ldr	r0, [r3, #0]
 8010ddc:	4770      	bx	lr
 8010dde:	bf00      	nop
 8010de0:	0801c7a0 	.word	0x0801c7a0

08010de4 <rcl_service_init>:
 8010de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010de8:	b086      	sub	sp, #24
 8010dea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8010dec:	2d00      	cmp	r5, #0
 8010dee:	d04d      	beq.n	8010e8c <rcl_service_init+0xa8>
 8010df0:	f105 0950 	add.w	r9, r5, #80	; 0x50
 8010df4:	4604      	mov	r4, r0
 8010df6:	460e      	mov	r6, r1
 8010df8:	4690      	mov	r8, r2
 8010dfa:	4648      	mov	r0, r9
 8010dfc:	461f      	mov	r7, r3
 8010dfe:	f7fc f8b7 	bl	800cf70 <rcutils_allocator_is_valid>
 8010e02:	2c00      	cmp	r4, #0
 8010e04:	d042      	beq.n	8010e8c <rcl_service_init+0xa8>
 8010e06:	f080 0001 	eor.w	r0, r0, #1
 8010e0a:	b2c0      	uxtb	r0, r0
 8010e0c:	2800      	cmp	r0, #0
 8010e0e:	d13d      	bne.n	8010e8c <rcl_service_init+0xa8>
 8010e10:	4630      	mov	r0, r6
 8010e12:	f7ff fdb5 	bl	8010980 <rcl_node_is_valid>
 8010e16:	2800      	cmp	r0, #0
 8010e18:	d042      	beq.n	8010ea0 <rcl_service_init+0xbc>
 8010e1a:	2f00      	cmp	r7, #0
 8010e1c:	d036      	beq.n	8010e8c <rcl_service_init+0xa8>
 8010e1e:	f1b8 0f00 	cmp.w	r8, #0
 8010e22:	d033      	beq.n	8010e8c <rcl_service_init+0xa8>
 8010e24:	f8d4 a000 	ldr.w	sl, [r4]
 8010e28:	f1ba 0f00 	cmp.w	sl, #0
 8010e2c:	d133      	bne.n	8010e96 <rcl_service_init+0xb2>
 8010e2e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8010e32:	2001      	movs	r0, #1
 8010e34:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	; 0x5c
 8010e38:	4798      	blx	r3
 8010e3a:	6020      	str	r0, [r4, #0]
 8010e3c:	2800      	cmp	r0, #0
 8010e3e:	d075      	beq.n	8010f2c <rcl_service_init+0x148>
 8010e40:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8010e44:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8010e48:	2201      	movs	r2, #1
 8010e4a:	f8cd a010 	str.w	sl, [sp, #16]
 8010e4e:	9005      	str	r0, [sp, #20]
 8010e50:	9203      	str	r2, [sp, #12]
 8010e52:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010e56:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8010e5a:	4639      	mov	r1, r7
 8010e5c:	4630      	mov	r0, r6
 8010e5e:	e899 000c 	ldmia.w	r9, {r2, r3}
 8010e62:	f7ff fde5 	bl	8010a30 <rcl_node_resolve_name>
 8010e66:	4607      	mov	r7, r0
 8010e68:	b1f8      	cbz	r0, 8010eaa <rcl_service_init+0xc6>
 8010e6a:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 8010e6e:	6820      	ldr	r0, [r4, #0]
 8010e70:	2b01      	cmp	r3, #1
 8010e72:	d943      	bls.n	8010efc <rcl_service_init+0x118>
 8010e74:	2f0a      	cmp	r7, #10
 8010e76:	d000      	beq.n	8010e7a <rcl_service_init+0x96>
 8010e78:	2701      	movs	r7, #1
 8010e7a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8010e7c:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8010e7e:	4798      	blx	r3
 8010e80:	2300      	movs	r3, #0
 8010e82:	4638      	mov	r0, r7
 8010e84:	6023      	str	r3, [r4, #0]
 8010e86:	b006      	add	sp, #24
 8010e88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e8c:	270b      	movs	r7, #11
 8010e8e:	4638      	mov	r0, r7
 8010e90:	b006      	add	sp, #24
 8010e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e96:	2764      	movs	r7, #100	; 0x64
 8010e98:	4638      	mov	r0, r7
 8010e9a:	b006      	add	sp, #24
 8010e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ea0:	27c8      	movs	r7, #200	; 0xc8
 8010ea2:	4638      	mov	r0, r7
 8010ea4:	b006      	add	sp, #24
 8010ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010eaa:	4630      	mov	r0, r6
 8010eac:	f7ff fd8a 	bl	80109c4 <rcl_node_get_rmw_handle>
 8010eb0:	6827      	ldr	r7, [r4, #0]
 8010eb2:	4641      	mov	r1, r8
 8010eb4:	462b      	mov	r3, r5
 8010eb6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8010eba:	f003 f9b5 	bl	8014228 <rmw_create_service>
 8010ebe:	6821      	ldr	r1, [r4, #0]
 8010ec0:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
 8010ec4:	f8d1 0108 	ldr.w	r0, [r1, #264]	; 0x108
 8010ec8:	b390      	cbz	r0, 8010f30 <rcl_service_init+0x14c>
 8010eca:	3168      	adds	r1, #104	; 0x68
 8010ecc:	f003 fade 	bl	801448c <rmw_service_request_subscription_get_actual_qos>
 8010ed0:	b9b0      	cbnz	r0, 8010f00 <rcl_service_init+0x11c>
 8010ed2:	6823      	ldr	r3, [r4, #0]
 8010ed4:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 8010ed8:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8010edc:	f003 fac2 	bl	8014464 <rmw_service_response_publisher_get_actual_qos>
 8010ee0:	4607      	mov	r7, r0
 8010ee2:	b968      	cbnz	r0, 8010f00 <rcl_service_init+0x11c>
 8010ee4:	6820      	ldr	r0, [r4, #0]
 8010ee6:	2268      	movs	r2, #104	; 0x68
 8010ee8:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
 8010eec:	4629      	mov	r1, r5
 8010eee:	f880 30b0 	strb.w	r3, [r0, #176]	; 0xb0
 8010ef2:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
 8010ef6:	f009 fde6 	bl	801aac6 <memcpy>
 8010efa:	e7c8      	b.n	8010e8e <rcl_service_init+0xaa>
 8010efc:	2768      	movs	r7, #104	; 0x68
 8010efe:	e7bc      	b.n	8010e7a <rcl_service_init+0x96>
 8010f00:	f7ff f924 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 8010f04:	4607      	mov	r7, r0
 8010f06:	4630      	mov	r0, r6
 8010f08:	f7ff fd5c 	bl	80109c4 <rcl_node_get_rmw_handle>
 8010f0c:	6823      	ldr	r3, [r4, #0]
 8010f0e:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 8010f12:	f003 fa63 	bl	80143dc <rmw_destroy_service>
 8010f16:	6821      	ldr	r1, [r4, #0]
 8010f18:	f8d1 0110 	ldr.w	r0, [r1, #272]	; 0x110
 8010f1c:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8010f1e:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8010f20:	4798      	blx	r3
 8010f22:	6820      	ldr	r0, [r4, #0]
 8010f24:	2300      	movs	r3, #0
 8010f26:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 8010f2a:	e7a6      	b.n	8010e7a <rcl_service_init+0x96>
 8010f2c:	270a      	movs	r7, #10
 8010f2e:	e7ae      	b.n	8010e8e <rcl_service_init+0xaa>
 8010f30:	2701      	movs	r7, #1
 8010f32:	e7f1      	b.n	8010f18 <rcl_service_init+0x134>

08010f34 <rcl_service_get_default_options>:
 8010f34:	b530      	push	{r4, r5, lr}
 8010f36:	4d0f      	ldr	r5, [pc, #60]	; (8010f74 <rcl_service_get_default_options+0x40>)
 8010f38:	b087      	sub	sp, #28
 8010f3a:	4604      	mov	r4, r0
 8010f3c:	2250      	movs	r2, #80	; 0x50
 8010f3e:	490e      	ldr	r1, [pc, #56]	; (8010f78 <rcl_service_get_default_options+0x44>)
 8010f40:	4628      	mov	r0, r5
 8010f42:	f009 fdc0 	bl	801aac6 <memcpy>
 8010f46:	4668      	mov	r0, sp
 8010f48:	f7fc f804 	bl	800cf54 <rcutils_get_default_allocator>
 8010f4c:	46ec      	mov	ip, sp
 8010f4e:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 8010f52:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f56:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010f5a:	f8dc 3000 	ldr.w	r3, [ip]
 8010f5e:	2268      	movs	r2, #104	; 0x68
 8010f60:	4629      	mov	r1, r5
 8010f62:	4620      	mov	r0, r4
 8010f64:	f8ce 3000 	str.w	r3, [lr]
 8010f68:	f009 fdad 	bl	801aac6 <memcpy>
 8010f6c:	4620      	mov	r0, r4
 8010f6e:	b007      	add	sp, #28
 8010f70:	bd30      	pop	{r4, r5, pc}
 8010f72:	bf00      	nop
 8010f74:	2000ba10 	.word	0x2000ba10
 8010f78:	0801c7a8 	.word	0x0801c7a8

08010f7c <rcl_service_get_rmw_handle>:
 8010f7c:	b118      	cbz	r0, 8010f86 <rcl_service_get_rmw_handle+0xa>
 8010f7e:	6800      	ldr	r0, [r0, #0]
 8010f80:	b108      	cbz	r0, 8010f86 <rcl_service_get_rmw_handle+0xa>
 8010f82:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8010f86:	4770      	bx	lr

08010f88 <rcl_take_request>:
 8010f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f8a:	468e      	mov	lr, r1
 8010f8c:	b091      	sub	sp, #68	; 0x44
 8010f8e:	460c      	mov	r4, r1
 8010f90:	4617      	mov	r7, r2
 8010f92:	f10d 0c28 	add.w	ip, sp, #40	; 0x28
 8010f96:	4605      	mov	r5, r0
 8010f98:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010f9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010fa0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010fa4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8010fa8:	b30d      	cbz	r5, 8010fee <rcl_take_request+0x66>
 8010faa:	682b      	ldr	r3, [r5, #0]
 8010fac:	b1fb      	cbz	r3, 8010fee <rcl_take_request+0x66>
 8010fae:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8010fb2:	b1e0      	cbz	r0, 8010fee <rcl_take_request+0x66>
 8010fb4:	b397      	cbz	r7, 801101c <rcl_take_request+0x94>
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	463a      	mov	r2, r7
 8010fba:	a906      	add	r1, sp, #24
 8010fbc:	f88d 3017 	strb.w	r3, [sp, #23]
 8010fc0:	f10d 0317 	add.w	r3, sp, #23
 8010fc4:	f003 f82e 	bl	8014024 <rmw_take_request>
 8010fc8:	4606      	mov	r6, r0
 8010fca:	b198      	cbz	r0, 8010ff4 <rcl_take_request+0x6c>
 8010fcc:	280a      	cmp	r0, #10
 8010fce:	bf18      	it	ne
 8010fd0:	2601      	movne	r6, #1
 8010fd2:	f10d 0c28 	add.w	ip, sp, #40	; 0x28
 8010fd6:	46a6      	mov	lr, r4
 8010fd8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010fdc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010fe0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8010fe4:	e88e 0003 	stmia.w	lr, {r0, r1}
 8010fe8:	4630      	mov	r0, r6
 8010fea:	b011      	add	sp, #68	; 0x44
 8010fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fee:	f44f 7616 	mov.w	r6, #600	; 0x258
 8010ff2:	e7ee      	b.n	8010fd2 <rcl_take_request+0x4a>
 8010ff4:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8010ff8:	b193      	cbz	r3, 8011020 <rcl_take_request+0x98>
 8010ffa:	682b      	ldr	r3, [r5, #0]
 8010ffc:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
 8011000:	2800      	cmp	r0, #0
 8011002:	d0e6      	beq.n	8010fd2 <rcl_take_request+0x4a>
 8011004:	463a      	mov	r2, r7
 8011006:	ab0a      	add	r3, sp, #40	; 0x28
 8011008:	2101      	movs	r1, #1
 801100a:	9302      	str	r3, [sp, #8]
 801100c:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 8011010:	e9cd 6700 	strd	r6, r7, [sp]
 8011014:	f000 f844 	bl	80110a0 <rcl_send_service_event_message>
 8011018:	4606      	mov	r6, r0
 801101a:	e7da      	b.n	8010fd2 <rcl_take_request+0x4a>
 801101c:	260b      	movs	r6, #11
 801101e:	e7d8      	b.n	8010fd2 <rcl_take_request+0x4a>
 8011020:	f240 2659 	movw	r6, #601	; 0x259
 8011024:	e7d5      	b.n	8010fd2 <rcl_take_request+0x4a>
 8011026:	bf00      	nop

08011028 <rcl_send_response>:
 8011028:	b350      	cbz	r0, 8011080 <rcl_send_response+0x58>
 801102a:	6803      	ldr	r3, [r0, #0]
 801102c:	b570      	push	{r4, r5, r6, lr}
 801102e:	4604      	mov	r4, r0
 8011030:	b084      	sub	sp, #16
 8011032:	b1cb      	cbz	r3, 8011068 <rcl_send_response+0x40>
 8011034:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8011038:	b1b0      	cbz	r0, 8011068 <rcl_send_response+0x40>
 801103a:	4615      	mov	r5, r2
 801103c:	b1ea      	cbz	r2, 801107a <rcl_send_response+0x52>
 801103e:	460e      	mov	r6, r1
 8011040:	b1d9      	cbz	r1, 801107a <rcl_send_response+0x52>
 8011042:	f003 f84d 	bl	80140e0 <rmw_send_response>
 8011046:	b998      	cbnz	r0, 8011070 <rcl_send_response+0x48>
 8011048:	6823      	ldr	r3, [r4, #0]
 801104a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 801104e:	b16b      	cbz	r3, 801106c <rcl_send_response+0x44>
 8011050:	462a      	mov	r2, r5
 8011052:	2102      	movs	r1, #2
 8011054:	4618      	mov	r0, r3
 8011056:	ed96 7b04 	vldr	d7, [r6, #16]
 801105a:	9602      	str	r6, [sp, #8]
 801105c:	ed8d 7b00 	vstr	d7, [sp]
 8011060:	f000 f81e 	bl	80110a0 <rcl_send_service_event_message>
 8011064:	b004      	add	sp, #16
 8011066:	bd70      	pop	{r4, r5, r6, pc}
 8011068:	f44f 7016 	mov.w	r0, #600	; 0x258
 801106c:	b004      	add	sp, #16
 801106e:	bd70      	pop	{r4, r5, r6, pc}
 8011070:	2802      	cmp	r0, #2
 8011072:	bf18      	it	ne
 8011074:	2001      	movne	r0, #1
 8011076:	b004      	add	sp, #16
 8011078:	bd70      	pop	{r4, r5, r6, pc}
 801107a:	200b      	movs	r0, #11
 801107c:	b004      	add	sp, #16
 801107e:	bd70      	pop	{r4, r5, r6, pc}
 8011080:	f44f 7016 	mov.w	r0, #600	; 0x258
 8011084:	4770      	bx	lr
 8011086:	bf00      	nop

08011088 <rcl_service_is_valid>:
 8011088:	b130      	cbz	r0, 8011098 <rcl_service_is_valid+0x10>
 801108a:	6800      	ldr	r0, [r0, #0]
 801108c:	b120      	cbz	r0, 8011098 <rcl_service_is_valid+0x10>
 801108e:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8011092:	3800      	subs	r0, #0
 8011094:	bf18      	it	ne
 8011096:	2001      	movne	r0, #1
 8011098:	4770      	bx	lr
 801109a:	bf00      	nop
 801109c:	0000      	movs	r0, r0
	...

080110a0 <rcl_send_service_event_message>:
 80110a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80110a4:	b093      	sub	sp, #76	; 0x4c
 80110a6:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 80110a8:	b196      	cbz	r6, 80110d0 <rcl_send_service_event_message+0x30>
 80110aa:	4615      	mov	r5, r2
 80110ac:	b182      	cbz	r2, 80110d0 <rcl_send_service_event_message+0x30>
 80110ae:	4604      	mov	r4, r0
 80110b0:	b148      	cbz	r0, 80110c6 <rcl_send_service_event_message+0x26>
 80110b2:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80110b6:	b133      	cbz	r3, 80110c6 <rcl_send_service_event_message+0x26>
 80110b8:	68c0      	ldr	r0, [r0, #12]
 80110ba:	460f      	mov	r7, r1
 80110bc:	f000 f90c 	bl	80112d8 <rcl_clock_valid>
 80110c0:	b108      	cbz	r0, 80110c6 <rcl_send_service_event_message+0x26>
 80110c2:	7a23      	ldrb	r3, [r4, #8]
 80110c4:	b94b      	cbnz	r3, 80110da <rcl_send_service_event_message+0x3a>
 80110c6:	2401      	movs	r4, #1
 80110c8:	4620      	mov	r0, r4
 80110ca:	b013      	add	sp, #76	; 0x4c
 80110cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80110d0:	240b      	movs	r4, #11
 80110d2:	4620      	mov	r0, r4
 80110d4:	b013      	add	sp, #76	; 0x4c
 80110d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80110da:	f104 0e60 	add.w	lr, r4, #96	; 0x60
 80110de:	f10d 0c0c 	add.w	ip, sp, #12
 80110e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80110e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80110ea:	f8de 3000 	ldr.w	r3, [lr]
 80110ee:	a803      	add	r0, sp, #12
 80110f0:	f8cc 3000 	str.w	r3, [ip]
 80110f4:	f7fb ff3c 	bl	800cf70 <rcutils_allocator_is_valid>
 80110f8:	2800      	cmp	r0, #0
 80110fa:	d0e9      	beq.n	80110d0 <rcl_send_service_event_message+0x30>
 80110fc:	6820      	ldr	r0, [r4, #0]
 80110fe:	f007 fd41 	bl	8018b84 <rcl_publisher_is_valid>
 8011102:	2800      	cmp	r0, #0
 8011104:	d05e      	beq.n	80111c4 <rcl_send_service_event_message+0x124>
 8011106:	4669      	mov	r1, sp
 8011108:	68e0      	ldr	r0, [r4, #12]
 801110a:	f000 f977 	bl	80113fc <rcl_clock_get_now>
 801110e:	4601      	mov	r1, r0
 8011110:	2800      	cmp	r0, #0
 8011112:	d146      	bne.n	80111a2 <rcl_send_service_event_message+0x102>
 8011114:	2220      	movs	r2, #32
 8011116:	eb0d 0002 	add.w	r0, sp, r2
 801111a:	f009 fba3 	bl	801a864 <memset>
 801111e:	f88d 7020 	strb.w	r7, [sp, #32]
 8011122:	e9dd 8900 	ldrd	r8, r9, [sp]
 8011126:	a32a      	add	r3, pc, #168	; (adr r3, 80111d0 <rcl_send_service_event_message+0x130>)
 8011128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801112c:	4640      	mov	r0, r8
 801112e:	4649      	mov	r1, r9
 8011130:	f7ef f8ee 	bl	8000310 <__aeabi_ldivmod>
 8011134:	4649      	mov	r1, r9
 8011136:	9009      	str	r0, [sp, #36]	; 0x24
 8011138:	4640      	mov	r0, r8
 801113a:	a325      	add	r3, pc, #148	; (adr r3, 80111d0 <rcl_send_service_event_message+0x130>)
 801113c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011140:	f7ef f8e6 	bl	8000310 <__aeabi_ldivmod>
 8011144:	920a      	str	r2, [sp, #40]	; 0x28
 8011146:	f10d 0c2c 	add.w	ip, sp, #44	; 0x2c
 801114a:	6830      	ldr	r0, [r6, #0]
 801114c:	6871      	ldr	r1, [r6, #4]
 801114e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8011152:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8011156:	7a23      	ldrb	r3, [r4, #8]
 8011158:	68b2      	ldr	r2, [r6, #8]
 801115a:	2b01      	cmp	r3, #1
 801115c:	68f3      	ldr	r3, [r6, #12]
 801115e:	bf08      	it	eq
 8011160:	2500      	moveq	r5, #0
 8011162:	2f01      	cmp	r7, #1
 8011164:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011168:	d81f      	bhi.n	80111aa <rcl_send_service_event_message+0x10a>
 801116a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 801116e:	462a      	mov	r2, r5
 8011170:	a808      	add	r0, sp, #32
 8011172:	a903      	add	r1, sp, #12
 8011174:	699d      	ldr	r5, [r3, #24]
 8011176:	2300      	movs	r3, #0
 8011178:	47a8      	blx	r5
 801117a:	4605      	mov	r5, r0
 801117c:	2d00      	cmp	r5, #0
 801117e:	d0a2      	beq.n	80110c6 <rcl_send_service_event_message+0x26>
 8011180:	4629      	mov	r1, r5
 8011182:	6820      	ldr	r0, [r4, #0]
 8011184:	2200      	movs	r2, #0
 8011186:	f007 fcd9 	bl	8018b3c <rcl_publish>
 801118a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 801118e:	4604      	mov	r4, r0
 8011190:	a903      	add	r1, sp, #12
 8011192:	4628      	mov	r0, r5
 8011194:	69db      	ldr	r3, [r3, #28]
 8011196:	4798      	blx	r3
 8011198:	2c00      	cmp	r4, #0
 801119a:	d095      	beq.n	80110c8 <rcl_send_service_event_message+0x28>
 801119c:	f7fb ff0c 	bl	800cfb8 <rcutils_reset_error>
 80111a0:	e792      	b.n	80110c8 <rcl_send_service_event_message+0x28>
 80111a2:	2401      	movs	r4, #1
 80111a4:	f7fb ff08 	bl	800cfb8 <rcutils_reset_error>
 80111a8:	e78e      	b.n	80110c8 <rcl_send_service_event_message+0x28>
 80111aa:	1eb9      	subs	r1, r7, #2
 80111ac:	2901      	cmp	r1, #1
 80111ae:	d8f8      	bhi.n	80111a2 <rcl_send_service_event_message+0x102>
 80111b0:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80111b4:	462b      	mov	r3, r5
 80111b6:	a808      	add	r0, sp, #32
 80111b8:	a903      	add	r1, sp, #12
 80111ba:	6995      	ldr	r5, [r2, #24]
 80111bc:	2200      	movs	r2, #0
 80111be:	47a8      	blx	r5
 80111c0:	4605      	mov	r5, r0
 80111c2:	e7db      	b.n	801117c <rcl_send_service_event_message+0xdc>
 80111c4:	f44f 7496 	mov.w	r4, #300	; 0x12c
 80111c8:	e77e      	b.n	80110c8 <rcl_send_service_event_message+0x28>
 80111ca:	bf00      	nop
 80111cc:	f3af 8000 	nop.w
 80111d0:	3b9aca00 	.word	0x3b9aca00
 80111d4:	00000000 	.word	0x00000000

080111d8 <rcl_take>:
 80111d8:	2800      	cmp	r0, #0
 80111da:	d049      	beq.n	8011270 <rcl_take+0x98>
 80111dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111e0:	4615      	mov	r5, r2
 80111e2:	6802      	ldr	r2, [r0, #0]
 80111e4:	b0a0      	sub	sp, #128	; 0x80
 80111e6:	4604      	mov	r4, r0
 80111e8:	2a00      	cmp	r2, #0
 80111ea:	d039      	beq.n	8011260 <rcl_take+0x88>
 80111ec:	461f      	mov	r7, r3
 80111ee:	f8d2 30c8 	ldr.w	r3, [r2, #200]	; 0xc8
 80111f2:	b3ab      	cbz	r3, 8011260 <rcl_take+0x88>
 80111f4:	460e      	mov	r6, r1
 80111f6:	2900      	cmp	r1, #0
 80111f8:	d038      	beq.n	801126c <rcl_take+0x94>
 80111fa:	2d00      	cmp	r5, #0
 80111fc:	d03c      	beq.n	8011278 <rcl_take+0xa0>
 80111fe:	a802      	add	r0, sp, #8
 8011200:	f002 f962 	bl	80134c8 <rmw_get_zero_initialized_message_info>
 8011204:	6823      	ldr	r3, [r4, #0]
 8011206:	f10d 0c08 	add.w	ip, sp, #8
 801120a:	46ae      	mov	lr, r5
 801120c:	f8d3 80c8 	ldr.w	r8, [r3, #200]	; 0xc8
 8011210:	2400      	movs	r4, #0
 8011212:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011216:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801121a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801121e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011222:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011226:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801122a:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801122e:	462b      	mov	r3, r5
 8011230:	f10d 0247 	add.w	r2, sp, #71	; 0x47
 8011234:	f88d 4047 	strb.w	r4, [sp, #71]	; 0x47
 8011238:	e88e 0003 	stmia.w	lr, {r0, r1}
 801123c:	4631      	mov	r1, r6
 801123e:	4640      	mov	r0, r8
 8011240:	9700      	str	r7, [sp, #0]
 8011242:	f003 f999 	bl	8014578 <rmw_take_with_info>
 8011246:	4603      	mov	r3, r0
 8011248:	b9c0      	cbnz	r0, 801127c <rcl_take+0xa4>
 801124a:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
 801124e:	f240 1291 	movw	r2, #401	; 0x191
 8011252:	2900      	cmp	r1, #0
 8011254:	bf08      	it	eq
 8011256:	4613      	moveq	r3, r2
 8011258:	4618      	mov	r0, r3
 801125a:	b020      	add	sp, #128	; 0x80
 801125c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011260:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8011264:	4618      	mov	r0, r3
 8011266:	b020      	add	sp, #128	; 0x80
 8011268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801126c:	230b      	movs	r3, #11
 801126e:	e7f3      	b.n	8011258 <rcl_take+0x80>
 8011270:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8011274:	4618      	mov	r0, r3
 8011276:	4770      	bx	lr
 8011278:	ad12      	add	r5, sp, #72	; 0x48
 801127a:	e7c0      	b.n	80111fe <rcl_take+0x26>
 801127c:	f7fe ff66 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 8011280:	4603      	mov	r3, r0
 8011282:	e7e9      	b.n	8011258 <rcl_take+0x80>

08011284 <rcl_subscription_get_rmw_handle>:
 8011284:	b118      	cbz	r0, 801128e <rcl_subscription_get_rmw_handle+0xa>
 8011286:	6800      	ldr	r0, [r0, #0]
 8011288:	b108      	cbz	r0, 801128e <rcl_subscription_get_rmw_handle+0xa>
 801128a:	f8d0 00c8 	ldr.w	r0, [r0, #200]	; 0xc8
 801128e:	4770      	bx	lr

08011290 <rcl_subscription_is_valid>:
 8011290:	b130      	cbz	r0, 80112a0 <rcl_subscription_is_valid+0x10>
 8011292:	6800      	ldr	r0, [r0, #0]
 8011294:	b120      	cbz	r0, 80112a0 <rcl_subscription_is_valid+0x10>
 8011296:	f8d0 00c8 	ldr.w	r0, [r0, #200]	; 0xc8
 801129a:	3800      	subs	r0, #0
 801129c:	bf18      	it	ne
 801129e:	2001      	movne	r0, #1
 80112a0:	4770      	bx	lr
 80112a2:	bf00      	nop

080112a4 <rcl_get_system_time>:
 80112a4:	4608      	mov	r0, r1
 80112a6:	f7fb bea3 	b.w	800cff0 <rcutils_system_time_now>
 80112aa:	bf00      	nop

080112ac <rcl_get_steady_time>:
 80112ac:	4608      	mov	r0, r1
 80112ae:	f7fb bec7 	b.w	800d040 <rcutils_steady_time_now>
 80112b2:	bf00      	nop

080112b4 <rcl_get_ros_time>:
 80112b4:	7a03      	ldrb	r3, [r0, #8]
 80112b6:	b510      	push	{r4, lr}
 80112b8:	460c      	mov	r4, r1
 80112ba:	b143      	cbz	r3, 80112ce <rcl_get_ros_time+0x1a>
 80112bc:	2105      	movs	r1, #5
 80112be:	f001 fd83 	bl	8012dc8 <__atomic_load_8>
 80112c2:	4602      	mov	r2, r0
 80112c4:	460b      	mov	r3, r1
 80112c6:	2000      	movs	r0, #0
 80112c8:	e9c4 2300 	strd	r2, r3, [r4]
 80112cc:	bd10      	pop	{r4, pc}
 80112ce:	4608      	mov	r0, r1
 80112d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80112d4:	f7fb be8c 	b.w	800cff0 <rcutils_system_time_now>

080112d8 <rcl_clock_valid>:
 80112d8:	b138      	cbz	r0, 80112ea <rcl_clock_valid+0x12>
 80112da:	7803      	ldrb	r3, [r0, #0]
 80112dc:	b123      	cbz	r3, 80112e8 <rcl_clock_valid+0x10>
 80112de:	68c0      	ldr	r0, [r0, #12]
 80112e0:	3800      	subs	r0, #0
 80112e2:	bf18      	it	ne
 80112e4:	2001      	movne	r0, #1
 80112e6:	4770      	bx	lr
 80112e8:	4618      	mov	r0, r3
 80112ea:	4770      	bx	lr

080112ec <rcl_clock_init>:
 80112ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112ee:	4605      	mov	r5, r0
 80112f0:	4610      	mov	r0, r2
 80112f2:	4614      	mov	r4, r2
 80112f4:	460e      	mov	r6, r1
 80112f6:	f7fb fe3b 	bl	800cf70 <rcutils_allocator_is_valid>
 80112fa:	b128      	cbz	r0, 8011308 <rcl_clock_init+0x1c>
 80112fc:	2d03      	cmp	r5, #3
 80112fe:	d803      	bhi.n	8011308 <rcl_clock_init+0x1c>
 8011300:	e8df f005 	tbb	[pc, r5]
 8011304:	0659301f 	.word	0x0659301f
 8011308:	f04f 0c0b 	mov.w	ip, #11
 801130c:	4660      	mov	r0, ip
 801130e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011310:	2c00      	cmp	r4, #0
 8011312:	d0f9      	beq.n	8011308 <rcl_clock_init+0x1c>
 8011314:	fab6 f386 	clz	r3, r6
 8011318:	095b      	lsrs	r3, r3, #5
 801131a:	2e00      	cmp	r6, #0
 801131c:	d0f4      	beq.n	8011308 <rcl_clock_init+0x1c>
 801131e:	6133      	str	r3, [r6, #16]
 8011320:	469c      	mov	ip, r3
 8011322:	f106 0514 	add.w	r5, r6, #20
 8011326:	4f32      	ldr	r7, [pc, #200]	; (80113f0 <rcl_clock_init+0x104>)
 8011328:	f04f 0e03 	mov.w	lr, #3
 801132c:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8011330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011332:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011334:	6823      	ldr	r3, [r4, #0]
 8011336:	4660      	mov	r0, ip
 8011338:	602b      	str	r3, [r5, #0]
 801133a:	60f7      	str	r7, [r6, #12]
 801133c:	f886 e000 	strb.w	lr, [r6]
 8011340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011342:	2e00      	cmp	r6, #0
 8011344:	d0e0      	beq.n	8011308 <rcl_clock_init+0x1c>
 8011346:	2300      	movs	r3, #0
 8011348:	f106 0514 	add.w	r5, r6, #20
 801134c:	7033      	strb	r3, [r6, #0]
 801134e:	469c      	mov	ip, r3
 8011350:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8011354:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8011358:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801135a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801135c:	6823      	ldr	r3, [r4, #0]
 801135e:	4660      	mov	r0, ip
 8011360:	602b      	str	r3, [r5, #0]
 8011362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011364:	2c00      	cmp	r4, #0
 8011366:	d0cf      	beq.n	8011308 <rcl_clock_init+0x1c>
 8011368:	fab6 f586 	clz	r5, r6
 801136c:	096d      	lsrs	r5, r5, #5
 801136e:	2e00      	cmp	r6, #0
 8011370:	d0ca      	beq.n	8011308 <rcl_clock_init+0x1c>
 8011372:	46a6      	mov	lr, r4
 8011374:	7035      	strb	r5, [r6, #0]
 8011376:	f106 0c14 	add.w	ip, r6, #20
 801137a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801137e:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8011382:	e9c6 5503 	strd	r5, r5, [r6, #12]
 8011386:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801138a:	f8de 3000 	ldr.w	r3, [lr]
 801138e:	2010      	movs	r0, #16
 8011390:	f8cc 3000 	str.w	r3, [ip]
 8011394:	6823      	ldr	r3, [r4, #0]
 8011396:	6921      	ldr	r1, [r4, #16]
 8011398:	4798      	blx	r3
 801139a:	6130      	str	r0, [r6, #16]
 801139c:	b320      	cbz	r0, 80113e8 <rcl_clock_init+0xfc>
 801139e:	2200      	movs	r2, #0
 80113a0:	2300      	movs	r3, #0
 80113a2:	46ac      	mov	ip, r5
 80113a4:	7205      	strb	r5, [r0, #8]
 80113a6:	e9c0 2300 	strd	r2, r3, [r0]
 80113aa:	4a12      	ldr	r2, [pc, #72]	; (80113f4 <rcl_clock_init+0x108>)
 80113ac:	2301      	movs	r3, #1
 80113ae:	4660      	mov	r0, ip
 80113b0:	60f2      	str	r2, [r6, #12]
 80113b2:	7033      	strb	r3, [r6, #0]
 80113b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113b6:	2c00      	cmp	r4, #0
 80113b8:	d0a6      	beq.n	8011308 <rcl_clock_init+0x1c>
 80113ba:	fab6 f386 	clz	r3, r6
 80113be:	095b      	lsrs	r3, r3, #5
 80113c0:	2e00      	cmp	r6, #0
 80113c2:	d0a1      	beq.n	8011308 <rcl_clock_init+0x1c>
 80113c4:	6133      	str	r3, [r6, #16]
 80113c6:	469c      	mov	ip, r3
 80113c8:	f106 0514 	add.w	r5, r6, #20
 80113cc:	f8df e028 	ldr.w	lr, [pc, #40]	; 80113f8 <rcl_clock_init+0x10c>
 80113d0:	2702      	movs	r7, #2
 80113d2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80113d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80113d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80113da:	6823      	ldr	r3, [r4, #0]
 80113dc:	4660      	mov	r0, ip
 80113de:	602b      	str	r3, [r5, #0]
 80113e0:	f8c6 e00c 	str.w	lr, [r6, #12]
 80113e4:	7037      	strb	r7, [r6, #0]
 80113e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113e8:	f04f 0c0a 	mov.w	ip, #10
 80113ec:	e78e      	b.n	801130c <rcl_clock_init+0x20>
 80113ee:	bf00      	nop
 80113f0:	080112ad 	.word	0x080112ad
 80113f4:	080112b5 	.word	0x080112b5
 80113f8:	080112a5 	.word	0x080112a5

080113fc <rcl_clock_get_now>:
 80113fc:	b140      	cbz	r0, 8011410 <rcl_clock_get_now+0x14>
 80113fe:	b139      	cbz	r1, 8011410 <rcl_clock_get_now+0x14>
 8011400:	7803      	ldrb	r3, [r0, #0]
 8011402:	b11b      	cbz	r3, 801140c <rcl_clock_get_now+0x10>
 8011404:	68c3      	ldr	r3, [r0, #12]
 8011406:	b10b      	cbz	r3, 801140c <rcl_clock_get_now+0x10>
 8011408:	6900      	ldr	r0, [r0, #16]
 801140a:	4718      	bx	r3
 801140c:	2001      	movs	r0, #1
 801140e:	4770      	bx	lr
 8011410:	200b      	movs	r0, #11
 8011412:	4770      	bx	lr

08011414 <rcl_timer_call>:
 8011414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011418:	b087      	sub	sp, #28
 801141a:	2800      	cmp	r0, #0
 801141c:	d06c      	beq.n	80114f8 <rcl_timer_call+0xe4>
 801141e:	6803      	ldr	r3, [r0, #0]
 8011420:	4604      	mov	r4, r0
 8011422:	2b00      	cmp	r3, #0
 8011424:	d062      	beq.n	80114ec <rcl_timer_call+0xd8>
 8011426:	f3bf 8f5b 	dmb	ish
 801142a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801142e:	f3bf 8f5b 	dmb	ish
 8011432:	2b00      	cmp	r3, #0
 8011434:	d14f      	bne.n	80114d6 <rcl_timer_call+0xc2>
 8011436:	6803      	ldr	r3, [r0, #0]
 8011438:	a904      	add	r1, sp, #16
 801143a:	6818      	ldr	r0, [r3, #0]
 801143c:	f7ff ffde 	bl	80113fc <rcl_clock_get_now>
 8011440:	4605      	mov	r5, r0
 8011442:	2800      	cmp	r0, #0
 8011444:	d149      	bne.n	80114da <rcl_timer_call+0xc6>
 8011446:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801144a:	2b00      	cmp	r3, #0
 801144c:	db49      	blt.n	80114e2 <rcl_timer_call+0xce>
 801144e:	2605      	movs	r6, #5
 8011450:	6820      	ldr	r0, [r4, #0]
 8011452:	9600      	str	r6, [sp, #0]
 8011454:	3020      	adds	r0, #32
 8011456:	f001 fd23 	bl	8012ea0 <__atomic_exchange_8>
 801145a:	6823      	ldr	r3, [r4, #0]
 801145c:	4680      	mov	r8, r0
 801145e:	f3bf 8f5b 	dmb	ish
 8011462:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8011466:	f3bf 8f5b 	dmb	ish
 801146a:	6820      	ldr	r0, [r4, #0]
 801146c:	4689      	mov	r9, r1
 801146e:	4631      	mov	r1, r6
 8011470:	3028      	adds	r0, #40	; 0x28
 8011472:	f001 fca9 	bl	8012dc8 <__atomic_load_8>
 8011476:	460f      	mov	r7, r1
 8011478:	4631      	mov	r1, r6
 801147a:	4606      	mov	r6, r0
 801147c:	6820      	ldr	r0, [r4, #0]
 801147e:	3018      	adds	r0, #24
 8011480:	f001 fca2 	bl	8012dc8 <__atomic_load_8>
 8011484:	4602      	mov	r2, r0
 8011486:	9804      	ldr	r0, [sp, #16]
 8011488:	460b      	mov	r3, r1
 801148a:	18b6      	adds	r6, r6, r2
 801148c:	f8dd c014 	ldr.w	ip, [sp, #20]
 8011490:	4692      	mov	sl, r2
 8011492:	eb47 0701 	adc.w	r7, r7, r1
 8011496:	4286      	cmp	r6, r0
 8011498:	eb77 010c 	sbcs.w	r1, r7, ip
 801149c:	da04      	bge.n	80114a8 <rcl_timer_call+0x94>
 801149e:	ea53 0102 	orrs.w	r1, r3, r2
 80114a2:	d12e      	bne.n	8011502 <rcl_timer_call+0xee>
 80114a4:	4606      	mov	r6, r0
 80114a6:	4667      	mov	r7, ip
 80114a8:	6820      	ldr	r0, [r4, #0]
 80114aa:	2105      	movs	r1, #5
 80114ac:	4632      	mov	r2, r6
 80114ae:	463b      	mov	r3, r7
 80114b0:	3028      	adds	r0, #40	; 0x28
 80114b2:	9100      	str	r1, [sp, #0]
 80114b4:	f001 fcbe 	bl	8012e34 <__atomic_store_8>
 80114b8:	f1bb 0f00 	cmp.w	fp, #0
 80114bc:	d00d      	beq.n	80114da <rcl_timer_call+0xc6>
 80114be:	9a04      	ldr	r2, [sp, #16]
 80114c0:	4620      	mov	r0, r4
 80114c2:	9b05      	ldr	r3, [sp, #20]
 80114c4:	ebb2 0208 	subs.w	r2, r2, r8
 80114c8:	eb63 0309 	sbc.w	r3, r3, r9
 80114cc:	47d8      	blx	fp
 80114ce:	4628      	mov	r0, r5
 80114d0:	b007      	add	sp, #28
 80114d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114d6:	f240 3521 	movw	r5, #801	; 0x321
 80114da:	4628      	mov	r0, r5
 80114dc:	b007      	add	sp, #28
 80114de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114e2:	2501      	movs	r5, #1
 80114e4:	4628      	mov	r0, r5
 80114e6:	b007      	add	sp, #28
 80114e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ec:	f44f 7548 	mov.w	r5, #800	; 0x320
 80114f0:	4628      	mov	r0, r5
 80114f2:	b007      	add	sp, #28
 80114f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114f8:	250b      	movs	r5, #11
 80114fa:	4628      	mov	r0, r5
 80114fc:	b007      	add	sp, #28
 80114fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011502:	1b80      	subs	r0, r0, r6
 8011504:	eb6c 0107 	sbc.w	r1, ip, r7
 8011508:	3801      	subs	r0, #1
 801150a:	f161 0100 	sbc.w	r1, r1, #0
 801150e:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8011512:	f7ee fefd 	bl	8000310 <__aeabi_ldivmod>
 8011516:	9b02      	ldr	r3, [sp, #8]
 8011518:	3001      	adds	r0, #1
 801151a:	f141 0100 	adc.w	r1, r1, #0
 801151e:	fb00 f303 	mul.w	r3, r0, r3
 8011522:	fb01 330a 	mla	r3, r1, sl, r3
 8011526:	fba0 0a0a 	umull	r0, sl, r0, sl
 801152a:	1986      	adds	r6, r0, r6
 801152c:	4453      	add	r3, sl
 801152e:	eb43 0707 	adc.w	r7, r3, r7
 8011532:	e7b9      	b.n	80114a8 <rcl_timer_call+0x94>

08011534 <rcl_timer_is_ready>:
 8011534:	b570      	push	{r4, r5, r6, lr}
 8011536:	b082      	sub	sp, #8
 8011538:	b380      	cbz	r0, 801159c <rcl_timer_is_ready+0x68>
 801153a:	6803      	ldr	r3, [r0, #0]
 801153c:	4604      	mov	r4, r0
 801153e:	b38b      	cbz	r3, 80115a4 <rcl_timer_is_ready+0x70>
 8011540:	460d      	mov	r5, r1
 8011542:	b359      	cbz	r1, 801159c <rcl_timer_is_ready+0x68>
 8011544:	f3bf 8f5b 	dmb	ish
 8011548:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801154c:	f3bf 8f5b 	dmb	ish
 8011550:	b953      	cbnz	r3, 8011568 <rcl_timer_is_ready+0x34>
 8011552:	6803      	ldr	r3, [r0, #0]
 8011554:	4669      	mov	r1, sp
 8011556:	6818      	ldr	r0, [r3, #0]
 8011558:	f7ff ff50 	bl	80113fc <rcl_clock_get_now>
 801155c:	4606      	mov	r6, r0
 801155e:	b148      	cbz	r0, 8011574 <rcl_timer_is_ready+0x40>
 8011560:	f240 3321 	movw	r3, #801	; 0x321
 8011564:	4298      	cmp	r0, r3
 8011566:	d102      	bne.n	801156e <rcl_timer_is_ready+0x3a>
 8011568:	2300      	movs	r3, #0
 801156a:	461e      	mov	r6, r3
 801156c:	702b      	strb	r3, [r5, #0]
 801156e:	4630      	mov	r0, r6
 8011570:	b002      	add	sp, #8
 8011572:	bd70      	pop	{r4, r5, r6, pc}
 8011574:	6820      	ldr	r0, [r4, #0]
 8011576:	2105      	movs	r1, #5
 8011578:	3028      	adds	r0, #40	; 0x28
 801157a:	f001 fc25 	bl	8012dc8 <__atomic_load_8>
 801157e:	9b00      	ldr	r3, [sp, #0]
 8011580:	1ac0      	subs	r0, r0, r3
 8011582:	9b01      	ldr	r3, [sp, #4]
 8011584:	eb61 0103 	sbc.w	r1, r1, r3
 8011588:	2801      	cmp	r0, #1
 801158a:	4630      	mov	r0, r6
 801158c:	f171 0300 	sbcs.w	r3, r1, #0
 8011590:	bfb4      	ite	lt
 8011592:	2301      	movlt	r3, #1
 8011594:	2300      	movge	r3, #0
 8011596:	702b      	strb	r3, [r5, #0]
 8011598:	b002      	add	sp, #8
 801159a:	bd70      	pop	{r4, r5, r6, pc}
 801159c:	260b      	movs	r6, #11
 801159e:	4630      	mov	r0, r6
 80115a0:	b002      	add	sp, #8
 80115a2:	bd70      	pop	{r4, r5, r6, pc}
 80115a4:	f44f 7648 	mov.w	r6, #800	; 0x320
 80115a8:	e7e1      	b.n	801156e <rcl_timer_is_ready+0x3a>
 80115aa:	bf00      	nop

080115ac <rcl_timer_get_time_until_next_call>:
 80115ac:	b570      	push	{r4, r5, r6, lr}
 80115ae:	b082      	sub	sp, #8
 80115b0:	b330      	cbz	r0, 8011600 <rcl_timer_get_time_until_next_call+0x54>
 80115b2:	6803      	ldr	r3, [r0, #0]
 80115b4:	4604      	mov	r4, r0
 80115b6:	b33b      	cbz	r3, 8011608 <rcl_timer_get_time_until_next_call+0x5c>
 80115b8:	460d      	mov	r5, r1
 80115ba:	b309      	cbz	r1, 8011600 <rcl_timer_get_time_until_next_call+0x54>
 80115bc:	f3bf 8f5b 	dmb	ish
 80115c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80115c4:	f3bf 8f5b 	dmb	ish
 80115c8:	b9ab      	cbnz	r3, 80115f6 <rcl_timer_get_time_until_next_call+0x4a>
 80115ca:	6803      	ldr	r3, [r0, #0]
 80115cc:	4669      	mov	r1, sp
 80115ce:	6818      	ldr	r0, [r3, #0]
 80115d0:	f7ff ff14 	bl	80113fc <rcl_clock_get_now>
 80115d4:	4606      	mov	r6, r0
 80115d6:	b958      	cbnz	r0, 80115f0 <rcl_timer_get_time_until_next_call+0x44>
 80115d8:	6820      	ldr	r0, [r4, #0]
 80115da:	2105      	movs	r1, #5
 80115dc:	3028      	adds	r0, #40	; 0x28
 80115de:	f001 fbf3 	bl	8012dc8 <__atomic_load_8>
 80115e2:	9b00      	ldr	r3, [sp, #0]
 80115e4:	1ac0      	subs	r0, r0, r3
 80115e6:	9b01      	ldr	r3, [sp, #4]
 80115e8:	eb61 0103 	sbc.w	r1, r1, r3
 80115ec:	6028      	str	r0, [r5, #0]
 80115ee:	6069      	str	r1, [r5, #4]
 80115f0:	4630      	mov	r0, r6
 80115f2:	b002      	add	sp, #8
 80115f4:	bd70      	pop	{r4, r5, r6, pc}
 80115f6:	f240 3621 	movw	r6, #801	; 0x321
 80115fa:	4630      	mov	r0, r6
 80115fc:	b002      	add	sp, #8
 80115fe:	bd70      	pop	{r4, r5, r6, pc}
 8011600:	260b      	movs	r6, #11
 8011602:	4630      	mov	r0, r6
 8011604:	b002      	add	sp, #8
 8011606:	bd70      	pop	{r4, r5, r6, pc}
 8011608:	f44f 7648 	mov.w	r6, #800	; 0x320
 801160c:	e7f0      	b.n	80115f0 <rcl_timer_get_time_until_next_call+0x44>
 801160e:	bf00      	nop

08011610 <rcl_timer_get_guard_condition>:
 8011610:	b130      	cbz	r0, 8011620 <rcl_timer_get_guard_condition+0x10>
 8011612:	6800      	ldr	r0, [r0, #0]
 8011614:	b120      	cbz	r0, 8011620 <rcl_timer_get_guard_condition+0x10>
 8011616:	68c3      	ldr	r3, [r0, #12]
 8011618:	b10b      	cbz	r3, 801161e <rcl_timer_get_guard_condition+0xe>
 801161a:	3008      	adds	r0, #8
 801161c:	4770      	bx	lr
 801161e:	4618      	mov	r0, r3
 8011620:	4770      	bx	lr
 8011622:	bf00      	nop

08011624 <rcl_validate_enclave_name_with_size>:
 8011624:	2800      	cmp	r0, #0
 8011626:	d049      	beq.n	80116bc <rcl_validate_enclave_name_with_size+0x98>
 8011628:	b570      	push	{r4, r5, r6, lr}
 801162a:	4615      	mov	r5, r2
 801162c:	b0c2      	sub	sp, #264	; 0x108
 801162e:	b19a      	cbz	r2, 8011658 <rcl_validate_enclave_name_with_size+0x34>
 8011630:	461e      	mov	r6, r3
 8011632:	466a      	mov	r2, sp
 8011634:	ab01      	add	r3, sp, #4
 8011636:	460c      	mov	r4, r1
 8011638:	f001 ffca 	bl	80135d0 <rmw_validate_namespace_with_size>
 801163c:	4684      	mov	ip, r0
 801163e:	b9b8      	cbnz	r0, 8011670 <rcl_validate_enclave_name_with_size+0x4c>
 8011640:	9900      	ldr	r1, [sp, #0]
 8011642:	b171      	cbz	r1, 8011662 <rcl_validate_enclave_name_with_size+0x3e>
 8011644:	2907      	cmp	r1, #7
 8011646:	d019      	beq.n	801167c <rcl_validate_enclave_name_with_size+0x58>
 8011648:	1e4b      	subs	r3, r1, #1
 801164a:	2b05      	cmp	r3, #5
 801164c:	d83a      	bhi.n	80116c4 <rcl_validate_enclave_name_with_size+0xa0>
 801164e:	e8df f003 	tbb	[pc, r3]
 8011652:	2926      	.short	0x2926
 8011654:	1d322f2c 	.word	0x1d322f2c
 8011658:	f04f 0c0b 	mov.w	ip, #11
 801165c:	4660      	mov	r0, ip
 801165e:	b042      	add	sp, #264	; 0x108
 8011660:	bd70      	pop	{r4, r5, r6, pc}
 8011662:	2907      	cmp	r1, #7
 8011664:	d00a      	beq.n	801167c <rcl_validate_enclave_name_with_size+0x58>
 8011666:	2300      	movs	r3, #0
 8011668:	4660      	mov	r0, ip
 801166a:	602b      	str	r3, [r5, #0]
 801166c:	b042      	add	sp, #264	; 0x108
 801166e:	bd70      	pop	{r4, r5, r6, pc}
 8011670:	f7fe fd6c 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 8011674:	4684      	mov	ip, r0
 8011676:	4660      	mov	r0, ip
 8011678:	b042      	add	sp, #264	; 0x108
 801167a:	bd70      	pop	{r4, r5, r6, pc}
 801167c:	2cff      	cmp	r4, #255	; 0xff
 801167e:	d9f2      	bls.n	8011666 <rcl_validate_enclave_name_with_size+0x42>
 8011680:	6029      	str	r1, [r5, #0]
 8011682:	2e00      	cmp	r6, #0
 8011684:	d0ea      	beq.n	801165c <rcl_validate_enclave_name_with_size+0x38>
 8011686:	23fe      	movs	r3, #254	; 0xfe
 8011688:	6033      	str	r3, [r6, #0]
 801168a:	e7e7      	b.n	801165c <rcl_validate_enclave_name_with_size+0x38>
 801168c:	2306      	movs	r3, #6
 801168e:	602b      	str	r3, [r5, #0]
 8011690:	2e00      	cmp	r6, #0
 8011692:	d0e3      	beq.n	801165c <rcl_validate_enclave_name_with_size+0x38>
 8011694:	9b01      	ldr	r3, [sp, #4]
 8011696:	4660      	mov	r0, ip
 8011698:	6033      	str	r3, [r6, #0]
 801169a:	b042      	add	sp, #264	; 0x108
 801169c:	bd70      	pop	{r4, r5, r6, pc}
 801169e:	2301      	movs	r3, #1
 80116a0:	602b      	str	r3, [r5, #0]
 80116a2:	e7f5      	b.n	8011690 <rcl_validate_enclave_name_with_size+0x6c>
 80116a4:	2302      	movs	r3, #2
 80116a6:	602b      	str	r3, [r5, #0]
 80116a8:	e7f2      	b.n	8011690 <rcl_validate_enclave_name_with_size+0x6c>
 80116aa:	2303      	movs	r3, #3
 80116ac:	602b      	str	r3, [r5, #0]
 80116ae:	e7ef      	b.n	8011690 <rcl_validate_enclave_name_with_size+0x6c>
 80116b0:	2304      	movs	r3, #4
 80116b2:	602b      	str	r3, [r5, #0]
 80116b4:	e7ec      	b.n	8011690 <rcl_validate_enclave_name_with_size+0x6c>
 80116b6:	2305      	movs	r3, #5
 80116b8:	602b      	str	r3, [r5, #0]
 80116ba:	e7e9      	b.n	8011690 <rcl_validate_enclave_name_with_size+0x6c>
 80116bc:	f04f 0c0b 	mov.w	ip, #11
 80116c0:	4660      	mov	r0, ip
 80116c2:	4770      	bx	lr
 80116c4:	460b      	mov	r3, r1
 80116c6:	4a04      	ldr	r2, [pc, #16]	; (80116d8 <rcl_validate_enclave_name_with_size+0xb4>)
 80116c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80116cc:	a802      	add	r0, sp, #8
 80116ce:	f001 fd33 	bl	8013138 <rcutils_snprintf>
 80116d2:	f04f 0c01 	mov.w	ip, #1
 80116d6:	e7c1      	b.n	801165c <rcl_validate_enclave_name_with_size+0x38>
 80116d8:	0801c7f8 	.word	0x0801c7f8

080116dc <rcl_validate_enclave_name>:
 80116dc:	b168      	cbz	r0, 80116fa <rcl_validate_enclave_name+0x1e>
 80116de:	b570      	push	{r4, r5, r6, lr}
 80116e0:	460d      	mov	r5, r1
 80116e2:	4616      	mov	r6, r2
 80116e4:	4604      	mov	r4, r0
 80116e6:	f7ee fe0b 	bl	8000300 <strlen>
 80116ea:	4633      	mov	r3, r6
 80116ec:	4601      	mov	r1, r0
 80116ee:	462a      	mov	r2, r5
 80116f0:	4620      	mov	r0, r4
 80116f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80116f6:	f7ff bf95 	b.w	8011624 <rcl_validate_enclave_name_with_size>
 80116fa:	200b      	movs	r0, #11
 80116fc:	4770      	bx	lr
 80116fe:	bf00      	nop

08011700 <rcl_get_zero_initialized_wait_set>:
 8011700:	b510      	push	{r4, lr}
 8011702:	4c08      	ldr	r4, [pc, #32]	; (8011724 <rcl_get_zero_initialized_wait_set+0x24>)
 8011704:	4686      	mov	lr, r0
 8011706:	4684      	mov	ip, r0
 8011708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801170a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801170e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011710:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011714:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011716:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801171a:	6823      	ldr	r3, [r4, #0]
 801171c:	4670      	mov	r0, lr
 801171e:	f8cc 3000 	str.w	r3, [ip]
 8011722:	bd10      	pop	{r4, pc}
 8011724:	0801c858 	.word	0x0801c858

08011728 <rcl_wait_set_is_valid>:
 8011728:	b118      	cbz	r0, 8011732 <rcl_wait_set_is_valid+0xa>
 801172a:	6b00      	ldr	r0, [r0, #48]	; 0x30
 801172c:	3800      	subs	r0, #0
 801172e:	bf18      	it	ne
 8011730:	2001      	movne	r0, #1
 8011732:	4770      	bx	lr

08011734 <rcl_wait_set_fini>:
 8011734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011738:	b082      	sub	sp, #8
 801173a:	2800      	cmp	r0, #0
 801173c:	f000 8095 	beq.w	801186a <rcl_wait_set_fini+0x136>
 8011740:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8011742:	4604      	mov	r4, r0
 8011744:	2e00      	cmp	r6, #0
 8011746:	f000 808c 	beq.w	8011862 <rcl_wait_set_fini+0x12e>
 801174a:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 801174c:	f003 f8ee 	bl	801492c <rmw_destroy_wait_set>
 8011750:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8011752:	1e06      	subs	r6, r0, #0
 8011754:	bf18      	it	ne
 8011756:	f44f 7661 	movne.w	r6, #900	; 0x384
 801175a:	2d00      	cmp	r5, #0
 801175c:	f000 8081 	beq.w	8011862 <rcl_wait_set_fini+0x12e>
 8011760:	2700      	movs	r7, #0
 8011762:	6820      	ldr	r0, [r4, #0]
 8011764:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8011768:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801176a:	6067      	str	r7, [r4, #4]
 801176c:	602f      	str	r7, [r5, #0]
 801176e:	b120      	cbz	r0, 801177a <rcl_wait_set_fini+0x46>
 8011770:	9101      	str	r1, [sp, #4]
 8011772:	47c0      	blx	r8
 8011774:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8011776:	9901      	ldr	r1, [sp, #4]
 8011778:	6027      	str	r7, [r4, #0]
 801177a:	68a8      	ldr	r0, [r5, #8]
 801177c:	b120      	cbz	r0, 8011788 <rcl_wait_set_fini+0x54>
 801177e:	47c0      	blx	r8
 8011780:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8011782:	2300      	movs	r3, #0
 8011784:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8011788:	f04f 0800 	mov.w	r8, #0
 801178c:	68a0      	ldr	r0, [r4, #8]
 801178e:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8011790:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8011792:	f8c4 800c 	str.w	r8, [r4, #12]
 8011796:	f8c5 800c 	str.w	r8, [r5, #12]
 801179a:	b128      	cbz	r0, 80117a8 <rcl_wait_set_fini+0x74>
 801179c:	47b8      	blx	r7
 801179e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80117a0:	f8c4 8008 	str.w	r8, [r4, #8]
 80117a4:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 80117a6:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80117a8:	f04f 0800 	mov.w	r8, #0
 80117ac:	6968      	ldr	r0, [r5, #20]
 80117ae:	f8c5 8010 	str.w	r8, [r5, #16]
 80117b2:	b128      	cbz	r0, 80117c0 <rcl_wait_set_fini+0x8c>
 80117b4:	47b8      	blx	r7
 80117b6:	f8c5 8014 	str.w	r8, [r5, #20]
 80117ba:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80117bc:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 80117be:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80117c0:	f04f 0800 	mov.w	r8, #0
 80117c4:	6920      	ldr	r0, [r4, #16]
 80117c6:	f8c4 8014 	str.w	r8, [r4, #20]
 80117ca:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 80117ce:	b128      	cbz	r0, 80117dc <rcl_wait_set_fini+0xa8>
 80117d0:	47b8      	blx	r7
 80117d2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80117d4:	f8c4 8010 	str.w	r8, [r4, #16]
 80117d8:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 80117da:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80117dc:	f04f 0800 	mov.w	r8, #0
 80117e0:	69a0      	ldr	r0, [r4, #24]
 80117e2:	f8c4 801c 	str.w	r8, [r4, #28]
 80117e6:	f8c5 8018 	str.w	r8, [r5, #24]
 80117ea:	b128      	cbz	r0, 80117f8 <rcl_wait_set_fini+0xc4>
 80117ec:	9101      	str	r1, [sp, #4]
 80117ee:	47b8      	blx	r7
 80117f0:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80117f2:	9901      	ldr	r1, [sp, #4]
 80117f4:	f8c4 8018 	str.w	r8, [r4, #24]
 80117f8:	6a28      	ldr	r0, [r5, #32]
 80117fa:	b120      	cbz	r0, 8011806 <rcl_wait_set_fini+0xd2>
 80117fc:	47b8      	blx	r7
 80117fe:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8011800:	2300      	movs	r3, #0
 8011802:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8011806:	2700      	movs	r7, #0
 8011808:	6a20      	ldr	r0, [r4, #32]
 801180a:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801180e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8011810:	6267      	str	r7, [r4, #36]	; 0x24
 8011812:	626f      	str	r7, [r5, #36]	; 0x24
 8011814:	b120      	cbz	r0, 8011820 <rcl_wait_set_fini+0xec>
 8011816:	9101      	str	r1, [sp, #4]
 8011818:	47c0      	blx	r8
 801181a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801181c:	9901      	ldr	r1, [sp, #4]
 801181e:	6227      	str	r7, [r4, #32]
 8011820:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8011822:	b120      	cbz	r0, 801182e <rcl_wait_set_fini+0xfa>
 8011824:	47c0      	blx	r8
 8011826:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8011828:	2300      	movs	r3, #0
 801182a:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 801182e:	2700      	movs	r7, #0
 8011830:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8011832:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8011836:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8011838:	62e7      	str	r7, [r4, #44]	; 0x2c
 801183a:	632f      	str	r7, [r5, #48]	; 0x30
 801183c:	b120      	cbz	r0, 8011848 <rcl_wait_set_fini+0x114>
 801183e:	9101      	str	r1, [sp, #4]
 8011840:	47c0      	blx	r8
 8011842:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8011844:	9901      	ldr	r1, [sp, #4]
 8011846:	62a7      	str	r7, [r4, #40]	; 0x28
 8011848:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 801184a:	b120      	cbz	r0, 8011856 <rcl_wait_set_fini+0x122>
 801184c:	47c0      	blx	r8
 801184e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8011850:	2300      	movs	r3, #0
 8011852:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 8011856:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8011858:	4628      	mov	r0, r5
 801185a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801185c:	4798      	blx	r3
 801185e:	2300      	movs	r3, #0
 8011860:	6323      	str	r3, [r4, #48]	; 0x30
 8011862:	4630      	mov	r0, r6
 8011864:	b002      	add	sp, #8
 8011866:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801186a:	260b      	movs	r6, #11
 801186c:	4630      	mov	r0, r6
 801186e:	b002      	add	sp, #8
 8011870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011874 <rcl_wait_set_add_subscription>:
 8011874:	b318      	cbz	r0, 80118be <rcl_wait_set_add_subscription+0x4a>
 8011876:	b538      	push	{r3, r4, r5, lr}
 8011878:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801187a:	4604      	mov	r4, r0
 801187c:	b30b      	cbz	r3, 80118c2 <rcl_wait_set_add_subscription+0x4e>
 801187e:	b319      	cbz	r1, 80118c8 <rcl_wait_set_add_subscription+0x54>
 8011880:	681d      	ldr	r5, [r3, #0]
 8011882:	6840      	ldr	r0, [r0, #4]
 8011884:	4285      	cmp	r5, r0
 8011886:	d217      	bcs.n	80118b8 <rcl_wait_set_add_subscription+0x44>
 8011888:	1c68      	adds	r0, r5, #1
 801188a:	6018      	str	r0, [r3, #0]
 801188c:	6823      	ldr	r3, [r4, #0]
 801188e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8011892:	b102      	cbz	r2, 8011896 <rcl_wait_set_add_subscription+0x22>
 8011894:	6015      	str	r5, [r2, #0]
 8011896:	4608      	mov	r0, r1
 8011898:	f7ff fcf4 	bl	8011284 <rcl_subscription_get_rmw_handle>
 801189c:	b150      	cbz	r0, 80118b4 <rcl_wait_set_add_subscription+0x40>
 801189e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80118a0:	6842      	ldr	r2, [r0, #4]
 80118a2:	2000      	movs	r0, #0
 80118a4:	689b      	ldr	r3, [r3, #8]
 80118a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80118aa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80118ac:	6853      	ldr	r3, [r2, #4]
 80118ae:	3301      	adds	r3, #1
 80118b0:	6053      	str	r3, [r2, #4]
 80118b2:	bd38      	pop	{r3, r4, r5, pc}
 80118b4:	2001      	movs	r0, #1
 80118b6:	bd38      	pop	{r3, r4, r5, pc}
 80118b8:	f240 3086 	movw	r0, #902	; 0x386
 80118bc:	bd38      	pop	{r3, r4, r5, pc}
 80118be:	200b      	movs	r0, #11
 80118c0:	4770      	bx	lr
 80118c2:	f44f 7061 	mov.w	r0, #900	; 0x384
 80118c6:	bd38      	pop	{r3, r4, r5, pc}
 80118c8:	200b      	movs	r0, #11
 80118ca:	bd38      	pop	{r3, r4, r5, pc}

080118cc <rcl_wait_set_clear>:
 80118cc:	2800      	cmp	r0, #0
 80118ce:	d074      	beq.n	80119ba <rcl_wait_set_clear+0xee>
 80118d0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80118d2:	b510      	push	{r4, lr}
 80118d4:	4604      	mov	r4, r0
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d071      	beq.n	80119be <rcl_wait_set_clear+0xf2>
 80118da:	6800      	ldr	r0, [r0, #0]
 80118dc:	b138      	cbz	r0, 80118ee <rcl_wait_set_clear+0x22>
 80118de:	6862      	ldr	r2, [r4, #4]
 80118e0:	2100      	movs	r1, #0
 80118e2:	0092      	lsls	r2, r2, #2
 80118e4:	f008 ffbe 	bl	801a864 <memset>
 80118e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80118ea:	2200      	movs	r2, #0
 80118ec:	601a      	str	r2, [r3, #0]
 80118ee:	68a0      	ldr	r0, [r4, #8]
 80118f0:	b138      	cbz	r0, 8011902 <rcl_wait_set_clear+0x36>
 80118f2:	68e2      	ldr	r2, [r4, #12]
 80118f4:	2100      	movs	r1, #0
 80118f6:	0092      	lsls	r2, r2, #2
 80118f8:	f008 ffb4 	bl	801a864 <memset>
 80118fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80118fe:	2200      	movs	r2, #0
 8011900:	60da      	str	r2, [r3, #12]
 8011902:	69a0      	ldr	r0, [r4, #24]
 8011904:	b138      	cbz	r0, 8011916 <rcl_wait_set_clear+0x4a>
 8011906:	69e2      	ldr	r2, [r4, #28]
 8011908:	2100      	movs	r1, #0
 801190a:	0092      	lsls	r2, r2, #2
 801190c:	f008 ffaa 	bl	801a864 <memset>
 8011910:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011912:	2200      	movs	r2, #0
 8011914:	619a      	str	r2, [r3, #24]
 8011916:	6a20      	ldr	r0, [r4, #32]
 8011918:	b138      	cbz	r0, 801192a <rcl_wait_set_clear+0x5e>
 801191a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801191c:	2100      	movs	r1, #0
 801191e:	0092      	lsls	r2, r2, #2
 8011920:	f008 ffa0 	bl	801a864 <memset>
 8011924:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011926:	2200      	movs	r2, #0
 8011928:	625a      	str	r2, [r3, #36]	; 0x24
 801192a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 801192c:	b138      	cbz	r0, 801193e <rcl_wait_set_clear+0x72>
 801192e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8011930:	2100      	movs	r1, #0
 8011932:	0092      	lsls	r2, r2, #2
 8011934:	f008 ff96 	bl	801a864 <memset>
 8011938:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801193a:	2200      	movs	r2, #0
 801193c:	631a      	str	r2, [r3, #48]	; 0x30
 801193e:	6920      	ldr	r0, [r4, #16]
 8011940:	b138      	cbz	r0, 8011952 <rcl_wait_set_clear+0x86>
 8011942:	6962      	ldr	r2, [r4, #20]
 8011944:	2100      	movs	r1, #0
 8011946:	0092      	lsls	r2, r2, #2
 8011948:	f008 ff8c 	bl	801a864 <memset>
 801194c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801194e:	2200      	movs	r2, #0
 8011950:	641a      	str	r2, [r3, #64]	; 0x40
 8011952:	6898      	ldr	r0, [r3, #8]
 8011954:	b138      	cbz	r0, 8011966 <rcl_wait_set_clear+0x9a>
 8011956:	685a      	ldr	r2, [r3, #4]
 8011958:	2100      	movs	r1, #0
 801195a:	0092      	lsls	r2, r2, #2
 801195c:	f008 ff82 	bl	801a864 <memset>
 8011960:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011962:	2200      	movs	r2, #0
 8011964:	605a      	str	r2, [r3, #4]
 8011966:	6958      	ldr	r0, [r3, #20]
 8011968:	b138      	cbz	r0, 801197a <rcl_wait_set_clear+0xae>
 801196a:	691a      	ldr	r2, [r3, #16]
 801196c:	2100      	movs	r1, #0
 801196e:	0092      	lsls	r2, r2, #2
 8011970:	f008 ff78 	bl	801a864 <memset>
 8011974:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011976:	2200      	movs	r2, #0
 8011978:	611a      	str	r2, [r3, #16]
 801197a:	6a18      	ldr	r0, [r3, #32]
 801197c:	b138      	cbz	r0, 801198e <rcl_wait_set_clear+0xc2>
 801197e:	69da      	ldr	r2, [r3, #28]
 8011980:	2100      	movs	r1, #0
 8011982:	0092      	lsls	r2, r2, #2
 8011984:	f008 ff6e 	bl	801a864 <memset>
 8011988:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801198a:	2200      	movs	r2, #0
 801198c:	61da      	str	r2, [r3, #28]
 801198e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8011990:	b138      	cbz	r0, 80119a2 <rcl_wait_set_clear+0xd6>
 8011992:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011994:	2100      	movs	r1, #0
 8011996:	0092      	lsls	r2, r2, #2
 8011998:	f008 ff64 	bl	801a864 <memset>
 801199c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801199e:	2200      	movs	r2, #0
 80119a0:	629a      	str	r2, [r3, #40]	; 0x28
 80119a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80119a4:	b140      	cbz	r0, 80119b8 <rcl_wait_set_clear+0xec>
 80119a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80119a8:	2100      	movs	r1, #0
 80119aa:	0092      	lsls	r2, r2, #2
 80119ac:	f008 ff5a 	bl	801a864 <memset>
 80119b0:	2300      	movs	r3, #0
 80119b2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80119b4:	4618      	mov	r0, r3
 80119b6:	6353      	str	r3, [r2, #52]	; 0x34
 80119b8:	bd10      	pop	{r4, pc}
 80119ba:	200b      	movs	r0, #11
 80119bc:	4770      	bx	lr
 80119be:	f44f 7061 	mov.w	r0, #900	; 0x384
 80119c2:	bd10      	pop	{r4, pc}

080119c4 <rcl_wait_set_resize>:
 80119c4:	2800      	cmp	r0, #0
 80119c6:	f000 8180 	beq.w	8011cca <rcl_wait_set_resize+0x306>
 80119ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119ce:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80119d0:	b083      	sub	sp, #12
 80119d2:	4605      	mov	r5, r0
 80119d4:	2c00      	cmp	r4, #0
 80119d6:	f000 817a 	beq.w	8011cce <rcl_wait_set_resize+0x30a>
 80119da:	f04f 0900 	mov.w	r9, #0
 80119de:	461f      	mov	r7, r3
 80119e0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80119e4:	4688      	mov	r8, r1
 80119e6:	4616      	mov	r6, r2
 80119e8:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	; 0x4c
 80119ec:	f8c0 9004 	str.w	r9, [r0, #4]
 80119f0:	f8c4 9000 	str.w	r9, [r4]
 80119f4:	2900      	cmp	r1, #0
 80119f6:	f000 80bf 	beq.w	8011b78 <rcl_wait_set_resize+0x1b4>
 80119fa:	008c      	lsls	r4, r1, #2
 80119fc:	4652      	mov	r2, sl
 80119fe:	6800      	ldr	r0, [r0, #0]
 8011a00:	4621      	mov	r1, r4
 8011a02:	9301      	str	r3, [sp, #4]
 8011a04:	4798      	blx	r3
 8011a06:	9b01      	ldr	r3, [sp, #4]
 8011a08:	6028      	str	r0, [r5, #0]
 8011a0a:	2800      	cmp	r0, #0
 8011a0c:	f000 80f6 	beq.w	8011bfc <rcl_wait_set_resize+0x238>
 8011a10:	4622      	mov	r2, r4
 8011a12:	4649      	mov	r1, r9
 8011a14:	9301      	str	r3, [sp, #4]
 8011a16:	f008 ff25 	bl	801a864 <memset>
 8011a1a:	f8c5 8004 	str.w	r8, [r5, #4]
 8011a1e:	4652      	mov	r2, sl
 8011a20:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8011a24:	4621      	mov	r1, r4
 8011a26:	9b01      	ldr	r3, [sp, #4]
 8011a28:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8011a2c:	f8c8 9004 	str.w	r9, [r8, #4]
 8011a30:	4798      	blx	r3
 8011a32:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011a34:	f8c8 0008 	str.w	r0, [r8, #8]
 8011a38:	689b      	ldr	r3, [r3, #8]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	f000 814a 	beq.w	8011cd4 <rcl_wait_set_resize+0x310>
 8011a40:	4622      	mov	r2, r4
 8011a42:	4649      	mov	r1, r9
 8011a44:	4618      	mov	r0, r3
 8011a46:	f008 ff0d 	bl	801a864 <memset>
 8011a4a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011a4c:	f04f 0800 	mov.w	r8, #0
 8011a50:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011a54:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	; 0x4c
 8011a58:	f8c5 800c 	str.w	r8, [r5, #12]
 8011a5c:	f8c4 800c 	str.w	r8, [r4, #12]
 8011a60:	2e00      	cmp	r6, #0
 8011a62:	f040 809b 	bne.w	8011b9c <rcl_wait_set_resize+0x1d8>
 8011a66:	68a8      	ldr	r0, [r5, #8]
 8011a68:	b128      	cbz	r0, 8011a76 <rcl_wait_set_resize+0xb2>
 8011a6a:	4649      	mov	r1, r9
 8011a6c:	4790      	blx	r2
 8011a6e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011a70:	60ae      	str	r6, [r5, #8]
 8011a72:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011a76:	f04f 0800 	mov.w	r8, #0
 8011a7a:	19f6      	adds	r6, r6, r7
 8011a7c:	f8c4 8010 	str.w	r8, [r4, #16]
 8011a80:	f040 80a2 	bne.w	8011bc8 <rcl_wait_set_resize+0x204>
 8011a84:	6960      	ldr	r0, [r4, #20]
 8011a86:	b130      	cbz	r0, 8011a96 <rcl_wait_set_resize+0xd2>
 8011a88:	4649      	mov	r1, r9
 8011a8a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8011a8c:	4798      	blx	r3
 8011a8e:	6166      	str	r6, [r4, #20]
 8011a90:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011a92:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011a96:	2600      	movs	r6, #0
 8011a98:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8011a9c:	616e      	str	r6, [r5, #20]
 8011a9e:	6426      	str	r6, [r4, #64]	; 0x40
 8011aa0:	2f00      	cmp	r7, #0
 8011aa2:	f040 80af 	bne.w	8011c04 <rcl_wait_set_resize+0x240>
 8011aa6:	6928      	ldr	r0, [r5, #16]
 8011aa8:	b138      	cbz	r0, 8011aba <rcl_wait_set_resize+0xf6>
 8011aaa:	4649      	mov	r1, r9
 8011aac:	47d0      	blx	sl
 8011aae:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011ab0:	612f      	str	r7, [r5, #16]
 8011ab2:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011ab6:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8011aba:	2600      	movs	r6, #0
 8011abc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011abe:	61ee      	str	r6, [r5, #28]
 8011ac0:	61a6      	str	r6, [r4, #24]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	f040 8093 	bne.w	8011bee <rcl_wait_set_resize+0x22a>
 8011ac8:	69a8      	ldr	r0, [r5, #24]
 8011aca:	b120      	cbz	r0, 8011ad6 <rcl_wait_set_resize+0x112>
 8011acc:	4649      	mov	r1, r9
 8011ace:	47d0      	blx	sl
 8011ad0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ad2:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011ad4:	61ab      	str	r3, [r5, #24]
 8011ad6:	6a20      	ldr	r0, [r4, #32]
 8011ad8:	b128      	cbz	r0, 8011ae6 <rcl_wait_set_resize+0x122>
 8011ada:	4649      	mov	r1, r9
 8011adc:	47d0      	blx	sl
 8011ade:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8011ae6:	2600      	movs	r6, #0
 8011ae8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011aea:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8011aec:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 8011af0:	626e      	str	r6, [r5, #36]	; 0x24
 8011af2:	6266      	str	r6, [r4, #36]	; 0x24
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	f000 8098 	beq.w	8011c2a <rcl_wait_set_resize+0x266>
 8011afa:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8011afe:	463a      	mov	r2, r7
 8011b00:	6a28      	ldr	r0, [r5, #32]
 8011b02:	4651      	mov	r1, sl
 8011b04:	47c8      	blx	r9
 8011b06:	6228      	str	r0, [r5, #32]
 8011b08:	2800      	cmp	r0, #0
 8011b0a:	d077      	beq.n	8011bfc <rcl_wait_set_resize+0x238>
 8011b0c:	4652      	mov	r2, sl
 8011b0e:	4631      	mov	r1, r6
 8011b10:	f008 fea8 	bl	801a864 <memset>
 8011b14:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011b18:	463a      	mov	r2, r7
 8011b1a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011b1c:	4651      	mov	r1, sl
 8011b1e:	626b      	str	r3, [r5, #36]	; 0x24
 8011b20:	62a6      	str	r6, [r4, #40]	; 0x28
 8011b22:	47c8      	blx	r9
 8011b24:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011b26:	62e0      	str	r0, [r4, #44]	; 0x2c
 8011b28:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8011b2a:	2c00      	cmp	r4, #0
 8011b2c:	f000 80f2 	beq.w	8011d14 <rcl_wait_set_resize+0x350>
 8011b30:	4620      	mov	r0, r4
 8011b32:	4652      	mov	r2, sl
 8011b34:	4631      	mov	r1, r6
 8011b36:	f008 fe95 	bl	801a864 <memset>
 8011b3a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011b3c:	2600      	movs	r6, #0
 8011b3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011b40:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8011b42:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 8011b46:	62ee      	str	r6, [r5, #44]	; 0x2c
 8011b48:	6326      	str	r6, [r4, #48]	; 0x30
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	f040 8097 	bne.w	8011c7e <rcl_wait_set_resize+0x2ba>
 8011b50:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8011b52:	b120      	cbz	r0, 8011b5e <rcl_wait_set_resize+0x19a>
 8011b54:	4639      	mov	r1, r7
 8011b56:	47c0      	blx	r8
 8011b58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011b5a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011b5c:	62ab      	str	r3, [r5, #40]	; 0x28
 8011b5e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8011b60:	2800      	cmp	r0, #0
 8011b62:	d04c      	beq.n	8011bfe <rcl_wait_set_resize+0x23a>
 8011b64:	4639      	mov	r1, r7
 8011b66:	47c0      	blx	r8
 8011b68:	2300      	movs	r3, #0
 8011b6a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8011b6c:	4618      	mov	r0, r3
 8011b6e:	e9c2 330d 	strd	r3, r3, [r2, #52]	; 0x34
 8011b72:	b003      	add	sp, #12
 8011b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b78:	6800      	ldr	r0, [r0, #0]
 8011b7a:	b120      	cbz	r0, 8011b86 <rcl_wait_set_resize+0x1c2>
 8011b7c:	4651      	mov	r1, sl
 8011b7e:	47d8      	blx	fp
 8011b80:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011b82:	f8c5 8000 	str.w	r8, [r5]
 8011b86:	68a0      	ldr	r0, [r4, #8]
 8011b88:	2800      	cmp	r0, #0
 8011b8a:	f43f af5f 	beq.w	8011a4c <rcl_wait_set_resize+0x88>
 8011b8e:	4651      	mov	r1, sl
 8011b90:	47d8      	blx	fp
 8011b92:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011b94:	2300      	movs	r3, #0
 8011b96:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8011b9a:	e757      	b.n	8011a4c <rcl_wait_set_resize+0x88>
 8011b9c:	00b4      	lsls	r4, r6, #2
 8011b9e:	464a      	mov	r2, r9
 8011ba0:	68a8      	ldr	r0, [r5, #8]
 8011ba2:	4621      	mov	r1, r4
 8011ba4:	4798      	blx	r3
 8011ba6:	60a8      	str	r0, [r5, #8]
 8011ba8:	b340      	cbz	r0, 8011bfc <rcl_wait_set_resize+0x238>
 8011baa:	4622      	mov	r2, r4
 8011bac:	4641      	mov	r1, r8
 8011bae:	f008 fe59 	bl	801a864 <memset>
 8011bb2:	f04f 0800 	mov.w	r8, #0
 8011bb6:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011bb8:	60ee      	str	r6, [r5, #12]
 8011bba:	19f6      	adds	r6, r6, r7
 8011bbc:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011bc0:	f8c4 8010 	str.w	r8, [r4, #16]
 8011bc4:	f43f af5e 	beq.w	8011a84 <rcl_wait_set_resize+0xc0>
 8011bc8:	00b6      	lsls	r6, r6, #2
 8011bca:	464a      	mov	r2, r9
 8011bcc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8011bce:	6960      	ldr	r0, [r4, #20]
 8011bd0:	4631      	mov	r1, r6
 8011bd2:	4798      	blx	r3
 8011bd4:	4681      	mov	r9, r0
 8011bd6:	6160      	str	r0, [r4, #20]
 8011bd8:	2800      	cmp	r0, #0
 8011bda:	f000 8084 	beq.w	8011ce6 <rcl_wait_set_resize+0x322>
 8011bde:	4632      	mov	r2, r6
 8011be0:	4641      	mov	r1, r8
 8011be2:	f008 fe3f 	bl	801a864 <memset>
 8011be6:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011be8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011bec:	e753      	b.n	8011a96 <rcl_wait_set_resize+0xd2>
 8011bee:	009c      	lsls	r4, r3, #2
 8011bf0:	464a      	mov	r2, r9
 8011bf2:	69a8      	ldr	r0, [r5, #24]
 8011bf4:	4621      	mov	r1, r4
 8011bf6:	47c0      	blx	r8
 8011bf8:	61a8      	str	r0, [r5, #24]
 8011bfa:	bb40      	cbnz	r0, 8011c4e <rcl_wait_set_resize+0x28a>
 8011bfc:	200a      	movs	r0, #10
 8011bfe:	b003      	add	sp, #12
 8011c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c04:	00bc      	lsls	r4, r7, #2
 8011c06:	464a      	mov	r2, r9
 8011c08:	6928      	ldr	r0, [r5, #16]
 8011c0a:	4621      	mov	r1, r4
 8011c0c:	47c0      	blx	r8
 8011c0e:	6128      	str	r0, [r5, #16]
 8011c10:	2800      	cmp	r0, #0
 8011c12:	d0f3      	beq.n	8011bfc <rcl_wait_set_resize+0x238>
 8011c14:	4622      	mov	r2, r4
 8011c16:	4631      	mov	r1, r6
 8011c18:	f008 fe24 	bl	801a864 <memset>
 8011c1c:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011c1e:	616f      	str	r7, [r5, #20]
 8011c20:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8011c24:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 8011c28:	e747      	b.n	8011aba <rcl_wait_set_resize+0xf6>
 8011c2a:	6a28      	ldr	r0, [r5, #32]
 8011c2c:	b120      	cbz	r0, 8011c38 <rcl_wait_set_resize+0x274>
 8011c2e:	4639      	mov	r1, r7
 8011c30:	47c0      	blx	r8
 8011c32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c34:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011c36:	622b      	str	r3, [r5, #32]
 8011c38:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011c3a:	2800      	cmp	r0, #0
 8011c3c:	f43f af7e 	beq.w	8011b3c <rcl_wait_set_resize+0x178>
 8011c40:	4639      	mov	r1, r7
 8011c42:	47c0      	blx	r8
 8011c44:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011c46:	2300      	movs	r3, #0
 8011c48:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 8011c4c:	e776      	b.n	8011b3c <rcl_wait_set_resize+0x178>
 8011c4e:	4622      	mov	r2, r4
 8011c50:	4631      	mov	r1, r6
 8011c52:	f008 fe07 	bl	801a864 <memset>
 8011c56:	6b2f      	ldr	r7, [r5, #48]	; 0x30
 8011c58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c5a:	464a      	mov	r2, r9
 8011c5c:	6a38      	ldr	r0, [r7, #32]
 8011c5e:	4621      	mov	r1, r4
 8011c60:	61eb      	str	r3, [r5, #28]
 8011c62:	61fe      	str	r6, [r7, #28]
 8011c64:	47c0      	blx	r8
 8011c66:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011c68:	6238      	str	r0, [r7, #32]
 8011c6a:	6a1f      	ldr	r7, [r3, #32]
 8011c6c:	2f00      	cmp	r7, #0
 8011c6e:	d04a      	beq.n	8011d06 <rcl_wait_set_resize+0x342>
 8011c70:	4622      	mov	r2, r4
 8011c72:	4631      	mov	r1, r6
 8011c74:	4638      	mov	r0, r7
 8011c76:	f008 fdf5 	bl	801a864 <memset>
 8011c7a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8011c7c:	e733      	b.n	8011ae6 <rcl_wait_set_resize+0x122>
 8011c7e:	009c      	lsls	r4, r3, #2
 8011c80:	463a      	mov	r2, r7
 8011c82:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8011c84:	4621      	mov	r1, r4
 8011c86:	47c8      	blx	r9
 8011c88:	62a8      	str	r0, [r5, #40]	; 0x28
 8011c8a:	2800      	cmp	r0, #0
 8011c8c:	d0b6      	beq.n	8011bfc <rcl_wait_set_resize+0x238>
 8011c8e:	4622      	mov	r2, r4
 8011c90:	4631      	mov	r1, r6
 8011c92:	f008 fde7 	bl	801a864 <memset>
 8011c96:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8011c9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c9c:	463a      	mov	r2, r7
 8011c9e:	4621      	mov	r1, r4
 8011ca0:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 8011ca4:	62eb      	str	r3, [r5, #44]	; 0x2c
 8011ca6:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
 8011caa:	47c8      	blx	r9
 8011cac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011cae:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 8011cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d034      	beq.n	8011d22 <rcl_wait_set_resize+0x35e>
 8011cb8:	4622      	mov	r2, r4
 8011cba:	4631      	mov	r1, r6
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f008 fdd1 	bl	801a864 <memset>
 8011cc2:	4630      	mov	r0, r6
 8011cc4:	b003      	add	sp, #12
 8011cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cca:	200b      	movs	r0, #11
 8011ccc:	4770      	bx	lr
 8011cce:	f44f 7061 	mov.w	r0, #900	; 0x384
 8011cd2:	e794      	b.n	8011bfe <rcl_wait_set_resize+0x23a>
 8011cd4:	6828      	ldr	r0, [r5, #0]
 8011cd6:	4651      	mov	r1, sl
 8011cd8:	9301      	str	r3, [sp, #4]
 8011cda:	47d8      	blx	fp
 8011cdc:	9b01      	ldr	r3, [sp, #4]
 8011cde:	200a      	movs	r0, #10
 8011ce0:	e9c5 3300 	strd	r3, r3, [r5]
 8011ce4:	e78b      	b.n	8011bfe <rcl_wait_set_resize+0x23a>
 8011ce6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011ce8:	68a8      	ldr	r0, [r5, #8]
 8011cea:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8011cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011cee:	4798      	blx	r3
 8011cf0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011cf2:	6928      	ldr	r0, [r5, #16]
 8011cf4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011cf6:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8011cf8:	e9c5 9902 	strd	r9, r9, [r5, #8]
 8011cfc:	4790      	blx	r2
 8011cfe:	200a      	movs	r0, #10
 8011d00:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8011d04:	e77b      	b.n	8011bfe <rcl_wait_set_resize+0x23a>
 8011d06:	69a8      	ldr	r0, [r5, #24]
 8011d08:	4649      	mov	r1, r9
 8011d0a:	47d0      	blx	sl
 8011d0c:	200a      	movs	r0, #10
 8011d0e:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8011d12:	e774      	b.n	8011bfe <rcl_wait_set_resize+0x23a>
 8011d14:	6a28      	ldr	r0, [r5, #32]
 8011d16:	4639      	mov	r1, r7
 8011d18:	47c0      	blx	r8
 8011d1a:	200a      	movs	r0, #10
 8011d1c:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8011d20:	e76d      	b.n	8011bfe <rcl_wait_set_resize+0x23a>
 8011d22:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8011d24:	4639      	mov	r1, r7
 8011d26:	9301      	str	r3, [sp, #4]
 8011d28:	47c0      	blx	r8
 8011d2a:	9b01      	ldr	r3, [sp, #4]
 8011d2c:	200a      	movs	r0, #10
 8011d2e:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 8011d32:	e764      	b.n	8011bfe <rcl_wait_set_resize+0x23a>

08011d34 <rcl_wait_set_init>:
 8011d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d38:	b085      	sub	sp, #20
 8011d3a:	4605      	mov	r5, r0
 8011d3c:	460e      	mov	r6, r1
 8011d3e:	4617      	mov	r7, r2
 8011d40:	a812      	add	r0, sp, #72	; 0x48
 8011d42:	4698      	mov	r8, r3
 8011d44:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 8011d48:	f7fb f912 	bl	800cf70 <rcutils_allocator_is_valid>
 8011d4c:	2d00      	cmp	r5, #0
 8011d4e:	d072      	beq.n	8011e36 <rcl_wait_set_init+0x102>
 8011d50:	f080 0001 	eor.w	r0, r0, #1
 8011d54:	b2c0      	uxtb	r0, r0
 8011d56:	2800      	cmp	r0, #0
 8011d58:	d16d      	bne.n	8011e36 <rcl_wait_set_init+0x102>
 8011d5a:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8011d5e:	f1ba 0f00 	cmp.w	sl, #0
 8011d62:	d004      	beq.n	8011d6e <rcl_wait_set_init+0x3a>
 8011d64:	2464      	movs	r4, #100	; 0x64
 8011d66:	4620      	mov	r0, r4
 8011d68:	b005      	add	sp, #20
 8011d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d6e:	f1b9 0f00 	cmp.w	r9, #0
 8011d72:	d060      	beq.n	8011e36 <rcl_wait_set_init+0x102>
 8011d74:	4648      	mov	r0, r9
 8011d76:	f7fe fa07 	bl	8010188 <rcl_context_is_valid>
 8011d7a:	2800      	cmp	r0, #0
 8011d7c:	d068      	beq.n	8011e50 <rcl_wait_set_init+0x11c>
 8011d7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011d80:	205c      	movs	r0, #92	; 0x5c
 8011d82:	9916      	ldr	r1, [sp, #88]	; 0x58
 8011d84:	4798      	blx	r3
 8011d86:	6328      	str	r0, [r5, #48]	; 0x30
 8011d88:	2800      	cmp	r0, #0
 8011d8a:	d063      	beq.n	8011e54 <rcl_wait_set_init+0x120>
 8011d8c:	225c      	movs	r2, #92	; 0x5c
 8011d8e:	4651      	mov	r1, sl
 8011d90:	f008 fd68 	bl	801a864 <memset>
 8011d94:	ac12      	add	r4, sp, #72	; 0x48
 8011d96:	f8d5 b030 	ldr.w	fp, [r5, #48]	; 0x30
 8011d9a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8011d9e:	f10b 0c48 	add.w	ip, fp, #72	; 0x48
 8011da2:	f8cb 9044 	str.w	r9, [fp, #68]	; 0x44
 8011da6:	eb03 0e02 	add.w	lr, r3, r2
 8011daa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011dac:	f8d9 9000 	ldr.w	r9, [r9]
 8011db0:	449e      	add	lr, r3
 8011db2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011db4:	e9cb aa01 	strd	sl, sl, [fp, #4]
 8011db8:	e9cb aa04 	strd	sl, sl, [fp, #16]
 8011dbc:	e9cb aa07 	strd	sl, sl, [fp, #28]
 8011dc0:	e9cb aa0a 	strd	sl, sl, [fp, #40]	; 0x28
 8011dc4:	e9cb aa0d 	strd	sl, sl, [fp, #52]	; 0x34
 8011dc8:	44be      	add	lr, r7
 8011dca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011dce:	6823      	ldr	r3, [r4, #0]
 8011dd0:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 8011dd4:	f109 0028 	add.w	r0, r9, #40	; 0x28
 8011dd8:	f8cc 3000 	str.w	r3, [ip]
 8011ddc:	f002 fd9c 	bl	8014918 <rmw_create_wait_set>
 8011de0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011de2:	f8cb 003c 	str.w	r0, [fp, #60]	; 0x3c
 8011de6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8011de8:	b350      	cbz	r0, 8011e40 <rcl_wait_set_init+0x10c>
 8011dea:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8011dec:	4643      	mov	r3, r8
 8011dee:	463a      	mov	r2, r7
 8011df0:	4631      	mov	r1, r6
 8011df2:	9402      	str	r4, [sp, #8]
 8011df4:	4628      	mov	r0, r5
 8011df6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8011df8:	9401      	str	r4, [sp, #4]
 8011dfa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8011dfc:	9400      	str	r4, [sp, #0]
 8011dfe:	f7ff fde1 	bl	80119c4 <rcl_wait_set_resize>
 8011e02:	4604      	mov	r4, r0
 8011e04:	2800      	cmp	r0, #0
 8011e06:	d0ae      	beq.n	8011d66 <rcl_wait_set_init+0x32>
 8011e08:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8011e0a:	bb2b      	cbnz	r3, 8011e58 <rcl_wait_set_init+0x124>
 8011e0c:	2600      	movs	r6, #0
 8011e0e:	4628      	mov	r0, r5
 8011e10:	4633      	mov	r3, r6
 8011e12:	4632      	mov	r2, r6
 8011e14:	4631      	mov	r1, r6
 8011e16:	9600      	str	r6, [sp, #0]
 8011e18:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8011e1c:	f7ff fdd2 	bl	80119c4 <rcl_wait_set_resize>
 8011e20:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8011e22:	2800      	cmp	r0, #0
 8011e24:	d09f      	beq.n	8011d66 <rcl_wait_set_init+0x32>
 8011e26:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8011e28:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8011e2a:	4798      	blx	r3
 8011e2c:	4620      	mov	r0, r4
 8011e2e:	632e      	str	r6, [r5, #48]	; 0x30
 8011e30:	b005      	add	sp, #20
 8011e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e36:	240b      	movs	r4, #11
 8011e38:	4620      	mov	r0, r4
 8011e3a:	b005      	add	sp, #20
 8011e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e40:	2401      	movs	r4, #1
 8011e42:	f002 fd73 	bl	801492c <rmw_destroy_wait_set>
 8011e46:	2800      	cmp	r0, #0
 8011e48:	bf18      	it	ne
 8011e4a:	f44f 7461 	movne.w	r4, #900	; 0x384
 8011e4e:	e7dd      	b.n	8011e0c <rcl_wait_set_init+0xd8>
 8011e50:	2465      	movs	r4, #101	; 0x65
 8011e52:	e788      	b.n	8011d66 <rcl_wait_set_init+0x32>
 8011e54:	240a      	movs	r4, #10
 8011e56:	e786      	b.n	8011d66 <rcl_wait_set_init+0x32>
 8011e58:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8011e5a:	e7f2      	b.n	8011e42 <rcl_wait_set_init+0x10e>

08011e5c <rcl_wait_set_add_guard_condition>:
 8011e5c:	b318      	cbz	r0, 8011ea6 <rcl_wait_set_add_guard_condition+0x4a>
 8011e5e:	b538      	push	{r3, r4, r5, lr}
 8011e60:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8011e62:	4604      	mov	r4, r0
 8011e64:	b30b      	cbz	r3, 8011eaa <rcl_wait_set_add_guard_condition+0x4e>
 8011e66:	b319      	cbz	r1, 8011eb0 <rcl_wait_set_add_guard_condition+0x54>
 8011e68:	68dd      	ldr	r5, [r3, #12]
 8011e6a:	68c0      	ldr	r0, [r0, #12]
 8011e6c:	4285      	cmp	r5, r0
 8011e6e:	d217      	bcs.n	8011ea0 <rcl_wait_set_add_guard_condition+0x44>
 8011e70:	1c68      	adds	r0, r5, #1
 8011e72:	60d8      	str	r0, [r3, #12]
 8011e74:	68a3      	ldr	r3, [r4, #8]
 8011e76:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8011e7a:	b102      	cbz	r2, 8011e7e <rcl_wait_set_add_guard_condition+0x22>
 8011e7c:	6015      	str	r5, [r2, #0]
 8011e7e:	4608      	mov	r0, r1
 8011e80:	f006 fe56 	bl	8018b30 <rcl_guard_condition_get_rmw_handle>
 8011e84:	b150      	cbz	r0, 8011e9c <rcl_wait_set_add_guard_condition+0x40>
 8011e86:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011e88:	6842      	ldr	r2, [r0, #4]
 8011e8a:	2000      	movs	r0, #0
 8011e8c:	695b      	ldr	r3, [r3, #20]
 8011e8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011e92:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011e94:	6913      	ldr	r3, [r2, #16]
 8011e96:	3301      	adds	r3, #1
 8011e98:	6113      	str	r3, [r2, #16]
 8011e9a:	bd38      	pop	{r3, r4, r5, pc}
 8011e9c:	2001      	movs	r0, #1
 8011e9e:	bd38      	pop	{r3, r4, r5, pc}
 8011ea0:	f240 3086 	movw	r0, #902	; 0x386
 8011ea4:	bd38      	pop	{r3, r4, r5, pc}
 8011ea6:	200b      	movs	r0, #11
 8011ea8:	4770      	bx	lr
 8011eaa:	f44f 7061 	mov.w	r0, #900	; 0x384
 8011eae:	bd38      	pop	{r3, r4, r5, pc}
 8011eb0:	200b      	movs	r0, #11
 8011eb2:	bd38      	pop	{r3, r4, r5, pc}

08011eb4 <rcl_wait_set_add_timer>:
 8011eb4:	b328      	cbz	r0, 8011f02 <rcl_wait_set_add_timer+0x4e>
 8011eb6:	b538      	push	{r3, r4, r5, lr}
 8011eb8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8011eba:	4604      	mov	r4, r0
 8011ebc:	b31b      	cbz	r3, 8011f06 <rcl_wait_set_add_timer+0x52>
 8011ebe:	b329      	cbz	r1, 8011f0c <rcl_wait_set_add_timer+0x58>
 8011ec0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8011ec2:	6965      	ldr	r5, [r4, #20]
 8011ec4:	42a8      	cmp	r0, r5
 8011ec6:	d219      	bcs.n	8011efc <rcl_wait_set_add_timer+0x48>
 8011ec8:	1c45      	adds	r5, r0, #1
 8011eca:	641d      	str	r5, [r3, #64]	; 0x40
 8011ecc:	6923      	ldr	r3, [r4, #16]
 8011ece:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 8011ed2:	b102      	cbz	r2, 8011ed6 <rcl_wait_set_add_timer+0x22>
 8011ed4:	6010      	str	r0, [r2, #0]
 8011ed6:	4608      	mov	r0, r1
 8011ed8:	f7ff fb9a 	bl	8011610 <rcl_timer_get_guard_condition>
 8011edc:	b168      	cbz	r0, 8011efa <rcl_wait_set_add_timer+0x46>
 8011ede:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011ee0:	68e3      	ldr	r3, [r4, #12]
 8011ee2:	6c15      	ldr	r5, [r2, #64]	; 0x40
 8011ee4:	3b01      	subs	r3, #1
 8011ee6:	441d      	add	r5, r3
 8011ee8:	f006 fe22 	bl	8018b30 <rcl_guard_condition_get_rmw_handle>
 8011eec:	b180      	cbz	r0, 8011f10 <rcl_wait_set_add_timer+0x5c>
 8011eee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011ef0:	6842      	ldr	r2, [r0, #4]
 8011ef2:	2000      	movs	r0, #0
 8011ef4:	695b      	ldr	r3, [r3, #20]
 8011ef6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011efa:	bd38      	pop	{r3, r4, r5, pc}
 8011efc:	f240 3086 	movw	r0, #902	; 0x386
 8011f00:	bd38      	pop	{r3, r4, r5, pc}
 8011f02:	200b      	movs	r0, #11
 8011f04:	4770      	bx	lr
 8011f06:	f44f 7061 	mov.w	r0, #900	; 0x384
 8011f0a:	bd38      	pop	{r3, r4, r5, pc}
 8011f0c:	200b      	movs	r0, #11
 8011f0e:	bd38      	pop	{r3, r4, r5, pc}
 8011f10:	2001      	movs	r0, #1
 8011f12:	bd38      	pop	{r3, r4, r5, pc}

08011f14 <rcl_wait_set_add_client>:
 8011f14:	b318      	cbz	r0, 8011f5e <rcl_wait_set_add_client+0x4a>
 8011f16:	b538      	push	{r3, r4, r5, lr}
 8011f18:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8011f1a:	4604      	mov	r4, r0
 8011f1c:	b30b      	cbz	r3, 8011f62 <rcl_wait_set_add_client+0x4e>
 8011f1e:	b319      	cbz	r1, 8011f68 <rcl_wait_set_add_client+0x54>
 8011f20:	699d      	ldr	r5, [r3, #24]
 8011f22:	69c0      	ldr	r0, [r0, #28]
 8011f24:	4285      	cmp	r5, r0
 8011f26:	d217      	bcs.n	8011f58 <rcl_wait_set_add_client+0x44>
 8011f28:	1c68      	adds	r0, r5, #1
 8011f2a:	6198      	str	r0, [r3, #24]
 8011f2c:	69a3      	ldr	r3, [r4, #24]
 8011f2e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8011f32:	b102      	cbz	r2, 8011f36 <rcl_wait_set_add_client+0x22>
 8011f34:	6015      	str	r5, [r2, #0]
 8011f36:	4608      	mov	r0, r1
 8011f38:	f7fe f83e 	bl	800ffb8 <rcl_client_get_rmw_handle>
 8011f3c:	b150      	cbz	r0, 8011f54 <rcl_wait_set_add_client+0x40>
 8011f3e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011f40:	6842      	ldr	r2, [r0, #4]
 8011f42:	2000      	movs	r0, #0
 8011f44:	6a1b      	ldr	r3, [r3, #32]
 8011f46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011f4a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011f4c:	69d3      	ldr	r3, [r2, #28]
 8011f4e:	3301      	adds	r3, #1
 8011f50:	61d3      	str	r3, [r2, #28]
 8011f52:	bd38      	pop	{r3, r4, r5, pc}
 8011f54:	2001      	movs	r0, #1
 8011f56:	bd38      	pop	{r3, r4, r5, pc}
 8011f58:	f240 3086 	movw	r0, #902	; 0x386
 8011f5c:	bd38      	pop	{r3, r4, r5, pc}
 8011f5e:	200b      	movs	r0, #11
 8011f60:	4770      	bx	lr
 8011f62:	f44f 7061 	mov.w	r0, #900	; 0x384
 8011f66:	bd38      	pop	{r3, r4, r5, pc}
 8011f68:	200b      	movs	r0, #11
 8011f6a:	bd38      	pop	{r3, r4, r5, pc}

08011f6c <rcl_wait_set_add_service>:
 8011f6c:	b318      	cbz	r0, 8011fb6 <rcl_wait_set_add_service+0x4a>
 8011f6e:	b538      	push	{r3, r4, r5, lr}
 8011f70:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8011f72:	4604      	mov	r4, r0
 8011f74:	b30b      	cbz	r3, 8011fba <rcl_wait_set_add_service+0x4e>
 8011f76:	b319      	cbz	r1, 8011fc0 <rcl_wait_set_add_service+0x54>
 8011f78:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8011f7a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8011f7c:	4285      	cmp	r5, r0
 8011f7e:	d217      	bcs.n	8011fb0 <rcl_wait_set_add_service+0x44>
 8011f80:	1c68      	adds	r0, r5, #1
 8011f82:	6258      	str	r0, [r3, #36]	; 0x24
 8011f84:	6a23      	ldr	r3, [r4, #32]
 8011f86:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 8011f8a:	b102      	cbz	r2, 8011f8e <rcl_wait_set_add_service+0x22>
 8011f8c:	6015      	str	r5, [r2, #0]
 8011f8e:	4608      	mov	r0, r1
 8011f90:	f7fe fff4 	bl	8010f7c <rcl_service_get_rmw_handle>
 8011f94:	b150      	cbz	r0, 8011fac <rcl_wait_set_add_service+0x40>
 8011f96:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011f98:	6842      	ldr	r2, [r0, #4]
 8011f9a:	2000      	movs	r0, #0
 8011f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011fa2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011fa4:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8011fa6:	3301      	adds	r3, #1
 8011fa8:	6293      	str	r3, [r2, #40]	; 0x28
 8011faa:	bd38      	pop	{r3, r4, r5, pc}
 8011fac:	2001      	movs	r0, #1
 8011fae:	bd38      	pop	{r3, r4, r5, pc}
 8011fb0:	f240 3086 	movw	r0, #902	; 0x386
 8011fb4:	bd38      	pop	{r3, r4, r5, pc}
 8011fb6:	200b      	movs	r0, #11
 8011fb8:	4770      	bx	lr
 8011fba:	f44f 7061 	mov.w	r0, #900	; 0x384
 8011fbe:	bd38      	pop	{r3, r4, r5, pc}
 8011fc0:	200b      	movs	r0, #11
 8011fc2:	bd38      	pop	{r3, r4, r5, pc}
 8011fc4:	0000      	movs	r0, r0
	...

08011fc8 <rcl_wait>:
 8011fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fcc:	ed2d 8b02 	vpush	{d8}
 8011fd0:	b08d      	sub	sp, #52	; 0x34
 8011fd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011fd6:	2800      	cmp	r0, #0
 8011fd8:	f000 814f 	beq.w	801227a <rcl_wait+0x2b2>
 8011fdc:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8011fde:	4605      	mov	r5, r0
 8011fe0:	2e00      	cmp	r6, #0
 8011fe2:	f000 811a 	beq.w	801221a <rcl_wait+0x252>
 8011fe6:	6843      	ldr	r3, [r0, #4]
 8011fe8:	b983      	cbnz	r3, 801200c <rcl_wait+0x44>
 8011fea:	68eb      	ldr	r3, [r5, #12]
 8011fec:	b973      	cbnz	r3, 801200c <rcl_wait+0x44>
 8011fee:	696b      	ldr	r3, [r5, #20]
 8011ff0:	b963      	cbnz	r3, 801200c <rcl_wait+0x44>
 8011ff2:	69eb      	ldr	r3, [r5, #28]
 8011ff4:	b953      	cbnz	r3, 801200c <rcl_wait+0x44>
 8011ff6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011ff8:	b943      	cbnz	r3, 801200c <rcl_wait+0x44>
 8011ffa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8011ffc:	b933      	cbnz	r3, 801200c <rcl_wait+0x44>
 8011ffe:	f240 3085 	movw	r0, #901	; 0x385
 8012002:	b00d      	add	sp, #52	; 0x34
 8012004:	ecbd 8b02 	vpop	{d8}
 8012008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801200c:	9b04      	ldr	r3, [sp, #16]
 801200e:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8012010:	2b01      	cmp	r3, #1
 8012012:	9b05      	ldr	r3, [sp, #20]
 8012014:	f173 0300 	sbcs.w	r3, r3, #0
 8012018:	f2c0 80f8 	blt.w	801220c <rcl_wait+0x244>
 801201c:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8012020:	2a00      	cmp	r2, #0
 8012022:	f000 810f 	beq.w	8012244 <rcl_wait+0x27c>
 8012026:	2400      	movs	r4, #0
 8012028:	4613      	mov	r3, r2
 801202a:	f240 3921 	movw	r9, #801	; 0x321
 801202e:	4632      	mov	r2, r6
 8012030:	46a2      	mov	sl, r4
 8012032:	46a3      	mov	fp, r4
 8012034:	ed9f 8b98 	vldr	d8, [pc, #608]	; 8012298 <rcl_wait+0x2d0>
 8012038:	e014      	b.n	8012064 <rcl_wait+0x9c>
 801203a:	2800      	cmp	r0, #0
 801203c:	d1e1      	bne.n	8012002 <rcl_wait+0x3a>
 801203e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012042:	4542      	cmp	r2, r8
 8012044:	eb73 0107 	sbcs.w	r1, r3, r7
 8012048:	da03      	bge.n	8012052 <rcl_wait+0x8a>
 801204a:	4690      	mov	r8, r2
 801204c:	461f      	mov	r7, r3
 801204e:	f04f 0b01 	mov.w	fp, #1
 8012052:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8012054:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8012056:	3401      	adds	r4, #1
 8012058:	f14a 0a00 	adc.w	sl, sl, #0
 801205c:	429c      	cmp	r4, r3
 801205e:	f17a 0100 	sbcs.w	r1, sl, #0
 8012062:	d228      	bcs.n	80120b6 <rcl_wait+0xee>
 8012064:	6928      	ldr	r0, [r5, #16]
 8012066:	a908      	add	r1, sp, #32
 8012068:	00a6      	lsls	r6, r4, #2
 801206a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801206e:	2800      	cmp	r0, #0
 8012070:	d0f1      	beq.n	8012056 <rcl_wait+0x8e>
 8012072:	68eb      	ldr	r3, [r5, #12]
 8012074:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8012078:	4423      	add	r3, r4
 801207a:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 801207e:	f1be 0f00 	cmp.w	lr, #0
 8012082:	d006      	beq.n	8012092 <rcl_wait+0xca>
 8012084:	6913      	ldr	r3, [r2, #16]
 8012086:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801208a:	3301      	adds	r3, #1
 801208c:	6113      	str	r3, [r2, #16]
 801208e:	692b      	ldr	r3, [r5, #16]
 8012090:	5998      	ldr	r0, [r3, r6]
 8012092:	ed8d 8b08 	vstr	d8, [sp, #32]
 8012096:	f7ff fa89 	bl	80115ac <rcl_timer_get_time_until_next_call>
 801209a:	4548      	cmp	r0, r9
 801209c:	d1cd      	bne.n	801203a <rcl_wait+0x72>
 801209e:	692b      	ldr	r3, [r5, #16]
 80120a0:	2200      	movs	r2, #0
 80120a2:	3401      	adds	r4, #1
 80120a4:	519a      	str	r2, [r3, r6]
 80120a6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80120a8:	f14a 0a00 	adc.w	sl, sl, #0
 80120ac:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80120ae:	429c      	cmp	r4, r3
 80120b0:	f17a 0100 	sbcs.w	r1, sl, #0
 80120b4:	d3d6      	bcc.n	8012064 <rcl_wait+0x9c>
 80120b6:	4659      	mov	r1, fp
 80120b8:	4616      	mov	r6, r2
 80120ba:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80120be:	4313      	orrs	r3, r2
 80120c0:	f040 80b4 	bne.w	801222c <rcl_wait+0x264>
 80120c4:	2300      	movs	r3, #0
 80120c6:	2200      	movs	r2, #0
 80120c8:	460c      	mov	r4, r1
 80120ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80120ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80120d2:	ab08      	add	r3, sp, #32
 80120d4:	9302      	str	r3, [sp, #8]
 80120d6:	f106 0334 	add.w	r3, r6, #52	; 0x34
 80120da:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 80120dc:	f106 0110 	add.w	r1, r6, #16
 80120e0:	9300      	str	r3, [sp, #0]
 80120e2:	1d30      	adds	r0, r6, #4
 80120e4:	f106 031c 	add.w	r3, r6, #28
 80120e8:	9201      	str	r2, [sp, #4]
 80120ea:	f106 0228 	add.w	r2, r6, #40	; 0x28
 80120ee:	f002 faaf 	bl	8014650 <rmw_wait>
 80120f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80120f4:	4680      	mov	r8, r0
 80120f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80120f8:	b1e2      	cbz	r2, 8012134 <rcl_wait+0x16c>
 80120fa:	f04f 0900 	mov.w	r9, #0
 80120fe:	464f      	mov	r7, r9
 8012100:	692a      	ldr	r2, [r5, #16]
 8012102:	f10d 011f 	add.w	r1, sp, #31
 8012106:	ea4f 0689 	mov.w	r6, r9, lsl #2
 801210a:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 801210e:	b160      	cbz	r0, 801212a <rcl_wait+0x162>
 8012110:	f88d 701f 	strb.w	r7, [sp, #31]
 8012114:	f7ff fa0e 	bl	8011534 <rcl_timer_is_ready>
 8012118:	2800      	cmp	r0, #0
 801211a:	f47f af72 	bne.w	8012002 <rcl_wait+0x3a>
 801211e:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8012122:	b90b      	cbnz	r3, 8012128 <rcl_wait+0x160>
 8012124:	692a      	ldr	r2, [r5, #16]
 8012126:	5193      	str	r3, [r2, r6]
 8012128:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801212a:	f109 0901 	add.w	r9, r9, #1
 801212e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8012130:	454a      	cmp	r2, r9
 8012132:	d8e5      	bhi.n	8012100 <rcl_wait+0x138>
 8012134:	f038 0002 	bics.w	r0, r8, #2
 8012138:	d176      	bne.n	8012228 <rcl_wait+0x260>
 801213a:	686f      	ldr	r7, [r5, #4]
 801213c:	b17f      	cbz	r7, 801215e <rcl_wait+0x196>
 801213e:	4602      	mov	r2, r0
 8012140:	e002      	b.n	8012148 <rcl_wait+0x180>
 8012142:	3201      	adds	r2, #1
 8012144:	42ba      	cmp	r2, r7
 8012146:	d00a      	beq.n	801215e <rcl_wait+0x196>
 8012148:	6899      	ldr	r1, [r3, #8]
 801214a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801214e:	2900      	cmp	r1, #0
 8012150:	d1f7      	bne.n	8012142 <rcl_wait+0x17a>
 8012152:	682e      	ldr	r6, [r5, #0]
 8012154:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8012158:	3201      	adds	r2, #1
 801215a:	42ba      	cmp	r2, r7
 801215c:	d1f4      	bne.n	8012148 <rcl_wait+0x180>
 801215e:	68ef      	ldr	r7, [r5, #12]
 8012160:	b17f      	cbz	r7, 8012182 <rcl_wait+0x1ba>
 8012162:	2200      	movs	r2, #0
 8012164:	e002      	b.n	801216c <rcl_wait+0x1a4>
 8012166:	3201      	adds	r2, #1
 8012168:	42ba      	cmp	r2, r7
 801216a:	d00a      	beq.n	8012182 <rcl_wait+0x1ba>
 801216c:	6959      	ldr	r1, [r3, #20]
 801216e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8012172:	2900      	cmp	r1, #0
 8012174:	d1f7      	bne.n	8012166 <rcl_wait+0x19e>
 8012176:	68ae      	ldr	r6, [r5, #8]
 8012178:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801217c:	3201      	adds	r2, #1
 801217e:	42ba      	cmp	r2, r7
 8012180:	d1f4      	bne.n	801216c <rcl_wait+0x1a4>
 8012182:	69ef      	ldr	r7, [r5, #28]
 8012184:	b17f      	cbz	r7, 80121a6 <rcl_wait+0x1de>
 8012186:	2200      	movs	r2, #0
 8012188:	e002      	b.n	8012190 <rcl_wait+0x1c8>
 801218a:	3201      	adds	r2, #1
 801218c:	42ba      	cmp	r2, r7
 801218e:	d00a      	beq.n	80121a6 <rcl_wait+0x1de>
 8012190:	6a19      	ldr	r1, [r3, #32]
 8012192:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8012196:	2900      	cmp	r1, #0
 8012198:	d1f7      	bne.n	801218a <rcl_wait+0x1c2>
 801219a:	69ae      	ldr	r6, [r5, #24]
 801219c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 80121a0:	3201      	adds	r2, #1
 80121a2:	42ba      	cmp	r2, r7
 80121a4:	d1f4      	bne.n	8012190 <rcl_wait+0x1c8>
 80121a6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 80121a8:	b17f      	cbz	r7, 80121ca <rcl_wait+0x202>
 80121aa:	2200      	movs	r2, #0
 80121ac:	e002      	b.n	80121b4 <rcl_wait+0x1ec>
 80121ae:	3201      	adds	r2, #1
 80121b0:	42ba      	cmp	r2, r7
 80121b2:	d00a      	beq.n	80121ca <rcl_wait+0x202>
 80121b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80121b6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80121ba:	2900      	cmp	r1, #0
 80121bc:	d1f7      	bne.n	80121ae <rcl_wait+0x1e6>
 80121be:	6a2e      	ldr	r6, [r5, #32]
 80121c0:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 80121c4:	3201      	adds	r2, #1
 80121c6:	42ba      	cmp	r2, r7
 80121c8:	d1f4      	bne.n	80121b4 <rcl_wait+0x1ec>
 80121ca:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 80121cc:	b17f      	cbz	r7, 80121ee <rcl_wait+0x226>
 80121ce:	2200      	movs	r2, #0
 80121d0:	e002      	b.n	80121d8 <rcl_wait+0x210>
 80121d2:	3201      	adds	r2, #1
 80121d4:	42ba      	cmp	r2, r7
 80121d6:	d00a      	beq.n	80121ee <rcl_wait+0x226>
 80121d8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80121da:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80121de:	2900      	cmp	r1, #0
 80121e0:	d1f7      	bne.n	80121d2 <rcl_wait+0x20a>
 80121e2:	6aae      	ldr	r6, [r5, #40]	; 0x28
 80121e4:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 80121e8:	3201      	adds	r2, #1
 80121ea:	42ba      	cmp	r2, r7
 80121ec:	d1f4      	bne.n	80121d8 <rcl_wait+0x210>
 80121ee:	f1b8 0f02 	cmp.w	r8, #2
 80121f2:	f47f af06 	bne.w	8012002 <rcl_wait+0x3a>
 80121f6:	f084 0301 	eor.w	r3, r4, #1
 80121fa:	b2db      	uxtb	r3, r3
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	bf18      	it	ne
 8012200:	2002      	movne	r0, #2
 8012202:	b00d      	add	sp, #52	; 0x34
 8012204:	ecbd 8b02 	vpop	{d8}
 8012208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801220c:	2a00      	cmp	r2, #0
 801220e:	d03a      	beq.n	8012286 <rcl_wait+0x2be>
 8012210:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8012214:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8012218:	e705      	b.n	8012026 <rcl_wait+0x5e>
 801221a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801221e:	b00d      	add	sp, #52	; 0x34
 8012220:	ecbd 8b02 	vpop	{d8}
 8012224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012228:	2001      	movs	r0, #1
 801222a:	e6ea      	b.n	8012002 <rcl_wait+0x3a>
 801222c:	9b04      	ldr	r3, [sp, #16]
 801222e:	460c      	mov	r4, r1
 8012230:	2b01      	cmp	r3, #1
 8012232:	9b05      	ldr	r3, [sp, #20]
 8012234:	f173 0300 	sbcs.w	r3, r3, #0
 8012238:	bfa8      	it	ge
 801223a:	f044 0401 	orrge.w	r4, r4, #1
 801223e:	b914      	cbnz	r4, 8012246 <rcl_wait+0x27e>
 8012240:	4623      	mov	r3, r4
 8012242:	e747      	b.n	80120d4 <rcl_wait+0x10c>
 8012244:	4611      	mov	r1, r2
 8012246:	2f00      	cmp	r7, #0
 8012248:	da02      	bge.n	8012250 <rcl_wait+0x288>
 801224a:	f04f 0800 	mov.w	r8, #0
 801224e:	4647      	mov	r7, r8
 8012250:	460c      	mov	r4, r1
 8012252:	4640      	mov	r0, r8
 8012254:	4639      	mov	r1, r7
 8012256:	a312      	add	r3, pc, #72	; (adr r3, 80122a0 <rcl_wait+0x2d8>)
 8012258:	e9d3 2300 	ldrd	r2, r3, [r3]
 801225c:	f7ee f858 	bl	8000310 <__aeabi_ldivmod>
 8012260:	a30f      	add	r3, pc, #60	; (adr r3, 80122a0 <rcl_wait+0x2d8>)
 8012262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012266:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801226a:	4640      	mov	r0, r8
 801226c:	4639      	mov	r1, r7
 801226e:	f7ee f84f 	bl	8000310 <__aeabi_ldivmod>
 8012272:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8012276:	ab08      	add	r3, sp, #32
 8012278:	e72c      	b.n	80120d4 <rcl_wait+0x10c>
 801227a:	200b      	movs	r0, #11
 801227c:	b00d      	add	sp, #52	; 0x34
 801227e:	ecbd 8b02 	vpop	{d8}
 8012282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012286:	4611      	mov	r1, r2
 8012288:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801228c:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8012290:	e713      	b.n	80120ba <rcl_wait+0xf2>
 8012292:	bf00      	nop
 8012294:	f3af 8000 	nop.w
 8012298:	ffffffff 	.word	0xffffffff
 801229c:	7fffffff 	.word	0x7fffffff
 80122a0:	3b9aca00 	.word	0x3b9aca00
 80122a4:	00000000 	.word	0x00000000

080122a8 <rcl_action_take_goal_response>:
 80122a8:	2800      	cmp	r0, #0
 80122aa:	d039      	beq.n	8012320 <rcl_action_take_goal_response+0x78>
 80122ac:	b570      	push	{r4, r5, r6, lr}
 80122ae:	4604      	mov	r4, r0
 80122b0:	6800      	ldr	r0, [r0, #0]
 80122b2:	b380      	cbz	r0, 8012316 <rcl_action_take_goal_response+0x6e>
 80122b4:	460e      	mov	r6, r1
 80122b6:	4615      	mov	r5, r2
 80122b8:	f7fd ff3e 	bl	8010138 <rcl_client_is_valid>
 80122bc:	b330      	cbz	r0, 801230c <rcl_action_take_goal_response+0x64>
 80122be:	6820      	ldr	r0, [r4, #0]
 80122c0:	3004      	adds	r0, #4
 80122c2:	f7fd ff39 	bl	8010138 <rcl_client_is_valid>
 80122c6:	b308      	cbz	r0, 801230c <rcl_action_take_goal_response+0x64>
 80122c8:	6820      	ldr	r0, [r4, #0]
 80122ca:	3008      	adds	r0, #8
 80122cc:	f7fd ff34 	bl	8010138 <rcl_client_is_valid>
 80122d0:	b1e0      	cbz	r0, 801230c <rcl_action_take_goal_response+0x64>
 80122d2:	6820      	ldr	r0, [r4, #0]
 80122d4:	300c      	adds	r0, #12
 80122d6:	f7fe ffdb 	bl	8011290 <rcl_subscription_is_valid>
 80122da:	b1b8      	cbz	r0, 801230c <rcl_action_take_goal_response+0x64>
 80122dc:	6820      	ldr	r0, [r4, #0]
 80122de:	3010      	adds	r0, #16
 80122e0:	f7fe ffd6 	bl	8011290 <rcl_subscription_is_valid>
 80122e4:	b190      	cbz	r0, 801230c <rcl_action_take_goal_response+0x64>
 80122e6:	b1cd      	cbz	r5, 801231c <rcl_action_take_goal_response+0x74>
 80122e8:	b1c6      	cbz	r6, 801231c <rcl_action_take_goal_response+0x74>
 80122ea:	462a      	mov	r2, r5
 80122ec:	4631      	mov	r1, r6
 80122ee:	6820      	ldr	r0, [r4, #0]
 80122f0:	f7fd feba 	bl	8010068 <rcl_take_response>
 80122f4:	b148      	cbz	r0, 801230a <rcl_action_take_goal_response+0x62>
 80122f6:	280a      	cmp	r0, #10
 80122f8:	d007      	beq.n	801230a <rcl_action_take_goal_response+0x62>
 80122fa:	f240 12f5 	movw	r2, #501	; 0x1f5
 80122fe:	f640 0337 	movw	r3, #2103	; 0x837
 8012302:	4290      	cmp	r0, r2
 8012304:	bf0c      	ite	eq
 8012306:	4618      	moveq	r0, r3
 8012308:	2001      	movne	r0, #1
 801230a:	bd70      	pop	{r4, r5, r6, pc}
 801230c:	f7fa fe54 	bl	800cfb8 <rcutils_reset_error>
 8012310:	f640 0036 	movw	r0, #2102	; 0x836
 8012314:	bd70      	pop	{r4, r5, r6, pc}
 8012316:	f640 0036 	movw	r0, #2102	; 0x836
 801231a:	bd70      	pop	{r4, r5, r6, pc}
 801231c:	200b      	movs	r0, #11
 801231e:	bd70      	pop	{r4, r5, r6, pc}
 8012320:	f640 0036 	movw	r0, #2102	; 0x836
 8012324:	4770      	bx	lr
 8012326:	bf00      	nop

08012328 <rcl_action_send_result_request>:
 8012328:	b390      	cbz	r0, 8012390 <rcl_action_send_result_request+0x68>
 801232a:	b570      	push	{r4, r5, r6, lr}
 801232c:	4604      	mov	r4, r0
 801232e:	6800      	ldr	r0, [r0, #0]
 8012330:	b348      	cbz	r0, 8012386 <rcl_action_send_result_request+0x5e>
 8012332:	460e      	mov	r6, r1
 8012334:	4615      	mov	r5, r2
 8012336:	f7fd feff 	bl	8010138 <rcl_client_is_valid>
 801233a:	b1f8      	cbz	r0, 801237c <rcl_action_send_result_request+0x54>
 801233c:	6820      	ldr	r0, [r4, #0]
 801233e:	3004      	adds	r0, #4
 8012340:	f7fd fefa 	bl	8010138 <rcl_client_is_valid>
 8012344:	b1d0      	cbz	r0, 801237c <rcl_action_send_result_request+0x54>
 8012346:	6820      	ldr	r0, [r4, #0]
 8012348:	3008      	adds	r0, #8
 801234a:	f7fd fef5 	bl	8010138 <rcl_client_is_valid>
 801234e:	b1a8      	cbz	r0, 801237c <rcl_action_send_result_request+0x54>
 8012350:	6820      	ldr	r0, [r4, #0]
 8012352:	300c      	adds	r0, #12
 8012354:	f7fe ff9c 	bl	8011290 <rcl_subscription_is_valid>
 8012358:	b180      	cbz	r0, 801237c <rcl_action_send_result_request+0x54>
 801235a:	6820      	ldr	r0, [r4, #0]
 801235c:	3010      	adds	r0, #16
 801235e:	f7fe ff97 	bl	8011290 <rcl_subscription_is_valid>
 8012362:	b158      	cbz	r0, 801237c <rcl_action_send_result_request+0x54>
 8012364:	b195      	cbz	r5, 801238c <rcl_action_send_result_request+0x64>
 8012366:	b18e      	cbz	r6, 801238c <rcl_action_send_result_request+0x64>
 8012368:	6820      	ldr	r0, [r4, #0]
 801236a:	462a      	mov	r2, r5
 801236c:	4631      	mov	r1, r6
 801236e:	3008      	adds	r0, #8
 8012370:	f7fd fe28 	bl	800ffc4 <rcl_send_request>
 8012374:	3800      	subs	r0, #0
 8012376:	bf18      	it	ne
 8012378:	2001      	movne	r0, #1
 801237a:	bd70      	pop	{r4, r5, r6, pc}
 801237c:	f7fa fe1c 	bl	800cfb8 <rcutils_reset_error>
 8012380:	f640 0036 	movw	r0, #2102	; 0x836
 8012384:	bd70      	pop	{r4, r5, r6, pc}
 8012386:	f640 0036 	movw	r0, #2102	; 0x836
 801238a:	bd70      	pop	{r4, r5, r6, pc}
 801238c:	200b      	movs	r0, #11
 801238e:	bd70      	pop	{r4, r5, r6, pc}
 8012390:	f640 0036 	movw	r0, #2102	; 0x836
 8012394:	4770      	bx	lr
 8012396:	bf00      	nop

08012398 <rcl_action_take_result_response>:
 8012398:	2800      	cmp	r0, #0
 801239a:	d03a      	beq.n	8012412 <rcl_action_take_result_response+0x7a>
 801239c:	b570      	push	{r4, r5, r6, lr}
 801239e:	4604      	mov	r4, r0
 80123a0:	6800      	ldr	r0, [r0, #0]
 80123a2:	b388      	cbz	r0, 8012408 <rcl_action_take_result_response+0x70>
 80123a4:	460e      	mov	r6, r1
 80123a6:	4615      	mov	r5, r2
 80123a8:	f7fd fec6 	bl	8010138 <rcl_client_is_valid>
 80123ac:	b338      	cbz	r0, 80123fe <rcl_action_take_result_response+0x66>
 80123ae:	6820      	ldr	r0, [r4, #0]
 80123b0:	3004      	adds	r0, #4
 80123b2:	f7fd fec1 	bl	8010138 <rcl_client_is_valid>
 80123b6:	b310      	cbz	r0, 80123fe <rcl_action_take_result_response+0x66>
 80123b8:	6820      	ldr	r0, [r4, #0]
 80123ba:	3008      	adds	r0, #8
 80123bc:	f7fd febc 	bl	8010138 <rcl_client_is_valid>
 80123c0:	b1e8      	cbz	r0, 80123fe <rcl_action_take_result_response+0x66>
 80123c2:	6820      	ldr	r0, [r4, #0]
 80123c4:	300c      	adds	r0, #12
 80123c6:	f7fe ff63 	bl	8011290 <rcl_subscription_is_valid>
 80123ca:	b1c0      	cbz	r0, 80123fe <rcl_action_take_result_response+0x66>
 80123cc:	6820      	ldr	r0, [r4, #0]
 80123ce:	3010      	adds	r0, #16
 80123d0:	f7fe ff5e 	bl	8011290 <rcl_subscription_is_valid>
 80123d4:	b198      	cbz	r0, 80123fe <rcl_action_take_result_response+0x66>
 80123d6:	b1d5      	cbz	r5, 801240e <rcl_action_take_result_response+0x76>
 80123d8:	b1ce      	cbz	r6, 801240e <rcl_action_take_result_response+0x76>
 80123da:	6820      	ldr	r0, [r4, #0]
 80123dc:	462a      	mov	r2, r5
 80123de:	4631      	mov	r1, r6
 80123e0:	3008      	adds	r0, #8
 80123e2:	f7fd fe41 	bl	8010068 <rcl_take_response>
 80123e6:	b148      	cbz	r0, 80123fc <rcl_action_take_result_response+0x64>
 80123e8:	280a      	cmp	r0, #10
 80123ea:	d007      	beq.n	80123fc <rcl_action_take_result_response+0x64>
 80123ec:	f240 12f5 	movw	r2, #501	; 0x1f5
 80123f0:	f640 0337 	movw	r3, #2103	; 0x837
 80123f4:	4290      	cmp	r0, r2
 80123f6:	bf0c      	ite	eq
 80123f8:	4618      	moveq	r0, r3
 80123fa:	2001      	movne	r0, #1
 80123fc:	bd70      	pop	{r4, r5, r6, pc}
 80123fe:	f7fa fddb 	bl	800cfb8 <rcutils_reset_error>
 8012402:	f640 0036 	movw	r0, #2102	; 0x836
 8012406:	bd70      	pop	{r4, r5, r6, pc}
 8012408:	f640 0036 	movw	r0, #2102	; 0x836
 801240c:	bd70      	pop	{r4, r5, r6, pc}
 801240e:	200b      	movs	r0, #11
 8012410:	bd70      	pop	{r4, r5, r6, pc}
 8012412:	f640 0036 	movw	r0, #2102	; 0x836
 8012416:	4770      	bx	lr

08012418 <rcl_action_take_cancel_response>:
 8012418:	2800      	cmp	r0, #0
 801241a:	d03a      	beq.n	8012492 <rcl_action_take_cancel_response+0x7a>
 801241c:	b570      	push	{r4, r5, r6, lr}
 801241e:	4604      	mov	r4, r0
 8012420:	6800      	ldr	r0, [r0, #0]
 8012422:	b388      	cbz	r0, 8012488 <rcl_action_take_cancel_response+0x70>
 8012424:	460e      	mov	r6, r1
 8012426:	4615      	mov	r5, r2
 8012428:	f7fd fe86 	bl	8010138 <rcl_client_is_valid>
 801242c:	b338      	cbz	r0, 801247e <rcl_action_take_cancel_response+0x66>
 801242e:	6820      	ldr	r0, [r4, #0]
 8012430:	3004      	adds	r0, #4
 8012432:	f7fd fe81 	bl	8010138 <rcl_client_is_valid>
 8012436:	b310      	cbz	r0, 801247e <rcl_action_take_cancel_response+0x66>
 8012438:	6820      	ldr	r0, [r4, #0]
 801243a:	3008      	adds	r0, #8
 801243c:	f7fd fe7c 	bl	8010138 <rcl_client_is_valid>
 8012440:	b1e8      	cbz	r0, 801247e <rcl_action_take_cancel_response+0x66>
 8012442:	6820      	ldr	r0, [r4, #0]
 8012444:	300c      	adds	r0, #12
 8012446:	f7fe ff23 	bl	8011290 <rcl_subscription_is_valid>
 801244a:	b1c0      	cbz	r0, 801247e <rcl_action_take_cancel_response+0x66>
 801244c:	6820      	ldr	r0, [r4, #0]
 801244e:	3010      	adds	r0, #16
 8012450:	f7fe ff1e 	bl	8011290 <rcl_subscription_is_valid>
 8012454:	b198      	cbz	r0, 801247e <rcl_action_take_cancel_response+0x66>
 8012456:	b1d5      	cbz	r5, 801248e <rcl_action_take_cancel_response+0x76>
 8012458:	b1ce      	cbz	r6, 801248e <rcl_action_take_cancel_response+0x76>
 801245a:	6820      	ldr	r0, [r4, #0]
 801245c:	462a      	mov	r2, r5
 801245e:	4631      	mov	r1, r6
 8012460:	3004      	adds	r0, #4
 8012462:	f7fd fe01 	bl	8010068 <rcl_take_response>
 8012466:	b148      	cbz	r0, 801247c <rcl_action_take_cancel_response+0x64>
 8012468:	280a      	cmp	r0, #10
 801246a:	d007      	beq.n	801247c <rcl_action_take_cancel_response+0x64>
 801246c:	f240 12f5 	movw	r2, #501	; 0x1f5
 8012470:	f640 0337 	movw	r3, #2103	; 0x837
 8012474:	4290      	cmp	r0, r2
 8012476:	bf0c      	ite	eq
 8012478:	4618      	moveq	r0, r3
 801247a:	2001      	movne	r0, #1
 801247c:	bd70      	pop	{r4, r5, r6, pc}
 801247e:	f7fa fd9b 	bl	800cfb8 <rcutils_reset_error>
 8012482:	f640 0036 	movw	r0, #2102	; 0x836
 8012486:	bd70      	pop	{r4, r5, r6, pc}
 8012488:	f640 0036 	movw	r0, #2102	; 0x836
 801248c:	bd70      	pop	{r4, r5, r6, pc}
 801248e:	200b      	movs	r0, #11
 8012490:	bd70      	pop	{r4, r5, r6, pc}
 8012492:	f640 0036 	movw	r0, #2102	; 0x836
 8012496:	4770      	bx	lr

08012498 <rcl_action_take_feedback>:
 8012498:	2800      	cmp	r0, #0
 801249a:	d038      	beq.n	801250e <rcl_action_take_feedback+0x76>
 801249c:	b530      	push	{r4, r5, lr}
 801249e:	4604      	mov	r4, r0
 80124a0:	6800      	ldr	r0, [r0, #0]
 80124a2:	b08f      	sub	sp, #60	; 0x3c
 80124a4:	b378      	cbz	r0, 8012506 <rcl_action_take_feedback+0x6e>
 80124a6:	460d      	mov	r5, r1
 80124a8:	f7fd fe46 	bl	8010138 <rcl_client_is_valid>
 80124ac:	b328      	cbz	r0, 80124fa <rcl_action_take_feedback+0x62>
 80124ae:	6820      	ldr	r0, [r4, #0]
 80124b0:	3004      	adds	r0, #4
 80124b2:	f7fd fe41 	bl	8010138 <rcl_client_is_valid>
 80124b6:	b300      	cbz	r0, 80124fa <rcl_action_take_feedback+0x62>
 80124b8:	6820      	ldr	r0, [r4, #0]
 80124ba:	3008      	adds	r0, #8
 80124bc:	f7fd fe3c 	bl	8010138 <rcl_client_is_valid>
 80124c0:	b1d8      	cbz	r0, 80124fa <rcl_action_take_feedback+0x62>
 80124c2:	6820      	ldr	r0, [r4, #0]
 80124c4:	300c      	adds	r0, #12
 80124c6:	f7fe fee3 	bl	8011290 <rcl_subscription_is_valid>
 80124ca:	b1b0      	cbz	r0, 80124fa <rcl_action_take_feedback+0x62>
 80124cc:	6820      	ldr	r0, [r4, #0]
 80124ce:	3010      	adds	r0, #16
 80124d0:	f7fe fede 	bl	8011290 <rcl_subscription_is_valid>
 80124d4:	b188      	cbz	r0, 80124fa <rcl_action_take_feedback+0x62>
 80124d6:	b1ed      	cbz	r5, 8012514 <rcl_action_take_feedback+0x7c>
 80124d8:	6820      	ldr	r0, [r4, #0]
 80124da:	2300      	movs	r3, #0
 80124dc:	466a      	mov	r2, sp
 80124de:	4629      	mov	r1, r5
 80124e0:	300c      	adds	r0, #12
 80124e2:	f7fe fe79 	bl	80111d8 <rcl_take>
 80124e6:	b160      	cbz	r0, 8012502 <rcl_action_take_feedback+0x6a>
 80124e8:	f240 1391 	movw	r3, #401	; 0x191
 80124ec:	4298      	cmp	r0, r3
 80124ee:	d014      	beq.n	801251a <rcl_action_take_feedback+0x82>
 80124f0:	280a      	cmp	r0, #10
 80124f2:	bf18      	it	ne
 80124f4:	2001      	movne	r0, #1
 80124f6:	b00f      	add	sp, #60	; 0x3c
 80124f8:	bd30      	pop	{r4, r5, pc}
 80124fa:	f7fa fd5d 	bl	800cfb8 <rcutils_reset_error>
 80124fe:	f640 0036 	movw	r0, #2102	; 0x836
 8012502:	b00f      	add	sp, #60	; 0x3c
 8012504:	bd30      	pop	{r4, r5, pc}
 8012506:	f640 0036 	movw	r0, #2102	; 0x836
 801250a:	b00f      	add	sp, #60	; 0x3c
 801250c:	bd30      	pop	{r4, r5, pc}
 801250e:	f640 0036 	movw	r0, #2102	; 0x836
 8012512:	4770      	bx	lr
 8012514:	200b      	movs	r0, #11
 8012516:	b00f      	add	sp, #60	; 0x3c
 8012518:	bd30      	pop	{r4, r5, pc}
 801251a:	f640 0037 	movw	r0, #2103	; 0x837
 801251e:	e7f0      	b.n	8012502 <rcl_action_take_feedback+0x6a>

08012520 <rcl_action_wait_set_add_action_client>:
 8012520:	2800      	cmp	r0, #0
 8012522:	d048      	beq.n	80125b6 <rcl_action_wait_set_add_action_client+0x96>
 8012524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012526:	460c      	mov	r4, r1
 8012528:	2900      	cmp	r1, #0
 801252a:	d03c      	beq.n	80125a6 <rcl_action_wait_set_add_action_client+0x86>
 801252c:	4605      	mov	r5, r0
 801252e:	6808      	ldr	r0, [r1, #0]
 8012530:	2800      	cmp	r0, #0
 8012532:	d038      	beq.n	80125a6 <rcl_action_wait_set_add_action_client+0x86>
 8012534:	4617      	mov	r7, r2
 8012536:	461e      	mov	r6, r3
 8012538:	f7fd fdfe 	bl	8010138 <rcl_client_is_valid>
 801253c:	b3b0      	cbz	r0, 80125ac <rcl_action_wait_set_add_action_client+0x8c>
 801253e:	6820      	ldr	r0, [r4, #0]
 8012540:	3004      	adds	r0, #4
 8012542:	f7fd fdf9 	bl	8010138 <rcl_client_is_valid>
 8012546:	b388      	cbz	r0, 80125ac <rcl_action_wait_set_add_action_client+0x8c>
 8012548:	6820      	ldr	r0, [r4, #0]
 801254a:	3008      	adds	r0, #8
 801254c:	f7fd fdf4 	bl	8010138 <rcl_client_is_valid>
 8012550:	b360      	cbz	r0, 80125ac <rcl_action_wait_set_add_action_client+0x8c>
 8012552:	6820      	ldr	r0, [r4, #0]
 8012554:	300c      	adds	r0, #12
 8012556:	f7fe fe9b 	bl	8011290 <rcl_subscription_is_valid>
 801255a:	b338      	cbz	r0, 80125ac <rcl_action_wait_set_add_action_client+0x8c>
 801255c:	6820      	ldr	r0, [r4, #0]
 801255e:	3010      	adds	r0, #16
 8012560:	f7fe fe96 	bl	8011290 <rcl_subscription_is_valid>
 8012564:	b310      	cbz	r0, 80125ac <rcl_action_wait_set_add_action_client+0x8c>
 8012566:	6821      	ldr	r1, [r4, #0]
 8012568:	4628      	mov	r0, r5
 801256a:	f501 72e2 	add.w	r2, r1, #452	; 0x1c4
 801256e:	f7ff fcd1 	bl	8011f14 <rcl_wait_set_add_client>
 8012572:	b9b8      	cbnz	r0, 80125a4 <rcl_action_wait_set_add_action_client+0x84>
 8012574:	6821      	ldr	r1, [r4, #0]
 8012576:	4628      	mov	r0, r5
 8012578:	f501 72e4 	add.w	r2, r1, #456	; 0x1c8
 801257c:	3104      	adds	r1, #4
 801257e:	f7ff fcc9 	bl	8011f14 <rcl_wait_set_add_client>
 8012582:	b978      	cbnz	r0, 80125a4 <rcl_action_wait_set_add_action_client+0x84>
 8012584:	6821      	ldr	r1, [r4, #0]
 8012586:	4628      	mov	r0, r5
 8012588:	f501 72e6 	add.w	r2, r1, #460	; 0x1cc
 801258c:	3108      	adds	r1, #8
 801258e:	f7ff fcc1 	bl	8011f14 <rcl_wait_set_add_client>
 8012592:	b938      	cbnz	r0, 80125a4 <rcl_action_wait_set_add_action_client+0x84>
 8012594:	6821      	ldr	r1, [r4, #0]
 8012596:	4628      	mov	r0, r5
 8012598:	f501 72e8 	add.w	r2, r1, #464	; 0x1d0
 801259c:	310c      	adds	r1, #12
 801259e:	f7ff f969 	bl	8011874 <rcl_wait_set_add_subscription>
 80125a2:	b158      	cbz	r0, 80125bc <rcl_action_wait_set_add_action_client+0x9c>
 80125a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125a6:	f640 0036 	movw	r0, #2102	; 0x836
 80125aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125ac:	f7fa fd04 	bl	800cfb8 <rcutils_reset_error>
 80125b0:	f640 0036 	movw	r0, #2102	; 0x836
 80125b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125b6:	f44f 7061 	mov.w	r0, #900	; 0x384
 80125ba:	4770      	bx	lr
 80125bc:	6821      	ldr	r1, [r4, #0]
 80125be:	4628      	mov	r0, r5
 80125c0:	f501 72ea 	add.w	r2, r1, #468	; 0x1d4
 80125c4:	3110      	adds	r1, #16
 80125c6:	f7ff f955 	bl	8011874 <rcl_wait_set_add_subscription>
 80125ca:	2800      	cmp	r0, #0
 80125cc:	d1ea      	bne.n	80125a4 <rcl_action_wait_set_add_action_client+0x84>
 80125ce:	b11f      	cbz	r7, 80125d8 <rcl_action_wait_set_add_action_client+0xb8>
 80125d0:	6823      	ldr	r3, [r4, #0]
 80125d2:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 80125d6:	603b      	str	r3, [r7, #0]
 80125d8:	2e00      	cmp	r6, #0
 80125da:	d0e3      	beq.n	80125a4 <rcl_action_wait_set_add_action_client+0x84>
 80125dc:	6823      	ldr	r3, [r4, #0]
 80125de:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 80125e2:	6033      	str	r3, [r6, #0]
 80125e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125e6:	bf00      	nop

080125e8 <rcl_action_client_wait_set_get_entities_ready>:
 80125e8:	2800      	cmp	r0, #0
 80125ea:	d050      	beq.n	801268e <rcl_action_client_wait_set_get_entities_ready+0xa6>
 80125ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125f0:	460c      	mov	r4, r1
 80125f2:	2900      	cmp	r1, #0
 80125f4:	d03e      	beq.n	8012674 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 80125f6:	4605      	mov	r5, r0
 80125f8:	6808      	ldr	r0, [r1, #0]
 80125fa:	2800      	cmp	r0, #0
 80125fc:	d03a      	beq.n	8012674 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 80125fe:	4616      	mov	r6, r2
 8012600:	461f      	mov	r7, r3
 8012602:	f7fd fd99 	bl	8010138 <rcl_client_is_valid>
 8012606:	2800      	cmp	r0, #0
 8012608:	d038      	beq.n	801267c <rcl_action_client_wait_set_get_entities_ready+0x94>
 801260a:	6820      	ldr	r0, [r4, #0]
 801260c:	3004      	adds	r0, #4
 801260e:	f7fd fd93 	bl	8010138 <rcl_client_is_valid>
 8012612:	2800      	cmp	r0, #0
 8012614:	d032      	beq.n	801267c <rcl_action_client_wait_set_get_entities_ready+0x94>
 8012616:	6820      	ldr	r0, [r4, #0]
 8012618:	3008      	adds	r0, #8
 801261a:	f7fd fd8d 	bl	8010138 <rcl_client_is_valid>
 801261e:	b368      	cbz	r0, 801267c <rcl_action_client_wait_set_get_entities_ready+0x94>
 8012620:	6820      	ldr	r0, [r4, #0]
 8012622:	300c      	adds	r0, #12
 8012624:	f7fe fe34 	bl	8011290 <rcl_subscription_is_valid>
 8012628:	b340      	cbz	r0, 801267c <rcl_action_client_wait_set_get_entities_ready+0x94>
 801262a:	6820      	ldr	r0, [r4, #0]
 801262c:	3010      	adds	r0, #16
 801262e:	f7fe fe2f 	bl	8011290 <rcl_subscription_is_valid>
 8012632:	b318      	cbz	r0, 801267c <rcl_action_client_wait_set_get_entities_ready+0x94>
 8012634:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012638:	2a00      	cmp	r2, #0
 801263a:	bf18      	it	ne
 801263c:	2b00      	cmpne	r3, #0
 801263e:	9b08      	ldr	r3, [sp, #32]
 8012640:	bf0c      	ite	eq
 8012642:	2101      	moveq	r1, #1
 8012644:	2100      	movne	r1, #0
 8012646:	2b00      	cmp	r3, #0
 8012648:	bf08      	it	eq
 801264a:	f041 0101 	orreq.w	r1, r1, #1
 801264e:	2f00      	cmp	r7, #0
 8012650:	bf08      	it	eq
 8012652:	f041 0101 	orreq.w	r1, r1, #1
 8012656:	b9b9      	cbnz	r1, 8012688 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 8012658:	b1b6      	cbz	r6, 8012688 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801265a:	6823      	ldr	r3, [r4, #0]
 801265c:	686c      	ldr	r4, [r5, #4]
 801265e:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	; 0x1d0
 8012662:	428a      	cmp	r2, r1
 8012664:	4610      	mov	r0, r2
 8012666:	bf38      	it	cc
 8012668:	4608      	movcc	r0, r1
 801266a:	4284      	cmp	r4, r0
 801266c:	d812      	bhi.n	8012694 <rcl_action_client_wait_set_get_entities_ready+0xac>
 801266e:	2001      	movs	r0, #1
 8012670:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012674:	f640 0036 	movw	r0, #2102	; 0x836
 8012678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801267c:	f7fa fc9c 	bl	800cfb8 <rcutils_reset_error>
 8012680:	f640 0036 	movw	r0, #2102	; 0x836
 8012684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012688:	200b      	movs	r0, #11
 801268a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801268e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8012692:	4770      	bx	lr
 8012694:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	; 0x1c4
 8012698:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	; 0x1cc
 801269c:	45f0      	cmp	r8, lr
 801269e:	4640      	mov	r0, r8
 80126a0:	69ec      	ldr	r4, [r5, #28]
 80126a2:	bf38      	it	cc
 80126a4:	4670      	movcc	r0, lr
 80126a6:	4560      	cmp	r0, ip
 80126a8:	bf38      	it	cc
 80126aa:	4660      	movcc	r0, ip
 80126ac:	4284      	cmp	r4, r0
 80126ae:	d9de      	bls.n	801266e <rcl_action_client_wait_set_get_entities_ready+0x86>
 80126b0:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80126b4:	682d      	ldr	r5, [r5, #0]
 80126b6:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 80126ba:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 80126be:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 80126c2:	1a18      	subs	r0, r3, r0
 80126c4:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 80126c8:	f103 0c0c 	add.w	ip, r3, #12
 80126cc:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 80126d0:	fab0 f080 	clz	r0, r0
 80126d4:	eba5 050c 	sub.w	r5, r5, ip
 80126d8:	0940      	lsrs	r0, r0, #5
 80126da:	fab5 f585 	clz	r5, r5
 80126de:	096d      	lsrs	r5, r5, #5
 80126e0:	7035      	strb	r5, [r6, #0]
 80126e2:	f103 0510 	add.w	r5, r3, #16
 80126e6:	1b64      	subs	r4, r4, r5
 80126e8:	9d08      	ldr	r5, [sp, #32]
 80126ea:	fab4 f484 	clz	r4, r4
 80126ee:	0964      	lsrs	r4, r4, #5
 80126f0:	703c      	strb	r4, [r7, #0]
 80126f2:	1d1c      	adds	r4, r3, #4
 80126f4:	3308      	adds	r3, #8
 80126f6:	7028      	strb	r0, [r5, #0]
 80126f8:	1b09      	subs	r1, r1, r4
 80126fa:	2000      	movs	r0, #0
 80126fc:	1ad3      	subs	r3, r2, r3
 80126fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012700:	fab1 f181 	clz	r1, r1
 8012704:	fab3 f383 	clz	r3, r3
 8012708:	0949      	lsrs	r1, r1, #5
 801270a:	095b      	lsrs	r3, r3, #5
 801270c:	7011      	strb	r1, [r2, #0]
 801270e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012710:	7013      	strb	r3, [r2, #0]
 8012712:	e7b1      	b.n	8012678 <rcl_action_client_wait_set_get_entities_ready+0x90>

08012714 <rcl_action_take_goal_request>:
 8012714:	2800      	cmp	r0, #0
 8012716:	d039      	beq.n	801278c <rcl_action_take_goal_request+0x78>
 8012718:	b570      	push	{r4, r5, r6, lr}
 801271a:	4604      	mov	r4, r0
 801271c:	6800      	ldr	r0, [r0, #0]
 801271e:	b380      	cbz	r0, 8012782 <rcl_action_take_goal_request+0x6e>
 8012720:	460e      	mov	r6, r1
 8012722:	4615      	mov	r5, r2
 8012724:	f7fe fcb0 	bl	8011088 <rcl_service_is_valid>
 8012728:	b330      	cbz	r0, 8012778 <rcl_action_take_goal_request+0x64>
 801272a:	6820      	ldr	r0, [r4, #0]
 801272c:	3004      	adds	r0, #4
 801272e:	f7fe fcab 	bl	8011088 <rcl_service_is_valid>
 8012732:	b308      	cbz	r0, 8012778 <rcl_action_take_goal_request+0x64>
 8012734:	6820      	ldr	r0, [r4, #0]
 8012736:	3008      	adds	r0, #8
 8012738:	f7fe fca6 	bl	8011088 <rcl_service_is_valid>
 801273c:	b1e0      	cbz	r0, 8012778 <rcl_action_take_goal_request+0x64>
 801273e:	6820      	ldr	r0, [r4, #0]
 8012740:	300c      	adds	r0, #12
 8012742:	f006 fa1f 	bl	8018b84 <rcl_publisher_is_valid>
 8012746:	b1b8      	cbz	r0, 8012778 <rcl_action_take_goal_request+0x64>
 8012748:	6820      	ldr	r0, [r4, #0]
 801274a:	3010      	adds	r0, #16
 801274c:	f006 fa1a 	bl	8018b84 <rcl_publisher_is_valid>
 8012750:	b190      	cbz	r0, 8012778 <rcl_action_take_goal_request+0x64>
 8012752:	b1cd      	cbz	r5, 8012788 <rcl_action_take_goal_request+0x74>
 8012754:	b1c6      	cbz	r6, 8012788 <rcl_action_take_goal_request+0x74>
 8012756:	462a      	mov	r2, r5
 8012758:	4631      	mov	r1, r6
 801275a:	6820      	ldr	r0, [r4, #0]
 801275c:	f7fe fc14 	bl	8010f88 <rcl_take_request>
 8012760:	b148      	cbz	r0, 8012776 <rcl_action_take_goal_request+0x62>
 8012762:	280a      	cmp	r0, #10
 8012764:	d007      	beq.n	8012776 <rcl_action_take_goal_request+0x62>
 8012766:	f240 2259 	movw	r2, #601	; 0x259
 801276a:	f640 0399 	movw	r3, #2201	; 0x899
 801276e:	4290      	cmp	r0, r2
 8012770:	bf0c      	ite	eq
 8012772:	4618      	moveq	r0, r3
 8012774:	2001      	movne	r0, #1
 8012776:	bd70      	pop	{r4, r5, r6, pc}
 8012778:	f7fa fc1e 	bl	800cfb8 <rcutils_reset_error>
 801277c:	f640 0098 	movw	r0, #2200	; 0x898
 8012780:	bd70      	pop	{r4, r5, r6, pc}
 8012782:	f640 0098 	movw	r0, #2200	; 0x898
 8012786:	bd70      	pop	{r4, r5, r6, pc}
 8012788:	200b      	movs	r0, #11
 801278a:	bd70      	pop	{r4, r5, r6, pc}
 801278c:	f640 0098 	movw	r0, #2200	; 0x898
 8012790:	4770      	bx	lr
 8012792:	bf00      	nop

08012794 <rcl_action_send_goal_response>:
 8012794:	b388      	cbz	r0, 80127fa <rcl_action_send_goal_response+0x66>
 8012796:	b570      	push	{r4, r5, r6, lr}
 8012798:	4604      	mov	r4, r0
 801279a:	6800      	ldr	r0, [r0, #0]
 801279c:	b340      	cbz	r0, 80127f0 <rcl_action_send_goal_response+0x5c>
 801279e:	460e      	mov	r6, r1
 80127a0:	4615      	mov	r5, r2
 80127a2:	f7fe fc71 	bl	8011088 <rcl_service_is_valid>
 80127a6:	b1f0      	cbz	r0, 80127e6 <rcl_action_send_goal_response+0x52>
 80127a8:	6820      	ldr	r0, [r4, #0]
 80127aa:	3004      	adds	r0, #4
 80127ac:	f7fe fc6c 	bl	8011088 <rcl_service_is_valid>
 80127b0:	b1c8      	cbz	r0, 80127e6 <rcl_action_send_goal_response+0x52>
 80127b2:	6820      	ldr	r0, [r4, #0]
 80127b4:	3008      	adds	r0, #8
 80127b6:	f7fe fc67 	bl	8011088 <rcl_service_is_valid>
 80127ba:	b1a0      	cbz	r0, 80127e6 <rcl_action_send_goal_response+0x52>
 80127bc:	6820      	ldr	r0, [r4, #0]
 80127be:	300c      	adds	r0, #12
 80127c0:	f006 f9e0 	bl	8018b84 <rcl_publisher_is_valid>
 80127c4:	b178      	cbz	r0, 80127e6 <rcl_action_send_goal_response+0x52>
 80127c6:	6820      	ldr	r0, [r4, #0]
 80127c8:	3010      	adds	r0, #16
 80127ca:	f006 f9db 	bl	8018b84 <rcl_publisher_is_valid>
 80127ce:	b150      	cbz	r0, 80127e6 <rcl_action_send_goal_response+0x52>
 80127d0:	b18d      	cbz	r5, 80127f6 <rcl_action_send_goal_response+0x62>
 80127d2:	b186      	cbz	r6, 80127f6 <rcl_action_send_goal_response+0x62>
 80127d4:	462a      	mov	r2, r5
 80127d6:	4631      	mov	r1, r6
 80127d8:	6820      	ldr	r0, [r4, #0]
 80127da:	f7fe fc25 	bl	8011028 <rcl_send_response>
 80127de:	3800      	subs	r0, #0
 80127e0:	bf18      	it	ne
 80127e2:	2001      	movne	r0, #1
 80127e4:	bd70      	pop	{r4, r5, r6, pc}
 80127e6:	f7fa fbe7 	bl	800cfb8 <rcutils_reset_error>
 80127ea:	f640 0098 	movw	r0, #2200	; 0x898
 80127ee:	bd70      	pop	{r4, r5, r6, pc}
 80127f0:	f640 0098 	movw	r0, #2200	; 0x898
 80127f4:	bd70      	pop	{r4, r5, r6, pc}
 80127f6:	200b      	movs	r0, #11
 80127f8:	bd70      	pop	{r4, r5, r6, pc}
 80127fa:	f640 0098 	movw	r0, #2200	; 0x898
 80127fe:	4770      	bx	lr

08012800 <rcl_action_take_result_request>:
 8012800:	2800      	cmp	r0, #0
 8012802:	d03a      	beq.n	801287a <rcl_action_take_result_request+0x7a>
 8012804:	b570      	push	{r4, r5, r6, lr}
 8012806:	4604      	mov	r4, r0
 8012808:	6800      	ldr	r0, [r0, #0]
 801280a:	b388      	cbz	r0, 8012870 <rcl_action_take_result_request+0x70>
 801280c:	460e      	mov	r6, r1
 801280e:	4615      	mov	r5, r2
 8012810:	f7fe fc3a 	bl	8011088 <rcl_service_is_valid>
 8012814:	b338      	cbz	r0, 8012866 <rcl_action_take_result_request+0x66>
 8012816:	6820      	ldr	r0, [r4, #0]
 8012818:	3004      	adds	r0, #4
 801281a:	f7fe fc35 	bl	8011088 <rcl_service_is_valid>
 801281e:	b310      	cbz	r0, 8012866 <rcl_action_take_result_request+0x66>
 8012820:	6820      	ldr	r0, [r4, #0]
 8012822:	3008      	adds	r0, #8
 8012824:	f7fe fc30 	bl	8011088 <rcl_service_is_valid>
 8012828:	b1e8      	cbz	r0, 8012866 <rcl_action_take_result_request+0x66>
 801282a:	6820      	ldr	r0, [r4, #0]
 801282c:	300c      	adds	r0, #12
 801282e:	f006 f9a9 	bl	8018b84 <rcl_publisher_is_valid>
 8012832:	b1c0      	cbz	r0, 8012866 <rcl_action_take_result_request+0x66>
 8012834:	6820      	ldr	r0, [r4, #0]
 8012836:	3010      	adds	r0, #16
 8012838:	f006 f9a4 	bl	8018b84 <rcl_publisher_is_valid>
 801283c:	b198      	cbz	r0, 8012866 <rcl_action_take_result_request+0x66>
 801283e:	b1d5      	cbz	r5, 8012876 <rcl_action_take_result_request+0x76>
 8012840:	b1ce      	cbz	r6, 8012876 <rcl_action_take_result_request+0x76>
 8012842:	6820      	ldr	r0, [r4, #0]
 8012844:	462a      	mov	r2, r5
 8012846:	4631      	mov	r1, r6
 8012848:	3008      	adds	r0, #8
 801284a:	f7fe fb9d 	bl	8010f88 <rcl_take_request>
 801284e:	b148      	cbz	r0, 8012864 <rcl_action_take_result_request+0x64>
 8012850:	280a      	cmp	r0, #10
 8012852:	d007      	beq.n	8012864 <rcl_action_take_result_request+0x64>
 8012854:	f240 2259 	movw	r2, #601	; 0x259
 8012858:	f640 0399 	movw	r3, #2201	; 0x899
 801285c:	4290      	cmp	r0, r2
 801285e:	bf0c      	ite	eq
 8012860:	4618      	moveq	r0, r3
 8012862:	2001      	movne	r0, #1
 8012864:	bd70      	pop	{r4, r5, r6, pc}
 8012866:	f7fa fba7 	bl	800cfb8 <rcutils_reset_error>
 801286a:	f640 0098 	movw	r0, #2200	; 0x898
 801286e:	bd70      	pop	{r4, r5, r6, pc}
 8012870:	f640 0098 	movw	r0, #2200	; 0x898
 8012874:	bd70      	pop	{r4, r5, r6, pc}
 8012876:	200b      	movs	r0, #11
 8012878:	bd70      	pop	{r4, r5, r6, pc}
 801287a:	f640 0098 	movw	r0, #2200	; 0x898
 801287e:	4770      	bx	lr

08012880 <rcl_action_take_cancel_request>:
 8012880:	2800      	cmp	r0, #0
 8012882:	d03a      	beq.n	80128fa <rcl_action_take_cancel_request+0x7a>
 8012884:	b570      	push	{r4, r5, r6, lr}
 8012886:	4604      	mov	r4, r0
 8012888:	6800      	ldr	r0, [r0, #0]
 801288a:	b388      	cbz	r0, 80128f0 <rcl_action_take_cancel_request+0x70>
 801288c:	460e      	mov	r6, r1
 801288e:	4615      	mov	r5, r2
 8012890:	f7fe fbfa 	bl	8011088 <rcl_service_is_valid>
 8012894:	b338      	cbz	r0, 80128e6 <rcl_action_take_cancel_request+0x66>
 8012896:	6820      	ldr	r0, [r4, #0]
 8012898:	3004      	adds	r0, #4
 801289a:	f7fe fbf5 	bl	8011088 <rcl_service_is_valid>
 801289e:	b310      	cbz	r0, 80128e6 <rcl_action_take_cancel_request+0x66>
 80128a0:	6820      	ldr	r0, [r4, #0]
 80128a2:	3008      	adds	r0, #8
 80128a4:	f7fe fbf0 	bl	8011088 <rcl_service_is_valid>
 80128a8:	b1e8      	cbz	r0, 80128e6 <rcl_action_take_cancel_request+0x66>
 80128aa:	6820      	ldr	r0, [r4, #0]
 80128ac:	300c      	adds	r0, #12
 80128ae:	f006 f969 	bl	8018b84 <rcl_publisher_is_valid>
 80128b2:	b1c0      	cbz	r0, 80128e6 <rcl_action_take_cancel_request+0x66>
 80128b4:	6820      	ldr	r0, [r4, #0]
 80128b6:	3010      	adds	r0, #16
 80128b8:	f006 f964 	bl	8018b84 <rcl_publisher_is_valid>
 80128bc:	b198      	cbz	r0, 80128e6 <rcl_action_take_cancel_request+0x66>
 80128be:	b1d5      	cbz	r5, 80128f6 <rcl_action_take_cancel_request+0x76>
 80128c0:	b1ce      	cbz	r6, 80128f6 <rcl_action_take_cancel_request+0x76>
 80128c2:	6820      	ldr	r0, [r4, #0]
 80128c4:	462a      	mov	r2, r5
 80128c6:	4631      	mov	r1, r6
 80128c8:	3004      	adds	r0, #4
 80128ca:	f7fe fb5d 	bl	8010f88 <rcl_take_request>
 80128ce:	b148      	cbz	r0, 80128e4 <rcl_action_take_cancel_request+0x64>
 80128d0:	280a      	cmp	r0, #10
 80128d2:	d007      	beq.n	80128e4 <rcl_action_take_cancel_request+0x64>
 80128d4:	f240 2259 	movw	r2, #601	; 0x259
 80128d8:	f640 0399 	movw	r3, #2201	; 0x899
 80128dc:	4290      	cmp	r0, r2
 80128de:	bf0c      	ite	eq
 80128e0:	4618      	moveq	r0, r3
 80128e2:	2001      	movne	r0, #1
 80128e4:	bd70      	pop	{r4, r5, r6, pc}
 80128e6:	f7fa fb67 	bl	800cfb8 <rcutils_reset_error>
 80128ea:	f640 0098 	movw	r0, #2200	; 0x898
 80128ee:	bd70      	pop	{r4, r5, r6, pc}
 80128f0:	f640 0098 	movw	r0, #2200	; 0x898
 80128f4:	bd70      	pop	{r4, r5, r6, pc}
 80128f6:	200b      	movs	r0, #11
 80128f8:	bd70      	pop	{r4, r5, r6, pc}
 80128fa:	f640 0098 	movw	r0, #2200	; 0x898
 80128fe:	4770      	bx	lr

08012900 <rcl_action_send_cancel_response>:
 8012900:	b390      	cbz	r0, 8012968 <rcl_action_send_cancel_response+0x68>
 8012902:	b570      	push	{r4, r5, r6, lr}
 8012904:	4604      	mov	r4, r0
 8012906:	6800      	ldr	r0, [r0, #0]
 8012908:	b348      	cbz	r0, 801295e <rcl_action_send_cancel_response+0x5e>
 801290a:	460e      	mov	r6, r1
 801290c:	4615      	mov	r5, r2
 801290e:	f7fe fbbb 	bl	8011088 <rcl_service_is_valid>
 8012912:	b1f8      	cbz	r0, 8012954 <rcl_action_send_cancel_response+0x54>
 8012914:	6820      	ldr	r0, [r4, #0]
 8012916:	3004      	adds	r0, #4
 8012918:	f7fe fbb6 	bl	8011088 <rcl_service_is_valid>
 801291c:	b1d0      	cbz	r0, 8012954 <rcl_action_send_cancel_response+0x54>
 801291e:	6820      	ldr	r0, [r4, #0]
 8012920:	3008      	adds	r0, #8
 8012922:	f7fe fbb1 	bl	8011088 <rcl_service_is_valid>
 8012926:	b1a8      	cbz	r0, 8012954 <rcl_action_send_cancel_response+0x54>
 8012928:	6820      	ldr	r0, [r4, #0]
 801292a:	300c      	adds	r0, #12
 801292c:	f006 f92a 	bl	8018b84 <rcl_publisher_is_valid>
 8012930:	b180      	cbz	r0, 8012954 <rcl_action_send_cancel_response+0x54>
 8012932:	6820      	ldr	r0, [r4, #0]
 8012934:	3010      	adds	r0, #16
 8012936:	f006 f925 	bl	8018b84 <rcl_publisher_is_valid>
 801293a:	b158      	cbz	r0, 8012954 <rcl_action_send_cancel_response+0x54>
 801293c:	b195      	cbz	r5, 8012964 <rcl_action_send_cancel_response+0x64>
 801293e:	b18e      	cbz	r6, 8012964 <rcl_action_send_cancel_response+0x64>
 8012940:	6820      	ldr	r0, [r4, #0]
 8012942:	462a      	mov	r2, r5
 8012944:	4631      	mov	r1, r6
 8012946:	3004      	adds	r0, #4
 8012948:	f7fe fb6e 	bl	8011028 <rcl_send_response>
 801294c:	3800      	subs	r0, #0
 801294e:	bf18      	it	ne
 8012950:	2001      	movne	r0, #1
 8012952:	bd70      	pop	{r4, r5, r6, pc}
 8012954:	f7fa fb30 	bl	800cfb8 <rcutils_reset_error>
 8012958:	f640 0098 	movw	r0, #2200	; 0x898
 801295c:	bd70      	pop	{r4, r5, r6, pc}
 801295e:	f640 0098 	movw	r0, #2200	; 0x898
 8012962:	bd70      	pop	{r4, r5, r6, pc}
 8012964:	200b      	movs	r0, #11
 8012966:	bd70      	pop	{r4, r5, r6, pc}
 8012968:	f640 0098 	movw	r0, #2200	; 0x898
 801296c:	4770      	bx	lr
 801296e:	bf00      	nop

08012970 <rcl_action_wait_set_add_action_server>:
 8012970:	2800      	cmp	r0, #0
 8012972:	d04d      	beq.n	8012a10 <rcl_action_wait_set_add_action_server+0xa0>
 8012974:	b570      	push	{r4, r5, r6, lr}
 8012976:	460c      	mov	r4, r1
 8012978:	b159      	cbz	r1, 8012992 <rcl_action_wait_set_add_action_server+0x22>
 801297a:	4605      	mov	r5, r0
 801297c:	6808      	ldr	r0, [r1, #0]
 801297e:	b140      	cbz	r0, 8012992 <rcl_action_wait_set_add_action_server+0x22>
 8012980:	4616      	mov	r6, r2
 8012982:	f7fe fb81 	bl	8011088 <rcl_service_is_valid>
 8012986:	b120      	cbz	r0, 8012992 <rcl_action_wait_set_add_action_server+0x22>
 8012988:	6820      	ldr	r0, [r4, #0]
 801298a:	3004      	adds	r0, #4
 801298c:	f7fe fb7c 	bl	8011088 <rcl_service_is_valid>
 8012990:	b910      	cbnz	r0, 8012998 <rcl_action_wait_set_add_action_server+0x28>
 8012992:	f640 0098 	movw	r0, #2200	; 0x898
 8012996:	bd70      	pop	{r4, r5, r6, pc}
 8012998:	6820      	ldr	r0, [r4, #0]
 801299a:	3008      	adds	r0, #8
 801299c:	f7fe fb74 	bl	8011088 <rcl_service_is_valid>
 80129a0:	2800      	cmp	r0, #0
 80129a2:	d0f6      	beq.n	8012992 <rcl_action_wait_set_add_action_server+0x22>
 80129a4:	6820      	ldr	r0, [r4, #0]
 80129a6:	300c      	adds	r0, #12
 80129a8:	f006 f904 	bl	8018bb4 <rcl_publisher_is_valid_except_context>
 80129ac:	2800      	cmp	r0, #0
 80129ae:	d0f0      	beq.n	8012992 <rcl_action_wait_set_add_action_server+0x22>
 80129b0:	6820      	ldr	r0, [r4, #0]
 80129b2:	3010      	adds	r0, #16
 80129b4:	f006 f8fe 	bl	8018bb4 <rcl_publisher_is_valid_except_context>
 80129b8:	2800      	cmp	r0, #0
 80129ba:	d0ea      	beq.n	8012992 <rcl_action_wait_set_add_action_server+0x22>
 80129bc:	6821      	ldr	r1, [r4, #0]
 80129be:	4628      	mov	r0, r5
 80129c0:	f501 72ee 	add.w	r2, r1, #476	; 0x1dc
 80129c4:	f7ff fad2 	bl	8011f6c <rcl_wait_set_add_service>
 80129c8:	2800      	cmp	r0, #0
 80129ca:	d1e4      	bne.n	8012996 <rcl_action_wait_set_add_action_server+0x26>
 80129cc:	6821      	ldr	r1, [r4, #0]
 80129ce:	4628      	mov	r0, r5
 80129d0:	f501 72f0 	add.w	r2, r1, #480	; 0x1e0
 80129d4:	3104      	adds	r1, #4
 80129d6:	f7ff fac9 	bl	8011f6c <rcl_wait_set_add_service>
 80129da:	2800      	cmp	r0, #0
 80129dc:	d1db      	bne.n	8012996 <rcl_action_wait_set_add_action_server+0x26>
 80129de:	6821      	ldr	r1, [r4, #0]
 80129e0:	4628      	mov	r0, r5
 80129e2:	f501 72f2 	add.w	r2, r1, #484	; 0x1e4
 80129e6:	3108      	adds	r1, #8
 80129e8:	f7ff fac0 	bl	8011f6c <rcl_wait_set_add_service>
 80129ec:	2800      	cmp	r0, #0
 80129ee:	d1d2      	bne.n	8012996 <rcl_action_wait_set_add_action_server+0x26>
 80129f0:	6821      	ldr	r1, [r4, #0]
 80129f2:	4628      	mov	r0, r5
 80129f4:	f501 72f4 	add.w	r2, r1, #488	; 0x1e8
 80129f8:	3114      	adds	r1, #20
 80129fa:	f7ff fa5b 	bl	8011eb4 <rcl_wait_set_add_timer>
 80129fe:	2800      	cmp	r0, #0
 8012a00:	d1c9      	bne.n	8012996 <rcl_action_wait_set_add_action_server+0x26>
 8012a02:	2e00      	cmp	r6, #0
 8012a04:	d0c7      	beq.n	8012996 <rcl_action_wait_set_add_action_server+0x26>
 8012a06:	6823      	ldr	r3, [r4, #0]
 8012a08:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8012a0c:	6033      	str	r3, [r6, #0]
 8012a0e:	bd70      	pop	{r4, r5, r6, pc}
 8012a10:	f44f 7061 	mov.w	r0, #900	; 0x384
 8012a14:	4770      	bx	lr
 8012a16:	bf00      	nop

08012a18 <rcl_action_server_wait_set_get_entities_ready>:
 8012a18:	2800      	cmp	r0, #0
 8012a1a:	d067      	beq.n	8012aec <rcl_action_server_wait_set_get_entities_ready+0xd4>
 8012a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a20:	460c      	mov	r4, r1
 8012a22:	b161      	cbz	r1, 8012a3e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8012a24:	4605      	mov	r5, r0
 8012a26:	6808      	ldr	r0, [r1, #0]
 8012a28:	b148      	cbz	r0, 8012a3e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8012a2a:	4616      	mov	r6, r2
 8012a2c:	4698      	mov	r8, r3
 8012a2e:	f7fe fb2b 	bl	8011088 <rcl_service_is_valid>
 8012a32:	b120      	cbz	r0, 8012a3e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8012a34:	6820      	ldr	r0, [r4, #0]
 8012a36:	3004      	adds	r0, #4
 8012a38:	f7fe fb26 	bl	8011088 <rcl_service_is_valid>
 8012a3c:	b918      	cbnz	r0, 8012a46 <rcl_action_server_wait_set_get_entities_ready+0x2e>
 8012a3e:	f640 0098 	movw	r0, #2200	; 0x898
 8012a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a46:	6820      	ldr	r0, [r4, #0]
 8012a48:	3008      	adds	r0, #8
 8012a4a:	f7fe fb1d 	bl	8011088 <rcl_service_is_valid>
 8012a4e:	2800      	cmp	r0, #0
 8012a50:	d0f5      	beq.n	8012a3e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8012a52:	6820      	ldr	r0, [r4, #0]
 8012a54:	300c      	adds	r0, #12
 8012a56:	f006 f8ad 	bl	8018bb4 <rcl_publisher_is_valid_except_context>
 8012a5a:	2800      	cmp	r0, #0
 8012a5c:	d0ef      	beq.n	8012a3e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8012a5e:	6820      	ldr	r0, [r4, #0]
 8012a60:	3010      	adds	r0, #16
 8012a62:	f006 f8a7 	bl	8018bb4 <rcl_publisher_is_valid_except_context>
 8012a66:	2800      	cmp	r0, #0
 8012a68:	d0e9      	beq.n	8012a3e <rcl_action_server_wait_set_get_entities_ready+0x26>
 8012a6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012a6e:	2a00      	cmp	r2, #0
 8012a70:	bf18      	it	ne
 8012a72:	2b00      	cmpne	r3, #0
 8012a74:	bf0c      	ite	eq
 8012a76:	2101      	moveq	r1, #1
 8012a78:	2100      	movne	r1, #0
 8012a7a:	f1b8 0f00 	cmp.w	r8, #0
 8012a7e:	bf08      	it	eq
 8012a80:	f041 0101 	orreq.w	r1, r1, #1
 8012a84:	bba9      	cbnz	r1, 8012af2 <rcl_action_server_wait_set_get_entities_ready+0xda>
 8012a86:	b3a6      	cbz	r6, 8012af2 <rcl_action_server_wait_set_get_entities_ready+0xda>
 8012a88:	6821      	ldr	r1, [r4, #0]
 8012a8a:	2000      	movs	r0, #0
 8012a8c:	692c      	ldr	r4, [r5, #16]
 8012a8e:	f8d1 21e8 	ldr.w	r2, [r1, #488]	; 0x1e8
 8012a92:	6a2f      	ldr	r7, [r5, #32]
 8012a94:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012a98:	f8d1 41dc 	ldr.w	r4, [r1, #476]	; 0x1dc
 8012a9c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	; 0x1e0
 8012aa0:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 8012aa4:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 8012aa8:	1a64      	subs	r4, r4, r1
 8012aaa:	f8d1 31e4 	ldr.w	r3, [r1, #484]	; 0x1e4
 8012aae:	fab4 f484 	clz	r4, r4
 8012ab2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8012ab6:	0964      	lsrs	r4, r4, #5
 8012ab8:	7034      	strb	r4, [r6, #0]
 8012aba:	1d0c      	adds	r4, r1, #4
 8012abc:	1b2c      	subs	r4, r5, r4
 8012abe:	fab4 f484 	clz	r4, r4
 8012ac2:	0964      	lsrs	r4, r4, #5
 8012ac4:	f888 4000 	strb.w	r4, [r8]
 8012ac8:	f101 0408 	add.w	r4, r1, #8
 8012acc:	1b1b      	subs	r3, r3, r4
 8012ace:	9c06      	ldr	r4, [sp, #24]
 8012ad0:	fab3 f383 	clz	r3, r3
 8012ad4:	095b      	lsrs	r3, r3, #5
 8012ad6:	7023      	strb	r3, [r4, #0]
 8012ad8:	f101 0314 	add.w	r3, r1, #20
 8012adc:	1ad3      	subs	r3, r2, r3
 8012ade:	9a07      	ldr	r2, [sp, #28]
 8012ae0:	fab3 f383 	clz	r3, r3
 8012ae4:	095b      	lsrs	r3, r3, #5
 8012ae6:	7013      	strb	r3, [r2, #0]
 8012ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012aec:	f44f 7061 	mov.w	r0, #900	; 0x384
 8012af0:	4770      	bx	lr
 8012af2:	200b      	movs	r0, #11
 8012af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012af8 <_execute_event_handler>:
 8012af8:	2002      	movs	r0, #2
 8012afa:	4770      	bx	lr

08012afc <_cancel_goal_event_handler>:
 8012afc:	2003      	movs	r0, #3
 8012afe:	4770      	bx	lr

08012b00 <_succeed_event_handler>:
 8012b00:	2004      	movs	r0, #4
 8012b02:	4770      	bx	lr

08012b04 <_abort_event_handler>:
 8012b04:	2006      	movs	r0, #6
 8012b06:	4770      	bx	lr

08012b08 <_canceled_event_handler>:
 8012b08:	2005      	movs	r0, #5
 8012b0a:	4770      	bx	lr

08012b0c <rcl_action_transition_goal_state>:
 8012b0c:	b2c2      	uxtb	r2, r0
 8012b0e:	2a06      	cmp	r2, #6
 8012b10:	d810      	bhi.n	8012b34 <rcl_action_transition_goal_state+0x28>
 8012b12:	2904      	cmp	r1, #4
 8012b14:	d80e      	bhi.n	8012b34 <rcl_action_transition_goal_state+0x28>
 8012b16:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8012b1a:	b410      	push	{r4}
 8012b1c:	1853      	adds	r3, r2, r1
 8012b1e:	4c06      	ldr	r4, [pc, #24]	; (8012b38 <rcl_action_transition_goal_state+0x2c>)
 8012b20:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8012b24:	b113      	cbz	r3, 8012b2c <rcl_action_transition_goal_state+0x20>
 8012b26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b2a:	4718      	bx	r3
 8012b2c:	2000      	movs	r0, #0
 8012b2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b32:	4770      	bx	lr
 8012b34:	2000      	movs	r0, #0
 8012b36:	4770      	bx	lr
 8012b38:	0801c88c 	.word	0x0801c88c

08012b3c <rcl_action_get_zero_initialized_cancel_response>:
 8012b3c:	b510      	push	{r4, lr}
 8012b3e:	4c07      	ldr	r4, [pc, #28]	; (8012b5c <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8012b40:	4686      	mov	lr, r0
 8012b42:	4684      	mov	ip, r0
 8012b44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012b46:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012b4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012b4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012b50:	6823      	ldr	r3, [r4, #0]
 8012b52:	4670      	mov	r0, lr
 8012b54:	f8cc 3000 	str.w	r3, [ip]
 8012b58:	bd10      	pop	{r4, pc}
 8012b5a:	bf00      	nop
 8012b5c:	0801c918 	.word	0x0801c918

08012b60 <rclc_action_send_result_request>:
 8012b60:	b1d0      	cbz	r0, 8012b98 <rclc_action_send_result_request+0x38>
 8012b62:	4684      	mov	ip, r0
 8012b64:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8012b68:	b500      	push	{lr}
 8012b6a:	b087      	sub	sp, #28
 8012b6c:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8012b70:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8012b74:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8012b78:	f10d 0e08 	add.w	lr, sp, #8
 8012b7c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012b80:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8012b84:	f10c 0240 	add.w	r2, ip, #64	; 0x40
 8012b88:	a902      	add	r1, sp, #8
 8012b8a:	3010      	adds	r0, #16
 8012b8c:	f7ff fbcc 	bl	8012328 <rcl_action_send_result_request>
 8012b90:	b920      	cbnz	r0, 8012b9c <rclc_action_send_result_request+0x3c>
 8012b92:	b007      	add	sp, #28
 8012b94:	f85d fb04 	ldr.w	pc, [sp], #4
 8012b98:	200b      	movs	r0, #11
 8012b9a:	4770      	bx	lr
 8012b9c:	9001      	str	r0, [sp, #4]
 8012b9e:	f7fa fa0b 	bl	800cfb8 <rcutils_reset_error>
 8012ba2:	9801      	ldr	r0, [sp, #4]
 8012ba4:	b007      	add	sp, #28
 8012ba6:	f85d fb04 	ldr.w	pc, [sp], #4
 8012baa:	bf00      	nop

08012bac <rclc_action_take_goal_handle>:
 8012bac:	b160      	cbz	r0, 8012bc8 <rclc_action_take_goal_handle+0x1c>
 8012bae:	6883      	ldr	r3, [r0, #8]
 8012bb0:	b143      	cbz	r3, 8012bc4 <rclc_action_take_goal_handle+0x18>
 8012bb2:	6819      	ldr	r1, [r3, #0]
 8012bb4:	2200      	movs	r2, #0
 8012bb6:	6081      	str	r1, [r0, #8]
 8012bb8:	721a      	strb	r2, [r3, #8]
 8012bba:	68c1      	ldr	r1, [r0, #12]
 8012bbc:	621a      	str	r2, [r3, #32]
 8012bbe:	849a      	strh	r2, [r3, #36]	; 0x24
 8012bc0:	6019      	str	r1, [r3, #0]
 8012bc2:	60c3      	str	r3, [r0, #12]
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	4770      	bx	lr
 8012bc8:	4603      	mov	r3, r0
 8012bca:	e7fb      	b.n	8012bc4 <rclc_action_take_goal_handle+0x18>

08012bcc <rclc_action_remove_used_goal_handle>:
 8012bcc:	b180      	cbz	r0, 8012bf0 <rclc_action_remove_used_goal_handle+0x24>
 8012bce:	b179      	cbz	r1, 8012bf0 <rclc_action_remove_used_goal_handle+0x24>
 8012bd0:	68c3      	ldr	r3, [r0, #12]
 8012bd2:	4299      	cmp	r1, r3
 8012bd4:	d00d      	beq.n	8012bf2 <rclc_action_remove_used_goal_handle+0x26>
 8012bd6:	b12b      	cbz	r3, 8012be4 <rclc_action_remove_used_goal_handle+0x18>
 8012bd8:	681a      	ldr	r2, [r3, #0]
 8012bda:	4291      	cmp	r1, r2
 8012bdc:	d003      	beq.n	8012be6 <rclc_action_remove_used_goal_handle+0x1a>
 8012bde:	4613      	mov	r3, r2
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d1f9      	bne.n	8012bd8 <rclc_action_remove_used_goal_handle+0xc>
 8012be4:	4770      	bx	lr
 8012be6:	680a      	ldr	r2, [r1, #0]
 8012be8:	601a      	str	r2, [r3, #0]
 8012bea:	6883      	ldr	r3, [r0, #8]
 8012bec:	600b      	str	r3, [r1, #0]
 8012bee:	6081      	str	r1, [r0, #8]
 8012bf0:	4770      	bx	lr
 8012bf2:	680b      	ldr	r3, [r1, #0]
 8012bf4:	60c3      	str	r3, [r0, #12]
 8012bf6:	e7f8      	b.n	8012bea <rclc_action_remove_used_goal_handle+0x1e>

08012bf8 <rclc_action_find_goal_handle_by_uuid>:
 8012bf8:	b538      	push	{r3, r4, r5, lr}
 8012bfa:	b181      	cbz	r1, 8012c1e <rclc_action_find_goal_handle_by_uuid+0x26>
 8012bfc:	b178      	cbz	r0, 8012c1e <rclc_action_find_goal_handle_by_uuid+0x26>
 8012bfe:	68c4      	ldr	r4, [r0, #12]
 8012c00:	460d      	mov	r5, r1
 8012c02:	b914      	cbnz	r4, 8012c0a <rclc_action_find_goal_handle_by_uuid+0x12>
 8012c04:	e009      	b.n	8012c1a <rclc_action_find_goal_handle_by_uuid+0x22>
 8012c06:	6824      	ldr	r4, [r4, #0]
 8012c08:	b13c      	cbz	r4, 8012c1a <rclc_action_find_goal_handle_by_uuid+0x22>
 8012c0a:	f104 0009 	add.w	r0, r4, #9
 8012c0e:	2210      	movs	r2, #16
 8012c10:	4629      	mov	r1, r5
 8012c12:	f007 fdfd 	bl	801a810 <memcmp>
 8012c16:	2800      	cmp	r0, #0
 8012c18:	d1f5      	bne.n	8012c06 <rclc_action_find_goal_handle_by_uuid+0xe>
 8012c1a:	4620      	mov	r0, r4
 8012c1c:	bd38      	pop	{r3, r4, r5, pc}
 8012c1e:	2400      	movs	r4, #0
 8012c20:	4620      	mov	r0, r4
 8012c22:	bd38      	pop	{r3, r4, r5, pc}

08012c24 <rclc_action_find_first_handle_by_status>:
 8012c24:	b140      	cbz	r0, 8012c38 <rclc_action_find_first_handle_by_status+0x14>
 8012c26:	68c0      	ldr	r0, [r0, #12]
 8012c28:	b910      	cbnz	r0, 8012c30 <rclc_action_find_first_handle_by_status+0xc>
 8012c2a:	e005      	b.n	8012c38 <rclc_action_find_first_handle_by_status+0x14>
 8012c2c:	6800      	ldr	r0, [r0, #0]
 8012c2e:	b118      	cbz	r0, 8012c38 <rclc_action_find_first_handle_by_status+0x14>
 8012c30:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8012c34:	428b      	cmp	r3, r1
 8012c36:	d1f9      	bne.n	8012c2c <rclc_action_find_first_handle_by_status+0x8>
 8012c38:	4770      	bx	lr
 8012c3a:	bf00      	nop

08012c3c <rclc_action_find_first_terminated_handle>:
 8012c3c:	b140      	cbz	r0, 8012c50 <rclc_action_find_first_terminated_handle+0x14>
 8012c3e:	68c0      	ldr	r0, [r0, #12]
 8012c40:	b910      	cbnz	r0, 8012c48 <rclc_action_find_first_terminated_handle+0xc>
 8012c42:	e005      	b.n	8012c50 <rclc_action_find_first_terminated_handle+0x14>
 8012c44:	6800      	ldr	r0, [r0, #0]
 8012c46:	b118      	cbz	r0, 8012c50 <rclc_action_find_first_terminated_handle+0x14>
 8012c48:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8012c4c:	2b03      	cmp	r3, #3
 8012c4e:	ddf9      	ble.n	8012c44 <rclc_action_find_first_terminated_handle+0x8>
 8012c50:	4770      	bx	lr
 8012c52:	bf00      	nop

08012c54 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8012c54:	b170      	cbz	r0, 8012c74 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8012c56:	68c0      	ldr	r0, [r0, #12]
 8012c58:	b160      	cbz	r0, 8012c74 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8012c5a:	b410      	push	{r4}
 8012c5c:	e001      	b.n	8012c62 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8012c5e:	6800      	ldr	r0, [r0, #0]
 8012c60:	b128      	cbz	r0, 8012c6e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8012c62:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	; 0x28
 8012c66:	4299      	cmp	r1, r3
 8012c68:	bf08      	it	eq
 8012c6a:	4294      	cmpeq	r4, r2
 8012c6c:	d1f7      	bne.n	8012c5e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8012c6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012c72:	4770      	bx	lr
 8012c74:	4770      	bx	lr
 8012c76:	bf00      	nop

08012c78 <rclc_action_find_handle_by_result_request_sequence_number>:
 8012c78:	b170      	cbz	r0, 8012c98 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8012c7a:	68c0      	ldr	r0, [r0, #12]
 8012c7c:	b160      	cbz	r0, 8012c98 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8012c7e:	b410      	push	{r4}
 8012c80:	e001      	b.n	8012c86 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8012c82:	6800      	ldr	r0, [r0, #0]
 8012c84:	b128      	cbz	r0, 8012c92 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8012c86:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	; 0x40
 8012c8a:	4299      	cmp	r1, r3
 8012c8c:	bf08      	it	eq
 8012c8e:	4294      	cmpeq	r4, r2
 8012c90:	d1f7      	bne.n	8012c82 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8012c92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012c96:	4770      	bx	lr
 8012c98:	4770      	bx	lr
 8012c9a:	bf00      	nop

08012c9c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8012c9c:	b170      	cbz	r0, 8012cbc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8012c9e:	68c0      	ldr	r0, [r0, #12]
 8012ca0:	b160      	cbz	r0, 8012cbc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8012ca2:	b410      	push	{r4}
 8012ca4:	e001      	b.n	8012caa <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8012ca6:	6800      	ldr	r0, [r0, #0]
 8012ca8:	b128      	cbz	r0, 8012cb6 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8012caa:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	; 0x58
 8012cae:	4299      	cmp	r1, r3
 8012cb0:	bf08      	it	eq
 8012cb2:	4294      	cmpeq	r4, r2
 8012cb4:	d1f7      	bne.n	8012ca6 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8012cb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012cba:	4770      	bx	lr
 8012cbc:	4770      	bx	lr
 8012cbe:	bf00      	nop

08012cc0 <rclc_action_find_first_handle_with_goal_response>:
 8012cc0:	b140      	cbz	r0, 8012cd4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8012cc2:	68c0      	ldr	r0, [r0, #12]
 8012cc4:	b910      	cbnz	r0, 8012ccc <rclc_action_find_first_handle_with_goal_response+0xc>
 8012cc6:	e005      	b.n	8012cd4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8012cc8:	6800      	ldr	r0, [r0, #0]
 8012cca:	b118      	cbz	r0, 8012cd4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8012ccc:	f890 3020 	ldrb.w	r3, [r0, #32]
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d0f9      	beq.n	8012cc8 <rclc_action_find_first_handle_with_goal_response+0x8>
 8012cd4:	4770      	bx	lr
 8012cd6:	bf00      	nop

08012cd8 <rclc_action_find_first_handle_with_result_response>:
 8012cd8:	b140      	cbz	r0, 8012cec <rclc_action_find_first_handle_with_result_response+0x14>
 8012cda:	68c0      	ldr	r0, [r0, #12]
 8012cdc:	b910      	cbnz	r0, 8012ce4 <rclc_action_find_first_handle_with_result_response+0xc>
 8012cde:	e005      	b.n	8012cec <rclc_action_find_first_handle_with_result_response+0x14>
 8012ce0:	6800      	ldr	r0, [r0, #0]
 8012ce2:	b118      	cbz	r0, 8012cec <rclc_action_find_first_handle_with_result_response+0x14>
 8012ce4:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d0f9      	beq.n	8012ce0 <rclc_action_find_first_handle_with_result_response+0x8>
 8012cec:	4770      	bx	lr
 8012cee:	bf00      	nop

08012cf0 <rclc_action_server_response_goal_request>:
 8012cf0:	b198      	cbz	r0, 8012d1a <rclc_action_server_response_goal_request+0x2a>
 8012cf2:	2200      	movs	r2, #0
 8012cf4:	460b      	mov	r3, r1
 8012cf6:	f100 0128 	add.w	r1, r0, #40	; 0x28
 8012cfa:	b510      	push	{r4, lr}
 8012cfc:	6844      	ldr	r4, [r0, #4]
 8012cfe:	b086      	sub	sp, #24
 8012d00:	f104 0010 	add.w	r0, r4, #16
 8012d04:	9205      	str	r2, [sp, #20]
 8012d06:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8012d0a:	aa03      	add	r2, sp, #12
 8012d0c:	f88d 300c 	strb.w	r3, [sp, #12]
 8012d10:	f7ff fd40 	bl	8012794 <rcl_action_send_goal_response>
 8012d14:	b918      	cbnz	r0, 8012d1e <rclc_action_server_response_goal_request+0x2e>
 8012d16:	b006      	add	sp, #24
 8012d18:	bd10      	pop	{r4, pc}
 8012d1a:	200b      	movs	r0, #11
 8012d1c:	4770      	bx	lr
 8012d1e:	9001      	str	r0, [sp, #4]
 8012d20:	f7fa f94a 	bl	800cfb8 <rcutils_reset_error>
 8012d24:	9801      	ldr	r0, [sp, #4]
 8012d26:	b006      	add	sp, #24
 8012d28:	bd10      	pop	{r4, pc}
 8012d2a:	bf00      	nop
 8012d2c:	0000      	movs	r0, r0
	...

08012d30 <rclc_action_server_goal_cancel_accept>:
 8012d30:	b310      	cbz	r0, 8012d78 <rclc_action_server_goal_cancel_accept+0x48>
 8012d32:	b510      	push	{r4, lr}
 8012d34:	b090      	sub	sp, #64	; 0x40
 8012d36:	4604      	mov	r4, r0
 8012d38:	a806      	add	r0, sp, #24
 8012d3a:	f7ff feff 	bl	8012b3c <rcl_action_get_zero_initialized_cancel_response>
 8012d3e:	2300      	movs	r3, #0
 8012d40:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8012d44:	46ec      	mov	ip, sp
 8012d46:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8012d4a:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8012d4e:	f88d 3018 	strb.w	r3, [sp, #24]
 8012d52:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8012d56:	f8cd d01c 	str.w	sp, [sp, #28]
 8012d5a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012d5e:	ed9f 7b08 	vldr	d7, [pc, #32]	; 8012d80 <rclc_action_server_goal_cancel_accept+0x50>
 8012d62:	6860      	ldr	r0, [r4, #4]
 8012d64:	aa06      	add	r2, sp, #24
 8012d66:	f104 0158 	add.w	r1, r4, #88	; 0x58
 8012d6a:	3010      	adds	r0, #16
 8012d6c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8012d70:	f7ff fdc6 	bl	8012900 <rcl_action_send_cancel_response>
 8012d74:	b010      	add	sp, #64	; 0x40
 8012d76:	bd10      	pop	{r4, pc}
 8012d78:	200b      	movs	r0, #11
 8012d7a:	4770      	bx	lr
 8012d7c:	f3af 8000 	nop.w
 8012d80:	00000001 	.word	0x00000001
 8012d84:	00000001 	.word	0x00000001

08012d88 <rclc_action_server_goal_cancel_reject>:
 8012d88:	b082      	sub	sp, #8
 8012d8a:	b530      	push	{r4, r5, lr}
 8012d8c:	b08b      	sub	sp, #44	; 0x2c
 8012d8e:	ac0e      	add	r4, sp, #56	; 0x38
 8012d90:	e884 000c 	stmia.w	r4, {r2, r3}
 8012d94:	b188      	cbz	r0, 8012dba <rclc_action_server_goal_cancel_reject+0x32>
 8012d96:	4604      	mov	r4, r0
 8012d98:	a801      	add	r0, sp, #4
 8012d9a:	460d      	mov	r5, r1
 8012d9c:	f7ff fece 	bl	8012b3c <rcl_action_get_zero_initialized_cancel_response>
 8012da0:	aa01      	add	r2, sp, #4
 8012da2:	a90e      	add	r1, sp, #56	; 0x38
 8012da4:	f104 0010 	add.w	r0, r4, #16
 8012da8:	f88d 5004 	strb.w	r5, [sp, #4]
 8012dac:	f7ff fda8 	bl	8012900 <rcl_action_send_cancel_response>
 8012db0:	b00b      	add	sp, #44	; 0x2c
 8012db2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012db6:	b002      	add	sp, #8
 8012db8:	4770      	bx	lr
 8012dba:	200b      	movs	r0, #11
 8012dbc:	b00b      	add	sp, #44	; 0x2c
 8012dbe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012dc2:	b002      	add	sp, #8
 8012dc4:	4770      	bx	lr
 8012dc6:	bf00      	nop

08012dc8 <__atomic_load_8>:
 8012dc8:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8012dcc:	4a16      	ldr	r2, [pc, #88]	; (8012e28 <__atomic_load_8+0x60>)
 8012dce:	4b17      	ldr	r3, [pc, #92]	; (8012e2c <__atomic_load_8+0x64>)
 8012dd0:	f04f 0c01 	mov.w	ip, #1
 8012dd4:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 8012dd8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8012ddc:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8012de0:	fb02 f101 	mul.w	r1, r2, r1
 8012de4:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8012de8:	fba3 2301 	umull	r2, r3, r3, r1
 8012dec:	091b      	lsrs	r3, r3, #4
 8012dee:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8012df2:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8012df6:	b4d0      	push	{r4, r6, r7}
 8012df8:	1ac9      	subs	r1, r1, r3
 8012dfa:	4c0d      	ldr	r4, [pc, #52]	; (8012e30 <__atomic_load_8+0x68>)
 8012dfc:	1862      	adds	r2, r4, r1
 8012dfe:	e8d2 3f4f 	ldrexb	r3, [r2]
 8012e02:	e8c2 cf46 	strexb	r6, ip, [r2]
 8012e06:	2e00      	cmp	r6, #0
 8012e08:	d1f9      	bne.n	8012dfe <__atomic_load_8+0x36>
 8012e0a:	b2db      	uxtb	r3, r3
 8012e0c:	f3bf 8f5b 	dmb	ish
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d1f4      	bne.n	8012dfe <__atomic_load_8+0x36>
 8012e14:	e9d0 6700 	ldrd	r6, r7, [r0]
 8012e18:	f3bf 8f5b 	dmb	ish
 8012e1c:	5463      	strb	r3, [r4, r1]
 8012e1e:	4630      	mov	r0, r6
 8012e20:	4639      	mov	r1, r7
 8012e22:	bcd0      	pop	{r4, r6, r7}
 8012e24:	4770      	bx	lr
 8012e26:	bf00      	nop
 8012e28:	27d4eb2d 	.word	0x27d4eb2d
 8012e2c:	b21642c9 	.word	0xb21642c9
 8012e30:	2000ba78 	.word	0x2000ba78

08012e34 <__atomic_store_8>:
 8012e34:	b570      	push	{r4, r5, r6, lr}
 8012e36:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 8012e3a:	4916      	ldr	r1, [pc, #88]	; (8012e94 <__atomic_store_8+0x60>)
 8012e3c:	4c16      	ldr	r4, [pc, #88]	; (8012e98 <__atomic_store_8+0x64>)
 8012e3e:	f08e 0e3d 	eor.w	lr, lr, #61	; 0x3d
 8012e42:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8012e46:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 8012e4a:	fb01 fe0e 	mul.w	lr, r1, lr
 8012e4e:	4913      	ldr	r1, [pc, #76]	; (8012e9c <__atomic_store_8+0x68>)
 8012e50:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8012e54:	fba1 510e 	umull	r5, r1, r1, lr
 8012e58:	f04f 0501 	mov.w	r5, #1
 8012e5c:	0909      	lsrs	r1, r1, #4
 8012e5e:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8012e62:	ebc1 01cc 	rsb	r1, r1, ip, lsl #3
 8012e66:	ebae 0e01 	sub.w	lr, lr, r1
 8012e6a:	eb04 0c0e 	add.w	ip, r4, lr
 8012e6e:	e8dc 1f4f 	ldrexb	r1, [ip]
 8012e72:	e8cc 5f46 	strexb	r6, r5, [ip]
 8012e76:	2e00      	cmp	r6, #0
 8012e78:	d1f9      	bne.n	8012e6e <__atomic_store_8+0x3a>
 8012e7a:	b2c9      	uxtb	r1, r1
 8012e7c:	f3bf 8f5b 	dmb	ish
 8012e80:	2900      	cmp	r1, #0
 8012e82:	d1f4      	bne.n	8012e6e <__atomic_store_8+0x3a>
 8012e84:	e9c0 2300 	strd	r2, r3, [r0]
 8012e88:	f3bf 8f5b 	dmb	ish
 8012e8c:	f804 100e 	strb.w	r1, [r4, lr]
 8012e90:	bd70      	pop	{r4, r5, r6, pc}
 8012e92:	bf00      	nop
 8012e94:	27d4eb2d 	.word	0x27d4eb2d
 8012e98:	2000ba78 	.word	0x2000ba78
 8012e9c:	b21642c9 	.word	0xb21642c9

08012ea0 <__atomic_exchange_8>:
 8012ea0:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 8012ea4:	4917      	ldr	r1, [pc, #92]	; (8012f04 <__atomic_exchange_8+0x64>)
 8012ea6:	f08c 0c3d 	eor.w	ip, ip, #61	; 0x3d
 8012eaa:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 8012eae:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 8012eb2:	fb01 fc0c 	mul.w	ip, r1, ip
 8012eb6:	4914      	ldr	r1, [pc, #80]	; (8012f08 <__atomic_exchange_8+0x68>)
 8012eb8:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 8012ebc:	b570      	push	{r4, r5, r6, lr}
 8012ebe:	4686      	mov	lr, r0
 8012ec0:	fba1 010c 	umull	r0, r1, r1, ip
 8012ec4:	4d11      	ldr	r5, [pc, #68]	; (8012f0c <__atomic_exchange_8+0x6c>)
 8012ec6:	f04f 0001 	mov.w	r0, #1
 8012eca:	0909      	lsrs	r1, r1, #4
 8012ecc:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8012ed0:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 8012ed4:	ebac 0c01 	sub.w	ip, ip, r1
 8012ed8:	eb05 010c 	add.w	r1, r5, ip
 8012edc:	e8d1 4f4f 	ldrexb	r4, [r1]
 8012ee0:	e8c1 0f46 	strexb	r6, r0, [r1]
 8012ee4:	2e00      	cmp	r6, #0
 8012ee6:	d1f9      	bne.n	8012edc <__atomic_exchange_8+0x3c>
 8012ee8:	b2e4      	uxtb	r4, r4
 8012eea:	f3bf 8f5b 	dmb	ish
 8012eee:	2c00      	cmp	r4, #0
 8012ef0:	d1f4      	bne.n	8012edc <__atomic_exchange_8+0x3c>
 8012ef2:	e9de 0100 	ldrd	r0, r1, [lr]
 8012ef6:	e9ce 2300 	strd	r2, r3, [lr]
 8012efa:	f3bf 8f5b 	dmb	ish
 8012efe:	f805 400c 	strb.w	r4, [r5, ip]
 8012f02:	bd70      	pop	{r4, r5, r6, pc}
 8012f04:	27d4eb2d 	.word	0x27d4eb2d
 8012f08:	b21642c9 	.word	0xb21642c9
 8012f0c:	2000ba78 	.word	0x2000ba78

08012f10 <rcutils_get_env>:
 8012f10:	b168      	cbz	r0, 8012f2e <rcutils_get_env+0x1e>
 8012f12:	b510      	push	{r4, lr}
 8012f14:	460c      	mov	r4, r1
 8012f16:	b129      	cbz	r1, 8012f24 <rcutils_get_env+0x14>
 8012f18:	f007 f8e4 	bl	801a0e4 <getenv>
 8012f1c:	b120      	cbz	r0, 8012f28 <rcutils_get_env+0x18>
 8012f1e:	6020      	str	r0, [r4, #0]
 8012f20:	2000      	movs	r0, #0
 8012f22:	bd10      	pop	{r4, pc}
 8012f24:	4803      	ldr	r0, [pc, #12]	; (8012f34 <rcutils_get_env+0x24>)
 8012f26:	bd10      	pop	{r4, pc}
 8012f28:	4b03      	ldr	r3, [pc, #12]	; (8012f38 <rcutils_get_env+0x28>)
 8012f2a:	6023      	str	r3, [r4, #0]
 8012f2c:	bd10      	pop	{r4, pc}
 8012f2e:	4803      	ldr	r0, [pc, #12]	; (8012f3c <rcutils_get_env+0x2c>)
 8012f30:	4770      	bx	lr
 8012f32:	bf00      	nop
 8012f34:	0801c958 	.word	0x0801c958
 8012f38:	0801ca7c 	.word	0x0801ca7c
 8012f3c:	0801c93c 	.word	0x0801c93c

08012f40 <rcutils_is_directory>:
 8012f40:	2000      	movs	r0, #0
 8012f42:	4770      	bx	lr

08012f44 <rcutils_join_path>:
 8012f44:	b082      	sub	sp, #8
 8012f46:	2000      	movs	r0, #0
 8012f48:	e88d 000c 	stmia.w	sp, {r2, r3}
 8012f4c:	b002      	add	sp, #8
 8012f4e:	4770      	bx	lr

08012f50 <rcutils_to_native_path>:
 8012f50:	b084      	sub	sp, #16
 8012f52:	2000      	movs	r0, #0
 8012f54:	f10d 0c04 	add.w	ip, sp, #4
 8012f58:	b004      	add	sp, #16
 8012f5a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 8012f5e:	4770      	bx	lr

08012f60 <rcutils_format_string_limit>:
 8012f60:	b40f      	push	{r0, r1, r2, r3}
 8012f62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012f64:	b083      	sub	sp, #12
 8012f66:	ac08      	add	r4, sp, #32
 8012f68:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8012f6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8012f6e:	b326      	cbz	r6, 8012fba <rcutils_format_string_limit+0x5a>
 8012f70:	a808      	add	r0, sp, #32
 8012f72:	f7f9 fffd 	bl	800cf70 <rcutils_allocator_is_valid>
 8012f76:	b300      	cbz	r0, 8012fba <rcutils_format_string_limit+0x5a>
 8012f78:	2100      	movs	r1, #0
 8012f7a:	ab0f      	add	r3, sp, #60	; 0x3c
 8012f7c:	4632      	mov	r2, r6
 8012f7e:	4608      	mov	r0, r1
 8012f80:	e9cd 3300 	strd	r3, r3, [sp]
 8012f84:	f000 f906 	bl	8013194 <rcutils_vsnprintf>
 8012f88:	1c43      	adds	r3, r0, #1
 8012f8a:	4605      	mov	r5, r0
 8012f8c:	d015      	beq.n	8012fba <rcutils_format_string_limit+0x5a>
 8012f8e:	1c47      	adds	r7, r0, #1
 8012f90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012f92:	429f      	cmp	r7, r3
 8012f94:	d901      	bls.n	8012f9a <rcutils_format_string_limit+0x3a>
 8012f96:	1e5d      	subs	r5, r3, #1
 8012f98:	461f      	mov	r7, r3
 8012f9a:	9b08      	ldr	r3, [sp, #32]
 8012f9c:	4638      	mov	r0, r7
 8012f9e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012fa0:	4798      	blx	r3
 8012fa2:	4604      	mov	r4, r0
 8012fa4:	b148      	cbz	r0, 8012fba <rcutils_format_string_limit+0x5a>
 8012fa6:	4632      	mov	r2, r6
 8012fa8:	4639      	mov	r1, r7
 8012faa:	9b01      	ldr	r3, [sp, #4]
 8012fac:	f000 f8f2 	bl	8013194 <rcutils_vsnprintf>
 8012fb0:	2800      	cmp	r0, #0
 8012fb2:	db09      	blt.n	8012fc8 <rcutils_format_string_limit+0x68>
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	5563      	strb	r3, [r4, r5]
 8012fb8:	e000      	b.n	8012fbc <rcutils_format_string_limit+0x5c>
 8012fba:	2400      	movs	r4, #0
 8012fbc:	4620      	mov	r0, r4
 8012fbe:	b003      	add	sp, #12
 8012fc0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012fc4:	b004      	add	sp, #16
 8012fc6:	4770      	bx	lr
 8012fc8:	4620      	mov	r0, r4
 8012fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fcc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012fce:	2400      	movs	r4, #0
 8012fd0:	4798      	blx	r3
 8012fd2:	e7f3      	b.n	8012fbc <rcutils_format_string_limit+0x5c>

08012fd4 <rcutils_repl_str>:
 8012fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fd8:	ed2d 8b02 	vpush	{d8}
 8012fdc:	b087      	sub	sp, #28
 8012fde:	2600      	movs	r6, #0
 8012fe0:	4680      	mov	r8, r0
 8012fe2:	468a      	mov	sl, r1
 8012fe4:	9000      	str	r0, [sp, #0]
 8012fe6:	4608      	mov	r0, r1
 8012fe8:	ee08 2a10 	vmov	s16, r2
 8012fec:	4699      	mov	r9, r3
 8012fee:	2510      	movs	r5, #16
 8012ff0:	f7ed f986 	bl	8000300 <strlen>
 8012ff4:	4637      	mov	r7, r6
 8012ff6:	46b3      	mov	fp, r6
 8012ff8:	9001      	str	r0, [sp, #4]
 8012ffa:	e01e      	b.n	801303a <rcutils_repl_str+0x66>
 8012ffc:	f10b 0b01 	add.w	fp, fp, #1
 8013000:	9b01      	ldr	r3, [sp, #4]
 8013002:	455e      	cmp	r6, fp
 8013004:	eb04 0803 	add.w	r8, r4, r3
 8013008:	d211      	bcs.n	801302e <rcutils_repl_str+0x5a>
 801300a:	442e      	add	r6, r5
 801300c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8013010:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8013014:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013018:	00b1      	lsls	r1, r6, #2
 801301a:	4798      	blx	r3
 801301c:	2800      	cmp	r0, #0
 801301e:	f000 8088 	beq.w	8013132 <rcutils_repl_str+0x15e>
 8013022:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8013026:	4607      	mov	r7, r0
 8013028:	bf28      	it	cs
 801302a:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 801302e:	9a00      	ldr	r2, [sp, #0]
 8013030:	eb07 038b 	add.w	r3, r7, fp, lsl #2
 8013034:	1aa4      	subs	r4, r4, r2
 8013036:	f843 4c04 	str.w	r4, [r3, #-4]
 801303a:	4651      	mov	r1, sl
 801303c:	4640      	mov	r0, r8
 801303e:	f007 fc4b 	bl	801a8d8 <strstr>
 8013042:	4604      	mov	r4, r0
 8013044:	4638      	mov	r0, r7
 8013046:	2c00      	cmp	r4, #0
 8013048:	d1d8      	bne.n	8012ffc <rcutils_repl_str+0x28>
 801304a:	4640      	mov	r0, r8
 801304c:	f7ed f958 	bl	8000300 <strlen>
 8013050:	9b00      	ldr	r3, [sp, #0]
 8013052:	eba8 0803 	sub.w	r8, r8, r3
 8013056:	eb08 0400 	add.w	r4, r8, r0
 801305a:	9402      	str	r4, [sp, #8]
 801305c:	f1bb 0f00 	cmp.w	fp, #0
 8013060:	d045      	beq.n	80130ee <rcutils_repl_str+0x11a>
 8013062:	ee18 0a10 	vmov	r0, s16
 8013066:	f7ed f94b 	bl	8000300 <strlen>
 801306a:	9a01      	ldr	r2, [sp, #4]
 801306c:	4606      	mov	r6, r0
 801306e:	f8d9 3000 	ldr.w	r3, [r9]
 8013072:	1a82      	subs	r2, r0, r2
 8013074:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8013078:	fb0b 4202 	mla	r2, fp, r2, r4
 801307c:	1c50      	adds	r0, r2, #1
 801307e:	9205      	str	r2, [sp, #20]
 8013080:	4798      	blx	r3
 8013082:	4682      	mov	sl, r0
 8013084:	2800      	cmp	r0, #0
 8013086:	d054      	beq.n	8013132 <rcutils_repl_str+0x15e>
 8013088:	683a      	ldr	r2, [r7, #0]
 801308a:	463d      	mov	r5, r7
 801308c:	9900      	ldr	r1, [sp, #0]
 801308e:	2401      	movs	r4, #1
 8013090:	f007 fd19 	bl	801aac6 <memcpy>
 8013094:	683b      	ldr	r3, [r7, #0]
 8013096:	e9cd 7a03 	strd	r7, sl, [sp, #12]
 801309a:	eb0a 0803 	add.w	r8, sl, r3
 801309e:	ee18 7a10 	vmov	r7, s16
 80130a2:	f8dd a000 	ldr.w	sl, [sp]
 80130a6:	f8cd 9000 	str.w	r9, [sp]
 80130aa:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80130ae:	4632      	mov	r2, r6
 80130b0:	4639      	mov	r1, r7
 80130b2:	4640      	mov	r0, r8
 80130b4:	44b0      	add	r8, r6
 80130b6:	f007 fd06 	bl	801aac6 <memcpy>
 80130ba:	f855 2b04 	ldr.w	r2, [r5], #4
 80130be:	45a3      	cmp	fp, r4
 80130c0:	444a      	add	r2, r9
 80130c2:	eb0a 0102 	add.w	r1, sl, r2
 80130c6:	d02a      	beq.n	801311e <rcutils_repl_str+0x14a>
 80130c8:	6828      	ldr	r0, [r5, #0]
 80130ca:	1a82      	subs	r2, r0, r2
 80130cc:	4640      	mov	r0, r8
 80130ce:	4490      	add	r8, r2
 80130d0:	f007 fcf9 	bl	801aac6 <memcpy>
 80130d4:	1c62      	adds	r2, r4, #1
 80130d6:	45a3      	cmp	fp, r4
 80130d8:	4614      	mov	r4, r2
 80130da:	d8e8      	bhi.n	80130ae <rcutils_repl_str+0xda>
 80130dc:	f8dd 9000 	ldr.w	r9, [sp]
 80130e0:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 80130e4:	2300      	movs	r3, #0
 80130e6:	9a05      	ldr	r2, [sp, #20]
 80130e8:	f80a 3002 	strb.w	r3, [sl, r2]
 80130ec:	e00b      	b.n	8013106 <rcutils_repl_str+0x132>
 80130ee:	4620      	mov	r0, r4
 80130f0:	f8d9 3000 	ldr.w	r3, [r9]
 80130f4:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80130f8:	3001      	adds	r0, #1
 80130fa:	4798      	blx	r3
 80130fc:	4682      	mov	sl, r0
 80130fe:	b110      	cbz	r0, 8013106 <rcutils_repl_str+0x132>
 8013100:	9900      	ldr	r1, [sp, #0]
 8013102:	f007 fcd8 	bl	801aab6 <strcpy>
 8013106:	4638      	mov	r0, r7
 8013108:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801310c:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8013110:	4798      	blx	r3
 8013112:	4650      	mov	r0, sl
 8013114:	b007      	add	sp, #28
 8013116:	ecbd 8b02 	vpop	{d8}
 801311a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801311e:	9b02      	ldr	r3, [sp, #8]
 8013120:	4640      	mov	r0, r8
 8013122:	f8dd 9000 	ldr.w	r9, [sp]
 8013126:	1a9a      	subs	r2, r3, r2
 8013128:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 801312c:	f007 fccb 	bl	801aac6 <memcpy>
 8013130:	e7d8      	b.n	80130e4 <rcutils_repl_str+0x110>
 8013132:	f04f 0a00 	mov.w	sl, #0
 8013136:	e7e6      	b.n	8013106 <rcutils_repl_str+0x132>

08013138 <rcutils_snprintf>:
 8013138:	b40c      	push	{r2, r3}
 801313a:	b530      	push	{r4, r5, lr}
 801313c:	b083      	sub	sp, #12
 801313e:	ab06      	add	r3, sp, #24
 8013140:	f853 2b04 	ldr.w	r2, [r3], #4
 8013144:	9301      	str	r3, [sp, #4]
 8013146:	b1e2      	cbz	r2, 8013182 <rcutils_snprintf+0x4a>
 8013148:	fab0 f480 	clz	r4, r0
 801314c:	fab1 f581 	clz	r5, r1
 8013150:	ea50 0c01 	orrs.w	ip, r0, r1
 8013154:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8013158:	ea4f 1555 	mov.w	r5, r5, lsr #5
 801315c:	d008      	beq.n	8013170 <rcutils_snprintf+0x38>
 801315e:	b984      	cbnz	r4, 8013182 <rcutils_snprintf+0x4a>
 8013160:	b97d      	cbnz	r5, 8013182 <rcutils_snprintf+0x4a>
 8013162:	f007 fb47 	bl	801a7f4 <vsniprintf>
 8013166:	b003      	add	sp, #12
 8013168:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801316c:	b002      	add	sp, #8
 801316e:	4770      	bx	lr
 8013170:	4661      	mov	r1, ip
 8013172:	4660      	mov	r0, ip
 8013174:	f007 fb3e 	bl	801a7f4 <vsniprintf>
 8013178:	b003      	add	sp, #12
 801317a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801317e:	b002      	add	sp, #8
 8013180:	4770      	bx	lr
 8013182:	f007 fc6b 	bl	801aa5c <__errno>
 8013186:	2216      	movs	r2, #22
 8013188:	4603      	mov	r3, r0
 801318a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801318e:	601a      	str	r2, [r3, #0]
 8013190:	e7e9      	b.n	8013166 <rcutils_snprintf+0x2e>
 8013192:	bf00      	nop

08013194 <rcutils_vsnprintf>:
 8013194:	b570      	push	{r4, r5, r6, lr}
 8013196:	b1b2      	cbz	r2, 80131c6 <rcutils_vsnprintf+0x32>
 8013198:	fab0 f480 	clz	r4, r0
 801319c:	fab1 f581 	clz	r5, r1
 80131a0:	ea50 0c01 	orrs.w	ip, r0, r1
 80131a4:	ea4f 1454 	mov.w	r4, r4, lsr #5
 80131a8:	ea4f 1555 	mov.w	r5, r5, lsr #5
 80131ac:	d005      	beq.n	80131ba <rcutils_vsnprintf+0x26>
 80131ae:	b954      	cbnz	r4, 80131c6 <rcutils_vsnprintf+0x32>
 80131b0:	b94d      	cbnz	r5, 80131c6 <rcutils_vsnprintf+0x32>
 80131b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80131b6:	f007 bb1d 	b.w	801a7f4 <vsniprintf>
 80131ba:	4661      	mov	r1, ip
 80131bc:	4660      	mov	r0, ip
 80131be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80131c2:	f007 bb17 	b.w	801a7f4 <vsniprintf>
 80131c6:	f007 fc49 	bl	801aa5c <__errno>
 80131ca:	2316      	movs	r3, #22
 80131cc:	6003      	str	r3, [r0, #0]
 80131ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80131d2:	bd70      	pop	{r4, r5, r6, pc}

080131d4 <rcutils_strdup>:
 80131d4:	b084      	sub	sp, #16
 80131d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131d8:	ac07      	add	r4, sp, #28
 80131da:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80131dc:	4605      	mov	r5, r0
 80131de:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80131e2:	b1d0      	cbz	r0, 801321a <rcutils_strdup+0x46>
 80131e4:	460c      	mov	r4, r1
 80131e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80131ea:	2100      	movs	r1, #0
 80131ec:	f7ed f838 	bl	8000260 <memchr>
 80131f0:	b180      	cbz	r0, 8013214 <rcutils_strdup+0x40>
 80131f2:	1b46      	subs	r6, r0, r5
 80131f4:	1c70      	adds	r0, r6, #1
 80131f6:	4639      	mov	r1, r7
 80131f8:	47a0      	blx	r4
 80131fa:	4604      	mov	r4, r0
 80131fc:	b128      	cbz	r0, 801320a <rcutils_strdup+0x36>
 80131fe:	4632      	mov	r2, r6
 8013200:	4629      	mov	r1, r5
 8013202:	f007 fc60 	bl	801aac6 <memcpy>
 8013206:	2300      	movs	r3, #0
 8013208:	55a3      	strb	r3, [r4, r6]
 801320a:	4620      	mov	r0, r4
 801320c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013210:	b004      	add	sp, #16
 8013212:	4770      	bx	lr
 8013214:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8013218:	e7ed      	b.n	80131f6 <rcutils_strdup+0x22>
 801321a:	4604      	mov	r4, r0
 801321c:	e7f5      	b.n	801320a <rcutils_strdup+0x36>
 801321e:	bf00      	nop

08013220 <rcutils_strndup>:
 8013220:	b082      	sub	sp, #8
 8013222:	b570      	push	{r4, r5, r6, lr}
 8013224:	ac04      	add	r4, sp, #16
 8013226:	4606      	mov	r6, r0
 8013228:	e884 000c 	stmia.w	r4, {r2, r3}
 801322c:	b1b8      	cbz	r0, 801325e <rcutils_strndup+0x3e>
 801322e:	460c      	mov	r4, r1
 8013230:	460a      	mov	r2, r1
 8013232:	2100      	movs	r1, #0
 8013234:	f7ed f814 	bl	8000260 <memchr>
 8013238:	b100      	cbz	r0, 801323c <rcutils_strndup+0x1c>
 801323a:	1b84      	subs	r4, r0, r6
 801323c:	9b04      	ldr	r3, [sp, #16]
 801323e:	1c60      	adds	r0, r4, #1
 8013240:	9908      	ldr	r1, [sp, #32]
 8013242:	4798      	blx	r3
 8013244:	4605      	mov	r5, r0
 8013246:	b128      	cbz	r0, 8013254 <rcutils_strndup+0x34>
 8013248:	4622      	mov	r2, r4
 801324a:	4631      	mov	r1, r6
 801324c:	f007 fc3b 	bl	801aac6 <memcpy>
 8013250:	2300      	movs	r3, #0
 8013252:	552b      	strb	r3, [r5, r4]
 8013254:	4628      	mov	r0, r5
 8013256:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801325a:	b002      	add	sp, #8
 801325c:	4770      	bx	lr
 801325e:	4605      	mov	r5, r0
 8013260:	e7f8      	b.n	8013254 <rcutils_strndup+0x34>
 8013262:	bf00      	nop

08013264 <rcutils_get_zero_initialized_string_map>:
 8013264:	2000      	movs	r0, #0
 8013266:	4b01      	ldr	r3, [pc, #4]	; (801326c <rcutils_get_zero_initialized_string_map+0x8>)
 8013268:	6018      	str	r0, [r3, #0]
 801326a:	4770      	bx	lr
 801326c:	2000ba90 	.word	0x2000ba90

08013270 <rcutils_string_map_reserve>:
 8013270:	2800      	cmp	r0, #0
 8013272:	d03e      	beq.n	80132f2 <rcutils_string_map_reserve+0x82>
 8013274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013276:	6805      	ldr	r5, [r0, #0]
 8013278:	4606      	mov	r6, r0
 801327a:	460c      	mov	r4, r1
 801327c:	b12d      	cbz	r5, 801328a <rcutils_string_map_reserve+0x1a>
 801327e:	68ab      	ldr	r3, [r5, #8]
 8013280:	42a3      	cmp	r3, r4
 8013282:	d904      	bls.n	801328e <rcutils_string_map_reserve+0x1e>
 8013284:	461c      	mov	r4, r3
 8013286:	2d00      	cmp	r5, #0
 8013288:	d1f9      	bne.n	801327e <rcutils_string_map_reserve+0xe>
 801328a:	201f      	movs	r0, #31
 801328c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801328e:	686b      	ldr	r3, [r5, #4]
 8013290:	42a3      	cmp	r3, r4
 8013292:	d02a      	beq.n	80132ea <rcutils_string_map_reserve+0x7a>
 8013294:	69e9      	ldr	r1, [r5, #28]
 8013296:	b304      	cbz	r4, 80132da <rcutils_string_map_reserve+0x6a>
 8013298:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
 801329c:	d227      	bcs.n	80132ee <rcutils_string_map_reserve+0x7e>
 801329e:	00e7      	lsls	r7, r4, #3
 80132a0:	460a      	mov	r2, r1
 80132a2:	696b      	ldr	r3, [r5, #20]
 80132a4:	6828      	ldr	r0, [r5, #0]
 80132a6:	4639      	mov	r1, r7
 80132a8:	4798      	blx	r3
 80132aa:	b300      	cbz	r0, 80132ee <rcutils_string_map_reserve+0x7e>
 80132ac:	6835      	ldr	r5, [r6, #0]
 80132ae:	686a      	ldr	r2, [r5, #4]
 80132b0:	6028      	str	r0, [r5, #0]
 80132b2:	42a2      	cmp	r2, r4
 80132b4:	d216      	bcs.n	80132e4 <rcutils_string_map_reserve+0x74>
 80132b6:	43d1      	mvns	r1, r2
 80132b8:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
 80132bc:	4421      	add	r1, r4
 80132be:	2909      	cmp	r1, #9
 80132c0:	d919      	bls.n	80132f6 <rcutils_string_map_reserve+0x86>
 80132c2:	0759      	lsls	r1, r3, #29
 80132c4:	d117      	bne.n	80132f6 <rcutils_string_map_reserve+0x86>
 80132c6:	1aa1      	subs	r1, r4, r2
 80132c8:	2600      	movs	r6, #0
 80132ca:	2200      	movs	r2, #0
 80132cc:	2700      	movs	r7, #0
 80132ce:	3201      	adds	r2, #1
 80132d0:	4291      	cmp	r1, r2
 80132d2:	e8e3 6702 	strd	r6, r7, [r3], #8
 80132d6:	d8fa      	bhi.n	80132ce <rcutils_string_map_reserve+0x5e>
 80132d8:	e004      	b.n	80132e4 <rcutils_string_map_reserve+0x74>
 80132da:	692b      	ldr	r3, [r5, #16]
 80132dc:	6828      	ldr	r0, [r5, #0]
 80132de:	4798      	blx	r3
 80132e0:	6835      	ldr	r5, [r6, #0]
 80132e2:	602c      	str	r4, [r5, #0]
 80132e4:	2000      	movs	r0, #0
 80132e6:	606c      	str	r4, [r5, #4]
 80132e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132ea:	2000      	movs	r0, #0
 80132ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132ee:	200a      	movs	r0, #10
 80132f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132f2:	200b      	movs	r0, #11
 80132f4:	4770      	bx	lr
 80132f6:	4438      	add	r0, r7
 80132f8:	2200      	movs	r2, #0
 80132fa:	e9c3 2200 	strd	r2, r2, [r3]
 80132fe:	3308      	adds	r3, #8
 8013300:	4283      	cmp	r3, r0
 8013302:	d1fa      	bne.n	80132fa <rcutils_string_map_reserve+0x8a>
 8013304:	e7ee      	b.n	80132e4 <rcutils_string_map_reserve+0x74>
 8013306:	bf00      	nop

08013308 <rcutils_string_map_init>:
 8013308:	b082      	sub	sp, #8
 801330a:	b570      	push	{r4, r5, r6, lr}
 801330c:	ac04      	add	r4, sp, #16
 801330e:	e884 000c 	stmia.w	r4, {r2, r3}
 8013312:	b378      	cbz	r0, 8013374 <rcutils_string_map_init+0x6c>
 8013314:	6806      	ldr	r6, [r0, #0]
 8013316:	4604      	mov	r4, r0
 8013318:	b12e      	cbz	r6, 8013326 <rcutils_string_map_init+0x1e>
 801331a:	251e      	movs	r5, #30
 801331c:	4628      	mov	r0, r5
 801331e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013322:	b002      	add	sp, #8
 8013324:	4770      	bx	lr
 8013326:	a804      	add	r0, sp, #16
 8013328:	460d      	mov	r5, r1
 801332a:	f7f9 fe21 	bl	800cf70 <rcutils_allocator_is_valid>
 801332e:	b308      	cbz	r0, 8013374 <rcutils_string_map_init+0x6c>
 8013330:	9b04      	ldr	r3, [sp, #16]
 8013332:	2020      	movs	r0, #32
 8013334:	9908      	ldr	r1, [sp, #32]
 8013336:	4798      	blx	r3
 8013338:	6020      	str	r0, [r4, #0]
 801333a:	b308      	cbz	r0, 8013380 <rcutils_string_map_init+0x78>
 801333c:	f10d 0e10 	add.w	lr, sp, #16
 8013340:	6086      	str	r6, [r0, #8]
 8013342:	f100 0c0c 	add.w	ip, r0, #12
 8013346:	e9c0 6600 	strd	r6, r6, [r0]
 801334a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801334e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013352:	f8de 3000 	ldr.w	r3, [lr]
 8013356:	4629      	mov	r1, r5
 8013358:	4620      	mov	r0, r4
 801335a:	f8cc 3000 	str.w	r3, [ip]
 801335e:	f7ff ff87 	bl	8013270 <rcutils_string_map_reserve>
 8013362:	4605      	mov	r5, r0
 8013364:	2800      	cmp	r0, #0
 8013366:	d0d9      	beq.n	801331c <rcutils_string_map_init+0x14>
 8013368:	9b05      	ldr	r3, [sp, #20]
 801336a:	9908      	ldr	r1, [sp, #32]
 801336c:	6820      	ldr	r0, [r4, #0]
 801336e:	4798      	blx	r3
 8013370:	6026      	str	r6, [r4, #0]
 8013372:	e7d3      	b.n	801331c <rcutils_string_map_init+0x14>
 8013374:	250b      	movs	r5, #11
 8013376:	4628      	mov	r0, r5
 8013378:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801337c:	b002      	add	sp, #8
 801337e:	4770      	bx	lr
 8013380:	250a      	movs	r5, #10
 8013382:	e7cb      	b.n	801331c <rcutils_string_map_init+0x14>

08013384 <rcutils_string_map_fini>:
 8013384:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013388:	b083      	sub	sp, #12
 801338a:	2800      	cmp	r0, #0
 801338c:	d03e      	beq.n	801340c <rcutils_string_map_fini+0x88>
 801338e:	6804      	ldr	r4, [r0, #0]
 8013390:	4606      	mov	r6, r0
 8013392:	2c00      	cmp	r4, #0
 8013394:	d036      	beq.n	8013404 <rcutils_string_map_fini+0x80>
 8013396:	6863      	ldr	r3, [r4, #4]
 8013398:	b34b      	cbz	r3, 80133ee <rcutils_string_map_fini+0x6a>
 801339a:	2500      	movs	r5, #0
 801339c:	6822      	ldr	r2, [r4, #0]
 801339e:	462f      	mov	r7, r5
 80133a0:	f852 0035 	ldr.w	r0, [r2, r5, lsl #3]
 80133a4:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 80133a8:	b1f0      	cbz	r0, 80133e8 <rcutils_string_map_fini+0x64>
 80133aa:	69e1      	ldr	r1, [r4, #28]
 80133ac:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80133b0:	9101      	str	r1, [sp, #4]
 80133b2:	47c8      	blx	r9
 80133b4:	6823      	ldr	r3, [r4, #0]
 80133b6:	9901      	ldr	r1, [sp, #4]
 80133b8:	eb03 0208 	add.w	r2, r3, r8
 80133bc:	f843 7035 	str.w	r7, [r3, r5, lsl #3]
 80133c0:	3501      	adds	r5, #1
 80133c2:	6850      	ldr	r0, [r2, #4]
 80133c4:	47c8      	blx	r9
 80133c6:	68a3      	ldr	r3, [r4, #8]
 80133c8:	6822      	ldr	r2, [r4, #0]
 80133ca:	3b01      	subs	r3, #1
 80133cc:	4442      	add	r2, r8
 80133ce:	6057      	str	r7, [r2, #4]
 80133d0:	60a3      	str	r3, [r4, #8]
 80133d2:	6834      	ldr	r4, [r6, #0]
 80133d4:	6863      	ldr	r3, [r4, #4]
 80133d6:	429d      	cmp	r5, r3
 80133d8:	d209      	bcs.n	80133ee <rcutils_string_map_fini+0x6a>
 80133da:	6822      	ldr	r2, [r4, #0]
 80133dc:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 80133e0:	f852 0035 	ldr.w	r0, [r2, r5, lsl #3]
 80133e4:	2800      	cmp	r0, #0
 80133e6:	d1e0      	bne.n	80133aa <rcutils_string_map_fini+0x26>
 80133e8:	3501      	adds	r5, #1
 80133ea:	429d      	cmp	r5, r3
 80133ec:	d3d8      	bcc.n	80133a0 <rcutils_string_map_fini+0x1c>
 80133ee:	2100      	movs	r1, #0
 80133f0:	4630      	mov	r0, r6
 80133f2:	f7ff ff3d 	bl	8013270 <rcutils_string_map_reserve>
 80133f6:	4604      	mov	r4, r0
 80133f8:	b920      	cbnz	r0, 8013404 <rcutils_string_map_fini+0x80>
 80133fa:	6830      	ldr	r0, [r6, #0]
 80133fc:	6903      	ldr	r3, [r0, #16]
 80133fe:	69c1      	ldr	r1, [r0, #28]
 8013400:	4798      	blx	r3
 8013402:	6034      	str	r4, [r6, #0]
 8013404:	4620      	mov	r0, r4
 8013406:	b003      	add	sp, #12
 8013408:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801340c:	240b      	movs	r4, #11
 801340e:	4620      	mov	r0, r4
 8013410:	b003      	add	sp, #12
 8013412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013416:	bf00      	nop

08013418 <rcutils_string_map_getn>:
 8013418:	b338      	cbz	r0, 801346a <rcutils_string_map_getn+0x52>
 801341a:	6803      	ldr	r3, [r0, #0]
 801341c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013420:	4688      	mov	r8, r1
 8013422:	b1d9      	cbz	r1, 801345c <rcutils_string_map_getn+0x44>
 8013424:	fab3 f483 	clz	r4, r3
 8013428:	0964      	lsrs	r4, r4, #5
 801342a:	b1bb      	cbz	r3, 801345c <rcutils_string_map_getn+0x44>
 801342c:	4691      	mov	r9, r2
 801342e:	e9d3 7600 	ldrd	r7, r6, [r3]
 8013432:	b19e      	cbz	r6, 801345c <rcutils_string_map_getn+0x44>
 8013434:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
 8013438:	eb07 0ac4 	add.w	sl, r7, r4, lsl #3
 801343c:	3401      	adds	r4, #1
 801343e:	4628      	mov	r0, r5
 8013440:	b155      	cbz	r5, 8013458 <rcutils_string_map_getn+0x40>
 8013442:	f7ec ff5d 	bl	8000300 <strlen>
 8013446:	4602      	mov	r2, r0
 8013448:	4629      	mov	r1, r5
 801344a:	4640      	mov	r0, r8
 801344c:	454a      	cmp	r2, r9
 801344e:	bf38      	it	cc
 8013450:	464a      	movcc	r2, r9
 8013452:	f007 fa1c 	bl	801a88e <strncmp>
 8013456:	b120      	cbz	r0, 8013462 <rcutils_string_map_getn+0x4a>
 8013458:	42a6      	cmp	r6, r4
 801345a:	d1eb      	bne.n	8013434 <rcutils_string_map_getn+0x1c>
 801345c:	2000      	movs	r0, #0
 801345e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013462:	f8da 0004 	ldr.w	r0, [sl, #4]
 8013466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801346a:	4770      	bx	lr
 801346c:	0000      	movs	r0, r0
	...

08013470 <rmw_get_zero_initialized_context>:
 8013470:	b510      	push	{r4, lr}
 8013472:	4604      	mov	r4, r0
 8013474:	3010      	adds	r0, #16
 8013476:	f000 f80f 	bl	8013498 <rmw_get_zero_initialized_init_options>
 801347a:	2300      	movs	r3, #0
 801347c:	4620      	mov	r0, r4
 801347e:	60a3      	str	r3, [r4, #8]
 8013480:	66a3      	str	r3, [r4, #104]	; 0x68
 8013482:	66e3      	str	r3, [r4, #108]	; 0x6c
 8013484:	ed9f 7b02 	vldr	d7, [pc, #8]	; 8013490 <rmw_get_zero_initialized_context+0x20>
 8013488:	ed84 7b00 	vstr	d7, [r4]
 801348c:	bd10      	pop	{r4, pc}
 801348e:	bf00      	nop
	...

08013498 <rmw_get_zero_initialized_init_options>:
 8013498:	b510      	push	{r4, lr}
 801349a:	4604      	mov	r4, r0
 801349c:	2258      	movs	r2, #88	; 0x58
 801349e:	2100      	movs	r1, #0
 80134a0:	f007 f9e0 	bl	801a864 <memset>
 80134a4:	f104 0010 	add.w	r0, r4, #16
 80134a8:	f000 f80a 	bl	80134c0 <rmw_get_default_security_options>
 80134ac:	f104 001c 	add.w	r0, r4, #28
 80134b0:	f005 fd54 	bl	8018f5c <rmw_get_zero_initialized_discovery_options>
 80134b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80134b8:	4620      	mov	r0, r4
 80134ba:	60e3      	str	r3, [r4, #12]
 80134bc:	bd10      	pop	{r4, pc}
 80134be:	bf00      	nop

080134c0 <rmw_get_default_security_options>:
 80134c0:	2200      	movs	r2, #0
 80134c2:	7002      	strb	r2, [r0, #0]
 80134c4:	6042      	str	r2, [r0, #4]
 80134c6:	4770      	bx	lr

080134c8 <rmw_get_zero_initialized_message_info>:
 80134c8:	b510      	push	{r4, lr}
 80134ca:	4604      	mov	r4, r0
 80134cc:	2238      	movs	r2, #56	; 0x38
 80134ce:	2100      	movs	r1, #0
 80134d0:	f007 f9c8 	bl	801a864 <memset>
 80134d4:	4620      	mov	r0, r4
 80134d6:	bd10      	pop	{r4, pc}

080134d8 <rmw_validate_full_topic_name>:
 80134d8:	2800      	cmp	r0, #0
 80134da:	d05d      	beq.n	8013598 <rmw_validate_full_topic_name+0xc0>
 80134dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134e0:	460d      	mov	r5, r1
 80134e2:	2900      	cmp	r1, #0
 80134e4:	d05a      	beq.n	801359c <rmw_validate_full_topic_name+0xc4>
 80134e6:	4604      	mov	r4, r0
 80134e8:	4616      	mov	r6, r2
 80134ea:	f7ec ff09 	bl	8000300 <strlen>
 80134ee:	b150      	cbz	r0, 8013506 <rmw_validate_full_topic_name+0x2e>
 80134f0:	7823      	ldrb	r3, [r4, #0]
 80134f2:	2b2f      	cmp	r3, #47	; 0x2f
 80134f4:	d00e      	beq.n	8013514 <rmw_validate_full_topic_name+0x3c>
 80134f6:	2302      	movs	r3, #2
 80134f8:	602b      	str	r3, [r5, #0]
 80134fa:	b146      	cbz	r6, 801350e <rmw_validate_full_topic_name+0x36>
 80134fc:	2300      	movs	r3, #0
 80134fe:	4618      	mov	r0, r3
 8013500:	6033      	str	r3, [r6, #0]
 8013502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013506:	2301      	movs	r3, #1
 8013508:	602b      	str	r3, [r5, #0]
 801350a:	2e00      	cmp	r6, #0
 801350c:	d1f6      	bne.n	80134fc <rmw_validate_full_topic_name+0x24>
 801350e:	2000      	movs	r0, #0
 8013510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013514:	1e43      	subs	r3, r0, #1
 8013516:	5ce2      	ldrb	r2, [r4, r3]
 8013518:	2a2f      	cmp	r2, #47	; 0x2f
 801351a:	d041      	beq.n	80135a0 <rmw_validate_full_topic_name+0xc8>
 801351c:	1e62      	subs	r2, r4, #1
 801351e:	f1c4 0e01 	rsb	lr, r4, #1
 8013522:	eb02 0800 	add.w	r8, r2, r0
 8013526:	eb0e 0702 	add.w	r7, lr, r2
 801352a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801352e:	f023 0120 	bic.w	r1, r3, #32
 8013532:	f1a3 0c2f 	sub.w	ip, r3, #47	; 0x2f
 8013536:	3941      	subs	r1, #65	; 0x41
 8013538:	2919      	cmp	r1, #25
 801353a:	d90f      	bls.n	801355c <rmw_validate_full_topic_name+0x84>
 801353c:	f1bc 0f0a 	cmp.w	ip, #10
 8013540:	d90c      	bls.n	801355c <rmw_validate_full_topic_name+0x84>
 8013542:	f1a3 035f 	sub.w	r3, r3, #95	; 0x5f
 8013546:	fab3 f383 	clz	r3, r3
 801354a:	095b      	lsrs	r3, r3, #5
 801354c:	b933      	cbnz	r3, 801355c <rmw_validate_full_topic_name+0x84>
 801354e:	2204      	movs	r2, #4
 8013550:	602a      	str	r2, [r5, #0]
 8013552:	2e00      	cmp	r6, #0
 8013554:	d0db      	beq.n	801350e <rmw_validate_full_topic_name+0x36>
 8013556:	4618      	mov	r0, r3
 8013558:	6037      	str	r7, [r6, #0]
 801355a:	e7d2      	b.n	8013502 <rmw_validate_full_topic_name+0x2a>
 801355c:	4542      	cmp	r2, r8
 801355e:	d1e2      	bne.n	8013526 <rmw_validate_full_topic_name+0x4e>
 8013560:	2301      	movs	r3, #1
 8013562:	4f1a      	ldr	r7, [pc, #104]	; (80135cc <rmw_validate_full_topic_name+0xf4>)
 8013564:	e004      	b.n	8013570 <rmw_validate_full_topic_name+0x98>
 8013566:	4298      	cmp	r0, r3
 8013568:	f104 0401 	add.w	r4, r4, #1
 801356c:	4613      	mov	r3, r2
 801356e:	d91c      	bls.n	80135aa <rmw_validate_full_topic_name+0xd2>
 8013570:	4298      	cmp	r0, r3
 8013572:	f103 0201 	add.w	r2, r3, #1
 8013576:	d0f6      	beq.n	8013566 <rmw_validate_full_topic_name+0x8e>
 8013578:	7821      	ldrb	r1, [r4, #0]
 801357a:	292f      	cmp	r1, #47	; 0x2f
 801357c:	d1f3      	bne.n	8013566 <rmw_validate_full_topic_name+0x8e>
 801357e:	7861      	ldrb	r1, [r4, #1]
 8013580:	292f      	cmp	r1, #47	; 0x2f
 8013582:	d01e      	beq.n	80135c2 <rmw_validate_full_topic_name+0xea>
 8013584:	5dc9      	ldrb	r1, [r1, r7]
 8013586:	0749      	lsls	r1, r1, #29
 8013588:	d5ed      	bpl.n	8013566 <rmw_validate_full_topic_name+0x8e>
 801358a:	2206      	movs	r2, #6
 801358c:	602a      	str	r2, [r5, #0]
 801358e:	2e00      	cmp	r6, #0
 8013590:	d0bd      	beq.n	801350e <rmw_validate_full_topic_name+0x36>
 8013592:	2000      	movs	r0, #0
 8013594:	6033      	str	r3, [r6, #0]
 8013596:	e7b4      	b.n	8013502 <rmw_validate_full_topic_name+0x2a>
 8013598:	200b      	movs	r0, #11
 801359a:	4770      	bx	lr
 801359c:	200b      	movs	r0, #11
 801359e:	e7b0      	b.n	8013502 <rmw_validate_full_topic_name+0x2a>
 80135a0:	2203      	movs	r2, #3
 80135a2:	602a      	str	r2, [r5, #0]
 80135a4:	2e00      	cmp	r6, #0
 80135a6:	d1f4      	bne.n	8013592 <rmw_validate_full_topic_name+0xba>
 80135a8:	e7b1      	b.n	801350e <rmw_validate_full_topic_name+0x36>
 80135aa:	28f7      	cmp	r0, #247	; 0xf7
 80135ac:	d803      	bhi.n	80135b6 <rmw_validate_full_topic_name+0xde>
 80135ae:	2300      	movs	r3, #0
 80135b0:	4618      	mov	r0, r3
 80135b2:	602b      	str	r3, [r5, #0]
 80135b4:	e7a5      	b.n	8013502 <rmw_validate_full_topic_name+0x2a>
 80135b6:	2307      	movs	r3, #7
 80135b8:	602b      	str	r3, [r5, #0]
 80135ba:	2e00      	cmp	r6, #0
 80135bc:	d0a7      	beq.n	801350e <rmw_validate_full_topic_name+0x36>
 80135be:	23f6      	movs	r3, #246	; 0xf6
 80135c0:	e7e7      	b.n	8013592 <rmw_validate_full_topic_name+0xba>
 80135c2:	2205      	movs	r2, #5
 80135c4:	602a      	str	r2, [r5, #0]
 80135c6:	2e00      	cmp	r6, #0
 80135c8:	d1e3      	bne.n	8013592 <rmw_validate_full_topic_name+0xba>
 80135ca:	e7a0      	b.n	801350e <rmw_validate_full_topic_name+0x36>
 80135cc:	0801d2b8 	.word	0x0801d2b8

080135d0 <rmw_validate_namespace_with_size>:
 80135d0:	2800      	cmp	r0, #0
 80135d2:	d043      	beq.n	801365c <rmw_validate_namespace_with_size+0x8c>
 80135d4:	b570      	push	{r4, r5, r6, lr}
 80135d6:	4614      	mov	r4, r2
 80135d8:	b0c2      	sub	sp, #264	; 0x108
 80135da:	b32a      	cbz	r2, 8013628 <rmw_validate_namespace_with_size+0x58>
 80135dc:	2901      	cmp	r1, #1
 80135de:	460d      	mov	r5, r1
 80135e0:	461e      	mov	r6, r3
 80135e2:	d102      	bne.n	80135ea <rmw_validate_namespace_with_size+0x1a>
 80135e4:	7803      	ldrb	r3, [r0, #0]
 80135e6:	2b2f      	cmp	r3, #47	; 0x2f
 80135e8:	d012      	beq.n	8013610 <rmw_validate_namespace_with_size+0x40>
 80135ea:	aa01      	add	r2, sp, #4
 80135ec:	4669      	mov	r1, sp
 80135ee:	f7ff ff73 	bl	80134d8 <rmw_validate_full_topic_name>
 80135f2:	b980      	cbnz	r0, 8013616 <rmw_validate_namespace_with_size+0x46>
 80135f4:	9a00      	ldr	r2, [sp, #0]
 80135f6:	b14a      	cbz	r2, 801360c <rmw_validate_namespace_with_size+0x3c>
 80135f8:	2a07      	cmp	r2, #7
 80135fa:	d007      	beq.n	801360c <rmw_validate_namespace_with_size+0x3c>
 80135fc:	1e53      	subs	r3, r2, #1
 80135fe:	2b05      	cmp	r3, #5
 8013600:	d82e      	bhi.n	8013660 <rmw_validate_namespace_with_size+0x90>
 8013602:	e8df f003 	tbb	[pc, r3]
 8013606:	1f1c      	.short	0x1f1c
 8013608:	14282522 	.word	0x14282522
 801360c:	2df5      	cmp	r5, #245	; 0xf5
 801360e:	d804      	bhi.n	801361a <rmw_validate_namespace_with_size+0x4a>
 8013610:	2300      	movs	r3, #0
 8013612:	4618      	mov	r0, r3
 8013614:	6023      	str	r3, [r4, #0]
 8013616:	b042      	add	sp, #264	; 0x108
 8013618:	bd70      	pop	{r4, r5, r6, pc}
 801361a:	2307      	movs	r3, #7
 801361c:	6023      	str	r3, [r4, #0]
 801361e:	2e00      	cmp	r6, #0
 8013620:	d0f9      	beq.n	8013616 <rmw_validate_namespace_with_size+0x46>
 8013622:	23f4      	movs	r3, #244	; 0xf4
 8013624:	6033      	str	r3, [r6, #0]
 8013626:	e7f6      	b.n	8013616 <rmw_validate_namespace_with_size+0x46>
 8013628:	200b      	movs	r0, #11
 801362a:	b042      	add	sp, #264	; 0x108
 801362c:	bd70      	pop	{r4, r5, r6, pc}
 801362e:	2306      	movs	r3, #6
 8013630:	6023      	str	r3, [r4, #0]
 8013632:	2e00      	cmp	r6, #0
 8013634:	d0ef      	beq.n	8013616 <rmw_validate_namespace_with_size+0x46>
 8013636:	9b01      	ldr	r3, [sp, #4]
 8013638:	6033      	str	r3, [r6, #0]
 801363a:	b042      	add	sp, #264	; 0x108
 801363c:	bd70      	pop	{r4, r5, r6, pc}
 801363e:	2301      	movs	r3, #1
 8013640:	6023      	str	r3, [r4, #0]
 8013642:	e7f6      	b.n	8013632 <rmw_validate_namespace_with_size+0x62>
 8013644:	2302      	movs	r3, #2
 8013646:	6023      	str	r3, [r4, #0]
 8013648:	e7f3      	b.n	8013632 <rmw_validate_namespace_with_size+0x62>
 801364a:	2303      	movs	r3, #3
 801364c:	6023      	str	r3, [r4, #0]
 801364e:	e7f0      	b.n	8013632 <rmw_validate_namespace_with_size+0x62>
 8013650:	2304      	movs	r3, #4
 8013652:	6023      	str	r3, [r4, #0]
 8013654:	e7ed      	b.n	8013632 <rmw_validate_namespace_with_size+0x62>
 8013656:	2305      	movs	r3, #5
 8013658:	6023      	str	r3, [r4, #0]
 801365a:	e7ea      	b.n	8013632 <rmw_validate_namespace_with_size+0x62>
 801365c:	200b      	movs	r0, #11
 801365e:	4770      	bx	lr
 8013660:	4613      	mov	r3, r2
 8013662:	f44f 7180 	mov.w	r1, #256	; 0x100
 8013666:	4a03      	ldr	r2, [pc, #12]	; (8013674 <rmw_validate_namespace_with_size+0xa4>)
 8013668:	a802      	add	r0, sp, #8
 801366a:	f7ff fd65 	bl	8013138 <rcutils_snprintf>
 801366e:	2001      	movs	r0, #1
 8013670:	e7d1      	b.n	8013616 <rmw_validate_namespace_with_size+0x46>
 8013672:	bf00      	nop
 8013674:	0801c974 	.word	0x0801c974

08013678 <rmw_validate_namespace>:
 8013678:	b168      	cbz	r0, 8013696 <rmw_validate_namespace+0x1e>
 801367a:	b570      	push	{r4, r5, r6, lr}
 801367c:	460d      	mov	r5, r1
 801367e:	4616      	mov	r6, r2
 8013680:	4604      	mov	r4, r0
 8013682:	f7ec fe3d 	bl	8000300 <strlen>
 8013686:	4633      	mov	r3, r6
 8013688:	4601      	mov	r1, r0
 801368a:	462a      	mov	r2, r5
 801368c:	4620      	mov	r0, r4
 801368e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013692:	f7ff bf9d 	b.w	80135d0 <rmw_validate_namespace_with_size>
 8013696:	200b      	movs	r0, #11
 8013698:	4770      	bx	lr
 801369a:	bf00      	nop

0801369c <rmw_namespace_validation_result_string>:
 801369c:	2807      	cmp	r0, #7
 801369e:	d803      	bhi.n	80136a8 <rmw_namespace_validation_result_string+0xc>
 80136a0:	4b02      	ldr	r3, [pc, #8]	; (80136ac <rmw_namespace_validation_result_string+0x10>)
 80136a2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80136a6:	4770      	bx	lr
 80136a8:	4801      	ldr	r0, [pc, #4]	; (80136b0 <rmw_namespace_validation_result_string+0x14>)
 80136aa:	4770      	bx	lr
 80136ac:	0801cb6c 	.word	0x0801cb6c
 80136b0:	0801c9c4 	.word	0x0801c9c4

080136b4 <rmw_validate_node_name>:
 80136b4:	2800      	cmp	r0, #0
 80136b6:	d042      	beq.n	801373e <rmw_validate_node_name+0x8a>
 80136b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136bc:	460d      	mov	r5, r1
 80136be:	2900      	cmp	r1, #0
 80136c0:	d03f      	beq.n	8013742 <rmw_validate_node_name+0x8e>
 80136c2:	4604      	mov	r4, r0
 80136c4:	4616      	mov	r6, r2
 80136c6:	f7ec fe1b 	bl	8000300 <strlen>
 80136ca:	b310      	cbz	r0, 8013712 <rmw_validate_node_name+0x5e>
 80136cc:	1e63      	subs	r3, r4, #1
 80136ce:	f1c4 0101 	rsb	r1, r4, #1
 80136d2:	eb03 0800 	add.w	r8, r3, r0
 80136d6:	18cf      	adds	r7, r1, r3
 80136d8:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 80136dc:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 80136e0:	f02e 0c20 	bic.w	ip, lr, #32
 80136e4:	2a09      	cmp	r2, #9
 80136e6:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 80136ea:	d905      	bls.n	80136f8 <rmw_validate_node_name+0x44>
 80136ec:	f1bc 0f19 	cmp.w	ip, #25
 80136f0:	d902      	bls.n	80136f8 <rmw_validate_node_name+0x44>
 80136f2:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 80136f6:	d114      	bne.n	8013722 <rmw_validate_node_name+0x6e>
 80136f8:	4598      	cmp	r8, r3
 80136fa:	d1ec      	bne.n	80136d6 <rmw_validate_node_name+0x22>
 80136fc:	7822      	ldrb	r2, [r4, #0]
 80136fe:	4b16      	ldr	r3, [pc, #88]	; (8013758 <rmw_validate_node_name+0xa4>)
 8013700:	5cd3      	ldrb	r3, [r2, r3]
 8013702:	f013 0304 	ands.w	r3, r3, #4
 8013706:	d113      	bne.n	8013730 <rmw_validate_node_name+0x7c>
 8013708:	28ff      	cmp	r0, #255	; 0xff
 801370a:	d81c      	bhi.n	8013746 <rmw_validate_node_name+0x92>
 801370c:	4618      	mov	r0, r3
 801370e:	602b      	str	r3, [r5, #0]
 8013710:	e00c      	b.n	801372c <rmw_validate_node_name+0x78>
 8013712:	2301      	movs	r3, #1
 8013714:	602b      	str	r3, [r5, #0]
 8013716:	b17e      	cbz	r6, 8013738 <rmw_validate_node_name+0x84>
 8013718:	2300      	movs	r3, #0
 801371a:	4618      	mov	r0, r3
 801371c:	6033      	str	r3, [r6, #0]
 801371e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013722:	2302      	movs	r3, #2
 8013724:	602b      	str	r3, [r5, #0]
 8013726:	b13e      	cbz	r6, 8013738 <rmw_validate_node_name+0x84>
 8013728:	2000      	movs	r0, #0
 801372a:	6037      	str	r7, [r6, #0]
 801372c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013730:	2303      	movs	r3, #3
 8013732:	602b      	str	r3, [r5, #0]
 8013734:	2e00      	cmp	r6, #0
 8013736:	d1ef      	bne.n	8013718 <rmw_validate_node_name+0x64>
 8013738:	2000      	movs	r0, #0
 801373a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801373e:	200b      	movs	r0, #11
 8013740:	4770      	bx	lr
 8013742:	200b      	movs	r0, #11
 8013744:	e7f2      	b.n	801372c <rmw_validate_node_name+0x78>
 8013746:	2204      	movs	r2, #4
 8013748:	602a      	str	r2, [r5, #0]
 801374a:	2e00      	cmp	r6, #0
 801374c:	d0f4      	beq.n	8013738 <rmw_validate_node_name+0x84>
 801374e:	22fe      	movs	r2, #254	; 0xfe
 8013750:	4618      	mov	r0, r3
 8013752:	6032      	str	r2, [r6, #0]
 8013754:	e7ea      	b.n	801372c <rmw_validate_node_name+0x78>
 8013756:	bf00      	nop
 8013758:	0801d2b8 	.word	0x0801d2b8

0801375c <rmw_node_name_validation_result_string>:
 801375c:	2804      	cmp	r0, #4
 801375e:	d803      	bhi.n	8013768 <rmw_node_name_validation_result_string+0xc>
 8013760:	4b02      	ldr	r3, [pc, #8]	; (801376c <rmw_node_name_validation_result_string+0x10>)
 8013762:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8013766:	4770      	bx	lr
 8013768:	4801      	ldr	r0, [pc, #4]	; (8013770 <rmw_node_name_validation_result_string+0x14>)
 801376a:	4770      	bx	lr
 801376c:	0801cc78 	.word	0x0801cc78
 8013770:	0801cb8c 	.word	0x0801cb8c

08013774 <rmw_destroy_client>:
 8013774:	b570      	push	{r4, r5, r6, lr}
 8013776:	b128      	cbz	r0, 8013784 <rmw_destroy_client+0x10>
 8013778:	4604      	mov	r4, r0
 801377a:	6800      	ldr	r0, [r0, #0]
 801377c:	460d      	mov	r5, r1
 801377e:	f001 fc99 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 8013782:	b910      	cbnz	r0, 801378a <rmw_destroy_client+0x16>
 8013784:	2401      	movs	r4, #1
 8013786:	4620      	mov	r0, r4
 8013788:	bd70      	pop	{r4, r5, r6, pc}
 801378a:	6863      	ldr	r3, [r4, #4]
 801378c:	2b00      	cmp	r3, #0
 801378e:	d0f9      	beq.n	8013784 <rmw_destroy_client+0x10>
 8013790:	2d00      	cmp	r5, #0
 8013792:	d0f7      	beq.n	8013784 <rmw_destroy_client+0x10>
 8013794:	6828      	ldr	r0, [r5, #0]
 8013796:	f001 fc8d 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 801379a:	2800      	cmp	r0, #0
 801379c:	d0f2      	beq.n	8013784 <rmw_destroy_client+0x10>
 801379e:	686e      	ldr	r6, [r5, #4]
 80137a0:	2e00      	cmp	r6, #0
 80137a2:	d0ef      	beq.n	8013784 <rmw_destroy_client+0x10>
 80137a4:	6864      	ldr	r4, [r4, #4]
 80137a6:	6932      	ldr	r2, [r6, #16]
 80137a8:	6920      	ldr	r0, [r4, #16]
 80137aa:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80137ae:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80137b2:	6819      	ldr	r1, [r3, #0]
 80137b4:	f001 ff02 	bl	80155bc <uxr_buffer_cancel_data>
 80137b8:	4602      	mov	r2, r0
 80137ba:	6920      	ldr	r0, [r4, #16]
 80137bc:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80137c0:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80137c4:	f001 fbaa 	bl	8014f1c <run_xrce_session>
 80137c8:	6920      	ldr	r0, [r4, #16]
 80137ca:	6932      	ldr	r2, [r6, #16]
 80137cc:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80137d0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80137d4:	6819      	ldr	r1, [r3, #0]
 80137d6:	f001 fd11 	bl	80151fc <uxr_buffer_delete_entity>
 80137da:	4602      	mov	r2, r0
 80137dc:	6920      	ldr	r0, [r4, #16]
 80137de:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80137e2:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80137e6:	f001 fb99 	bl	8014f1c <run_xrce_session>
 80137ea:	4603      	mov	r3, r0
 80137ec:	4628      	mov	r0, r5
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	bf14      	ite	ne
 80137f2:	2400      	movne	r4, #0
 80137f4:	2402      	moveq	r4, #2
 80137f6:	f001 fa6d 	bl	8014cd4 <rmw_uxrce_fini_client_memory>
 80137fa:	e7c4      	b.n	8013786 <rmw_destroy_client+0x12>

080137fc <rmw_get_gid_for_client>:
 80137fc:	b1b9      	cbz	r1, 801382e <rmw_get_gid_for_client+0x32>
 80137fe:	b538      	push	{r3, r4, r5, lr}
 8013800:	4605      	mov	r5, r0
 8013802:	b180      	cbz	r0, 8013826 <rmw_get_gid_for_client+0x2a>
 8013804:	6800      	ldr	r0, [r0, #0]
 8013806:	460c      	mov	r4, r1
 8013808:	b120      	cbz	r0, 8013814 <rmw_get_gid_for_client+0x18>
 801380a:	4b0a      	ldr	r3, [pc, #40]	; (8013834 <rmw_get_gid_for_client+0x38>)
 801380c:	6819      	ldr	r1, [r3, #0]
 801380e:	f7ec fd17 	bl	8000240 <strcmp>
 8013812:	b950      	cbnz	r0, 801382a <rmw_get_gid_for_client+0x2e>
 8013814:	686b      	ldr	r3, [r5, #4]
 8013816:	2000      	movs	r0, #0
 8013818:	6060      	str	r0, [r4, #4]
 801381a:	60a0      	str	r0, [r4, #8]
 801381c:	60e0      	str	r0, [r4, #12]
 801381e:	6120      	str	r0, [r4, #16]
 8013820:	691b      	ldr	r3, [r3, #16]
 8013822:	6063      	str	r3, [r4, #4]
 8013824:	bd38      	pop	{r3, r4, r5, pc}
 8013826:	200b      	movs	r0, #11
 8013828:	bd38      	pop	{r3, r4, r5, pc}
 801382a:	200c      	movs	r0, #12
 801382c:	bd38      	pop	{r3, r4, r5, pc}
 801382e:	200b      	movs	r0, #11
 8013830:	4770      	bx	lr
 8013832:	bf00      	nop
 8013834:	0801d0f8 	.word	0x0801d0f8

08013838 <rmw_get_implementation_identifier>:
 8013838:	4b01      	ldr	r3, [pc, #4]	; (8013840 <rmw_get_implementation_identifier+0x8>)
 801383a:	6818      	ldr	r0, [r3, #0]
 801383c:	4770      	bx	lr
 801383e:	bf00      	nop
 8013840:	0801d0f8 	.word	0x0801d0f8

08013844 <rmw_init_options_init>:
 8013844:	b084      	sub	sp, #16
 8013846:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013848:	b083      	sub	sp, #12
 801384a:	ad09      	add	r5, sp, #36	; 0x24
 801384c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8013850:	b130      	cbz	r0, 8013860 <rmw_init_options_init+0x1c>
 8013852:	4604      	mov	r4, r0
 8013854:	4628      	mov	r0, r5
 8013856:	f7f9 fb8b 	bl	800cf70 <rcutils_allocator_is_valid>
 801385a:	b108      	cbz	r0, 8013860 <rmw_init_options_init+0x1c>
 801385c:	68a6      	ldr	r6, [r4, #8]
 801385e:	b12e      	cbz	r6, 801386c <rmw_init_options_init+0x28>
 8013860:	200b      	movs	r0, #11
 8013862:	b003      	add	sp, #12
 8013864:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013868:	b004      	add	sp, #16
 801386a:	4770      	bx	lr
 801386c:	2200      	movs	r2, #0
 801386e:	2300      	movs	r3, #0
 8013870:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 8013874:	f8df e098 	ldr.w	lr, [pc, #152]	; 8013910 <rmw_init_options_init+0xcc>
 8013878:	466f      	mov	r7, sp
 801387a:	e9c4 2300 	strd	r2, r3, [r4]
 801387e:	4b20      	ldr	r3, [pc, #128]	; (8013900 <rmw_init_options_init+0xbc>)
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	60a3      	str	r3, [r4, #8]
 8013884:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013886:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801388a:	682b      	ldr	r3, [r5, #0]
 801388c:	4638      	mov	r0, r7
 801388e:	f8cc 3000 	str.w	r3, [ip]
 8013892:	f8c4 e03c 	str.w	lr, [r4, #60]	; 0x3c
 8013896:	60e6      	str	r6, [r4, #12]
 8013898:	f7ff fe12 	bl	80134c0 <rmw_get_default_security_options>
 801389c:	f104 0310 	add.w	r3, r4, #16
 80138a0:	2203      	movs	r2, #3
 80138a2:	e897 0003 	ldmia.w	r7, {r0, r1}
 80138a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80138aa:	4816      	ldr	r0, [pc, #88]	; (8013904 <rmw_init_options_init+0xc0>)
 80138ac:	4916      	ldr	r1, [pc, #88]	; (8013908 <rmw_init_options_init+0xc4>)
 80138ae:	7626      	strb	r6, [r4, #24]
 80138b0:	f001 f950 	bl	8014b54 <rmw_uxrce_init_init_options_impl_memory>
 80138b4:	4813      	ldr	r0, [pc, #76]	; (8013904 <rmw_init_options_init+0xc0>)
 80138b6:	f005 fcf5 	bl	80192a4 <get_memory>
 80138ba:	b1f0      	cbz	r0, 80138fa <rmw_init_options_init+0xb6>
 80138bc:	4a13      	ldr	r2, [pc, #76]	; (801390c <rmw_init_options_init+0xc8>)
 80138be:	6883      	ldr	r3, [r0, #8]
 80138c0:	6851      	ldr	r1, [r2, #4]
 80138c2:	6563      	str	r3, [r4, #84]	; 0x54
 80138c4:	7810      	ldrb	r0, [r2, #0]
 80138c6:	6159      	str	r1, [r3, #20]
 80138c8:	68d1      	ldr	r1, [r2, #12]
 80138ca:	7418      	strb	r0, [r3, #16]
 80138cc:	61d9      	str	r1, [r3, #28]
 80138ce:	6911      	ldr	r1, [r2, #16]
 80138d0:	6219      	str	r1, [r3, #32]
 80138d2:	6951      	ldr	r1, [r2, #20]
 80138d4:	6892      	ldr	r2, [r2, #8]
 80138d6:	6259      	str	r1, [r3, #36]	; 0x24
 80138d8:	619a      	str	r2, [r3, #24]
 80138da:	f003 fe1b 	bl	8017514 <uxr_nanos>
 80138de:	f006 fd05 	bl	801a2ec <srand>
 80138e2:	f006 fd31 	bl	801a348 <rand>
 80138e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80138e8:	6298      	str	r0, [r3, #40]	; 0x28
 80138ea:	2800      	cmp	r0, #0
 80138ec:	d0f9      	beq.n	80138e2 <rmw_init_options_init+0x9e>
 80138ee:	2000      	movs	r0, #0
 80138f0:	b003      	add	sp, #12
 80138f2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80138f6:	b004      	add	sp, #16
 80138f8:	4770      	bx	lr
 80138fa:	2001      	movs	r0, #1
 80138fc:	e7b1      	b.n	8013862 <rmw_init_options_init+0x1e>
 80138fe:	bf00      	nop
 8013900:	0801d0f8 	.word	0x0801d0f8
 8013904:	20010594 	.word	0x20010594
 8013908:	2000bd68 	.word	0x2000bd68
 801390c:	2000b634 	.word	0x2000b634
 8013910:	0801c700 	.word	0x0801c700

08013914 <rmw_init_options_copy>:
 8013914:	b570      	push	{r4, r5, r6, lr}
 8013916:	b158      	cbz	r0, 8013930 <rmw_init_options_copy+0x1c>
 8013918:	460d      	mov	r5, r1
 801391a:	b149      	cbz	r1, 8013930 <rmw_init_options_copy+0x1c>
 801391c:	4604      	mov	r4, r0
 801391e:	6880      	ldr	r0, [r0, #8]
 8013920:	b120      	cbz	r0, 801392c <rmw_init_options_copy+0x18>
 8013922:	4b13      	ldr	r3, [pc, #76]	; (8013970 <rmw_init_options_copy+0x5c>)
 8013924:	6819      	ldr	r1, [r3, #0]
 8013926:	f7ec fc8b 	bl	8000240 <strcmp>
 801392a:	b9d8      	cbnz	r0, 8013964 <rmw_init_options_copy+0x50>
 801392c:	68ae      	ldr	r6, [r5, #8]
 801392e:	b116      	cbz	r6, 8013936 <rmw_init_options_copy+0x22>
 8013930:	260b      	movs	r6, #11
 8013932:	4630      	mov	r0, r6
 8013934:	bd70      	pop	{r4, r5, r6, pc}
 8013936:	2258      	movs	r2, #88	; 0x58
 8013938:	4621      	mov	r1, r4
 801393a:	4628      	mov	r0, r5
 801393c:	f007 f8c3 	bl	801aac6 <memcpy>
 8013940:	480c      	ldr	r0, [pc, #48]	; (8013974 <rmw_init_options_copy+0x60>)
 8013942:	f005 fcaf 	bl	80192a4 <get_memory>
 8013946:	b180      	cbz	r0, 801396a <rmw_init_options_copy+0x56>
 8013948:	6883      	ldr	r3, [r0, #8]
 801394a:	656b      	str	r3, [r5, #84]	; 0x54
 801394c:	6d65      	ldr	r5, [r4, #84]	; 0x54
 801394e:	f103 0410 	add.w	r4, r3, #16
 8013952:	3510      	adds	r5, #16
 8013954:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013956:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013958:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801395c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013960:	4630      	mov	r0, r6
 8013962:	bd70      	pop	{r4, r5, r6, pc}
 8013964:	260c      	movs	r6, #12
 8013966:	4630      	mov	r0, r6
 8013968:	bd70      	pop	{r4, r5, r6, pc}
 801396a:	2601      	movs	r6, #1
 801396c:	e7e1      	b.n	8013932 <rmw_init_options_copy+0x1e>
 801396e:	bf00      	nop
 8013970:	0801d0f8 	.word	0x0801d0f8
 8013974:	20010594 	.word	0x20010594

08013978 <rmw_init_options_fini>:
 8013978:	b368      	cbz	r0, 80139d6 <rmw_init_options_fini+0x5e>
 801397a:	b510      	push	{r4, lr}
 801397c:	4604      	mov	r4, r0
 801397e:	b096      	sub	sp, #88	; 0x58
 8013980:	3040      	adds	r0, #64	; 0x40
 8013982:	f7f9 faf5 	bl	800cf70 <rcutils_allocator_is_valid>
 8013986:	b1f0      	cbz	r0, 80139c6 <rmw_init_options_fini+0x4e>
 8013988:	68a0      	ldr	r0, [r4, #8]
 801398a:	b120      	cbz	r0, 8013996 <rmw_init_options_fini+0x1e>
 801398c:	4b13      	ldr	r3, [pc, #76]	; (80139dc <rmw_init_options_fini+0x64>)
 801398e:	6819      	ldr	r1, [r3, #0]
 8013990:	f7ec fc56 	bl	8000240 <strcmp>
 8013994:	b9e8      	cbnz	r0, 80139d2 <rmw_init_options_fini+0x5a>
 8013996:	4b12      	ldr	r3, [pc, #72]	; (80139e0 <rmw_init_options_fini+0x68>)
 8013998:	6819      	ldr	r1, [r3, #0]
 801399a:	b1b9      	cbz	r1, 80139cc <rmw_init_options_fini+0x54>
 801399c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 801399e:	e001      	b.n	80139a4 <rmw_init_options_fini+0x2c>
 80139a0:	6849      	ldr	r1, [r1, #4]
 80139a2:	b199      	cbz	r1, 80139cc <rmw_init_options_fini+0x54>
 80139a4:	688b      	ldr	r3, [r1, #8]
 80139a6:	429a      	cmp	r2, r3
 80139a8:	d1fa      	bne.n	80139a0 <rmw_init_options_fini+0x28>
 80139aa:	480d      	ldr	r0, [pc, #52]	; (80139e0 <rmw_init_options_fini+0x68>)
 80139ac:	f005 fc8a 	bl	80192c4 <put_memory>
 80139b0:	4668      	mov	r0, sp
 80139b2:	f7ff fd71 	bl	8013498 <rmw_get_zero_initialized_init_options>
 80139b6:	2258      	movs	r2, #88	; 0x58
 80139b8:	4669      	mov	r1, sp
 80139ba:	4620      	mov	r0, r4
 80139bc:	f007 f883 	bl	801aac6 <memcpy>
 80139c0:	2000      	movs	r0, #0
 80139c2:	b016      	add	sp, #88	; 0x58
 80139c4:	bd10      	pop	{r4, pc}
 80139c6:	200b      	movs	r0, #11
 80139c8:	b016      	add	sp, #88	; 0x58
 80139ca:	bd10      	pop	{r4, pc}
 80139cc:	2001      	movs	r0, #1
 80139ce:	b016      	add	sp, #88	; 0x58
 80139d0:	bd10      	pop	{r4, pc}
 80139d2:	200c      	movs	r0, #12
 80139d4:	e7f5      	b.n	80139c2 <rmw_init_options_fini+0x4a>
 80139d6:	200b      	movs	r0, #11
 80139d8:	4770      	bx	lr
 80139da:	bf00      	nop
 80139dc:	0801d0f8 	.word	0x0801d0f8
 80139e0:	20010594 	.word	0x20010594

080139e4 <rmw_init>:
 80139e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80139e8:	b083      	sub	sp, #12
 80139ea:	2800      	cmp	r0, #0
 80139ec:	f000 80d3 	beq.w	8013b96 <rmw_init+0x1b2>
 80139f0:	460e      	mov	r6, r1
 80139f2:	2900      	cmp	r1, #0
 80139f4:	f000 80cf 	beq.w	8013b96 <rmw_init+0x1b2>
 80139f8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80139fa:	4605      	mov	r5, r0
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	f000 80ca 	beq.w	8013b96 <rmw_init+0x1b2>
 8013a02:	4b78      	ldr	r3, [pc, #480]	; (8013be4 <rmw_init+0x200>)
 8013a04:	6880      	ldr	r0, [r0, #8]
 8013a06:	681f      	ldr	r7, [r3, #0]
 8013a08:	b128      	cbz	r0, 8013a16 <rmw_init+0x32>
 8013a0a:	4639      	mov	r1, r7
 8013a0c:	f7ec fc18 	bl	8000240 <strcmp>
 8013a10:	2800      	cmp	r0, #0
 8013a12:	f040 80ca 	bne.w	8013baa <rmw_init+0x1c6>
 8013a16:	4c74      	ldr	r4, [pc, #464]	; (8013be8 <rmw_init+0x204>)
 8013a18:	f04f 0800 	mov.w	r8, #0
 8013a1c:	4973      	ldr	r1, [pc, #460]	; (8013bec <rmw_init+0x208>)
 8013a1e:	4874      	ldr	r0, [pc, #464]	; (8013bf0 <rmw_init+0x20c>)
 8013a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013a24:	60b7      	str	r7, [r6, #8]
 8013a26:	e9c6 2300 	strd	r2, r3, [r6]
 8013a2a:	68eb      	ldr	r3, [r5, #12]
 8013a2c:	2201      	movs	r2, #1
 8013a2e:	66b3      	str	r3, [r6, #104]	; 0x68
 8013a30:	f001 f830 	bl	8014a94 <rmw_uxrce_init_session_memory>
 8013a34:	4620      	mov	r0, r4
 8013a36:	2204      	movs	r2, #4
 8013a38:	496e      	ldr	r1, [pc, #440]	; (8013bf4 <rmw_init+0x210>)
 8013a3a:	f001 f86b 	bl	8014b14 <rmw_uxrce_init_static_input_buffer_memory>
 8013a3e:	486c      	ldr	r0, [pc, #432]	; (8013bf0 <rmw_init+0x20c>)
 8013a40:	f884 800d 	strb.w	r8, [r4, #13]
 8013a44:	f005 fc2e 	bl	80192a4 <get_memory>
 8013a48:	2800      	cmp	r0, #0
 8013a4a:	f000 80a9 	beq.w	8013ba0 <rmw_init+0x1bc>
 8013a4e:	6884      	ldr	r4, [r0, #8]
 8013a50:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8013a52:	f104 0910 	add.w	r9, r4, #16
 8013a56:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8013a58:	f890 c010 	ldrb.w	ip, [r0, #16]
 8013a5c:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8013a60:	9101      	str	r1, [sp, #4]
 8013a62:	4661      	mov	r1, ip
 8013a64:	6a00      	ldr	r0, [r0, #32]
 8013a66:	9000      	str	r0, [sp, #0]
 8013a68:	4648      	mov	r0, r9
 8013a6a:	f001 fcfb 	bl	8015464 <uxr_set_custom_transport_callbacks>
 8013a6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013a72:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 8013a76:	4960      	ldr	r1, [pc, #384]	; (8013bf8 <rmw_init+0x214>)
 8013a78:	4860      	ldr	r0, [pc, #384]	; (8013bfc <rmw_init+0x218>)
 8013a7a:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 8013a7e:	f504 725e 	add.w	r2, r4, #888	; 0x378
 8013a82:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 8013a86:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 8013a8a:	2201      	movs	r2, #1
 8013a8c:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 8013a90:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 8013a94:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 8013a98:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 8013a9c:	66f4      	str	r4, [r6, #108]	; 0x6c
 8013a9e:	f000 ffd9 	bl	8014a54 <rmw_uxrce_init_node_memory>
 8013aa2:	2205      	movs	r2, #5
 8013aa4:	4956      	ldr	r1, [pc, #344]	; (8013c00 <rmw_init+0x21c>)
 8013aa6:	4857      	ldr	r0, [pc, #348]	; (8013c04 <rmw_init+0x220>)
 8013aa8:	f000 ffb4 	bl	8014a14 <rmw_uxrce_init_subscription_memory>
 8013aac:	220a      	movs	r2, #10
 8013aae:	4956      	ldr	r1, [pc, #344]	; (8013c08 <rmw_init+0x224>)
 8013ab0:	4856      	ldr	r0, [pc, #344]	; (8013c0c <rmw_init+0x228>)
 8013ab2:	f000 ff8f 	bl	80149d4 <rmw_uxrce_init_publisher_memory>
 8013ab6:	2202      	movs	r2, #2
 8013ab8:	4955      	ldr	r1, [pc, #340]	; (8013c10 <rmw_init+0x22c>)
 8013aba:	4856      	ldr	r0, [pc, #344]	; (8013c14 <rmw_init+0x230>)
 8013abc:	f000 ff4a 	bl	8014954 <rmw_uxrce_init_service_memory>
 8013ac0:	2201      	movs	r2, #1
 8013ac2:	4955      	ldr	r1, [pc, #340]	; (8013c18 <rmw_init+0x234>)
 8013ac4:	4855      	ldr	r0, [pc, #340]	; (8013c1c <rmw_init+0x238>)
 8013ac6:	f000 ff65 	bl	8014994 <rmw_uxrce_init_client_memory>
 8013aca:	220f      	movs	r2, #15
 8013acc:	4954      	ldr	r1, [pc, #336]	; (8013c20 <rmw_init+0x23c>)
 8013ace:	4855      	ldr	r0, [pc, #340]	; (8013c24 <rmw_init+0x240>)
 8013ad0:	f001 f800 	bl	8014ad4 <rmw_uxrce_init_topic_memory>
 8013ad4:	2203      	movs	r2, #3
 8013ad6:	4954      	ldr	r1, [pc, #336]	; (8013c28 <rmw_init+0x244>)
 8013ad8:	4854      	ldr	r0, [pc, #336]	; (8013c2c <rmw_init+0x248>)
 8013ada:	f001 f83b 	bl	8014b54 <rmw_uxrce_init_init_options_impl_memory>
 8013ade:	2204      	movs	r2, #4
 8013ae0:	4953      	ldr	r1, [pc, #332]	; (8013c30 <rmw_init+0x24c>)
 8013ae2:	4854      	ldr	r0, [pc, #336]	; (8013c34 <rmw_init+0x250>)
 8013ae4:	f001 f856 	bl	8014b94 <rmw_uxrce_init_wait_set_memory>
 8013ae8:	4953      	ldr	r1, [pc, #332]	; (8013c38 <rmw_init+0x254>)
 8013aea:	4854      	ldr	r0, [pc, #336]	; (8013c3c <rmw_init+0x258>)
 8013aec:	2204      	movs	r2, #4
 8013aee:	f001 f871 	bl	8014bd4 <rmw_uxrce_init_guard_condition_memory>
 8013af2:	4642      	mov	r2, r8
 8013af4:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8013af6:	6ef0      	ldr	r0, [r6, #108]	; 0x6c
 8013af8:	f000 fd92 	bl	8014620 <rmw_uxrce_transport_init>
 8013afc:	4607      	mov	r7, r0
 8013afe:	2800      	cmp	r0, #0
 8013b00:	d158      	bne.n	8013bb4 <rmw_init+0x1d0>
 8013b02:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8013b04:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 8013b08:	f504 7122 	add.w	r1, r4, #648	; 0x288
 8013b0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013b0e:	4628      	mov	r0, r5
 8013b10:	f001 feda 	bl	80158c8 <uxr_init_session>
 8013b14:	4622      	mov	r2, r4
 8013b16:	494a      	ldr	r1, [pc, #296]	; (8013c40 <rmw_init+0x25c>)
 8013b18:	4628      	mov	r0, r5
 8013b1a:	f001 fef9 	bl	8015910 <uxr_set_topic_callback>
 8013b1e:	463a      	mov	r2, r7
 8013b20:	4948      	ldr	r1, [pc, #288]	; (8013c44 <rmw_init+0x260>)
 8013b22:	4628      	mov	r0, r5
 8013b24:	f001 fef0 	bl	8015908 <uxr_set_status_callback>
 8013b28:	463a      	mov	r2, r7
 8013b2a:	4947      	ldr	r1, [pc, #284]	; (8013c48 <rmw_init+0x264>)
 8013b2c:	4628      	mov	r0, r5
 8013b2e:	f001 fef3 	bl	8015918 <uxr_set_request_callback>
 8013b32:	463a      	mov	r2, r7
 8013b34:	4945      	ldr	r1, [pc, #276]	; (8013c4c <rmw_init+0x268>)
 8013b36:	4628      	mov	r0, r5
 8013b38:	f001 fef2 	bl	8015920 <uxr_set_reply_callback>
 8013b3c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8013b40:	2304      	movs	r3, #4
 8013b42:	f504 7165 	add.w	r1, r4, #916	; 0x394
 8013b46:	0092      	lsls	r2, r2, #2
 8013b48:	4628      	mov	r0, r5
 8013b4a:	f001 ff29 	bl	80159a0 <uxr_create_input_reliable_stream>
 8013b4e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8013b52:	2304      	movs	r3, #4
 8013b54:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 8013b58:	0092      	lsls	r2, r2, #2
 8013b5a:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 8013b5e:	4628      	mov	r0, r5
 8013b60:	f001 fef4 	bl	801594c <uxr_create_output_reliable_stream>
 8013b64:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 8013b68:	4628      	mov	r0, r5
 8013b6a:	f001 ff13 	bl	8015994 <uxr_create_input_best_effort_stream>
 8013b6e:	f241 3194 	movw	r1, #5012	; 0x1394
 8013b72:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 8013b76:	4628      	mov	r0, r5
 8013b78:	4421      	add	r1, r4
 8013b7a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8013b7e:	f001 fed3 	bl	8015928 <uxr_create_output_best_effort_stream>
 8013b82:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 8013b86:	4628      	mov	r0, r5
 8013b88:	f002 fc5c 	bl	8016444 <uxr_create_session>
 8013b8c:	b1f8      	cbz	r0, 8013bce <rmw_init+0x1ea>
 8013b8e:	4638      	mov	r0, r7
 8013b90:	b003      	add	sp, #12
 8013b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b96:	270b      	movs	r7, #11
 8013b98:	4638      	mov	r0, r7
 8013b9a:	b003      	add	sp, #12
 8013b9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013ba0:	2701      	movs	r7, #1
 8013ba2:	4638      	mov	r0, r7
 8013ba4:	b003      	add	sp, #12
 8013ba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013baa:	270c      	movs	r7, #12
 8013bac:	4638      	mov	r0, r7
 8013bae:	b003      	add	sp, #12
 8013bb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013bb4:	4648      	mov	r0, r9
 8013bb6:	f001 fc93 	bl	80154e0 <uxr_close_custom_transport>
 8013bba:	4621      	mov	r1, r4
 8013bbc:	480c      	ldr	r0, [pc, #48]	; (8013bf0 <rmw_init+0x20c>)
 8013bbe:	f005 fb81 	bl	80192c4 <put_memory>
 8013bc2:	4638      	mov	r0, r7
 8013bc4:	f8c6 806c 	str.w	r8, [r6, #108]	; 0x6c
 8013bc8:	b003      	add	sp, #12
 8013bca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013bce:	4648      	mov	r0, r9
 8013bd0:	f001 fc86 	bl	80154e0 <uxr_close_custom_transport>
 8013bd4:	4621      	mov	r1, r4
 8013bd6:	4806      	ldr	r0, [pc, #24]	; (8013bf0 <rmw_init+0x20c>)
 8013bd8:	f005 fb74 	bl	80192c4 <put_memory>
 8013bdc:	66f7      	str	r7, [r6, #108]	; 0x6c
 8013bde:	2701      	movs	r7, #1
 8013be0:	e7d5      	b.n	8013b8e <rmw_init+0x1aa>
 8013be2:	bf00      	nop
 8013be4:	0801d0f8 	.word	0x0801d0f8
 8013be8:	200105e4 	.word	0x200105e4
 8013bec:	2000c890 	.word	0x2000c890
 8013bf0:	200105d4 	.word	0x200105d4
 8013bf4:	2000de38 	.word	0x2000de38
 8013bf8:	2000bdec 	.word	0x2000bdec
 8013bfc:	200105a4 	.word	0x200105a4
 8013c00:	2000ff38 	.word	0x2000ff38
 8013c04:	200105f4 	.word	0x200105f4
 8013c08:	2000be90 	.word	0x2000be90
 8013c0c:	200105b4 	.word	0x200105b4
 8013c10:	2000c700 	.word	0x2000c700
 8013c14:	200105c4 	.word	0x200105c4
 8013c18:	2000bc20 	.word	0x2000bc20
 8013c1c:	2000bc10 	.word	0x2000bc10
 8013c20:	20010370 	.word	0x20010370
 8013c24:	20010604 	.word	0x20010604
 8013c28:	2000bd68 	.word	0x2000bd68
 8013c2c:	20010594 	.word	0x20010594
 8013c30:	20010514 	.word	0x20010514
 8013c34:	20010614 	.word	0x20010614
 8013c38:	2000bce8 	.word	0x2000bce8
 8013c3c:	20010584 	.word	0x20010584
 8013c40:	080190dd 	.word	0x080190dd
 8013c44:	080190d5 	.word	0x080190d5
 8013c48:	08019175 	.word	0x08019175
 8013c4c:	08019211 	.word	0x08019211

08013c50 <rmw_context_fini>:
 8013c50:	4b17      	ldr	r3, [pc, #92]	; (8013cb0 <rmw_context_fini+0x60>)
 8013c52:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
 8013c54:	b570      	push	{r4, r5, r6, lr}
 8013c56:	681c      	ldr	r4, [r3, #0]
 8013c58:	4605      	mov	r5, r0
 8013c5a:	b334      	cbz	r4, 8013caa <rmw_context_fini+0x5a>
 8013c5c:	2600      	movs	r6, #0
 8013c5e:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 8013c62:	6902      	ldr	r2, [r0, #16]
 8013c64:	428a      	cmp	r2, r1
 8013c66:	d018      	beq.n	8013c9a <rmw_context_fini+0x4a>
 8013c68:	2c00      	cmp	r4, #0
 8013c6a:	d1f8      	bne.n	8013c5e <rmw_context_fini+0xe>
 8013c6c:	b189      	cbz	r1, 8013c92 <rmw_context_fini+0x42>
 8013c6e:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 8013c72:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 8013c76:	789b      	ldrb	r3, [r3, #2]
 8013c78:	2b01      	cmp	r3, #1
 8013c7a:	bf14      	ite	ne
 8013c7c:	210a      	movne	r1, #10
 8013c7e:	2100      	moveq	r1, #0
 8013c80:	f002 fbb8 	bl	80163f4 <uxr_delete_session_retries>
 8013c84:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8013c86:	f000 ffc5 	bl	8014c14 <rmw_uxrce_fini_session_memory>
 8013c8a:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8013c8c:	3010      	adds	r0, #16
 8013c8e:	f001 fc27 	bl	80154e0 <uxr_close_custom_transport>
 8013c92:	2300      	movs	r3, #0
 8013c94:	4630      	mov	r0, r6
 8013c96:	66eb      	str	r3, [r5, #108]	; 0x6c
 8013c98:	bd70      	pop	{r4, r5, r6, pc}
 8013c9a:	3018      	adds	r0, #24
 8013c9c:	f000 f89c 	bl	8013dd8 <rmw_destroy_node>
 8013ca0:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 8013ca2:	4606      	mov	r6, r0
 8013ca4:	2c00      	cmp	r4, #0
 8013ca6:	d1da      	bne.n	8013c5e <rmw_context_fini+0xe>
 8013ca8:	e7e0      	b.n	8013c6c <rmw_context_fini+0x1c>
 8013caa:	4626      	mov	r6, r4
 8013cac:	e7de      	b.n	8013c6c <rmw_context_fini+0x1c>
 8013cae:	bf00      	nop
 8013cb0:	200105a4 	.word	0x200105a4

08013cb4 <create_node>:
 8013cb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013cb8:	b083      	sub	sp, #12
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d064      	beq.n	8013d88 <create_node+0xd4>
 8013cbe:	4606      	mov	r6, r0
 8013cc0:	4838      	ldr	r0, [pc, #224]	; (8013da4 <create_node+0xf0>)
 8013cc2:	460f      	mov	r7, r1
 8013cc4:	4690      	mov	r8, r2
 8013cc6:	461d      	mov	r5, r3
 8013cc8:	f005 faec 	bl	80192a4 <get_memory>
 8013ccc:	2800      	cmp	r0, #0
 8013cce:	d05b      	beq.n	8013d88 <create_node+0xd4>
 8013cd0:	6884      	ldr	r4, [r0, #8]
 8013cd2:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 8013cd4:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 8013cd8:	f104 0518 	add.w	r5, r4, #24
 8013cdc:	6123      	str	r3, [r4, #16]
 8013cde:	f7ff fdab 	bl	8013838 <rmw_get_implementation_identifier>
 8013ce2:	f8c4 9020 	str.w	r9, [r4, #32]
 8013ce6:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8013cea:	4630      	mov	r0, r6
 8013cec:	f7ec fb08 	bl	8000300 <strlen>
 8013cf0:	1c42      	adds	r2, r0, #1
 8013cf2:	2a3c      	cmp	r2, #60	; 0x3c
 8013cf4:	d840      	bhi.n	8013d78 <create_node+0xc4>
 8013cf6:	4648      	mov	r0, r9
 8013cf8:	f104 0968 	add.w	r9, r4, #104	; 0x68
 8013cfc:	4631      	mov	r1, r6
 8013cfe:	f006 fee2 	bl	801aac6 <memcpy>
 8013d02:	4638      	mov	r0, r7
 8013d04:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 8013d08:	f7ec fafa 	bl	8000300 <strlen>
 8013d0c:	1c42      	adds	r2, r0, #1
 8013d0e:	2a3c      	cmp	r2, #60	; 0x3c
 8013d10:	d832      	bhi.n	8013d78 <create_node+0xc4>
 8013d12:	4639      	mov	r1, r7
 8013d14:	4648      	mov	r0, r9
 8013d16:	f006 fed6 	bl	801aac6 <memcpy>
 8013d1a:	6923      	ldr	r3, [r4, #16]
 8013d1c:	2101      	movs	r1, #1
 8013d1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013d22:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 8013d26:	1842      	adds	r2, r0, r1
 8013d28:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 8013d2c:	f001 fbdc 	bl	80154e8 <uxr_object_id>
 8013d30:	6160      	str	r0, [r4, #20]
 8013d32:	783b      	ldrb	r3, [r7, #0]
 8013d34:	2b2f      	cmp	r3, #47	; 0x2f
 8013d36:	d12c      	bne.n	8013d92 <create_node+0xde>
 8013d38:	787b      	ldrb	r3, [r7, #1]
 8013d3a:	bb53      	cbnz	r3, 8013d92 <create_node+0xde>
 8013d3c:	4633      	mov	r3, r6
 8013d3e:	4a1a      	ldr	r2, [pc, #104]	; (8013da8 <create_node+0xf4>)
 8013d40:	213c      	movs	r1, #60	; 0x3c
 8013d42:	481a      	ldr	r0, [pc, #104]	; (8013dac <create_node+0xf8>)
 8013d44:	f006 fcb4 	bl	801a6b0 <sniprintf>
 8013d48:	6920      	ldr	r0, [r4, #16]
 8013d4a:	2106      	movs	r1, #6
 8013d4c:	fa1f f388 	uxth.w	r3, r8
 8013d50:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 8013d54:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8013d58:	9101      	str	r1, [sp, #4]
 8013d5a:	4914      	ldr	r1, [pc, #80]	; (8013dac <create_node+0xf8>)
 8013d5c:	9100      	str	r1, [sp, #0]
 8013d5e:	6811      	ldr	r1, [r2, #0]
 8013d60:	6962      	ldr	r2, [r4, #20]
 8013d62:	f001 fa97 	bl	8015294 <uxr_buffer_create_participant_bin>
 8013d66:	4602      	mov	r2, r0
 8013d68:	6920      	ldr	r0, [r4, #16]
 8013d6a:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8013d6e:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8013d72:	f001 f8d3 	bl	8014f1c <run_xrce_session>
 8013d76:	b918      	cbnz	r0, 8013d80 <create_node+0xcc>
 8013d78:	4628      	mov	r0, r5
 8013d7a:	2500      	movs	r5, #0
 8013d7c:	f000 ff50 	bl	8014c20 <rmw_uxrce_fini_node_memory>
 8013d80:	4628      	mov	r0, r5
 8013d82:	b003      	add	sp, #12
 8013d84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013d88:	2500      	movs	r5, #0
 8013d8a:	4628      	mov	r0, r5
 8013d8c:	b003      	add	sp, #12
 8013d8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013d92:	463b      	mov	r3, r7
 8013d94:	4a06      	ldr	r2, [pc, #24]	; (8013db0 <create_node+0xfc>)
 8013d96:	213c      	movs	r1, #60	; 0x3c
 8013d98:	9600      	str	r6, [sp, #0]
 8013d9a:	4804      	ldr	r0, [pc, #16]	; (8013dac <create_node+0xf8>)
 8013d9c:	f006 fc88 	bl	801a6b0 <sniprintf>
 8013da0:	e7d2      	b.n	8013d48 <create_node+0x94>
 8013da2:	bf00      	nop
 8013da4:	200105a4 	.word	0x200105a4
 8013da8:	0801cc9c 	.word	0x0801cc9c
 8013dac:	2000ba94 	.word	0x2000ba94
 8013db0:	0801c710 	.word	0x0801c710

08013db4 <rmw_create_node>:
 8013db4:	468c      	mov	ip, r1
 8013db6:	4611      	mov	r1, r2
 8013db8:	f1bc 0f00 	cmp.w	ip, #0
 8013dbc:	d00a      	beq.n	8013dd4 <rmw_create_node+0x20>
 8013dbe:	f89c 3000 	ldrb.w	r3, [ip]
 8013dc2:	b13b      	cbz	r3, 8013dd4 <rmw_create_node+0x20>
 8013dc4:	b132      	cbz	r2, 8013dd4 <rmw_create_node+0x20>
 8013dc6:	7813      	ldrb	r3, [r2, #0]
 8013dc8:	b123      	cbz	r3, 8013dd4 <rmw_create_node+0x20>
 8013dca:	4603      	mov	r3, r0
 8013dcc:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8013dce:	4660      	mov	r0, ip
 8013dd0:	f7ff bf70 	b.w	8013cb4 <create_node>
 8013dd4:	2000      	movs	r0, #0
 8013dd6:	4770      	bx	lr

08013dd8 <rmw_destroy_node>:
 8013dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dda:	b328      	cbz	r0, 8013e28 <rmw_destroy_node+0x50>
 8013ddc:	4607      	mov	r7, r0
 8013dde:	6800      	ldr	r0, [r0, #0]
 8013de0:	b120      	cbz	r0, 8013dec <rmw_destroy_node+0x14>
 8013de2:	4b37      	ldr	r3, [pc, #220]	; (8013ec0 <rmw_destroy_node+0xe8>)
 8013de4:	6819      	ldr	r1, [r3, #0]
 8013de6:	f7ec fa2b 	bl	8000240 <strcmp>
 8013dea:	b9e8      	cbnz	r0, 8013e28 <rmw_destroy_node+0x50>
 8013dec:	687d      	ldr	r5, [r7, #4]
 8013dee:	b1dd      	cbz	r5, 8013e28 <rmw_destroy_node+0x50>
 8013df0:	4b34      	ldr	r3, [pc, #208]	; (8013ec4 <rmw_destroy_node+0xec>)
 8013df2:	681c      	ldr	r4, [r3, #0]
 8013df4:	2c00      	cmp	r4, #0
 8013df6:	d060      	beq.n	8013eba <rmw_destroy_node+0xe2>
 8013df8:	2600      	movs	r6, #0
 8013dfa:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8013dfe:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 8013e02:	429d      	cmp	r5, r3
 8013e04:	d013      	beq.n	8013e2e <rmw_destroy_node+0x56>
 8013e06:	2c00      	cmp	r4, #0
 8013e08:	d1f7      	bne.n	8013dfa <rmw_destroy_node+0x22>
 8013e0a:	4b2f      	ldr	r3, [pc, #188]	; (8013ec8 <rmw_destroy_node+0xf0>)
 8013e0c:	681c      	ldr	r4, [r3, #0]
 8013e0e:	b1c4      	cbz	r4, 8013e42 <rmw_destroy_node+0x6a>
 8013e10:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8013e14:	6a0b      	ldr	r3, [r1, #32]
 8013e16:	429d      	cmp	r5, r3
 8013e18:	d1f9      	bne.n	8013e0e <rmw_destroy_node+0x36>
 8013e1a:	317c      	adds	r1, #124	; 0x7c
 8013e1c:	4638      	mov	r0, r7
 8013e1e:	f000 fb49 	bl	80144b4 <rmw_destroy_subscription>
 8013e22:	2801      	cmp	r0, #1
 8013e24:	4606      	mov	r6, r0
 8013e26:	d1f2      	bne.n	8013e0e <rmw_destroy_node+0x36>
 8013e28:	2601      	movs	r6, #1
 8013e2a:	4630      	mov	r0, r6
 8013e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e2e:	3184      	adds	r1, #132	; 0x84
 8013e30:	4638      	mov	r0, r7
 8013e32:	f000 f855 	bl	8013ee0 <rmw_destroy_publisher>
 8013e36:	2801      	cmp	r0, #1
 8013e38:	4606      	mov	r6, r0
 8013e3a:	d0f5      	beq.n	8013e28 <rmw_destroy_node+0x50>
 8013e3c:	2c00      	cmp	r4, #0
 8013e3e:	d1dc      	bne.n	8013dfa <rmw_destroy_node+0x22>
 8013e40:	e7e3      	b.n	8013e0a <rmw_destroy_node+0x32>
 8013e42:	4b22      	ldr	r3, [pc, #136]	; (8013ecc <rmw_destroy_node+0xf4>)
 8013e44:	681c      	ldr	r4, [r3, #0]
 8013e46:	b16c      	cbz	r4, 8013e64 <rmw_destroy_node+0x8c>
 8013e48:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8013e4c:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 8013e4e:	429d      	cmp	r5, r3
 8013e50:	d1f9      	bne.n	8013e46 <rmw_destroy_node+0x6e>
 8013e52:	317c      	adds	r1, #124	; 0x7c
 8013e54:	4638      	mov	r0, r7
 8013e56:	f000 fac1 	bl	80143dc <rmw_destroy_service>
 8013e5a:	2801      	cmp	r0, #1
 8013e5c:	4606      	mov	r6, r0
 8013e5e:	d0e3      	beq.n	8013e28 <rmw_destroy_node+0x50>
 8013e60:	2c00      	cmp	r4, #0
 8013e62:	d1f1      	bne.n	8013e48 <rmw_destroy_node+0x70>
 8013e64:	4b1a      	ldr	r3, [pc, #104]	; (8013ed0 <rmw_destroy_node+0xf8>)
 8013e66:	681c      	ldr	r4, [r3, #0]
 8013e68:	b16c      	cbz	r4, 8013e86 <rmw_destroy_node+0xae>
 8013e6a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8013e6e:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 8013e70:	429d      	cmp	r5, r3
 8013e72:	d1f9      	bne.n	8013e68 <rmw_destroy_node+0x90>
 8013e74:	317c      	adds	r1, #124	; 0x7c
 8013e76:	4638      	mov	r0, r7
 8013e78:	f7ff fc7c 	bl	8013774 <rmw_destroy_client>
 8013e7c:	2801      	cmp	r0, #1
 8013e7e:	4606      	mov	r6, r0
 8013e80:	d0d2      	beq.n	8013e28 <rmw_destroy_node+0x50>
 8013e82:	2c00      	cmp	r4, #0
 8013e84:	d1f1      	bne.n	8013e6a <rmw_destroy_node+0x92>
 8013e86:	6928      	ldr	r0, [r5, #16]
 8013e88:	696a      	ldr	r2, [r5, #20]
 8013e8a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8013e8e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8013e92:	6819      	ldr	r1, [r3, #0]
 8013e94:	f001 f9b2 	bl	80151fc <uxr_buffer_delete_entity>
 8013e98:	4602      	mov	r2, r0
 8013e9a:	6928      	ldr	r0, [r5, #16]
 8013e9c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8013ea0:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8013ea4:	f001 f83a 	bl	8014f1c <run_xrce_session>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	4638      	mov	r0, r7
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	bf08      	it	eq
 8013eb0:	2602      	moveq	r6, #2
 8013eb2:	f000 feb5 	bl	8014c20 <rmw_uxrce_fini_node_memory>
 8013eb6:	4630      	mov	r0, r6
 8013eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013eba:	4626      	mov	r6, r4
 8013ebc:	e7a5      	b.n	8013e0a <rmw_destroy_node+0x32>
 8013ebe:	bf00      	nop
 8013ec0:	0801d0f8 	.word	0x0801d0f8
 8013ec4:	200105b4 	.word	0x200105b4
 8013ec8:	200105f4 	.word	0x200105f4
 8013ecc:	200105c4 	.word	0x200105c4
 8013ed0:	2000bc10 	.word	0x2000bc10

08013ed4 <rmw_node_get_graph_guard_condition>:
 8013ed4:	6843      	ldr	r3, [r0, #4]
 8013ed6:	6918      	ldr	r0, [r3, #16]
 8013ed8:	f500 705a 	add.w	r0, r0, #872	; 0x368
 8013edc:	4770      	bx	lr
 8013ede:	bf00      	nop

08013ee0 <rmw_destroy_publisher>:
 8013ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ee4:	b128      	cbz	r0, 8013ef2 <rmw_destroy_publisher+0x12>
 8013ee6:	4604      	mov	r4, r0
 8013ee8:	6800      	ldr	r0, [r0, #0]
 8013eea:	460d      	mov	r5, r1
 8013eec:	f001 f8e2 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 8013ef0:	b918      	cbnz	r0, 8013efa <rmw_destroy_publisher+0x1a>
 8013ef2:	2401      	movs	r4, #1
 8013ef4:	4620      	mov	r0, r4
 8013ef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013efa:	6863      	ldr	r3, [r4, #4]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d0f8      	beq.n	8013ef2 <rmw_destroy_publisher+0x12>
 8013f00:	fab5 f485 	clz	r4, r5
 8013f04:	0964      	lsrs	r4, r4, #5
 8013f06:	2d00      	cmp	r5, #0
 8013f08:	d0f3      	beq.n	8013ef2 <rmw_destroy_publisher+0x12>
 8013f0a:	6828      	ldr	r0, [r5, #0]
 8013f0c:	f001 f8d2 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 8013f10:	2800      	cmp	r0, #0
 8013f12:	d0ee      	beq.n	8013ef2 <rmw_destroy_publisher+0x12>
 8013f14:	686e      	ldr	r6, [r5, #4]
 8013f16:	2e00      	cmp	r6, #0
 8013f18:	d0eb      	beq.n	8013ef2 <rmw_destroy_publisher+0x12>
 8013f1a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8013f1c:	f8d6 7080 	ldr.w	r7, [r6, #128]	; 0x80
 8013f20:	f005 fa0e 	bl	8019340 <destroy_topic>
 8013f24:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8013f28:	6972      	ldr	r2, [r6, #20]
 8013f2a:	6918      	ldr	r0, [r3, #16]
 8013f2c:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8013f30:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8013f34:	6819      	ldr	r1, [r3, #0]
 8013f36:	f001 f961 	bl	80151fc <uxr_buffer_delete_entity>
 8013f3a:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8013f3e:	4680      	mov	r8, r0
 8013f40:	6932      	ldr	r2, [r6, #16]
 8013f42:	6918      	ldr	r0, [r3, #16]
 8013f44:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8013f48:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8013f4c:	6819      	ldr	r1, [r3, #0]
 8013f4e:	f001 f955 	bl	80151fc <uxr_buffer_delete_entity>
 8013f52:	4606      	mov	r6, r0
 8013f54:	6938      	ldr	r0, [r7, #16]
 8013f56:	4642      	mov	r2, r8
 8013f58:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8013f5c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8013f60:	f000 ffdc 	bl	8014f1c <run_xrce_session>
 8013f64:	693f      	ldr	r7, [r7, #16]
 8013f66:	4632      	mov	r2, r6
 8013f68:	4606      	mov	r6, r0
 8013f6a:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8013f6e:	4638      	mov	r0, r7
 8013f70:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8013f74:	f000 ffd2 	bl	8014f1c <run_xrce_session>
 8013f78:	b126      	cbz	r6, 8013f84 <rmw_destroy_publisher+0xa4>
 8013f7a:	b118      	cbz	r0, 8013f84 <rmw_destroy_publisher+0xa4>
 8013f7c:	4628      	mov	r0, r5
 8013f7e:	f000 fe67 	bl	8014c50 <rmw_uxrce_fini_publisher_memory>
 8013f82:	e7b7      	b.n	8013ef4 <rmw_destroy_publisher+0x14>
 8013f84:	2402      	movs	r4, #2
 8013f86:	e7f9      	b.n	8013f7c <rmw_destroy_publisher+0x9c>

08013f88 <rmw_send_request>:
 8013f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013f8c:	4604      	mov	r4, r0
 8013f8e:	6800      	ldr	r0, [r0, #0]
 8013f90:	b08b      	sub	sp, #44	; 0x2c
 8013f92:	460e      	mov	r6, r1
 8013f94:	4615      	mov	r5, r2
 8013f96:	b128      	cbz	r0, 8013fa4 <rmw_send_request+0x1c>
 8013f98:	4b21      	ldr	r3, [pc, #132]	; (8014020 <rmw_send_request+0x98>)
 8013f9a:	6819      	ldr	r1, [r3, #0]
 8013f9c:	f7ec f950 	bl	8000240 <strcmp>
 8013fa0:	2800      	cmp	r0, #0
 8013fa2:	d139      	bne.n	8014018 <rmw_send_request+0x90>
 8013fa4:	6864      	ldr	r4, [r4, #4]
 8013fa6:	2700      	movs	r7, #0
 8013fa8:	6963      	ldr	r3, [r4, #20]
 8013faa:	f8d4 8078 	ldr.w	r8, [r4, #120]	; 0x78
 8013fae:	689b      	ldr	r3, [r3, #8]
 8013fb0:	4798      	blx	r3
 8013fb2:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8013fb6:	4630      	mov	r0, r6
 8013fb8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013fbc:	4798      	blx	r3
 8013fbe:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013fc2:	9000      	str	r0, [sp, #0]
 8013fc4:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8013fc8:	6922      	ldr	r2, [r4, #16]
 8013fca:	ab02      	add	r3, sp, #8
 8013fcc:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8013fce:	f003 fb41 	bl	8017654 <uxr_prepare_output_stream>
 8013fd2:	e9c5 0700 	strd	r0, r7, [r5]
 8013fd6:	b198      	cbz	r0, 8014000 <rmw_send_request+0x78>
 8013fd8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8013fdc:	a902      	add	r1, sp, #8
 8013fde:	4630      	mov	r0, r6
 8013fe0:	4798      	blx	r3
 8013fe2:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
 8013fe6:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8013fea:	2b01      	cmp	r3, #1
 8013fec:	d00c      	beq.n	8014008 <rmw_send_request+0x80>
 8013fee:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8013ff0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8013ff4:	f002 f8b4 	bl	8016160 <uxr_run_session_until_confirm_delivery>
 8013ff8:	4638      	mov	r0, r7
 8013ffa:	b00b      	add	sp, #44	; 0x2c
 8013ffc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014000:	2001      	movs	r0, #1
 8014002:	b00b      	add	sp, #44	; 0x2c
 8014004:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014008:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801400c:	f001 fcee 	bl	80159ec <uxr_flash_output_streams>
 8014010:	4638      	mov	r0, r7
 8014012:	b00b      	add	sp, #44	; 0x2c
 8014014:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014018:	200c      	movs	r0, #12
 801401a:	b00b      	add	sp, #44	; 0x2c
 801401c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014020:	0801d0f8 	.word	0x0801d0f8

08014024 <rmw_take_request>:
 8014024:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014028:	4605      	mov	r5, r0
 801402a:	6800      	ldr	r0, [r0, #0]
 801402c:	b089      	sub	sp, #36	; 0x24
 801402e:	460c      	mov	r4, r1
 8014030:	4690      	mov	r8, r2
 8014032:	461e      	mov	r6, r3
 8014034:	b128      	cbz	r0, 8014042 <rmw_take_request+0x1e>
 8014036:	4b28      	ldr	r3, [pc, #160]	; (80140d8 <rmw_take_request+0xb4>)
 8014038:	6819      	ldr	r1, [r3, #0]
 801403a:	f7ec f901 	bl	8000240 <strcmp>
 801403e:	2800      	cmp	r0, #0
 8014040:	d146      	bne.n	80140d0 <rmw_take_request+0xac>
 8014042:	b10e      	cbz	r6, 8014048 <rmw_take_request+0x24>
 8014044:	2300      	movs	r3, #0
 8014046:	7033      	strb	r3, [r6, #0]
 8014048:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801404c:	f000 fee8 	bl	8014e20 <rmw_uxrce_clean_expired_static_input_buffer>
 8014050:	4648      	mov	r0, r9
 8014052:	f000 febb 	bl	8014dcc <rmw_uxrce_find_static_input_buffer_by_owner>
 8014056:	4607      	mov	r7, r0
 8014058:	b3b0      	cbz	r0, 80140c8 <rmw_take_request+0xa4>
 801405a:	6885      	ldr	r5, [r0, #8]
 801405c:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 8014060:	f8d5 383c 	ldr.w	r3, [r5, #2108]	; 0x83c
 8014064:	e9c4 3208 	strd	r3, r2, [r4, #32]
 8014068:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 801406c:	7423      	strb	r3, [r4, #16]
 801406e:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	; 0x834
 8014072:	f895 3836 	ldrb.w	r3, [r5, #2102]	; 0x836
 8014076:	f8a4 2011 	strh.w	r2, [r4, #17]
 801407a:	74e3      	strb	r3, [r4, #19]
 801407c:	f8d5 1828 	ldr.w	r1, [r5, #2088]	; 0x828
 8014080:	f8d5 282c 	ldr.w	r2, [r5, #2092]	; 0x82c
 8014084:	f8d5 3830 	ldr.w	r3, [r5, #2096]	; 0x830
 8014088:	6161      	str	r1, [r4, #20]
 801408a:	61a2      	str	r2, [r4, #24]
 801408c:	61e3      	str	r3, [r4, #28]
 801408e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8014092:	689b      	ldr	r3, [r3, #8]
 8014094:	4798      	blx	r3
 8014096:	6844      	ldr	r4, [r0, #4]
 8014098:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 801409c:	f105 0110 	add.w	r1, r5, #16
 80140a0:	4668      	mov	r0, sp
 80140a2:	f7fa ffe1 	bl	800f068 <ucdr_init_buffer>
 80140a6:	4641      	mov	r1, r8
 80140a8:	68e3      	ldr	r3, [r4, #12]
 80140aa:	4668      	mov	r0, sp
 80140ac:	4798      	blx	r3
 80140ae:	4639      	mov	r1, r7
 80140b0:	4604      	mov	r4, r0
 80140b2:	480a      	ldr	r0, [pc, #40]	; (80140dc <rmw_take_request+0xb8>)
 80140b4:	f005 f906 	bl	80192c4 <put_memory>
 80140b8:	b106      	cbz	r6, 80140bc <rmw_take_request+0x98>
 80140ba:	7034      	strb	r4, [r6, #0]
 80140bc:	f084 0001 	eor.w	r0, r4, #1
 80140c0:	b2c0      	uxtb	r0, r0
 80140c2:	b009      	add	sp, #36	; 0x24
 80140c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140c8:	2001      	movs	r0, #1
 80140ca:	b009      	add	sp, #36	; 0x24
 80140cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140d0:	200c      	movs	r0, #12
 80140d2:	b009      	add	sp, #36	; 0x24
 80140d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140d8:	0801d0f8 	.word	0x0801d0f8
 80140dc:	200105e4 	.word	0x200105e4

080140e0 <rmw_send_response>:
 80140e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140e2:	4605      	mov	r5, r0
 80140e4:	6800      	ldr	r0, [r0, #0]
 80140e6:	b091      	sub	sp, #68	; 0x44
 80140e8:	460c      	mov	r4, r1
 80140ea:	4616      	mov	r6, r2
 80140ec:	b128      	cbz	r0, 80140fa <rmw_send_response+0x1a>
 80140ee:	4b29      	ldr	r3, [pc, #164]	; (8014194 <rmw_send_response+0xb4>)
 80140f0:	6819      	ldr	r1, [r3, #0]
 80140f2:	f7ec f8a5 	bl	8000240 <strcmp>
 80140f6:	2800      	cmp	r0, #0
 80140f8:	d141      	bne.n	801417e <rmw_send_response+0x9e>
 80140fa:	686d      	ldr	r5, [r5, #4]
 80140fc:	68a1      	ldr	r1, [r4, #8]
 80140fe:	6860      	ldr	r0, [r4, #4]
 8014100:	6faf      	ldr	r7, [r5, #120]	; 0x78
 8014102:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8014106:	9307      	str	r3, [sp, #28]
 8014108:	4623      	mov	r3, r4
 801410a:	9206      	str	r2, [sp, #24]
 801410c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014110:	789b      	ldrb	r3, [r3, #2]
 8014112:	f88d 2017 	strb.w	r2, [sp, #23]
 8014116:	f88d 3016 	strb.w	r3, [sp, #22]
 801411a:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801411e:	68e2      	ldr	r2, [r4, #12]
 8014120:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014124:	ab02      	add	r3, sp, #8
 8014126:	696c      	ldr	r4, [r5, #20]
 8014128:	c307      	stmia	r3!, {r0, r1, r2}
 801412a:	68e3      	ldr	r3, [r4, #12]
 801412c:	4798      	blx	r3
 801412e:	6844      	ldr	r4, [r0, #4]
 8014130:	4630      	mov	r0, r6
 8014132:	6923      	ldr	r3, [r4, #16]
 8014134:	4798      	blx	r3
 8014136:	f100 0318 	add.w	r3, r0, #24
 801413a:	6938      	ldr	r0, [r7, #16]
 801413c:	9300      	str	r3, [sp, #0]
 801413e:	ab08      	add	r3, sp, #32
 8014140:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014144:	692a      	ldr	r2, [r5, #16]
 8014146:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8014148:	f003 fa84 	bl	8017654 <uxr_prepare_output_stream>
 801414c:	b910      	cbnz	r0, 8014154 <rmw_send_response+0x74>
 801414e:	2001      	movs	r0, #1
 8014150:	b011      	add	sp, #68	; 0x44
 8014152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014154:	a902      	add	r1, sp, #8
 8014156:	a808      	add	r0, sp, #32
 8014158:	f004 f9a6 	bl	80184a8 <uxr_serialize_SampleIdentity>
 801415c:	68a3      	ldr	r3, [r4, #8]
 801415e:	a908      	add	r1, sp, #32
 8014160:	4630      	mov	r0, r6
 8014162:	4798      	blx	r3
 8014164:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 8014168:	6938      	ldr	r0, [r7, #16]
 801416a:	2b01      	cmp	r3, #1
 801416c:	d00a      	beq.n	8014184 <rmw_send_response+0xa4>
 801416e:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8014170:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014174:	f001 fff4 	bl	8016160 <uxr_run_session_until_confirm_delivery>
 8014178:	2000      	movs	r0, #0
 801417a:	b011      	add	sp, #68	; 0x44
 801417c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801417e:	200c      	movs	r0, #12
 8014180:	b011      	add	sp, #68	; 0x44
 8014182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014184:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014188:	f001 fc30 	bl	80159ec <uxr_flash_output_streams>
 801418c:	2000      	movs	r0, #0
 801418e:	b011      	add	sp, #68	; 0x44
 8014190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014192:	bf00      	nop
 8014194:	0801d0f8 	.word	0x0801d0f8

08014198 <rmw_take_response>:
 8014198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801419c:	4604      	mov	r4, r0
 801419e:	6800      	ldr	r0, [r0, #0]
 80141a0:	b088      	sub	sp, #32
 80141a2:	460f      	mov	r7, r1
 80141a4:	4690      	mov	r8, r2
 80141a6:	461d      	mov	r5, r3
 80141a8:	b120      	cbz	r0, 80141b4 <rmw_take_response+0x1c>
 80141aa:	4b1d      	ldr	r3, [pc, #116]	; (8014220 <rmw_take_response+0x88>)
 80141ac:	6819      	ldr	r1, [r3, #0]
 80141ae:	f7ec f847 	bl	8000240 <strcmp>
 80141b2:	bb68      	cbnz	r0, 8014210 <rmw_take_response+0x78>
 80141b4:	b10d      	cbz	r5, 80141ba <rmw_take_response+0x22>
 80141b6:	2300      	movs	r3, #0
 80141b8:	702b      	strb	r3, [r5, #0]
 80141ba:	6864      	ldr	r4, [r4, #4]
 80141bc:	f000 fe30 	bl	8014e20 <rmw_uxrce_clean_expired_static_input_buffer>
 80141c0:	4620      	mov	r0, r4
 80141c2:	f000 fe03 	bl	8014dcc <rmw_uxrce_find_static_input_buffer_by_owner>
 80141c6:	4606      	mov	r6, r0
 80141c8:	b330      	cbz	r0, 8014218 <rmw_take_response+0x80>
 80141ca:	6963      	ldr	r3, [r4, #20]
 80141cc:	6884      	ldr	r4, [r0, #8]
 80141ce:	68db      	ldr	r3, [r3, #12]
 80141d0:	f504 6203 	add.w	r2, r4, #2096	; 0x830
 80141d4:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80141d8:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80141dc:	4798      	blx	r3
 80141de:	6847      	ldr	r7, [r0, #4]
 80141e0:	f8d4 2810 	ldr.w	r2, [r4, #2064]	; 0x810
 80141e4:	f104 0110 	add.w	r1, r4, #16
 80141e8:	4668      	mov	r0, sp
 80141ea:	f7fa ff3d 	bl	800f068 <ucdr_init_buffer>
 80141ee:	4641      	mov	r1, r8
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	4668      	mov	r0, sp
 80141f4:	4798      	blx	r3
 80141f6:	4631      	mov	r1, r6
 80141f8:	4604      	mov	r4, r0
 80141fa:	480a      	ldr	r0, [pc, #40]	; (8014224 <rmw_take_response+0x8c>)
 80141fc:	f005 f862 	bl	80192c4 <put_memory>
 8014200:	b105      	cbz	r5, 8014204 <rmw_take_response+0x6c>
 8014202:	702c      	strb	r4, [r5, #0]
 8014204:	f084 0001 	eor.w	r0, r4, #1
 8014208:	b2c0      	uxtb	r0, r0
 801420a:	b008      	add	sp, #32
 801420c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014210:	200c      	movs	r0, #12
 8014212:	b008      	add	sp, #32
 8014214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014218:	2001      	movs	r0, #1
 801421a:	b008      	add	sp, #32
 801421c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014220:	0801d0f8 	.word	0x0801d0f8
 8014224:	200105e4 	.word	0x200105e4

08014228 <rmw_create_service>:
 8014228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801422c:	b091      	sub	sp, #68	; 0x44
 801422e:	2900      	cmp	r1, #0
 8014230:	f000 80bb 	beq.w	80143aa <rmw_create_service+0x182>
 8014234:	4606      	mov	r6, r0
 8014236:	2800      	cmp	r0, #0
 8014238:	f000 80b7 	beq.w	80143aa <rmw_create_service+0x182>
 801423c:	4614      	mov	r4, r2
 801423e:	6800      	ldr	r0, [r0, #0]
 8014240:	4689      	mov	r9, r1
 8014242:	461d      	mov	r5, r3
 8014244:	f000 ff36 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 8014248:	2c00      	cmp	r4, #0
 801424a:	f000 80ae 	beq.w	80143aa <rmw_create_service+0x182>
 801424e:	f080 0001 	eor.w	r0, r0, #1
 8014252:	b2c0      	uxtb	r0, r0
 8014254:	2800      	cmp	r0, #0
 8014256:	f040 80a8 	bne.w	80143aa <rmw_create_service+0x182>
 801425a:	7823      	ldrb	r3, [r4, #0]
 801425c:	2b00      	cmp	r3, #0
 801425e:	f000 80a4 	beq.w	80143aa <rmw_create_service+0x182>
 8014262:	2d00      	cmp	r5, #0
 8014264:	f000 80a1 	beq.w	80143aa <rmw_create_service+0x182>
 8014268:	4856      	ldr	r0, [pc, #344]	; (80143c4 <rmw_create_service+0x19c>)
 801426a:	f8d6 8004 	ldr.w	r8, [r6, #4]
 801426e:	f005 f819 	bl	80192a4 <get_memory>
 8014272:	4606      	mov	r6, r0
 8014274:	2800      	cmp	r0, #0
 8014276:	f000 8099 	beq.w	80143ac <rmw_create_service+0x184>
 801427a:	6887      	ldr	r7, [r0, #8]
 801427c:	f107 0a88 	add.w	sl, r7, #136	; 0x88
 8014280:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 8014284:	f7ff fad8 	bl	8013838 <rmw_get_implementation_identifier>
 8014288:	67f8      	str	r0, [r7, #124]	; 0x7c
 801428a:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 801428e:	4620      	mov	r0, r4
 8014290:	f7ec f836 	bl	8000300 <strlen>
 8014294:	1c42      	adds	r2, r0, #1
 8014296:	f107 067c 	add.w	r6, r7, #124	; 0x7c
 801429a:	2a3c      	cmp	r2, #60	; 0x3c
 801429c:	f200 808a 	bhi.w	80143b4 <rmw_create_service+0x18c>
 80142a0:	4621      	mov	r1, r4
 80142a2:	4650      	mov	r0, sl
 80142a4:	f006 fc0f 	bl	801aac6 <memcpy>
 80142a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80142ac:	4629      	mov	r1, r5
 80142ae:	2250      	movs	r2, #80	; 0x50
 80142b0:	f107 0020 	add.w	r0, r7, #32
 80142b4:	f8c7 8078 	str.w	r8, [r7, #120]	; 0x78
 80142b8:	677b      	str	r3, [r7, #116]	; 0x74
 80142ba:	f006 fc04 	bl	801aac6 <memcpy>
 80142be:	4648      	mov	r0, r9
 80142c0:	4941      	ldr	r1, [pc, #260]	; (80143c8 <rmw_create_service+0x1a0>)
 80142c2:	f7f8 ff5f 	bl	800d184 <get_service_typesupport_handle>
 80142c6:	2800      	cmp	r0, #0
 80142c8:	d074      	beq.n	80143b4 <rmw_create_service+0x18c>
 80142ca:	6843      	ldr	r3, [r0, #4]
 80142cc:	617b      	str	r3, [r7, #20]
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	d070      	beq.n	80143b4 <rmw_create_service+0x18c>
 80142d2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80142d6:	2108      	movs	r1, #8
 80142d8:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 80143d0 <rmw_create_service+0x1a8>
 80142dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80142e0:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 80143d4 <rmw_create_service+0x1ac>
 80142e4:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	; 0x5a2
 80142e8:	1c42      	adds	r2, r0, #1
 80142ea:	f8a3 25a2 	strh.w	r2, [r3, #1442]	; 0x5a2
 80142ee:	f001 f8fb 	bl	80154e8 <uxr_object_id>
 80142f2:	2364      	movs	r3, #100	; 0x64
 80142f4:	6138      	str	r0, [r7, #16]
 80142f6:	4652      	mov	r2, sl
 80142f8:	4649      	mov	r1, r9
 80142fa:	6978      	ldr	r0, [r7, #20]
 80142fc:	f000 fe74 	bl	8014fe8 <generate_service_types>
 8014300:	2800      	cmp	r0, #0
 8014302:	d057      	beq.n	80143b4 <rmw_create_service+0x18c>
 8014304:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 80143d8 <rmw_create_service+0x1b0>
 8014308:	233c      	movs	r3, #60	; 0x3c
 801430a:	4a30      	ldr	r2, [pc, #192]	; (80143cc <rmw_create_service+0x1a4>)
 801430c:	4620      	mov	r0, r4
 801430e:	4659      	mov	r1, fp
 8014310:	f000 fe38 	bl	8014f84 <generate_service_topics>
 8014314:	2800      	cmp	r0, #0
 8014316:	d04d      	beq.n	80143b4 <rmw_create_service+0x18c>
 8014318:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801431c:	a80c      	add	r0, sp, #48	; 0x30
 801431e:	4629      	mov	r1, r5
 8014320:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8014324:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014328:	f000 fe14 	bl	8014f54 <convert_qos_profile>
 801432c:	4a27      	ldr	r2, [pc, #156]	; (80143cc <rmw_create_service+0x1a4>)
 801432e:	a80c      	add	r0, sp, #48	; 0x30
 8014330:	9400      	str	r4, [sp, #0]
 8014332:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014334:	e9cd b203 	strd	fp, r2, [sp, #12]
 8014338:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 801433c:	c803      	ldmia	r0, {r0, r1}
 801433e:	9a08      	ldr	r2, [sp, #32]
 8014340:	9005      	str	r0, [sp, #20]
 8014342:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8014346:	2306      	movs	r3, #6
 8014348:	f8ad 1018 	strh.w	r1, [sp, #24]
 801434c:	9307      	str	r3, [sp, #28]
 801434e:	6811      	ldr	r1, [r2, #0]
 8014350:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8014354:	693a      	ldr	r2, [r7, #16]
 8014356:	f000 ffcf 	bl	80152f8 <uxr_buffer_create_replier_bin>
 801435a:	4602      	mov	r2, r0
 801435c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8014360:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8014364:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8014368:	f000 fdd8 	bl	8014f1c <run_xrce_session>
 801436c:	b310      	cbz	r0, 80143b4 <rmw_create_service+0x18c>
 801436e:	7a2b      	ldrb	r3, [r5, #8]
 8014370:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014374:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8014378:	2b02      	cmp	r3, #2
 801437a:	920e      	str	r2, [sp, #56]	; 0x38
 801437c:	f04f 0200 	mov.w	r2, #0
 8014380:	920f      	str	r2, [sp, #60]	; 0x3c
 8014382:	bf0c      	ite	eq
 8014384:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	; 0x37c
 8014388:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	; 0x374
 801438c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014390:	930b      	str	r3, [sp, #44]	; 0x2c
 8014392:	ab0e      	add	r3, sp, #56	; 0x38
 8014394:	673a      	str	r2, [r7, #112]	; 0x70
 8014396:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 801439a:	9300      	str	r3, [sp, #0]
 801439c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801439e:	6811      	ldr	r1, [r2, #0]
 80143a0:	693a      	ldr	r2, [r7, #16]
 80143a2:	f001 f8d1 	bl	8015548 <uxr_buffer_request_data>
 80143a6:	8338      	strh	r0, [r7, #24]
 80143a8:	e000      	b.n	80143ac <rmw_create_service+0x184>
 80143aa:	2600      	movs	r6, #0
 80143ac:	4630      	mov	r0, r6
 80143ae:	b011      	add	sp, #68	; 0x44
 80143b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143b4:	4630      	mov	r0, r6
 80143b6:	2600      	movs	r6, #0
 80143b8:	f000 fc76 	bl	8014ca8 <rmw_uxrce_fini_service_memory>
 80143bc:	4630      	mov	r0, r6
 80143be:	b011      	add	sp, #68	; 0x44
 80143c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143c4:	200105c4 	.word	0x200105c4
 80143c8:	0801ba38 	.word	0x0801ba38
 80143cc:	2000bb70 	.word	0x2000bb70
 80143d0:	2000bbac 	.word	0x2000bbac
 80143d4:	2000bb0c 	.word	0x2000bb0c
 80143d8:	2000bad0 	.word	0x2000bad0

080143dc <rmw_destroy_service>:
 80143dc:	b570      	push	{r4, r5, r6, lr}
 80143de:	b128      	cbz	r0, 80143ec <rmw_destroy_service+0x10>
 80143e0:	4604      	mov	r4, r0
 80143e2:	6800      	ldr	r0, [r0, #0]
 80143e4:	460d      	mov	r5, r1
 80143e6:	f000 fe65 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 80143ea:	b910      	cbnz	r0, 80143f2 <rmw_destroy_service+0x16>
 80143ec:	2401      	movs	r4, #1
 80143ee:	4620      	mov	r0, r4
 80143f0:	bd70      	pop	{r4, r5, r6, pc}
 80143f2:	6863      	ldr	r3, [r4, #4]
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	d0f9      	beq.n	80143ec <rmw_destroy_service+0x10>
 80143f8:	2d00      	cmp	r5, #0
 80143fa:	d0f7      	beq.n	80143ec <rmw_destroy_service+0x10>
 80143fc:	6828      	ldr	r0, [r5, #0]
 80143fe:	f000 fe59 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 8014402:	2800      	cmp	r0, #0
 8014404:	d0f2      	beq.n	80143ec <rmw_destroy_service+0x10>
 8014406:	686e      	ldr	r6, [r5, #4]
 8014408:	2e00      	cmp	r6, #0
 801440a:	d0ef      	beq.n	80143ec <rmw_destroy_service+0x10>
 801440c:	6864      	ldr	r4, [r4, #4]
 801440e:	6932      	ldr	r2, [r6, #16]
 8014410:	6920      	ldr	r0, [r4, #16]
 8014412:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8014416:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801441a:	6819      	ldr	r1, [r3, #0]
 801441c:	f001 f8ce 	bl	80155bc <uxr_buffer_cancel_data>
 8014420:	4602      	mov	r2, r0
 8014422:	6920      	ldr	r0, [r4, #16]
 8014424:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8014428:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801442c:	f000 fd76 	bl	8014f1c <run_xrce_session>
 8014430:	6920      	ldr	r0, [r4, #16]
 8014432:	6932      	ldr	r2, [r6, #16]
 8014434:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8014438:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801443c:	6819      	ldr	r1, [r3, #0]
 801443e:	f000 fedd 	bl	80151fc <uxr_buffer_delete_entity>
 8014442:	4602      	mov	r2, r0
 8014444:	6920      	ldr	r0, [r4, #16]
 8014446:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801444a:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801444e:	f000 fd65 	bl	8014f1c <run_xrce_session>
 8014452:	4603      	mov	r3, r0
 8014454:	4628      	mov	r0, r5
 8014456:	2b00      	cmp	r3, #0
 8014458:	bf14      	ite	ne
 801445a:	2400      	movne	r4, #0
 801445c:	2402      	moveq	r4, #2
 801445e:	f000 fc23 	bl	8014ca8 <rmw_uxrce_fini_service_memory>
 8014462:	e7c4      	b.n	80143ee <rmw_destroy_service+0x12>

08014464 <rmw_service_response_publisher_get_actual_qos>:
 8014464:	b181      	cbz	r1, 8014488 <rmw_service_response_publisher_get_actual_qos+0x24>
 8014466:	4603      	mov	r3, r0
 8014468:	b510      	push	{r4, lr}
 801446a:	fab0 f480 	clz	r4, r0
 801446e:	0964      	lsrs	r4, r4, #5
 8014470:	b140      	cbz	r0, 8014484 <rmw_service_response_publisher_get_actual_qos+0x20>
 8014472:	685b      	ldr	r3, [r3, #4]
 8014474:	4608      	mov	r0, r1
 8014476:	2250      	movs	r2, #80	; 0x50
 8014478:	f103 0120 	add.w	r1, r3, #32
 801447c:	f006 fb23 	bl	801aac6 <memcpy>
 8014480:	4620      	mov	r0, r4
 8014482:	bd10      	pop	{r4, pc}
 8014484:	200b      	movs	r0, #11
 8014486:	bd10      	pop	{r4, pc}
 8014488:	200b      	movs	r0, #11
 801448a:	4770      	bx	lr

0801448c <rmw_service_request_subscription_get_actual_qos>:
 801448c:	b178      	cbz	r0, 80144ae <rmw_service_request_subscription_get_actual_qos+0x22>
 801448e:	b510      	push	{r4, lr}
 8014490:	fab1 f481 	clz	r4, r1
 8014494:	0964      	lsrs	r4, r4, #5
 8014496:	b141      	cbz	r1, 80144aa <rmw_service_request_subscription_get_actual_qos+0x1e>
 8014498:	6843      	ldr	r3, [r0, #4]
 801449a:	2250      	movs	r2, #80	; 0x50
 801449c:	4608      	mov	r0, r1
 801449e:	f103 0120 	add.w	r1, r3, #32
 80144a2:	f006 fb10 	bl	801aac6 <memcpy>
 80144a6:	4620      	mov	r0, r4
 80144a8:	bd10      	pop	{r4, pc}
 80144aa:	200b      	movs	r0, #11
 80144ac:	bd10      	pop	{r4, pc}
 80144ae:	200b      	movs	r0, #11
 80144b0:	4770      	bx	lr
 80144b2:	bf00      	nop

080144b4 <rmw_destroy_subscription>:
 80144b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144b8:	b128      	cbz	r0, 80144c6 <rmw_destroy_subscription+0x12>
 80144ba:	4604      	mov	r4, r0
 80144bc:	6800      	ldr	r0, [r0, #0]
 80144be:	460d      	mov	r5, r1
 80144c0:	f000 fdf8 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 80144c4:	b918      	cbnz	r0, 80144ce <rmw_destroy_subscription+0x1a>
 80144c6:	2401      	movs	r4, #1
 80144c8:	4620      	mov	r0, r4
 80144ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80144ce:	6863      	ldr	r3, [r4, #4]
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d0f8      	beq.n	80144c6 <rmw_destroy_subscription+0x12>
 80144d4:	fab5 f485 	clz	r4, r5
 80144d8:	0964      	lsrs	r4, r4, #5
 80144da:	2d00      	cmp	r5, #0
 80144dc:	d0f3      	beq.n	80144c6 <rmw_destroy_subscription+0x12>
 80144de:	6828      	ldr	r0, [r5, #0]
 80144e0:	f000 fde8 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 80144e4:	2800      	cmp	r0, #0
 80144e6:	d0ee      	beq.n	80144c6 <rmw_destroy_subscription+0x12>
 80144e8:	686e      	ldr	r6, [r5, #4]
 80144ea:	2e00      	cmp	r6, #0
 80144ec:	d0eb      	beq.n	80144c6 <rmw_destroy_subscription+0x12>
 80144ee:	6a37      	ldr	r7, [r6, #32]
 80144f0:	6972      	ldr	r2, [r6, #20]
 80144f2:	6938      	ldr	r0, [r7, #16]
 80144f4:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80144f8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80144fc:	6819      	ldr	r1, [r3, #0]
 80144fe:	f001 f85d 	bl	80155bc <uxr_buffer_cancel_data>
 8014502:	4602      	mov	r2, r0
 8014504:	6938      	ldr	r0, [r7, #16]
 8014506:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801450a:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801450e:	f000 fd05 	bl	8014f1c <run_xrce_session>
 8014512:	69f0      	ldr	r0, [r6, #28]
 8014514:	f004 ff14 	bl	8019340 <destroy_topic>
 8014518:	6a33      	ldr	r3, [r6, #32]
 801451a:	6972      	ldr	r2, [r6, #20]
 801451c:	6918      	ldr	r0, [r3, #16]
 801451e:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8014522:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014526:	6819      	ldr	r1, [r3, #0]
 8014528:	f000 fe68 	bl	80151fc <uxr_buffer_delete_entity>
 801452c:	6a33      	ldr	r3, [r6, #32]
 801452e:	4680      	mov	r8, r0
 8014530:	6932      	ldr	r2, [r6, #16]
 8014532:	6918      	ldr	r0, [r3, #16]
 8014534:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8014538:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801453c:	6819      	ldr	r1, [r3, #0]
 801453e:	f000 fe5d 	bl	80151fc <uxr_buffer_delete_entity>
 8014542:	4606      	mov	r6, r0
 8014544:	6938      	ldr	r0, [r7, #16]
 8014546:	4642      	mov	r2, r8
 8014548:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801454c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8014550:	f000 fce4 	bl	8014f1c <run_xrce_session>
 8014554:	693f      	ldr	r7, [r7, #16]
 8014556:	4632      	mov	r2, r6
 8014558:	4606      	mov	r6, r0
 801455a:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 801455e:	4638      	mov	r0, r7
 8014560:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8014564:	f000 fcda 	bl	8014f1c <run_xrce_session>
 8014568:	b126      	cbz	r6, 8014574 <rmw_destroy_subscription+0xc0>
 801456a:	b118      	cbz	r0, 8014574 <rmw_destroy_subscription+0xc0>
 801456c:	4628      	mov	r0, r5
 801456e:	f000 fb85 	bl	8014c7c <rmw_uxrce_fini_subscription_memory>
 8014572:	e7a9      	b.n	80144c8 <rmw_destroy_subscription+0x14>
 8014574:	2402      	movs	r4, #2
 8014576:	e7f9      	b.n	801456c <rmw_destroy_subscription+0xb8>

08014578 <rmw_take_with_info>:
 8014578:	b5f0      	push	{r4, r5, r6, r7, lr}
 801457a:	4604      	mov	r4, r0
 801457c:	6800      	ldr	r0, [r0, #0]
 801457e:	b089      	sub	sp, #36	; 0x24
 8014580:	460f      	mov	r7, r1
 8014582:	4615      	mov	r5, r2
 8014584:	b128      	cbz	r0, 8014592 <rmw_take_with_info+0x1a>
 8014586:	4b24      	ldr	r3, [pc, #144]	; (8014618 <rmw_take_with_info+0xa0>)
 8014588:	6819      	ldr	r1, [r3, #0]
 801458a:	f7eb fe59 	bl	8000240 <strcmp>
 801458e:	2800      	cmp	r0, #0
 8014590:	d13e      	bne.n	8014610 <rmw_take_with_info+0x98>
 8014592:	b305      	cbz	r5, 80145d6 <rmw_take_with_info+0x5e>
 8014594:	2300      	movs	r3, #0
 8014596:	6864      	ldr	r4, [r4, #4]
 8014598:	702b      	strb	r3, [r5, #0]
 801459a:	f000 fc41 	bl	8014e20 <rmw_uxrce_clean_expired_static_input_buffer>
 801459e:	4620      	mov	r0, r4
 80145a0:	f000 fc14 	bl	8014dcc <rmw_uxrce_find_static_input_buffer_by_owner>
 80145a4:	4606      	mov	r6, r0
 80145a6:	b1f0      	cbz	r0, 80145e6 <rmw_take_with_info+0x6e>
 80145a8:	6881      	ldr	r1, [r0, #8]
 80145aa:	4668      	mov	r0, sp
 80145ac:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 80145b0:	3110      	adds	r1, #16
 80145b2:	f7fa fd59 	bl	800f068 <ucdr_init_buffer>
 80145b6:	69a3      	ldr	r3, [r4, #24]
 80145b8:	4639      	mov	r1, r7
 80145ba:	4668      	mov	r0, sp
 80145bc:	68db      	ldr	r3, [r3, #12]
 80145be:	4798      	blx	r3
 80145c0:	4604      	mov	r4, r0
 80145c2:	4631      	mov	r1, r6
 80145c4:	4815      	ldr	r0, [pc, #84]	; (801461c <rmw_take_with_info+0xa4>)
 80145c6:	f004 fe7d 	bl	80192c4 <put_memory>
 80145ca:	702c      	strb	r4, [r5, #0]
 80145cc:	f084 0001 	eor.w	r0, r4, #1
 80145d0:	b2c0      	uxtb	r0, r0
 80145d2:	b009      	add	sp, #36	; 0x24
 80145d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80145d6:	6864      	ldr	r4, [r4, #4]
 80145d8:	f000 fc22 	bl	8014e20 <rmw_uxrce_clean_expired_static_input_buffer>
 80145dc:	4620      	mov	r0, r4
 80145de:	f000 fbf5 	bl	8014dcc <rmw_uxrce_find_static_input_buffer_by_owner>
 80145e2:	4605      	mov	r5, r0
 80145e4:	b910      	cbnz	r0, 80145ec <rmw_take_with_info+0x74>
 80145e6:	2001      	movs	r0, #1
 80145e8:	b009      	add	sp, #36	; 0x24
 80145ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80145ec:	68a9      	ldr	r1, [r5, #8]
 80145ee:	4668      	mov	r0, sp
 80145f0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 80145f4:	3110      	adds	r1, #16
 80145f6:	f7fa fd37 	bl	800f068 <ucdr_init_buffer>
 80145fa:	69a3      	ldr	r3, [r4, #24]
 80145fc:	4639      	mov	r1, r7
 80145fe:	4668      	mov	r0, sp
 8014600:	68db      	ldr	r3, [r3, #12]
 8014602:	4798      	blx	r3
 8014604:	4629      	mov	r1, r5
 8014606:	4604      	mov	r4, r0
 8014608:	4804      	ldr	r0, [pc, #16]	; (801461c <rmw_take_with_info+0xa4>)
 801460a:	f004 fe5b 	bl	80192c4 <put_memory>
 801460e:	e7dd      	b.n	80145cc <rmw_take_with_info+0x54>
 8014610:	200c      	movs	r0, #12
 8014612:	b009      	add	sp, #36	; 0x24
 8014614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014616:	bf00      	nop
 8014618:	0801d0f8 	.word	0x0801d0f8
 801461c:	200105e4 	.word	0x200105e4

08014620 <rmw_uxrce_transport_init>:
 8014620:	b508      	push	{r3, lr}
 8014622:	b108      	cbz	r0, 8014628 <rmw_uxrce_transport_init+0x8>
 8014624:	f100 0210 	add.w	r2, r0, #16
 8014628:	b139      	cbz	r1, 801463a <rmw_uxrce_transport_init+0x1a>
 801462a:	6949      	ldr	r1, [r1, #20]
 801462c:	4610      	mov	r0, r2
 801462e:	f000 ff23 	bl	8015478 <uxr_init_custom_transport>
 8014632:	f080 0001 	eor.w	r0, r0, #1
 8014636:	b2c0      	uxtb	r0, r0
 8014638:	bd08      	pop	{r3, pc}
 801463a:	4b04      	ldr	r3, [pc, #16]	; (801464c <rmw_uxrce_transport_init+0x2c>)
 801463c:	4610      	mov	r0, r2
 801463e:	6859      	ldr	r1, [r3, #4]
 8014640:	f000 ff1a 	bl	8015478 <uxr_init_custom_transport>
 8014644:	f080 0001 	eor.w	r0, r0, #1
 8014648:	b2c0      	uxtb	r0, r0
 801464a:	bd08      	pop	{r3, pc}
 801464c:	2000b634 	.word	0x2000b634

08014650 <rmw_wait>:
 8014650:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014654:	4698      	mov	r8, r3
 8014656:	ea40 0301 	orr.w	r3, r0, r1
 801465a:	b089      	sub	sp, #36	; 0x24
 801465c:	ea48 0303 	orr.w	r3, r8, r3
 8014660:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8014662:	4313      	orrs	r3, r2
 8014664:	f000 8106 	beq.w	8014874 <rmw_wait+0x224>
 8014668:	4605      	mov	r5, r0
 801466a:	460e      	mov	r6, r1
 801466c:	4691      	mov	r9, r2
 801466e:	b16c      	cbz	r4, 801468c <rmw_wait+0x3c>
 8014670:	4ba6      	ldr	r3, [pc, #664]	; (801490c <rmw_wait+0x2bc>)
 8014672:	af04      	add	r7, sp, #16
 8014674:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014676:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 801467a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801467e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8014682:	f004 fc9f 	bl	8018fc4 <rmw_time_equal>
 8014686:	2800      	cmp	r0, #0
 8014688:	f000 810b 	beq.w	80148a2 <rmw_wait+0x252>
 801468c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8014690:	f000 fbc6 	bl	8014e20 <rmw_uxrce_clean_expired_static_input_buffer>
 8014694:	4b9e      	ldr	r3, [pc, #632]	; (8014910 <rmw_wait+0x2c0>)
 8014696:	681c      	ldr	r4, [r3, #0]
 8014698:	b14c      	cbz	r4, 80146ae <rmw_wait+0x5e>
 801469a:	4623      	mov	r3, r4
 801469c:	2100      	movs	r1, #0
 801469e:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 80146a2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80146a6:	f882 15a4 	strb.w	r1, [r2, #1444]	; 0x5a4
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d1f7      	bne.n	801469e <rmw_wait+0x4e>
 80146ae:	f1b9 0f00 	cmp.w	r9, #0
 80146b2:	d011      	beq.n	80146d8 <rmw_wait+0x88>
 80146b4:	f8d9 1000 	ldr.w	r1, [r9]
 80146b8:	b171      	cbz	r1, 80146d8 <rmw_wait+0x88>
 80146ba:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80146be:	2300      	movs	r3, #0
 80146c0:	2001      	movs	r0, #1
 80146c2:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80146c6:	3301      	adds	r3, #1
 80146c8:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80146ca:	4299      	cmp	r1, r3
 80146cc:	6912      	ldr	r2, [r2, #16]
 80146ce:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80146d2:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 80146d6:	d1f4      	bne.n	80146c2 <rmw_wait+0x72>
 80146d8:	f1b8 0f00 	cmp.w	r8, #0
 80146dc:	d011      	beq.n	8014702 <rmw_wait+0xb2>
 80146de:	f8d8 1000 	ldr.w	r1, [r8]
 80146e2:	b171      	cbz	r1, 8014702 <rmw_wait+0xb2>
 80146e4:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80146e8:	2300      	movs	r3, #0
 80146ea:	2001      	movs	r0, #1
 80146ec:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80146f0:	3301      	adds	r3, #1
 80146f2:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80146f4:	4299      	cmp	r1, r3
 80146f6:	6912      	ldr	r2, [r2, #16]
 80146f8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80146fc:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 8014700:	d1f4      	bne.n	80146ec <rmw_wait+0x9c>
 8014702:	b185      	cbz	r5, 8014726 <rmw_wait+0xd6>
 8014704:	6829      	ldr	r1, [r5, #0]
 8014706:	b171      	cbz	r1, 8014726 <rmw_wait+0xd6>
 8014708:	f8d5 c004 	ldr.w	ip, [r5, #4]
 801470c:	2300      	movs	r3, #0
 801470e:	2001      	movs	r0, #1
 8014710:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8014714:	3301      	adds	r3, #1
 8014716:	6a12      	ldr	r2, [r2, #32]
 8014718:	4299      	cmp	r1, r3
 801471a:	6912      	ldr	r2, [r2, #16]
 801471c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8014720:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 8014724:	d1f4      	bne.n	8014710 <rmw_wait+0xc0>
 8014726:	b344      	cbz	r4, 801477a <rmw_wait+0x12a>
 8014728:	4622      	mov	r2, r4
 801472a:	2300      	movs	r3, #0
 801472c:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8014730:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8014734:	f891 15a4 	ldrb.w	r1, [r1, #1444]	; 0x5a4
 8014738:	440b      	add	r3, r1
 801473a:	b2db      	uxtb	r3, r3
 801473c:	2a00      	cmp	r2, #0
 801473e:	d1f5      	bne.n	801472c <rmw_wait+0xdc>
 8014740:	2b00      	cmp	r3, #0
 8014742:	d05f      	beq.n	8014804 <rmw_wait+0x1b4>
 8014744:	1c7a      	adds	r2, r7, #1
 8014746:	d00d      	beq.n	8014764 <rmw_wait+0x114>
 8014748:	ee07 7a90 	vmov	s15, r7
 801474c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014750:	ee07 3a90 	vmov	s15, r3
 8014754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014758:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801475c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8014760:	ee17 7a90 	vmov	r7, s15
 8014764:	68a0      	ldr	r0, [r4, #8]
 8014766:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
 801476a:	f893 35a4 	ldrb.w	r3, [r3, #1444]	; 0x5a4
 801476e:	2b00      	cmp	r3, #0
 8014770:	f040 808d 	bne.w	801488e <rmw_wait+0x23e>
 8014774:	6864      	ldr	r4, [r4, #4]
 8014776:	2c00      	cmp	r4, #0
 8014778:	d1f4      	bne.n	8014764 <rmw_wait+0x114>
 801477a:	f1b9 0f00 	cmp.w	r9, #0
 801477e:	f000 80a1 	beq.w	80148c4 <rmw_wait+0x274>
 8014782:	f8d9 7000 	ldr.w	r7, [r9]
 8014786:	2f00      	cmp	r7, #0
 8014788:	f000 80a4 	beq.w	80148d4 <rmw_wait+0x284>
 801478c:	2400      	movs	r4, #0
 801478e:	4627      	mov	r7, r4
 8014790:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014794:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8014798:	f000 fb18 	bl	8014dcc <rmw_uxrce_find_static_input_buffer_by_owner>
 801479c:	2800      	cmp	r0, #0
 801479e:	d03b      	beq.n	8014818 <rmw_wait+0x1c8>
 80147a0:	3401      	adds	r4, #1
 80147a2:	f8d9 3000 	ldr.w	r3, [r9]
 80147a6:	2701      	movs	r7, #1
 80147a8:	42a3      	cmp	r3, r4
 80147aa:	d8f1      	bhi.n	8014790 <rmw_wait+0x140>
 80147ac:	2701      	movs	r7, #1
 80147ae:	f1b8 0f00 	cmp.w	r8, #0
 80147b2:	d010      	beq.n	80147d6 <rmw_wait+0x186>
 80147b4:	f8d8 3000 	ldr.w	r3, [r8]
 80147b8:	b16b      	cbz	r3, 80147d6 <rmw_wait+0x186>
 80147ba:	2400      	movs	r4, #0
 80147bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80147c0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80147c4:	f000 fb02 	bl	8014dcc <rmw_uxrce_find_static_input_buffer_by_owner>
 80147c8:	b370      	cbz	r0, 8014828 <rmw_wait+0x1d8>
 80147ca:	3401      	adds	r4, #1
 80147cc:	f8d8 3000 	ldr.w	r3, [r8]
 80147d0:	2701      	movs	r7, #1
 80147d2:	42a3      	cmp	r3, r4
 80147d4:	d8f2      	bhi.n	80147bc <rmw_wait+0x16c>
 80147d6:	2d00      	cmp	r5, #0
 80147d8:	d035      	beq.n	8014846 <rmw_wait+0x1f6>
 80147da:	682b      	ldr	r3, [r5, #0]
 80147dc:	b39b      	cbz	r3, 8014846 <rmw_wait+0x1f6>
 80147de:	2400      	movs	r4, #0
 80147e0:	686b      	ldr	r3, [r5, #4]
 80147e2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80147e6:	f000 faf1 	bl	8014dcc <rmw_uxrce_find_static_input_buffer_by_owner>
 80147ea:	b328      	cbz	r0, 8014838 <rmw_wait+0x1e8>
 80147ec:	3401      	adds	r4, #1
 80147ee:	682b      	ldr	r3, [r5, #0]
 80147f0:	2701      	movs	r7, #1
 80147f2:	42a3      	cmp	r3, r4
 80147f4:	d8f4      	bhi.n	80147e0 <rmw_wait+0x190>
 80147f6:	2e00      	cmp	r6, #0
 80147f8:	d03c      	beq.n	8014874 <rmw_wait+0x224>
 80147fa:	6834      	ldr	r4, [r6, #0]
 80147fc:	2c00      	cmp	r4, #0
 80147fe:	d039      	beq.n	8014874 <rmw_wait+0x224>
 8014800:	2701      	movs	r7, #1
 8014802:	e023      	b.n	801484c <rmw_wait+0x1fc>
 8014804:	68a0      	ldr	r0, [r4, #8]
 8014806:	2100      	movs	r1, #0
 8014808:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801480c:	f001 fc6e 	bl	80160ec <uxr_run_session_timeout>
 8014810:	6864      	ldr	r4, [r4, #4]
 8014812:	2c00      	cmp	r4, #0
 8014814:	d1f6      	bne.n	8014804 <rmw_wait+0x1b4>
 8014816:	e7b0      	b.n	801477a <rmw_wait+0x12a>
 8014818:	e9d9 3200 	ldrd	r3, r2, [r9]
 801481c:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8014820:	3401      	adds	r4, #1
 8014822:	42a3      	cmp	r3, r4
 8014824:	d8b4      	bhi.n	8014790 <rmw_wait+0x140>
 8014826:	e7c2      	b.n	80147ae <rmw_wait+0x15e>
 8014828:	e9d8 3200 	ldrd	r3, r2, [r8]
 801482c:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8014830:	3401      	adds	r4, #1
 8014832:	429c      	cmp	r4, r3
 8014834:	d3c2      	bcc.n	80147bc <rmw_wait+0x16c>
 8014836:	e7ce      	b.n	80147d6 <rmw_wait+0x186>
 8014838:	e9d5 3200 	ldrd	r3, r2, [r5]
 801483c:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8014840:	3401      	adds	r4, #1
 8014842:	42a3      	cmp	r3, r4
 8014844:	d8cc      	bhi.n	80147e0 <rmw_wait+0x190>
 8014846:	b1a6      	cbz	r6, 8014872 <rmw_wait+0x222>
 8014848:	6834      	ldr	r4, [r6, #0]
 801484a:	b194      	cbz	r4, 8014872 <rmw_wait+0x222>
 801484c:	2300      	movs	r3, #0
 801484e:	461d      	mov	r5, r3
 8014850:	e004      	b.n	801485c <rmw_wait+0x20c>
 8014852:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8014856:	3301      	adds	r3, #1
 8014858:	42a3      	cmp	r3, r4
 801485a:	d00a      	beq.n	8014872 <rmw_wait+0x222>
 801485c:	6870      	ldr	r0, [r6, #4]
 801485e:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8014862:	7c0a      	ldrb	r2, [r1, #16]
 8014864:	2a00      	cmp	r2, #0
 8014866:	d0f4      	beq.n	8014852 <rmw_wait+0x202>
 8014868:	3301      	adds	r3, #1
 801486a:	4617      	mov	r7, r2
 801486c:	740d      	strb	r5, [r1, #16]
 801486e:	42a3      	cmp	r3, r4
 8014870:	d1f4      	bne.n	801485c <rmw_wait+0x20c>
 8014872:	b147      	cbz	r7, 8014886 <rmw_wait+0x236>
 8014874:	2000      	movs	r0, #0
 8014876:	b009      	add	sp, #36	; 0x24
 8014878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801487c:	b11e      	cbz	r6, 8014886 <rmw_wait+0x236>
 801487e:	6834      	ldr	r4, [r6, #0]
 8014880:	462f      	mov	r7, r5
 8014882:	2c00      	cmp	r4, #0
 8014884:	d1e2      	bne.n	801484c <rmw_wait+0x1fc>
 8014886:	2002      	movs	r0, #2
 8014888:	b009      	add	sp, #36	; 0x24
 801488a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801488e:	4639      	mov	r1, r7
 8014890:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014894:	f001 fc44 	bl	8016120 <uxr_run_session_until_data>
 8014898:	6864      	ldr	r4, [r4, #4]
 801489a:	2c00      	cmp	r4, #0
 801489c:	f47f af62 	bne.w	8014764 <rmw_wait+0x114>
 80148a0:	e76b      	b.n	801477a <rmw_wait+0x12a>
 80148a2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80148a6:	f004 fbe3 	bl	8019070 <rmw_time_total_nsec>
 80148aa:	2300      	movs	r3, #0
 80148ac:	4a19      	ldr	r2, [pc, #100]	; (8014914 <rmw_wait+0x2c4>)
 80148ae:	f7eb fd7f 	bl	80003b0 <__aeabi_uldivmod>
 80148b2:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80148b6:	4607      	mov	r7, r0
 80148b8:	f171 0300 	sbcs.w	r3, r1, #0
 80148bc:	bfa8      	it	ge
 80148be:	f06f 4700 	mvnge.w	r7, #2147483648	; 0x80000000
 80148c2:	e6e5      	b.n	8014690 <rmw_wait+0x40>
 80148c4:	f1b8 0f00 	cmp.w	r8, #0
 80148c8:	d00f      	beq.n	80148ea <rmw_wait+0x29a>
 80148ca:	f8d8 3000 	ldr.w	r3, [r8]
 80148ce:	b193      	cbz	r3, 80148f6 <rmw_wait+0x2a6>
 80148d0:	464f      	mov	r7, r9
 80148d2:	e772      	b.n	80147ba <rmw_wait+0x16a>
 80148d4:	f1b8 0f00 	cmp.w	r8, #0
 80148d8:	d007      	beq.n	80148ea <rmw_wait+0x29a>
 80148da:	f8d8 3000 	ldr.w	r3, [r8]
 80148de:	2b00      	cmp	r3, #0
 80148e0:	f47f af6b 	bne.w	80147ba <rmw_wait+0x16a>
 80148e4:	b155      	cbz	r5, 80148fc <rmw_wait+0x2ac>
 80148e6:	461f      	mov	r7, r3
 80148e8:	e777      	b.n	80147da <rmw_wait+0x18a>
 80148ea:	2d00      	cmp	r5, #0
 80148ec:	d0c6      	beq.n	801487c <rmw_wait+0x22c>
 80148ee:	682b      	ldr	r3, [r5, #0]
 80148f0:	b143      	cbz	r3, 8014904 <rmw_wait+0x2b4>
 80148f2:	4647      	mov	r7, r8
 80148f4:	e773      	b.n	80147de <rmw_wait+0x18e>
 80148f6:	b10d      	cbz	r5, 80148fc <rmw_wait+0x2ac>
 80148f8:	464f      	mov	r7, r9
 80148fa:	e76e      	b.n	80147da <rmw_wait+0x18a>
 80148fc:	462f      	mov	r7, r5
 80148fe:	2e00      	cmp	r6, #0
 8014900:	d1a2      	bne.n	8014848 <rmw_wait+0x1f8>
 8014902:	e7c0      	b.n	8014886 <rmw_wait+0x236>
 8014904:	4647      	mov	r7, r8
 8014906:	2e00      	cmp	r6, #0
 8014908:	d19e      	bne.n	8014848 <rmw_wait+0x1f8>
 801490a:	e7bc      	b.n	8014886 <rmw_wait+0x236>
 801490c:	0801b8e0 	.word	0x0801b8e0
 8014910:	200105d4 	.word	0x200105d4
 8014914:	000f4240 	.word	0x000f4240

08014918 <rmw_create_wait_set>:
 8014918:	b508      	push	{r3, lr}
 801491a:	4803      	ldr	r0, [pc, #12]	; (8014928 <rmw_create_wait_set+0x10>)
 801491c:	f004 fcc2 	bl	80192a4 <get_memory>
 8014920:	b108      	cbz	r0, 8014926 <rmw_create_wait_set+0xe>
 8014922:	6880      	ldr	r0, [r0, #8]
 8014924:	3010      	adds	r0, #16
 8014926:	bd08      	pop	{r3, pc}
 8014928:	20010614 	.word	0x20010614

0801492c <rmw_destroy_wait_set>:
 801492c:	b508      	push	{r3, lr}
 801492e:	4b08      	ldr	r3, [pc, #32]	; (8014950 <rmw_destroy_wait_set+0x24>)
 8014930:	6819      	ldr	r1, [r3, #0]
 8014932:	b911      	cbnz	r1, 801493a <rmw_destroy_wait_set+0xe>
 8014934:	e00a      	b.n	801494c <rmw_destroy_wait_set+0x20>
 8014936:	6849      	ldr	r1, [r1, #4]
 8014938:	b141      	cbz	r1, 801494c <rmw_destroy_wait_set+0x20>
 801493a:	688b      	ldr	r3, [r1, #8]
 801493c:	3310      	adds	r3, #16
 801493e:	4298      	cmp	r0, r3
 8014940:	d1f9      	bne.n	8014936 <rmw_destroy_wait_set+0xa>
 8014942:	4803      	ldr	r0, [pc, #12]	; (8014950 <rmw_destroy_wait_set+0x24>)
 8014944:	f004 fcbe 	bl	80192c4 <put_memory>
 8014948:	2000      	movs	r0, #0
 801494a:	bd08      	pop	{r3, pc}
 801494c:	2001      	movs	r0, #1
 801494e:	bd08      	pop	{r3, pc}
 8014950:	20010614 	.word	0x20010614

08014954 <rmw_uxrce_init_service_memory>:
 8014954:	b1e2      	cbz	r2, 8014990 <rmw_uxrce_init_service_memory+0x3c>
 8014956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801495a:	7b05      	ldrb	r5, [r0, #12]
 801495c:	4606      	mov	r6, r0
 801495e:	b9ad      	cbnz	r5, 801498c <rmw_uxrce_init_service_memory+0x38>
 8014960:	23c8      	movs	r3, #200	; 0xc8
 8014962:	4617      	mov	r7, r2
 8014964:	460c      	mov	r4, r1
 8014966:	46a8      	mov	r8, r5
 8014968:	6083      	str	r3, [r0, #8]
 801496a:	f240 1301 	movw	r3, #257	; 0x101
 801496e:	e9c0 5500 	strd	r5, r5, [r0]
 8014972:	8183      	strh	r3, [r0, #12]
 8014974:	3501      	adds	r5, #1
 8014976:	4621      	mov	r1, r4
 8014978:	4630      	mov	r0, r6
 801497a:	f004 fca3 	bl	80192c4 <put_memory>
 801497e:	42af      	cmp	r7, r5
 8014980:	60a4      	str	r4, [r4, #8]
 8014982:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8014986:	f804 8cbc 	strb.w	r8, [r4, #-188]
 801498a:	d1f3      	bne.n	8014974 <rmw_uxrce_init_service_memory+0x20>
 801498c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014990:	4770      	bx	lr
 8014992:	bf00      	nop

08014994 <rmw_uxrce_init_client_memory>:
 8014994:	b1e2      	cbz	r2, 80149d0 <rmw_uxrce_init_client_memory+0x3c>
 8014996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801499a:	7b05      	ldrb	r5, [r0, #12]
 801499c:	4606      	mov	r6, r0
 801499e:	b9ad      	cbnz	r5, 80149cc <rmw_uxrce_init_client_memory+0x38>
 80149a0:	23c8      	movs	r3, #200	; 0xc8
 80149a2:	4617      	mov	r7, r2
 80149a4:	460c      	mov	r4, r1
 80149a6:	46a8      	mov	r8, r5
 80149a8:	6083      	str	r3, [r0, #8]
 80149aa:	f240 1301 	movw	r3, #257	; 0x101
 80149ae:	e9c0 5500 	strd	r5, r5, [r0]
 80149b2:	8183      	strh	r3, [r0, #12]
 80149b4:	3501      	adds	r5, #1
 80149b6:	4621      	mov	r1, r4
 80149b8:	4630      	mov	r0, r6
 80149ba:	f004 fc83 	bl	80192c4 <put_memory>
 80149be:	42af      	cmp	r7, r5
 80149c0:	60a4      	str	r4, [r4, #8]
 80149c2:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 80149c6:	f804 8cbc 	strb.w	r8, [r4, #-188]
 80149ca:	d1f3      	bne.n	80149b4 <rmw_uxrce_init_client_memory+0x20>
 80149cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80149d0:	4770      	bx	lr
 80149d2:	bf00      	nop

080149d4 <rmw_uxrce_init_publisher_memory>:
 80149d4:	b1e2      	cbz	r2, 8014a10 <rmw_uxrce_init_publisher_memory+0x3c>
 80149d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149da:	7b05      	ldrb	r5, [r0, #12]
 80149dc:	4606      	mov	r6, r0
 80149de:	b9ad      	cbnz	r5, 8014a0c <rmw_uxrce_init_publisher_memory+0x38>
 80149e0:	23d8      	movs	r3, #216	; 0xd8
 80149e2:	4617      	mov	r7, r2
 80149e4:	460c      	mov	r4, r1
 80149e6:	46a8      	mov	r8, r5
 80149e8:	6083      	str	r3, [r0, #8]
 80149ea:	f240 1301 	movw	r3, #257	; 0x101
 80149ee:	e9c0 5500 	strd	r5, r5, [r0]
 80149f2:	8183      	strh	r3, [r0, #12]
 80149f4:	3501      	adds	r5, #1
 80149f6:	4621      	mov	r1, r4
 80149f8:	4630      	mov	r0, r6
 80149fa:	f004 fc63 	bl	80192c4 <put_memory>
 80149fe:	42af      	cmp	r7, r5
 8014a00:	60a4      	str	r4, [r4, #8]
 8014a02:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8014a06:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8014a0a:	d1f3      	bne.n	80149f4 <rmw_uxrce_init_publisher_memory+0x20>
 8014a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a10:	4770      	bx	lr
 8014a12:	bf00      	nop

08014a14 <rmw_uxrce_init_subscription_memory>:
 8014a14:	b1e2      	cbz	r2, 8014a50 <rmw_uxrce_init_subscription_memory+0x3c>
 8014a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a1a:	7b05      	ldrb	r5, [r0, #12]
 8014a1c:	4606      	mov	r6, r0
 8014a1e:	b9ad      	cbnz	r5, 8014a4c <rmw_uxrce_init_subscription_memory+0x38>
 8014a20:	23d8      	movs	r3, #216	; 0xd8
 8014a22:	4617      	mov	r7, r2
 8014a24:	460c      	mov	r4, r1
 8014a26:	46a8      	mov	r8, r5
 8014a28:	6083      	str	r3, [r0, #8]
 8014a2a:	f240 1301 	movw	r3, #257	; 0x101
 8014a2e:	e9c0 5500 	strd	r5, r5, [r0]
 8014a32:	8183      	strh	r3, [r0, #12]
 8014a34:	3501      	adds	r5, #1
 8014a36:	4621      	mov	r1, r4
 8014a38:	4630      	mov	r0, r6
 8014a3a:	f004 fc43 	bl	80192c4 <put_memory>
 8014a3e:	42af      	cmp	r7, r5
 8014a40:	60a4      	str	r4, [r4, #8]
 8014a42:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8014a46:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8014a4a:	d1f3      	bne.n	8014a34 <rmw_uxrce_init_subscription_memory+0x20>
 8014a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a50:	4770      	bx	lr
 8014a52:	bf00      	nop

08014a54 <rmw_uxrce_init_node_memory>:
 8014a54:	b1e2      	cbz	r2, 8014a90 <rmw_uxrce_init_node_memory+0x3c>
 8014a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a5a:	7b05      	ldrb	r5, [r0, #12]
 8014a5c:	4606      	mov	r6, r0
 8014a5e:	b9ad      	cbnz	r5, 8014a8c <rmw_uxrce_init_node_memory+0x38>
 8014a60:	23a4      	movs	r3, #164	; 0xa4
 8014a62:	4617      	mov	r7, r2
 8014a64:	460c      	mov	r4, r1
 8014a66:	46a8      	mov	r8, r5
 8014a68:	6083      	str	r3, [r0, #8]
 8014a6a:	f240 1301 	movw	r3, #257	; 0x101
 8014a6e:	e9c0 5500 	strd	r5, r5, [r0]
 8014a72:	8183      	strh	r3, [r0, #12]
 8014a74:	3501      	adds	r5, #1
 8014a76:	4621      	mov	r1, r4
 8014a78:	4630      	mov	r0, r6
 8014a7a:	f004 fc23 	bl	80192c4 <put_memory>
 8014a7e:	42af      	cmp	r7, r5
 8014a80:	60a4      	str	r4, [r4, #8]
 8014a82:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 8014a86:	f804 8c98 	strb.w	r8, [r4, #-152]
 8014a8a:	d1f3      	bne.n	8014a74 <rmw_uxrce_init_node_memory+0x20>
 8014a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a90:	4770      	bx	lr
 8014a92:	bf00      	nop

08014a94 <rmw_uxrce_init_session_memory>:
 8014a94:	b1ea      	cbz	r2, 8014ad2 <rmw_uxrce_init_session_memory+0x3e>
 8014a96:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a9a:	7b05      	ldrb	r5, [r0, #12]
 8014a9c:	4606      	mov	r6, r0
 8014a9e:	b9b5      	cbnz	r5, 8014ace <rmw_uxrce_init_session_memory+0x3a>
 8014aa0:	f241 58a8 	movw	r8, #5544	; 0x15a8
 8014aa4:	f240 1301 	movw	r3, #257	; 0x101
 8014aa8:	4617      	mov	r7, r2
 8014aaa:	460c      	mov	r4, r1
 8014aac:	46a9      	mov	r9, r5
 8014aae:	f8c0 8008 	str.w	r8, [r0, #8]
 8014ab2:	8183      	strh	r3, [r0, #12]
 8014ab4:	e9c0 5500 	strd	r5, r5, [r0]
 8014ab8:	3501      	adds	r5, #1
 8014aba:	4621      	mov	r1, r4
 8014abc:	4630      	mov	r0, r6
 8014abe:	f004 fc01 	bl	80192c4 <put_memory>
 8014ac2:	42af      	cmp	r7, r5
 8014ac4:	60a4      	str	r4, [r4, #8]
 8014ac6:	f884 900c 	strb.w	r9, [r4, #12]
 8014aca:	4444      	add	r4, r8
 8014acc:	d1f4      	bne.n	8014ab8 <rmw_uxrce_init_session_memory+0x24>
 8014ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014ad2:	4770      	bx	lr

08014ad4 <rmw_uxrce_init_topic_memory>:
 8014ad4:	b1e2      	cbz	r2, 8014b10 <rmw_uxrce_init_topic_memory+0x3c>
 8014ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ada:	7b05      	ldrb	r5, [r0, #12]
 8014adc:	4606      	mov	r6, r0
 8014ade:	b9ad      	cbnz	r5, 8014b0c <rmw_uxrce_init_topic_memory+0x38>
 8014ae0:	231c      	movs	r3, #28
 8014ae2:	4617      	mov	r7, r2
 8014ae4:	460c      	mov	r4, r1
 8014ae6:	46a8      	mov	r8, r5
 8014ae8:	6083      	str	r3, [r0, #8]
 8014aea:	f240 1301 	movw	r3, #257	; 0x101
 8014aee:	e9c0 5500 	strd	r5, r5, [r0]
 8014af2:	8183      	strh	r3, [r0, #12]
 8014af4:	3501      	adds	r5, #1
 8014af6:	4621      	mov	r1, r4
 8014af8:	4630      	mov	r0, r6
 8014afa:	f004 fbe3 	bl	80192c4 <put_memory>
 8014afe:	42af      	cmp	r7, r5
 8014b00:	60a4      	str	r4, [r4, #8]
 8014b02:	f104 041c 	add.w	r4, r4, #28
 8014b06:	f804 8c10 	strb.w	r8, [r4, #-16]
 8014b0a:	d1f3      	bne.n	8014af4 <rmw_uxrce_init_topic_memory+0x20>
 8014b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b10:	4770      	bx	lr
 8014b12:	bf00      	nop

08014b14 <rmw_uxrce_init_static_input_buffer_memory>:
 8014b14:	b1ea      	cbz	r2, 8014b52 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 8014b16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b1a:	7b05      	ldrb	r5, [r0, #12]
 8014b1c:	4606      	mov	r6, r0
 8014b1e:	b9b5      	cbnz	r5, 8014b4e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8014b20:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8014b24:	4617      	mov	r7, r2
 8014b26:	460c      	mov	r4, r1
 8014b28:	46a8      	mov	r8, r5
 8014b2a:	6083      	str	r3, [r0, #8]
 8014b2c:	f240 1301 	movw	r3, #257	; 0x101
 8014b30:	e9c0 5500 	strd	r5, r5, [r0]
 8014b34:	8183      	strh	r3, [r0, #12]
 8014b36:	3501      	adds	r5, #1
 8014b38:	4621      	mov	r1, r4
 8014b3a:	4630      	mov	r0, r6
 8014b3c:	f004 fbc2 	bl	80192c4 <put_memory>
 8014b40:	42af      	cmp	r7, r5
 8014b42:	60a4      	str	r4, [r4, #8]
 8014b44:	f884 800c 	strb.w	r8, [r4, #12]
 8014b48:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8014b4c:	d1f3      	bne.n	8014b36 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8014b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b52:	4770      	bx	lr

08014b54 <rmw_uxrce_init_init_options_impl_memory>:
 8014b54:	b1e2      	cbz	r2, 8014b90 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 8014b56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b5a:	7b05      	ldrb	r5, [r0, #12]
 8014b5c:	4606      	mov	r6, r0
 8014b5e:	b9ad      	cbnz	r5, 8014b8c <rmw_uxrce_init_init_options_impl_memory+0x38>
 8014b60:	232c      	movs	r3, #44	; 0x2c
 8014b62:	4617      	mov	r7, r2
 8014b64:	460c      	mov	r4, r1
 8014b66:	46a8      	mov	r8, r5
 8014b68:	6083      	str	r3, [r0, #8]
 8014b6a:	f240 1301 	movw	r3, #257	; 0x101
 8014b6e:	e9c0 5500 	strd	r5, r5, [r0]
 8014b72:	8183      	strh	r3, [r0, #12]
 8014b74:	3501      	adds	r5, #1
 8014b76:	4621      	mov	r1, r4
 8014b78:	4630      	mov	r0, r6
 8014b7a:	f004 fba3 	bl	80192c4 <put_memory>
 8014b7e:	42af      	cmp	r7, r5
 8014b80:	60a4      	str	r4, [r4, #8]
 8014b82:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 8014b86:	f804 8c20 	strb.w	r8, [r4, #-32]
 8014b8a:	d1f3      	bne.n	8014b74 <rmw_uxrce_init_init_options_impl_memory+0x20>
 8014b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b90:	4770      	bx	lr
 8014b92:	bf00      	nop

08014b94 <rmw_uxrce_init_wait_set_memory>:
 8014b94:	b1e2      	cbz	r2, 8014bd0 <rmw_uxrce_init_wait_set_memory+0x3c>
 8014b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b9a:	7b05      	ldrb	r5, [r0, #12]
 8014b9c:	4606      	mov	r6, r0
 8014b9e:	b9ad      	cbnz	r5, 8014bcc <rmw_uxrce_init_wait_set_memory+0x38>
 8014ba0:	231c      	movs	r3, #28
 8014ba2:	4617      	mov	r7, r2
 8014ba4:	460c      	mov	r4, r1
 8014ba6:	46a8      	mov	r8, r5
 8014ba8:	6083      	str	r3, [r0, #8]
 8014baa:	f240 1301 	movw	r3, #257	; 0x101
 8014bae:	e9c0 5500 	strd	r5, r5, [r0]
 8014bb2:	8183      	strh	r3, [r0, #12]
 8014bb4:	3501      	adds	r5, #1
 8014bb6:	4621      	mov	r1, r4
 8014bb8:	4630      	mov	r0, r6
 8014bba:	f004 fb83 	bl	80192c4 <put_memory>
 8014bbe:	42af      	cmp	r7, r5
 8014bc0:	60a4      	str	r4, [r4, #8]
 8014bc2:	f104 041c 	add.w	r4, r4, #28
 8014bc6:	f804 8c10 	strb.w	r8, [r4, #-16]
 8014bca:	d1f3      	bne.n	8014bb4 <rmw_uxrce_init_wait_set_memory+0x20>
 8014bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014bd0:	4770      	bx	lr
 8014bd2:	bf00      	nop

08014bd4 <rmw_uxrce_init_guard_condition_memory>:
 8014bd4:	b1e2      	cbz	r2, 8014c10 <rmw_uxrce_init_guard_condition_memory+0x3c>
 8014bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014bda:	7b05      	ldrb	r5, [r0, #12]
 8014bdc:	4606      	mov	r6, r0
 8014bde:	b9ad      	cbnz	r5, 8014c0c <rmw_uxrce_init_guard_condition_memory+0x38>
 8014be0:	2320      	movs	r3, #32
 8014be2:	4617      	mov	r7, r2
 8014be4:	460c      	mov	r4, r1
 8014be6:	46a8      	mov	r8, r5
 8014be8:	6083      	str	r3, [r0, #8]
 8014bea:	f240 1301 	movw	r3, #257	; 0x101
 8014bee:	e9c0 5500 	strd	r5, r5, [r0]
 8014bf2:	8183      	strh	r3, [r0, #12]
 8014bf4:	3501      	adds	r5, #1
 8014bf6:	4621      	mov	r1, r4
 8014bf8:	4630      	mov	r0, r6
 8014bfa:	f004 fb63 	bl	80192c4 <put_memory>
 8014bfe:	42af      	cmp	r7, r5
 8014c00:	60a4      	str	r4, [r4, #8]
 8014c02:	f104 0420 	add.w	r4, r4, #32
 8014c06:	f804 8c14 	strb.w	r8, [r4, #-20]
 8014c0a:	d1f3      	bne.n	8014bf4 <rmw_uxrce_init_guard_condition_memory+0x20>
 8014c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c10:	4770      	bx	lr
 8014c12:	bf00      	nop

08014c14 <rmw_uxrce_fini_session_memory>:
 8014c14:	4601      	mov	r1, r0
 8014c16:	4801      	ldr	r0, [pc, #4]	; (8014c1c <rmw_uxrce_fini_session_memory+0x8>)
 8014c18:	f004 bb54 	b.w	80192c4 <put_memory>
 8014c1c:	200105d4 	.word	0x200105d4

08014c20 <rmw_uxrce_fini_node_memory>:
 8014c20:	b538      	push	{r3, r4, r5, lr}
 8014c22:	4604      	mov	r4, r0
 8014c24:	6800      	ldr	r0, [r0, #0]
 8014c26:	b128      	cbz	r0, 8014c34 <rmw_uxrce_fini_node_memory+0x14>
 8014c28:	4b07      	ldr	r3, [pc, #28]	; (8014c48 <rmw_uxrce_fini_node_memory+0x28>)
 8014c2a:	6819      	ldr	r1, [r3, #0]
 8014c2c:	f7eb fb08 	bl	8000240 <strcmp>
 8014c30:	b940      	cbnz	r0, 8014c44 <rmw_uxrce_fini_node_memory+0x24>
 8014c32:	6020      	str	r0, [r4, #0]
 8014c34:	6861      	ldr	r1, [r4, #4]
 8014c36:	b129      	cbz	r1, 8014c44 <rmw_uxrce_fini_node_memory+0x24>
 8014c38:	2500      	movs	r5, #0
 8014c3a:	4804      	ldr	r0, [pc, #16]	; (8014c4c <rmw_uxrce_fini_node_memory+0x2c>)
 8014c3c:	610d      	str	r5, [r1, #16]
 8014c3e:	f004 fb41 	bl	80192c4 <put_memory>
 8014c42:	6065      	str	r5, [r4, #4]
 8014c44:	bd38      	pop	{r3, r4, r5, pc}
 8014c46:	bf00      	nop
 8014c48:	0801d0f8 	.word	0x0801d0f8
 8014c4c:	200105a4 	.word	0x200105a4

08014c50 <rmw_uxrce_fini_publisher_memory>:
 8014c50:	b510      	push	{r4, lr}
 8014c52:	4604      	mov	r4, r0
 8014c54:	6800      	ldr	r0, [r0, #0]
 8014c56:	b128      	cbz	r0, 8014c64 <rmw_uxrce_fini_publisher_memory+0x14>
 8014c58:	4b06      	ldr	r3, [pc, #24]	; (8014c74 <rmw_uxrce_fini_publisher_memory+0x24>)
 8014c5a:	6819      	ldr	r1, [r3, #0]
 8014c5c:	f7eb faf0 	bl	8000240 <strcmp>
 8014c60:	b938      	cbnz	r0, 8014c72 <rmw_uxrce_fini_publisher_memory+0x22>
 8014c62:	6020      	str	r0, [r4, #0]
 8014c64:	6861      	ldr	r1, [r4, #4]
 8014c66:	b121      	cbz	r1, 8014c72 <rmw_uxrce_fini_publisher_memory+0x22>
 8014c68:	4803      	ldr	r0, [pc, #12]	; (8014c78 <rmw_uxrce_fini_publisher_memory+0x28>)
 8014c6a:	f004 fb2b 	bl	80192c4 <put_memory>
 8014c6e:	2300      	movs	r3, #0
 8014c70:	6063      	str	r3, [r4, #4]
 8014c72:	bd10      	pop	{r4, pc}
 8014c74:	0801d0f8 	.word	0x0801d0f8
 8014c78:	200105b4 	.word	0x200105b4

08014c7c <rmw_uxrce_fini_subscription_memory>:
 8014c7c:	b510      	push	{r4, lr}
 8014c7e:	4604      	mov	r4, r0
 8014c80:	6800      	ldr	r0, [r0, #0]
 8014c82:	b128      	cbz	r0, 8014c90 <rmw_uxrce_fini_subscription_memory+0x14>
 8014c84:	4b06      	ldr	r3, [pc, #24]	; (8014ca0 <rmw_uxrce_fini_subscription_memory+0x24>)
 8014c86:	6819      	ldr	r1, [r3, #0]
 8014c88:	f7eb fada 	bl	8000240 <strcmp>
 8014c8c:	b938      	cbnz	r0, 8014c9e <rmw_uxrce_fini_subscription_memory+0x22>
 8014c8e:	6020      	str	r0, [r4, #0]
 8014c90:	6861      	ldr	r1, [r4, #4]
 8014c92:	b121      	cbz	r1, 8014c9e <rmw_uxrce_fini_subscription_memory+0x22>
 8014c94:	4803      	ldr	r0, [pc, #12]	; (8014ca4 <rmw_uxrce_fini_subscription_memory+0x28>)
 8014c96:	f004 fb15 	bl	80192c4 <put_memory>
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	6063      	str	r3, [r4, #4]
 8014c9e:	bd10      	pop	{r4, pc}
 8014ca0:	0801d0f8 	.word	0x0801d0f8
 8014ca4:	200105f4 	.word	0x200105f4

08014ca8 <rmw_uxrce_fini_service_memory>:
 8014ca8:	b510      	push	{r4, lr}
 8014caa:	4604      	mov	r4, r0
 8014cac:	6800      	ldr	r0, [r0, #0]
 8014cae:	b128      	cbz	r0, 8014cbc <rmw_uxrce_fini_service_memory+0x14>
 8014cb0:	4b06      	ldr	r3, [pc, #24]	; (8014ccc <rmw_uxrce_fini_service_memory+0x24>)
 8014cb2:	6819      	ldr	r1, [r3, #0]
 8014cb4:	f7eb fac4 	bl	8000240 <strcmp>
 8014cb8:	b938      	cbnz	r0, 8014cca <rmw_uxrce_fini_service_memory+0x22>
 8014cba:	6020      	str	r0, [r4, #0]
 8014cbc:	6861      	ldr	r1, [r4, #4]
 8014cbe:	b121      	cbz	r1, 8014cca <rmw_uxrce_fini_service_memory+0x22>
 8014cc0:	4803      	ldr	r0, [pc, #12]	; (8014cd0 <rmw_uxrce_fini_service_memory+0x28>)
 8014cc2:	f004 faff 	bl	80192c4 <put_memory>
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	6063      	str	r3, [r4, #4]
 8014cca:	bd10      	pop	{r4, pc}
 8014ccc:	0801d0f8 	.word	0x0801d0f8
 8014cd0:	200105c4 	.word	0x200105c4

08014cd4 <rmw_uxrce_fini_client_memory>:
 8014cd4:	b510      	push	{r4, lr}
 8014cd6:	4604      	mov	r4, r0
 8014cd8:	6800      	ldr	r0, [r0, #0]
 8014cda:	b128      	cbz	r0, 8014ce8 <rmw_uxrce_fini_client_memory+0x14>
 8014cdc:	4b06      	ldr	r3, [pc, #24]	; (8014cf8 <rmw_uxrce_fini_client_memory+0x24>)
 8014cde:	6819      	ldr	r1, [r3, #0]
 8014ce0:	f7eb faae 	bl	8000240 <strcmp>
 8014ce4:	b938      	cbnz	r0, 8014cf6 <rmw_uxrce_fini_client_memory+0x22>
 8014ce6:	6020      	str	r0, [r4, #0]
 8014ce8:	6861      	ldr	r1, [r4, #4]
 8014cea:	b121      	cbz	r1, 8014cf6 <rmw_uxrce_fini_client_memory+0x22>
 8014cec:	4803      	ldr	r0, [pc, #12]	; (8014cfc <rmw_uxrce_fini_client_memory+0x28>)
 8014cee:	f004 fae9 	bl	80192c4 <put_memory>
 8014cf2:	2300      	movs	r3, #0
 8014cf4:	6063      	str	r3, [r4, #4]
 8014cf6:	bd10      	pop	{r4, pc}
 8014cf8:	0801d0f8 	.word	0x0801d0f8
 8014cfc:	2000bc10 	.word	0x2000bc10

08014d00 <rmw_uxrce_fini_topic_memory>:
 8014d00:	b510      	push	{r4, lr}
 8014d02:	4604      	mov	r4, r0
 8014d04:	4803      	ldr	r0, [pc, #12]	; (8014d14 <rmw_uxrce_fini_topic_memory+0x14>)
 8014d06:	4621      	mov	r1, r4
 8014d08:	f004 fadc 	bl	80192c4 <put_memory>
 8014d0c:	2300      	movs	r3, #0
 8014d0e:	61a3      	str	r3, [r4, #24]
 8014d10:	bd10      	pop	{r4, pc}
 8014d12:	bf00      	nop
 8014d14:	20010604 	.word	0x20010604

08014d18 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8014d18:	b082      	sub	sp, #8
 8014d1a:	492b      	ldr	r1, [pc, #172]	; (8014dc8 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8014d1c:	b530      	push	{r4, r5, lr}
 8014d1e:	680d      	ldr	r5, [r1, #0]
 8014d20:	ac03      	add	r4, sp, #12
 8014d22:	e884 000c 	stmia.w	r4, {r2, r3}
 8014d26:	461c      	mov	r4, r3
 8014d28:	2d00      	cmp	r5, #0
 8014d2a:	d04b      	beq.n	8014dc4 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>
 8014d2c:	462b      	mov	r3, r5
 8014d2e:	2100      	movs	r1, #0
 8014d30:	689a      	ldr	r2, [r3, #8]
 8014d32:	685b      	ldr	r3, [r3, #4]
 8014d34:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 8014d38:	4290      	cmp	r0, r2
 8014d3a:	bf08      	it	eq
 8014d3c:	3101      	addeq	r1, #1
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d1f6      	bne.n	8014d30 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 8014d42:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8014d46:	2b02      	cmp	r3, #2
 8014d48:	d029      	beq.n	8014d9e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8014d4a:	d820      	bhi.n	8014d8e <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 8014d4c:	428c      	cmp	r4, r1
 8014d4e:	d828      	bhi.n	8014da2 <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8014d50:	fab4 f284 	clz	r2, r4
 8014d54:	0952      	lsrs	r2, r2, #5
 8014d56:	b324      	cbz	r4, 8014da2 <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8014d58:	b1dd      	cbz	r5, 8014d92 <rmw_uxrce_get_static_input_buffer_for_entity+0x7a>
 8014d5a:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8014d5e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8014d62:	e001      	b.n	8014d68 <rmw_uxrce_get_static_input_buffer_for_entity+0x50>
 8014d64:	686d      	ldr	r5, [r5, #4]
 8014d66:	b1ad      	cbz	r5, 8014d94 <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8014d68:	68ab      	ldr	r3, [r5, #8]
 8014d6a:	f8d3 1814 	ldr.w	r1, [r3, #2068]	; 0x814
 8014d6e:	4288      	cmp	r0, r1
 8014d70:	d1f8      	bne.n	8014d64 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8014d72:	f8d3 1818 	ldr.w	r1, [r3, #2072]	; 0x818
 8014d76:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8014d7a:	4561      	cmp	r1, ip
 8014d7c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8014d80:	eb73 0e04 	sbcs.w	lr, r3, r4
 8014d84:	daee      	bge.n	8014d64 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8014d86:	468c      	mov	ip, r1
 8014d88:	461c      	mov	r4, r3
 8014d8a:	462a      	mov	r2, r5
 8014d8c:	e7ea      	b.n	8014d64 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8014d8e:	2b03      	cmp	r3, #3
 8014d90:	d0dc      	beq.n	8014d4c <rmw_uxrce_get_static_input_buffer_for_entity+0x34>
 8014d92:	2200      	movs	r2, #0
 8014d94:	4610      	mov	r0, r2
 8014d96:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014d9a:	b002      	add	sp, #8
 8014d9c:	4770      	bx	lr
 8014d9e:	428c      	cmp	r4, r1
 8014da0:	d905      	bls.n	8014dae <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 8014da2:	4809      	ldr	r0, [pc, #36]	; (8014dc8 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8014da4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014da8:	b002      	add	sp, #8
 8014daa:	f004 ba7b 	b.w	80192a4 <get_memory>
 8014dae:	fab4 f284 	clz	r2, r4
 8014db2:	0952      	lsrs	r2, r2, #5
 8014db4:	2c00      	cmp	r4, #0
 8014db6:	d1ed      	bne.n	8014d94 <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8014db8:	4803      	ldr	r0, [pc, #12]	; (8014dc8 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8014dba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014dbe:	b002      	add	sp, #8
 8014dc0:	f004 ba70 	b.w	80192a4 <get_memory>
 8014dc4:	4629      	mov	r1, r5
 8014dc6:	e7bc      	b.n	8014d42 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8014dc8:	200105e4 	.word	0x200105e4

08014dcc <rmw_uxrce_find_static_input_buffer_by_owner>:
 8014dcc:	4b12      	ldr	r3, [pc, #72]	; (8014e18 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	b530      	push	{r4, r5, lr}
 8014dd2:	b1f3      	cbz	r3, 8014e12 <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 8014dd4:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8014dd8:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 8014ddc:	2400      	movs	r4, #0
 8014dde:	e001      	b.n	8014de4 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8014de0:	685b      	ldr	r3, [r3, #4]
 8014de2:	b1a3      	cbz	r3, 8014e0e <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 8014de4:	689a      	ldr	r2, [r3, #8]
 8014de6:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 8014dea:	4288      	cmp	r0, r1
 8014dec:	d1f8      	bne.n	8014de0 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8014dee:	f8d2 1818 	ldr.w	r1, [r2, #2072]	; 0x818
 8014df2:	f502 6202 	add.w	r2, r2, #2080	; 0x820
 8014df6:	4571      	cmp	r1, lr
 8014df8:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8014dfc:	eb72 050c 	sbcs.w	r5, r2, ip
 8014e00:	daee      	bge.n	8014de0 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8014e02:	461c      	mov	r4, r3
 8014e04:	685b      	ldr	r3, [r3, #4]
 8014e06:	468e      	mov	lr, r1
 8014e08:	4694      	mov	ip, r2
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d1ea      	bne.n	8014de4 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8014e0e:	4620      	mov	r0, r4
 8014e10:	bd30      	pop	{r4, r5, pc}
 8014e12:	461c      	mov	r4, r3
 8014e14:	4620      	mov	r0, r4
 8014e16:	bd30      	pop	{r4, r5, pc}
 8014e18:	200105e4 	.word	0x200105e4
 8014e1c:	00000000 	.word	0x00000000

08014e20 <rmw_uxrce_clean_expired_static_input_buffer>:
 8014e20:	4b3d      	ldr	r3, [pc, #244]	; (8014f18 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8014e22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e26:	681f      	ldr	r7, [r3, #0]
 8014e28:	ed2d 8b06 	vpush	{d8-d10}
 8014e2c:	b08d      	sub	sp, #52	; 0x34
 8014e2e:	f004 fb0d 	bl	801944c <rmw_uros_epoch_nanos>
 8014e32:	2f00      	cmp	r7, #0
 8014e34:	d05d      	beq.n	8014ef2 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8014e36:	46b8      	mov	r8, r7
 8014e38:	4681      	mov	r9, r0
 8014e3a:	468a      	mov	sl, r1
 8014e3c:	ac04      	add	r4, sp, #16
 8014e3e:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8014e42:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 8014e46:	2b04      	cmp	r3, #4
 8014e48:	ed9f 8b2d 	vldr	d8, [pc, #180]	; 8014f00 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 8014e4c:	ed9f ab2e 	vldr	d10, [pc, #184]	; 8014f08 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 8014e50:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 8014f10 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 8014e54:	d03f      	beq.n	8014ed6 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8014e56:	2b05      	cmp	r3, #5
 8014e58:	d044      	beq.n	8014ee4 <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8014e5a:	2b03      	cmp	r3, #3
 8014e5c:	d03b      	beq.n	8014ed6 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8014e5e:	ed8d 8b04 	vstr	d8, [sp, #16]
 8014e62:	ed8d ab06 	vstr	d10, [sp, #24]
 8014e66:	ab08      	add	r3, sp, #32
 8014e68:	ed8d 8b08 	vstr	d8, [sp, #32]
 8014e6c:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
 8014e70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014e72:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014e76:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8014e7a:	f004 f8a3 	bl	8018fc4 <rmw_time_equal>
 8014e7e:	b118      	cbz	r0, 8014e88 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 8014e80:	ed8d 9b04 	vstr	d9, [sp, #16]
 8014e84:	ed8d 8b06 	vstr	d8, [sp, #24]
 8014e88:	f8d5 6818 	ldr.w	r6, [r5, #2072]	; 0x818
 8014e8c:	f505 6502 	add.w	r5, r5, #2080	; 0x820
 8014e90:	f855 7c04 	ldr.w	r7, [r5, #-4]
 8014e94:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8014e98:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8014e9c:	f004 f8e8 	bl	8019070 <rmw_time_total_nsec>
 8014ea0:	1830      	adds	r0, r6, r0
 8014ea2:	eb47 0101 	adc.w	r1, r7, r1
 8014ea6:	4548      	cmp	r0, r9
 8014ea8:	eb71 030a 	sbcs.w	r3, r1, sl
 8014eac:	db05      	blt.n	8014eba <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 8014eae:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8014eb2:	4591      	cmp	r9, r2
 8014eb4:	eb7a 0303 	sbcs.w	r3, sl, r3
 8014eb8:	da03      	bge.n	8014ec2 <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 8014eba:	4641      	mov	r1, r8
 8014ebc:	4816      	ldr	r0, [pc, #88]	; (8014f18 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8014ebe:	f004 fa01 	bl	80192c4 <put_memory>
 8014ec2:	f1bb 0f00 	cmp.w	fp, #0
 8014ec6:	d014      	beq.n	8014ef2 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8014ec8:	46d8      	mov	r8, fp
 8014eca:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8014ece:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 8014ed2:	2b04      	cmp	r3, #4
 8014ed4:	d1bf      	bne.n	8014e56 <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 8014ed6:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 8014eda:	3340      	adds	r3, #64	; 0x40
 8014edc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014ede:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8014ee2:	e7c0      	b.n	8014e66 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8014ee4:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 8014ee8:	3348      	adds	r3, #72	; 0x48
 8014eea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014eec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8014ef0:	e7b9      	b.n	8014e66 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8014ef2:	b00d      	add	sp, #52	; 0x34
 8014ef4:	ecbd 8b06 	vpop	{d8-d10}
 8014ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014efc:	f3af 8000 	nop.w
	...
 8014f08:	00000001 	.word	0x00000001
 8014f0c:	00000000 	.word	0x00000000
 8014f10:	0000001e 	.word	0x0000001e
 8014f14:	00000000 	.word	0x00000000
 8014f18:	200105e4 	.word	0x200105e4

08014f1c <run_xrce_session>:
 8014f1c:	b510      	push	{r4, lr}
 8014f1e:	788c      	ldrb	r4, [r1, #2]
 8014f20:	b086      	sub	sp, #24
 8014f22:	2c01      	cmp	r4, #1
 8014f24:	f8ad 200e 	strh.w	r2, [sp, #14]
 8014f28:	d00c      	beq.n	8014f44 <run_xrce_session+0x28>
 8014f2a:	2401      	movs	r4, #1
 8014f2c:	4619      	mov	r1, r3
 8014f2e:	f10d 020e 	add.w	r2, sp, #14
 8014f32:	f10d 0317 	add.w	r3, sp, #23
 8014f36:	9400      	str	r4, [sp, #0]
 8014f38:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014f3c:	f001 f934 	bl	80161a8 <uxr_run_session_until_all_status>
 8014f40:	b006      	add	sp, #24
 8014f42:	bd10      	pop	{r4, pc}
 8014f44:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8014f48:	f000 fd50 	bl	80159ec <uxr_flash_output_streams>
 8014f4c:	4620      	mov	r0, r4
 8014f4e:	b006      	add	sp, #24
 8014f50:	bd10      	pop	{r4, pc}
 8014f52:	bf00      	nop

08014f54 <convert_qos_profile>:
 8014f54:	7a4a      	ldrb	r2, [r1, #9]
 8014f56:	f891 c008 	ldrb.w	ip, [r1, #8]
 8014f5a:	2a02      	cmp	r2, #2
 8014f5c:	bf18      	it	ne
 8014f5e:	2200      	movne	r2, #0
 8014f60:	7002      	strb	r2, [r0, #0]
 8014f62:	f1ac 0202 	sub.w	r2, ip, #2
 8014f66:	fab2 f282 	clz	r2, r2
 8014f6a:	0952      	lsrs	r2, r2, #5
 8014f6c:	7042      	strb	r2, [r0, #1]
 8014f6e:	780a      	ldrb	r2, [r1, #0]
 8014f70:	8889      	ldrh	r1, [r1, #4]
 8014f72:	f1a2 0202 	sub.w	r2, r2, #2
 8014f76:	8081      	strh	r1, [r0, #4]
 8014f78:	fab2 f282 	clz	r2, r2
 8014f7c:	0952      	lsrs	r2, r2, #5
 8014f7e:	7082      	strb	r2, [r0, #2]
 8014f80:	4770      	bx	lr
 8014f82:	bf00      	nop

08014f84 <generate_service_topics>:
 8014f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014f86:	461d      	mov	r5, r3
 8014f88:	b083      	sub	sp, #12
 8014f8a:	4606      	mov	r6, r0
 8014f8c:	4c11      	ldr	r4, [pc, #68]	; (8014fd4 <generate_service_topics+0x50>)
 8014f8e:	4608      	mov	r0, r1
 8014f90:	4b11      	ldr	r3, [pc, #68]	; (8014fd8 <generate_service_topics+0x54>)
 8014f92:	4617      	mov	r7, r2
 8014f94:	4629      	mov	r1, r5
 8014f96:	4a11      	ldr	r2, [pc, #68]	; (8014fdc <generate_service_topics+0x58>)
 8014f98:	9401      	str	r4, [sp, #4]
 8014f9a:	9600      	str	r6, [sp, #0]
 8014f9c:	f005 fb88 	bl	801a6b0 <sniprintf>
 8014fa0:	4a0f      	ldr	r2, [pc, #60]	; (8014fe0 <generate_service_topics+0x5c>)
 8014fa2:	4604      	mov	r4, r0
 8014fa4:	4b0f      	ldr	r3, [pc, #60]	; (8014fe4 <generate_service_topics+0x60>)
 8014fa6:	9201      	str	r2, [sp, #4]
 8014fa8:	4638      	mov	r0, r7
 8014faa:	4a0c      	ldr	r2, [pc, #48]	; (8014fdc <generate_service_topics+0x58>)
 8014fac:	4629      	mov	r1, r5
 8014fae:	9600      	str	r6, [sp, #0]
 8014fb0:	f005 fb7e 	bl	801a6b0 <sniprintf>
 8014fb4:	2c00      	cmp	r4, #0
 8014fb6:	bfa8      	it	ge
 8014fb8:	42a5      	cmpge	r5, r4
 8014fba:	bfcc      	ite	gt
 8014fbc:	2401      	movgt	r4, #1
 8014fbe:	2400      	movle	r4, #0
 8014fc0:	dd05      	ble.n	8014fce <generate_service_topics+0x4a>
 8014fc2:	2800      	cmp	r0, #0
 8014fc4:	bfa8      	it	ge
 8014fc6:	4285      	cmpge	r5, r0
 8014fc8:	bfcc      	ite	gt
 8014fca:	2401      	movgt	r4, #1
 8014fcc:	2400      	movle	r4, #0
 8014fce:	4620      	mov	r0, r4
 8014fd0:	b003      	add	sp, #12
 8014fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014fd4:	0801ccb8 	.word	0x0801ccb8
 8014fd8:	0801ccb4 	.word	0x0801ccb4
 8014fdc:	0801cc98 	.word	0x0801cc98
 8014fe0:	0801ccac 	.word	0x0801ccac
 8014fe4:	0801cca8 	.word	0x0801cca8

08014fe8 <generate_service_types>:
 8014fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fec:	4606      	mov	r6, r0
 8014fee:	b087      	sub	sp, #28
 8014ff0:	461c      	mov	r4, r3
 8014ff2:	6883      	ldr	r3, [r0, #8]
 8014ff4:	460d      	mov	r5, r1
 8014ff6:	4617      	mov	r7, r2
 8014ff8:	4798      	blx	r3
 8014ffa:	68f3      	ldr	r3, [r6, #12]
 8014ffc:	4606      	mov	r6, r0
 8014ffe:	4798      	blx	r3
 8015000:	2300      	movs	r3, #0
 8015002:	f8d0 b004 	ldr.w	fp, [r0, #4]
 8015006:	6872      	ldr	r2, [r6, #4]
 8015008:	702b      	strb	r3, [r5, #0]
 801500a:	6813      	ldr	r3, [r2, #0]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d03f      	beq.n	8015090 <generate_service_types+0xa8>
 8015010:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80150a4 <generate_service_types+0xbc>
 8015014:	4649      	mov	r1, r9
 8015016:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80150ac <generate_service_types+0xc4>
 801501a:	4628      	mov	r0, r5
 801501c:	f8df a090 	ldr.w	sl, [pc, #144]	; 80150b0 <generate_service_types+0xc8>
 8015020:	f8cd 8014 	str.w	r8, [sp, #20]
 8015024:	6852      	ldr	r2, [r2, #4]
 8015026:	9100      	str	r1, [sp, #0]
 8015028:	4621      	mov	r1, r4
 801502a:	f8cd 8008 	str.w	r8, [sp, #8]
 801502e:	f8cd a004 	str.w	sl, [sp, #4]
 8015032:	e9cd 9203 	strd	r9, r2, [sp, #12]
 8015036:	4a1a      	ldr	r2, [pc, #104]	; (80150a0 <generate_service_types+0xb8>)
 8015038:	f005 fb3a 	bl	801a6b0 <sniprintf>
 801503c:	2300      	movs	r3, #0
 801503e:	42a0      	cmp	r0, r4
 8015040:	ea6f 0600 	mvn.w	r6, r0
 8015044:	703b      	strb	r3, [r7, #0]
 8015046:	f8db 3000 	ldr.w	r3, [fp]
 801504a:	ea4f 76d6 	mov.w	r6, r6, lsr #31
 801504e:	bfac      	ite	ge
 8015050:	2500      	movge	r5, #0
 8015052:	2501      	movlt	r5, #1
 8015054:	b30b      	cbz	r3, 801509a <generate_service_types+0xb2>
 8015056:	4a13      	ldr	r2, [pc, #76]	; (80150a4 <generate_service_types+0xbc>)
 8015058:	f8cd 8014 	str.w	r8, [sp, #20]
 801505c:	402e      	ands	r6, r5
 801505e:	f8db 1004 	ldr.w	r1, [fp, #4]
 8015062:	4638      	mov	r0, r7
 8015064:	9104      	str	r1, [sp, #16]
 8015066:	4621      	mov	r1, r4
 8015068:	e9cd 2a00 	strd	r2, sl, [sp]
 801506c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8015070:	4a0b      	ldr	r2, [pc, #44]	; (80150a0 <generate_service_types+0xb8>)
 8015072:	f005 fb1d 	bl	801a6b0 <sniprintf>
 8015076:	2800      	cmp	r0, #0
 8015078:	bfb4      	ite	lt
 801507a:	2600      	movlt	r6, #0
 801507c:	f006 0601 	andge.w	r6, r6, #1
 8015080:	42a0      	cmp	r0, r4
 8015082:	bfac      	ite	ge
 8015084:	2000      	movge	r0, #0
 8015086:	f006 0001 	andlt.w	r0, r6, #1
 801508a:	b007      	add	sp, #28
 801508c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015090:	4b05      	ldr	r3, [pc, #20]	; (80150a8 <generate_service_types+0xc0>)
 8015092:	f8df 9010 	ldr.w	r9, [pc, #16]	; 80150a4 <generate_service_types+0xbc>
 8015096:	4619      	mov	r1, r3
 8015098:	e7bd      	b.n	8015016 <generate_service_types+0x2e>
 801509a:	4b03      	ldr	r3, [pc, #12]	; (80150a8 <generate_service_types+0xc0>)
 801509c:	461a      	mov	r2, r3
 801509e:	e7db      	b.n	8015058 <generate_service_types+0x70>
 80150a0:	0801cc90 	.word	0x0801cc90
 80150a4:	0801cc8c 	.word	0x0801cc8c
 80150a8:	0801ca7c 	.word	0x0801ca7c
 80150ac:	0801cca0 	.word	0x0801cca0
 80150b0:	0801cca4 	.word	0x0801cca4

080150b4 <is_uxrce_rmw_identifier_valid>:
 80150b4:	b510      	push	{r4, lr}
 80150b6:	4604      	mov	r4, r0
 80150b8:	b140      	cbz	r0, 80150cc <is_uxrce_rmw_identifier_valid+0x18>
 80150ba:	f7fe fbbd 	bl	8013838 <rmw_get_implementation_identifier>
 80150be:	4601      	mov	r1, r0
 80150c0:	4620      	mov	r0, r4
 80150c2:	f7eb f8bd 	bl	8000240 <strcmp>
 80150c6:	fab0 f080 	clz	r0, r0
 80150ca:	0940      	lsrs	r0, r0, #5
 80150cc:	bd10      	pop	{r4, pc}
 80150ce:	bf00      	nop

080150d0 <service_msgs__msg__ServiceEventInfo__get_type_hash>:
 80150d0:	4800      	ldr	r0, [pc, #0]	; (80150d4 <service_msgs__msg__ServiceEventInfo__get_type_hash+0x4>)
 80150d2:	4770      	bx	lr
 80150d4:	20001750 	.word	0x20001750

080150d8 <service_msgs__msg__ServiceEventInfo__get_type_description>:
 80150d8:	b510      	push	{r4, lr}
 80150da:	4c08      	ldr	r4, [pc, #32]	; (80150fc <service_msgs__msg__ServiceEventInfo__get_type_description+0x24>)
 80150dc:	7820      	ldrb	r0, [r4, #0]
 80150de:	b108      	cbz	r0, 80150e4 <service_msgs__msg__ServiceEventInfo__get_type_description+0xc>
 80150e0:	4807      	ldr	r0, [pc, #28]	; (8015100 <service_msgs__msg__ServiceEventInfo__get_type_description+0x28>)
 80150e2:	bd10      	pop	{r4, pc}
 80150e4:	f000 f858 	bl	8015198 <builtin_interfaces__msg__Time__get_type_description>
 80150e8:	300c      	adds	r0, #12
 80150ea:	4b06      	ldr	r3, [pc, #24]	; (8015104 <service_msgs__msg__ServiceEventInfo__get_type_description+0x2c>)
 80150ec:	c807      	ldmia	r0, {r0, r1, r2}
 80150ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80150f2:	2301      	movs	r3, #1
 80150f4:	4802      	ldr	r0, [pc, #8]	; (8015100 <service_msgs__msg__ServiceEventInfo__get_type_description+0x28>)
 80150f6:	7023      	strb	r3, [r4, #0]
 80150f8:	bd10      	pop	{r4, pc}
 80150fa:	bf00      	nop
 80150fc:	20010625 	.word	0x20010625
 8015100:	0801ccc0 	.word	0x0801ccc0
 8015104:	200018d4 	.word	0x200018d4

08015108 <service_msgs__msg__ServiceEventInfo__get_individual_type_description_source>:
 8015108:	4800      	ldr	r0, [pc, #0]	; (801510c <service_msgs__msg__ServiceEventInfo__get_individual_type_description_source+0x4>)
 801510a:	4770      	bx	lr
 801510c:	0801cce4 	.word	0x0801cce4

08015110 <service_msgs__msg__ServiceEventInfo__get_type_description_sources>:
 8015110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015112:	4e0f      	ldr	r6, [pc, #60]	; (8015150 <service_msgs__msg__ServiceEventInfo__get_type_description_sources+0x40>)
 8015114:	7837      	ldrb	r7, [r6, #0]
 8015116:	b10f      	cbz	r7, 801511c <service_msgs__msg__ServiceEventInfo__get_type_description_sources+0xc>
 8015118:	480e      	ldr	r0, [pc, #56]	; (8015154 <service_msgs__msg__ServiceEventInfo__get_type_description_sources+0x44>)
 801511a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801511c:	4d0e      	ldr	r5, [pc, #56]	; (8015158 <service_msgs__msg__ServiceEventInfo__get_type_description_sources+0x48>)
 801511e:	4c0f      	ldr	r4, [pc, #60]	; (801515c <service_msgs__msg__ServiceEventInfo__get_type_description_sources+0x4c>)
 8015120:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015122:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015124:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015128:	682b      	ldr	r3, [r5, #0]
 801512a:	4638      	mov	r0, r7
 801512c:	f844 3b04 	str.w	r3, [r4], #4
 8015130:	f000 f83e 	bl	80151b0 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8015134:	2301      	movs	r3, #1
 8015136:	4684      	mov	ip, r0
 8015138:	7033      	strb	r3, [r6, #0]
 801513a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801513e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015140:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015144:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015146:	f8dc 3000 	ldr.w	r3, [ip]
 801514a:	4802      	ldr	r0, [pc, #8]	; (8015154 <service_msgs__msg__ServiceEventInfo__get_type_description_sources+0x44>)
 801514c:	6023      	str	r3, [r4, #0]
 801514e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015150:	20010624 	.word	0x20010624
 8015154:	0801cd08 	.word	0x0801cd08
 8015158:	0801cce4 	.word	0x0801cce4
 801515c:	20010628 	.word	0x20010628

08015160 <service_msgs__msg__ServiceEventInfo__init>:
 8015160:	b538      	push	{r3, r4, r5, lr}
 8015162:	b138      	cbz	r0, 8015174 <service_msgs__msg__ServiceEventInfo__init+0x14>
 8015164:	1d05      	adds	r5, r0, #4
 8015166:	4628      	mov	r0, r5
 8015168:	f000 f842 	bl	80151f0 <builtin_interfaces__msg__Time__init>
 801516c:	4604      	mov	r4, r0
 801516e:	b120      	cbz	r0, 801517a <service_msgs__msg__ServiceEventInfo__init+0x1a>
 8015170:	4620      	mov	r0, r4
 8015172:	bd38      	pop	{r3, r4, r5, pc}
 8015174:	4604      	mov	r4, r0
 8015176:	4620      	mov	r0, r4
 8015178:	bd38      	pop	{r3, r4, r5, pc}
 801517a:	4628      	mov	r0, r5
 801517c:	f000 f83c 	bl	80151f8 <builtin_interfaces__msg__Time__fini>
 8015180:	4620      	mov	r0, r4
 8015182:	bd38      	pop	{r3, r4, r5, pc}

08015184 <service_msgs__msg__ServiceEventInfo__fini>:
 8015184:	b110      	cbz	r0, 801518c <service_msgs__msg__ServiceEventInfo__fini+0x8>
 8015186:	3004      	adds	r0, #4
 8015188:	f000 b836 	b.w	80151f8 <builtin_interfaces__msg__Time__fini>
 801518c:	4770      	bx	lr
 801518e:	bf00      	nop

08015190 <builtin_interfaces__msg__Time__get_type_hash>:
 8015190:	4800      	ldr	r0, [pc, #0]	; (8015194 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 8015192:	4770      	bx	lr
 8015194:	20001c70 	.word	0x20001c70

08015198 <builtin_interfaces__msg__Time__get_type_description>:
 8015198:	4b03      	ldr	r3, [pc, #12]	; (80151a8 <builtin_interfaces__msg__Time__get_type_description+0x10>)
 801519a:	781a      	ldrb	r2, [r3, #0]
 801519c:	b90a      	cbnz	r2, 80151a2 <builtin_interfaces__msg__Time__get_type_description+0xa>
 801519e:	2201      	movs	r2, #1
 80151a0:	701a      	strb	r2, [r3, #0]
 80151a2:	4802      	ldr	r0, [pc, #8]	; (80151ac <builtin_interfaces__msg__Time__get_type_description+0x14>)
 80151a4:	4770      	bx	lr
 80151a6:	bf00      	nop
 80151a8:	20010671 	.word	0x20010671
 80151ac:	0801cd14 	.word	0x0801cd14

080151b0 <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 80151b0:	4800      	ldr	r0, [pc, #0]	; (80151b4 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 80151b2:	4770      	bx	lr
 80151b4:	0801cd38 	.word	0x0801cd38

080151b8 <builtin_interfaces__msg__Time__get_type_description_sources>:
 80151b8:	4b09      	ldr	r3, [pc, #36]	; (80151e0 <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 80151ba:	781a      	ldrb	r2, [r3, #0]
 80151bc:	b96a      	cbnz	r2, 80151da <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 80151be:	2201      	movs	r2, #1
 80151c0:	b430      	push	{r4, r5}
 80151c2:	4d08      	ldr	r5, [pc, #32]	; (80151e4 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 80151c4:	4c08      	ldr	r4, [pc, #32]	; (80151e8 <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 80151c6:	701a      	strb	r2, [r3, #0]
 80151c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80151ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80151cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80151ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80151d0:	682b      	ldr	r3, [r5, #0]
 80151d2:	4806      	ldr	r0, [pc, #24]	; (80151ec <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80151d4:	6023      	str	r3, [r4, #0]
 80151d6:	bc30      	pop	{r4, r5}
 80151d8:	4770      	bx	lr
 80151da:	4804      	ldr	r0, [pc, #16]	; (80151ec <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80151dc:	4770      	bx	lr
 80151de:	bf00      	nop
 80151e0:	20010670 	.word	0x20010670
 80151e4:	0801cd38 	.word	0x0801cd38
 80151e8:	20010674 	.word	0x20010674
 80151ec:	0801cd5c 	.word	0x0801cd5c

080151f0 <builtin_interfaces__msg__Time__init>:
 80151f0:	3800      	subs	r0, #0
 80151f2:	bf18      	it	ne
 80151f4:	2001      	movne	r0, #1
 80151f6:	4770      	bx	lr

080151f8 <builtin_interfaces__msg__Time__fini>:
 80151f8:	4770      	bx	lr
 80151fa:	bf00      	nop

080151fc <uxr_buffer_delete_entity>:
 80151fc:	b510      	push	{r4, lr}
 80151fe:	2300      	movs	r3, #0
 8015200:	b08e      	sub	sp, #56	; 0x38
 8015202:	4604      	mov	r4, r0
 8015204:	9103      	str	r1, [sp, #12]
 8015206:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801520a:	2303      	movs	r3, #3
 801520c:	2204      	movs	r2, #4
 801520e:	9300      	str	r3, [sp, #0]
 8015210:	ab06      	add	r3, sp, #24
 8015212:	f001 f9f5 	bl	8016600 <uxr_prepare_stream_to_write_submessage>
 8015216:	b918      	cbnz	r0, 8015220 <uxr_buffer_delete_entity+0x24>
 8015218:	4604      	mov	r4, r0
 801521a:	4620      	mov	r0, r4
 801521c:	b00e      	add	sp, #56	; 0x38
 801521e:	bd10      	pop	{r4, pc}
 8015220:	9902      	ldr	r1, [sp, #8]
 8015222:	aa05      	add	r2, sp, #20
 8015224:	4620      	mov	r0, r4
 8015226:	f001 fb27 	bl	8016878 <uxr_init_base_object_request>
 801522a:	4604      	mov	r4, r0
 801522c:	a905      	add	r1, sp, #20
 801522e:	a806      	add	r0, sp, #24
 8015230:	f002 ffea 	bl	8018208 <uxr_serialize_DELETE_Payload>
 8015234:	4620      	mov	r0, r4
 8015236:	b00e      	add	sp, #56	; 0x38
 8015238:	bd10      	pop	{r4, pc}
 801523a:	bf00      	nop

0801523c <uxr_common_create_entity>:
 801523c:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8015240:	b510      	push	{r4, lr}
 8015242:	f1bc 0f01 	cmp.w	ip, #1
 8015246:	b08c      	sub	sp, #48	; 0x30
 8015248:	4604      	mov	r4, r0
 801524a:	9202      	str	r2, [sp, #8]
 801524c:	bf0c      	ite	eq
 801524e:	f003 0201 	andeq.w	r2, r3, #1
 8015252:	2200      	movne	r2, #0
 8015254:	330e      	adds	r3, #14
 8015256:	9103      	str	r1, [sp, #12]
 8015258:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 801525c:	441a      	add	r2, r3
 801525e:	ab04      	add	r3, sp, #16
 8015260:	9101      	str	r1, [sp, #4]
 8015262:	2101      	movs	r1, #1
 8015264:	b292      	uxth	r2, r2
 8015266:	9100      	str	r1, [sp, #0]
 8015268:	9903      	ldr	r1, [sp, #12]
 801526a:	f001 f9c9 	bl	8016600 <uxr_prepare_stream_to_write_submessage>
 801526e:	b918      	cbnz	r0, 8015278 <uxr_common_create_entity+0x3c>
 8015270:	4604      	mov	r4, r0
 8015272:	4620      	mov	r0, r4
 8015274:	b00c      	add	sp, #48	; 0x30
 8015276:	bd10      	pop	{r4, pc}
 8015278:	9902      	ldr	r1, [sp, #8]
 801527a:	4620      	mov	r0, r4
 801527c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801527e:	f001 fafb 	bl	8016878 <uxr_init_base_object_request>
 8015282:	4604      	mov	r4, r0
 8015284:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8015286:	a804      	add	r0, sp, #16
 8015288:	f002 ff18 	bl	80180bc <uxr_serialize_CREATE_Payload>
 801528c:	4620      	mov	r0, r4
 801528e:	b00c      	add	sp, #48	; 0x30
 8015290:	bd10      	pop	{r4, pc}
 8015292:	bf00      	nop

08015294 <uxr_buffer_create_participant_bin>:
 8015294:	b570      	push	{r4, r5, r6, lr}
 8015296:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 801529a:	4605      	mov	r5, r0
 801529c:	ac11      	add	r4, sp, #68	; 0x44
 801529e:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 80152a2:	2303      	movs	r3, #3
 80152a4:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 80152a8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80152ac:	7223      	strb	r3, [r4, #8]
 80152ae:	2300      	movs	r3, #0
 80152b0:	2201      	movs	r2, #1
 80152b2:	f88d 3014 	strb.w	r3, [sp, #20]
 80152b6:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 80152b8:	7122      	strb	r2, [r4, #4]
 80152ba:	b1cb      	cbz	r3, 80152f0 <uxr_buffer_create_participant_bin+0x5c>
 80152bc:	f88d 201c 	strb.w	r2, [sp, #28]
 80152c0:	9308      	str	r3, [sp, #32]
 80152c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80152c6:	a915      	add	r1, sp, #84	; 0x54
 80152c8:	a809      	add	r0, sp, #36	; 0x24
 80152ca:	f7f9 fecd 	bl	800f068 <ucdr_init_buffer>
 80152ce:	a905      	add	r1, sp, #20
 80152d0:	a809      	add	r0, sp, #36	; 0x24
 80152d2:	f002 fceb 	bl	8017cac <uxr_serialize_OBJK_DomainParticipant_Binary>
 80152d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80152d8:	9600      	str	r6, [sp, #0]
 80152da:	4628      	mov	r0, r5
 80152dc:	9401      	str	r4, [sp, #4]
 80152de:	60e3      	str	r3, [r4, #12]
 80152e0:	b29b      	uxth	r3, r3
 80152e2:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80152e6:	f7ff ffa9 	bl	801523c <uxr_common_create_entity>
 80152ea:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 80152ee:	bd70      	pop	{r4, r5, r6, pc}
 80152f0:	f88d 301c 	strb.w	r3, [sp, #28]
 80152f4:	e7e5      	b.n	80152c2 <uxr_buffer_create_participant_bin+0x2e>
 80152f6:	bf00      	nop

080152f8 <uxr_buffer_create_replier_bin>:
 80152f8:	b570      	push	{r4, r5, r6, lr}
 80152fa:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 80152fe:	4605      	mov	r5, r0
 8015300:	4618      	mov	r0, r3
 8015302:	9105      	str	r1, [sp, #20]
 8015304:	a999      	add	r1, sp, #612	; 0x264
 8015306:	f89d 6294 	ldrb.w	r6, [sp, #660]	; 0x294
 801530a:	ac15      	add	r4, sp, #84	; 0x54
 801530c:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8015310:	2308      	movs	r3, #8
 8015312:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 8015316:	f000 f909 	bl	801552c <uxr_object_id_to_raw>
 801531a:	9b9e      	ldr	r3, [sp, #632]	; 0x278
 801531c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015320:	a919      	add	r1, sp, #100	; 0x64
 8015322:	a80d      	add	r0, sp, #52	; 0x34
 8015324:	9306      	str	r3, [sp, #24]
 8015326:	9b9f      	ldr	r3, [sp, #636]	; 0x27c
 8015328:	9307      	str	r3, [sp, #28]
 801532a:	9ba0      	ldr	r3, [sp, #640]	; 0x280
 801532c:	9308      	str	r3, [sp, #32]
 801532e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8015330:	930c      	str	r3, [sp, #48]	; 0x30
 8015332:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8015334:	930a      	str	r3, [sp, #40]	; 0x28
 8015336:	2301      	movs	r3, #1
 8015338:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 801533c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8015340:	2303      	movs	r3, #3
 8015342:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 8015346:	f7f9 fe8f 	bl	800f068 <ucdr_init_buffer>
 801534a:	a906      	add	r1, sp, #24
 801534c:	a80d      	add	r0, sp, #52	; 0x34
 801534e:	f002 fccf 	bl	8017cf0 <uxr_serialize_OBJK_Replier_Binary>
 8015352:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015354:	4628      	mov	r0, r5
 8015356:	9600      	str	r6, [sp, #0]
 8015358:	9318      	str	r3, [sp, #96]	; 0x60
 801535a:	b29b      	uxth	r3, r3
 801535c:	9401      	str	r4, [sp, #4]
 801535e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8015362:	f7ff ff6b 	bl	801523c <uxr_common_create_entity>
 8015366:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
 801536a:	bd70      	pop	{r4, r5, r6, pc}

0801536c <get_custom_error>:
 801536c:	4b01      	ldr	r3, [pc, #4]	; (8015374 <get_custom_error+0x8>)
 801536e:	7818      	ldrb	r0, [r3, #0]
 8015370:	4770      	bx	lr
 8015372:	bf00      	nop
 8015374:	20010698 	.word	0x20010698

08015378 <recv_custom_msg>:
 8015378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801537c:	4693      	mov	fp, r2
 801537e:	b089      	sub	sp, #36	; 0x24
 8015380:	2200      	movs	r2, #0
 8015382:	4604      	mov	r4, r0
 8015384:	468a      	mov	sl, r1
 8015386:	9305      	str	r3, [sp, #20]
 8015388:	f88d 201e 	strb.w	r2, [sp, #30]
 801538c:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 8015390:	b322      	cbz	r2, 80153dc <recv_custom_msg+0x64>
 8015392:	f200 2902 	addw	r9, r0, #514	; 0x202
 8015396:	f10d 081f 	add.w	r8, sp, #31
 801539a:	af05      	add	r7, sp, #20
 801539c:	f10d 061e 	add.w	r6, sp, #30
 80153a0:	f44f 7500 	mov.w	r5, #512	; 0x200
 80153a4:	e002      	b.n	80153ac <recv_custom_msg+0x34>
 80153a6:	9b05      	ldr	r3, [sp, #20]
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	dd0f      	ble.n	80153cc <recv_custom_msg+0x54>
 80153ac:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 80153b0:	4623      	mov	r3, r4
 80153b2:	4622      	mov	r2, r4
 80153b4:	4648      	mov	r0, r9
 80153b6:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80153ba:	e9cd 5600 	strd	r5, r6, [sp]
 80153be:	f001 fc71 	bl	8016ca4 <uxr_read_framed_msg>
 80153c2:	2800      	cmp	r0, #0
 80153c4:	d0ef      	beq.n	80153a6 <recv_custom_msg+0x2e>
 80153c6:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80153ca:	b1b3      	cbz	r3, 80153fa <recv_custom_msg+0x82>
 80153cc:	4b0f      	ldr	r3, [pc, #60]	; (801540c <recv_custom_msg+0x94>)
 80153ce:	2000      	movs	r0, #0
 80153d0:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80153d4:	701a      	strb	r2, [r3, #0]
 80153d6:	b009      	add	sp, #36	; 0x24
 80153d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153dc:	f10d 021f 	add.w	r2, sp, #31
 80153e0:	4601      	mov	r1, r0
 80153e2:	9200      	str	r2, [sp, #0]
 80153e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80153e8:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 80153ec:	47a8      	blx	r5
 80153ee:	2800      	cmp	r0, #0
 80153f0:	d0ec      	beq.n	80153cc <recv_custom_msg+0x54>
 80153f2:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	d1e8      	bne.n	80153cc <recv_custom_msg+0x54>
 80153fa:	f8cb 0000 	str.w	r0, [fp]
 80153fe:	2001      	movs	r0, #1
 8015400:	f8ca 4000 	str.w	r4, [sl]
 8015404:	b009      	add	sp, #36	; 0x24
 8015406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801540a:	bf00      	nop
 801540c:	20010698 	.word	0x20010698

08015410 <send_custom_msg>:
 8015410:	b530      	push	{r4, r5, lr}
 8015412:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 8015416:	b087      	sub	sp, #28
 8015418:	4614      	mov	r4, r2
 801541a:	b995      	cbnz	r5, 8015442 <send_custom_msg+0x32>
 801541c:	f8d0 5270 	ldr.w	r5, [r0, #624]	; 0x270
 8015420:	f10d 0317 	add.w	r3, sp, #23
 8015424:	47a8      	blx	r5
 8015426:	1e03      	subs	r3, r0, #0
 8015428:	bf18      	it	ne
 801542a:	2301      	movne	r3, #1
 801542c:	42a0      	cmp	r0, r4
 801542e:	bf18      	it	ne
 8015430:	2300      	movne	r3, #0
 8015432:	b91b      	cbnz	r3, 801543c <send_custom_msg+0x2c>
 8015434:	4a0a      	ldr	r2, [pc, #40]	; (8015460 <send_custom_msg+0x50>)
 8015436:	f89d 1017 	ldrb.w	r1, [sp, #23]
 801543a:	7011      	strb	r1, [r2, #0]
 801543c:	4618      	mov	r0, r3
 801543e:	b007      	add	sp, #28
 8015440:	bd30      	pop	{r4, r5, pc}
 8015442:	460b      	mov	r3, r1
 8015444:	2200      	movs	r2, #0
 8015446:	f10d 0117 	add.w	r1, sp, #23
 801544a:	9400      	str	r4, [sp, #0]
 801544c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8015450:	4602      	mov	r2, r0
 8015452:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 8015456:	f200 2002 	addw	r0, r0, #514	; 0x202
 801545a:	f001 fa45 	bl	80168e8 <uxr_write_framed_msg>
 801545e:	e7e2      	b.n	8015426 <send_custom_msg+0x16>
 8015460:	20010698 	.word	0x20010698

08015464 <uxr_set_custom_transport_callbacks>:
 8015464:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 8015468:	9901      	ldr	r1, [sp, #4]
 801546a:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 801546e:	9b00      	ldr	r3, [sp, #0]
 8015470:	e9c0 319c 	strd	r3, r1, [r0, #624]	; 0x270
 8015474:	4770      	bx	lr
 8015476:	bf00      	nop

08015478 <uxr_init_custom_transport>:
 8015478:	b538      	push	{r3, r4, r5, lr}
 801547a:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 801547e:	b303      	cbz	r3, 80154c2 <uxr_init_custom_transport+0x4a>
 8015480:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 8015484:	4604      	mov	r4, r0
 8015486:	b1e2      	cbz	r2, 80154c2 <uxr_init_custom_transport+0x4a>
 8015488:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 801548c:	b1ca      	cbz	r2, 80154c2 <uxr_init_custom_transport+0x4a>
 801548e:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 8015492:	b1b2      	cbz	r2, 80154c2 <uxr_init_custom_transport+0x4a>
 8015494:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 8015498:	4798      	blx	r3
 801549a:	4605      	mov	r5, r0
 801549c:	b188      	cbz	r0, 80154c2 <uxr_init_custom_transport+0x4a>
 801549e:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80154a2:	b98b      	cbnz	r3, 80154c8 <uxr_init_custom_transport+0x50>
 80154a4:	4b0b      	ldr	r3, [pc, #44]	; (80154d4 <uxr_init_custom_transport+0x5c>)
 80154a6:	4628      	mov	r0, r5
 80154a8:	490b      	ldr	r1, [pc, #44]	; (80154d8 <uxr_init_custom_transport+0x60>)
 80154aa:	4a0c      	ldr	r2, [pc, #48]	; (80154dc <uxr_init_custom_transport+0x64>)
 80154ac:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 80154b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80154b4:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 80154b8:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 80154bc:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 80154c0:	bd38      	pop	{r3, r4, r5, pc}
 80154c2:	2500      	movs	r5, #0
 80154c4:	4628      	mov	r0, r5
 80154c6:	bd38      	pop	{r3, r4, r5, pc}
 80154c8:	2100      	movs	r1, #0
 80154ca:	f204 2002 	addw	r0, r4, #514	; 0x202
 80154ce:	f001 fa05 	bl	80168dc <uxr_init_framing_io>
 80154d2:	e7e7      	b.n	80154a4 <uxr_init_custom_transport+0x2c>
 80154d4:	08015379 	.word	0x08015379
 80154d8:	08015411 	.word	0x08015411
 80154dc:	0801536d 	.word	0x0801536d

080154e0 <uxr_close_custom_transport>:
 80154e0:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 80154e4:	4718      	bx	r3
 80154e6:	bf00      	nop

080154e8 <uxr_object_id>:
 80154e8:	b082      	sub	sp, #8
 80154ea:	2300      	movs	r3, #0
 80154ec:	f88d 1006 	strb.w	r1, [sp, #6]
 80154f0:	f360 030f 	bfi	r3, r0, #0, #16
 80154f4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80154f8:	f362 431f 	bfi	r3, r2, #16, #16
 80154fc:	4618      	mov	r0, r3
 80154fe:	b002      	add	sp, #8
 8015500:	4770      	bx	lr
 8015502:	bf00      	nop

08015504 <uxr_object_id_from_raw>:
 8015504:	7843      	ldrb	r3, [r0, #1]
 8015506:	b082      	sub	sp, #8
 8015508:	7801      	ldrb	r1, [r0, #0]
 801550a:	2000      	movs	r0, #0
 801550c:	091a      	lsrs	r2, r3, #4
 801550e:	f003 030f 	and.w	r3, r3, #15
 8015512:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8015516:	f88d 3006 	strb.w	r3, [sp, #6]
 801551a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 801551e:	f362 000f 	bfi	r0, r2, #0, #16
 8015522:	f363 401f 	bfi	r0, r3, #16, #16
 8015526:	b002      	add	sp, #8
 8015528:	4770      	bx	lr
 801552a:	bf00      	nop

0801552c <uxr_object_id_to_raw>:
 801552c:	4602      	mov	r2, r0
 801552e:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8015532:	b082      	sub	sp, #8
 8015534:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8015538:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 801553c:	f881 c000 	strb.w	ip, [r1]
 8015540:	7048      	strb	r0, [r1, #1]
 8015542:	b002      	add	sp, #8
 8015544:	4770      	bx	lr
 8015546:	bf00      	nop

08015548 <uxr_buffer_request_data>:
 8015548:	b530      	push	{r4, r5, lr}
 801554a:	b095      	sub	sp, #84	; 0x54
 801554c:	4604      	mov	r4, r0
 801554e:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8015550:	9303      	str	r3, [sp, #12]
 8015552:	2d00      	cmp	r5, #0
 8015554:	f88d 301c 	strb.w	r3, [sp, #28]
 8015558:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801555c:	f04f 0200 	mov.w	r2, #0
 8015560:	bf14      	ite	ne
 8015562:	2101      	movne	r1, #1
 8015564:	4611      	moveq	r1, r2
 8015566:	f88d 201d 	strb.w	r2, [sp, #29]
 801556a:	f88d 201e 	strb.w	r2, [sp, #30]
 801556e:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8015572:	d021      	beq.n	80155b8 <uxr_buffer_request_data+0x70>
 8015574:	686b      	ldr	r3, [r5, #4]
 8015576:	2210      	movs	r2, #16
 8015578:	6829      	ldr	r1, [r5, #0]
 801557a:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 801557e:	f8cd 1026 	str.w	r1, [sp, #38]	; 0x26
 8015582:	2308      	movs	r3, #8
 8015584:	2100      	movs	r1, #0
 8015586:	4620      	mov	r0, r4
 8015588:	e9cd 3100 	strd	r3, r1, [sp]
 801558c:	ab0c      	add	r3, sp, #48	; 0x30
 801558e:	9905      	ldr	r1, [sp, #20]
 8015590:	f001 f836 	bl	8016600 <uxr_prepare_stream_to_write_submessage>
 8015594:	b918      	cbnz	r0, 801559e <uxr_buffer_request_data+0x56>
 8015596:	4604      	mov	r4, r0
 8015598:	4620      	mov	r0, r4
 801559a:	b015      	add	sp, #84	; 0x54
 801559c:	bd30      	pop	{r4, r5, pc}
 801559e:	9904      	ldr	r1, [sp, #16]
 80155a0:	aa06      	add	r2, sp, #24
 80155a2:	4620      	mov	r0, r4
 80155a4:	f001 f968 	bl	8016878 <uxr_init_base_object_request>
 80155a8:	4604      	mov	r4, r0
 80155aa:	a906      	add	r1, sp, #24
 80155ac:	a80c      	add	r0, sp, #48	; 0x30
 80155ae:	f002 fed5 	bl	801835c <uxr_serialize_READ_DATA_Payload>
 80155b2:	4620      	mov	r0, r4
 80155b4:	b015      	add	sp, #84	; 0x54
 80155b6:	bd30      	pop	{r4, r5, pc}
 80155b8:	2208      	movs	r2, #8
 80155ba:	e7e2      	b.n	8015582 <uxr_buffer_request_data+0x3a>

080155bc <uxr_buffer_cancel_data>:
 80155bc:	b510      	push	{r4, lr}
 80155be:	2300      	movs	r3, #0
 80155c0:	b094      	sub	sp, #80	; 0x50
 80155c2:	4604      	mov	r4, r0
 80155c4:	9205      	str	r2, [sp, #20]
 80155c6:	9301      	str	r3, [sp, #4]
 80155c8:	f8ad 301c 	strh.w	r3, [sp, #28]
 80155cc:	f88d 301e 	strb.w	r3, [sp, #30]
 80155d0:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 80155d4:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80155d8:	2308      	movs	r3, #8
 80155da:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80155de:	2201      	movs	r2, #1
 80155e0:	9300      	str	r3, [sp, #0]
 80155e2:	ab0c      	add	r3, sp, #48	; 0x30
 80155e4:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 80155e8:	2210      	movs	r2, #16
 80155ea:	f001 f809 	bl	8016600 <uxr_prepare_stream_to_write_submessage>
 80155ee:	b918      	cbnz	r0, 80155f8 <uxr_buffer_cancel_data+0x3c>
 80155f0:	4604      	mov	r4, r0
 80155f2:	4620      	mov	r0, r4
 80155f4:	b014      	add	sp, #80	; 0x50
 80155f6:	bd10      	pop	{r4, pc}
 80155f8:	9905      	ldr	r1, [sp, #20]
 80155fa:	aa06      	add	r2, sp, #24
 80155fc:	4620      	mov	r0, r4
 80155fe:	f001 f93b 	bl	8016878 <uxr_init_base_object_request>
 8015602:	4604      	mov	r4, r0
 8015604:	a906      	add	r1, sp, #24
 8015606:	a80c      	add	r0, sp, #48	; 0x30
 8015608:	f002 fea8 	bl	801835c <uxr_serialize_READ_DATA_Payload>
 801560c:	4620      	mov	r0, r4
 801560e:	b014      	add	sp, #80	; 0x50
 8015610:	bd10      	pop	{r4, pc}
 8015612:	bf00      	nop

08015614 <read_submessage_format>:
 8015614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015618:	b095      	sub	sp, #84	; 0x54
 801561a:	f8bd 7078 	ldrh.w	r7, [sp, #120]	; 0x78
 801561e:	b113      	cbz	r3, 8015626 <read_submessage_format+0x12>
 8015620:	b015      	add	sp, #84	; 0x54
 8015622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015626:	4606      	mov	r6, r0
 8015628:	981c      	ldr	r0, [sp, #112]	; 0x70
 801562a:	460c      	mov	r4, r1
 801562c:	4615      	mov	r5, r2
 801562e:	9004      	str	r0, [sp, #16]
 8015630:	4699      	mov	r9, r3
 8015632:	981d      	ldr	r0, [sp, #116]	; 0x74
 8015634:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 8015638:	9005      	str	r0, [sp, #20]
 801563a:	a80c      	add	r0, sp, #48	; 0x30
 801563c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8015640:	1a52      	subs	r2, r2, r1
 8015642:	f7f9 fd11 	bl	800f068 <ucdr_init_buffer>
 8015646:	a80c      	add	r0, sp, #48	; 0x30
 8015648:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801564c:	f7f9 fce0 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 8015650:	69e2      	ldr	r2, [r4, #28]
 8015652:	b19a      	cbz	r2, 801567c <read_submessage_format+0x68>
 8015654:	f1b8 0f07 	cmp.w	r8, #7
 8015658:	f882 9014 	strb.w	r9, [r2, #20]
 801565c:	d040      	beq.n	80156e0 <read_submessage_format+0xcc>
 801565e:	f1b8 0f08 	cmp.w	r8, #8
 8015662:	d02e      	beq.n	80156c2 <read_submessage_format+0xae>
 8015664:	f1b8 0f06 	cmp.w	r8, #6
 8015668:	d011      	beq.n	801568e <read_submessage_format+0x7a>
 801566a:	2301      	movs	r3, #1
 801566c:	7513      	strb	r3, [r2, #20]
 801566e:	4629      	mov	r1, r5
 8015670:	4620      	mov	r0, r4
 8015672:	f7f9 fd4d 	bl	800f110 <ucdr_advance_buffer>
 8015676:	b015      	add	sp, #84	; 0x54
 8015678:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801567c:	f1b8 0f07 	cmp.w	r8, #7
 8015680:	d02e      	beq.n	80156e0 <read_submessage_format+0xcc>
 8015682:	f1b8 0f08 	cmp.w	r8, #8
 8015686:	d01c      	beq.n	80156c2 <read_submessage_format+0xae>
 8015688:	f1b8 0f06 	cmp.w	r8, #6
 801568c:	d1ef      	bne.n	801566e <read_submessage_format+0x5a>
 801568e:	f8d6 8088 	ldr.w	r8, [r6, #136]	; 0x88
 8015692:	f1b8 0f00 	cmp.w	r8, #0
 8015696:	d011      	beq.n	80156bc <read_submessage_format+0xa8>
 8015698:	ab0c      	add	r3, sp, #48	; 0x30
 801569a:	9501      	str	r5, [sp, #4]
 801569c:	463a      	mov	r2, r7
 801569e:	4630      	mov	r0, r6
 80156a0:	9300      	str	r3, [sp, #0]
 80156a2:	2306      	movs	r3, #6
 80156a4:	f88d 3016 	strb.w	r3, [sp, #22]
 80156a8:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80156ac:	9302      	str	r3, [sp, #8]
 80156ae:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80156b2:	47c0      	blx	r8
 80156b4:	2301      	movs	r3, #1
 80156b6:	69e2      	ldr	r2, [r4, #28]
 80156b8:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80156bc:	2a00      	cmp	r2, #0
 80156be:	d1d4      	bne.n	801566a <read_submessage_format+0x56>
 80156c0:	e7d5      	b.n	801566e <read_submessage_format+0x5a>
 80156c2:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d0f8      	beq.n	80156bc <read_submessage_format+0xa8>
 80156ca:	a80c      	add	r0, sp, #48	; 0x30
 80156cc:	a906      	add	r1, sp, #24
 80156ce:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80156d2:	f002 ff0f 	bl	80184f4 <uxr_deserialize_SampleIdentity>
 80156d6:	b9a0      	cbnz	r0, 8015702 <read_submessage_format+0xee>
 80156d8:	69e2      	ldr	r2, [r4, #28]
 80156da:	2a00      	cmp	r2, #0
 80156dc:	d1c5      	bne.n	801566a <read_submessage_format+0x56>
 80156de:	e7c6      	b.n	801566e <read_submessage_format+0x5a>
 80156e0:	f8d6 30ac 	ldr.w	r3, [r6, #172]	; 0xac
 80156e4:	b13b      	cbz	r3, 80156f6 <read_submessage_format+0xe2>
 80156e6:	a906      	add	r1, sp, #24
 80156e8:	a80c      	add	r0, sp, #48	; 0x30
 80156ea:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80156ee:	f002 fbd5 	bl	8017e9c <uxr_deserialize_BaseObjectRequest>
 80156f2:	bb60      	cbnz	r0, 801574e <read_submessage_format+0x13a>
 80156f4:	69e2      	ldr	r2, [r4, #28]
 80156f6:	68a3      	ldr	r3, [r4, #8]
 80156f8:	442b      	add	r3, r5
 80156fa:	60a3      	str	r3, [r4, #8]
 80156fc:	2a00      	cmp	r2, #0
 80156fe:	d1b4      	bne.n	801566a <read_submessage_format+0x56>
 8015700:	e7b5      	b.n	801566e <read_submessage_format+0x5a>
 8015702:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015704:	a80c      	add	r0, sp, #48	; 0x30
 8015706:	eba8 0803 	sub.w	r8, r8, r3
 801570a:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 801570e:	44a8      	add	r8, r5
 8015710:	1a52      	subs	r2, r2, r1
 8015712:	f7f9 fca9 	bl	800f068 <ucdr_init_buffer>
 8015716:	a80c      	add	r0, sp, #48	; 0x30
 8015718:	fa1f f888 	uxth.w	r8, r8
 801571c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8015720:	f7f9 fc76 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 8015724:	ab0c      	add	r3, sp, #48	; 0x30
 8015726:	2108      	movs	r1, #8
 8015728:	f8cd 8004 	str.w	r8, [sp, #4]
 801572c:	9300      	str	r3, [sp, #0]
 801572e:	463a      	mov	r2, r7
 8015730:	f88d 1016 	strb.w	r1, [sp, #22]
 8015734:	ab06      	add	r3, sp, #24
 8015736:	f8d6 10a8 	ldr.w	r1, [r6, #168]	; 0xa8
 801573a:	4630      	mov	r0, r6
 801573c:	9102      	str	r1, [sp, #8]
 801573e:	9905      	ldr	r1, [sp, #20]
 8015740:	f8d6 70a4 	ldr.w	r7, [r6, #164]	; 0xa4
 8015744:	47b8      	blx	r7
 8015746:	2301      	movs	r3, #1
 8015748:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 801574c:	e7c4      	b.n	80156d8 <read_submessage_format+0xc4>
 801574e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8015752:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015754:	a80c      	add	r0, sp, #48	; 0x30
 8015756:	1a52      	subs	r2, r2, r1
 8015758:	eba8 0803 	sub.w	r8, r8, r3
 801575c:	f7f9 fc84 	bl	800f068 <ucdr_init_buffer>
 8015760:	a80c      	add	r0, sp, #48	; 0x30
 8015762:	44a8      	add	r8, r5
 8015764:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8015768:	f7f9 fc52 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 801576c:	ab0c      	add	r3, sp, #48	; 0x30
 801576e:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8015772:	fa1f f888 	uxth.w	r8, r8
 8015776:	9300      	str	r3, [sp, #0]
 8015778:	463a      	mov	r2, r7
 801577a:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801577e:	4630      	mov	r0, r6
 8015780:	f8cd 8004 	str.w	r8, [sp, #4]
 8015784:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8015788:	2107      	movs	r1, #7
 801578a:	f88d 1016 	strb.w	r1, [sp, #22]
 801578e:	b29b      	uxth	r3, r3
 8015790:	f8d6 10b0 	ldr.w	r1, [r6, #176]	; 0xb0
 8015794:	9102      	str	r1, [sp, #8]
 8015796:	9905      	ldr	r1, [sp, #20]
 8015798:	f8d6 70ac 	ldr.w	r7, [r6, #172]	; 0xac
 801579c:	47b8      	blx	r7
 801579e:	2301      	movs	r3, #1
 80157a0:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80157a4:	e7a6      	b.n	80156f4 <read_submessage_format+0xe0>
 80157a6:	bf00      	nop

080157a8 <on_get_fragmentation_info>:
 80157a8:	b500      	push	{lr}
 80157aa:	b08b      	sub	sp, #44	; 0x2c
 80157ac:	4601      	mov	r1, r0
 80157ae:	2204      	movs	r2, #4
 80157b0:	a802      	add	r0, sp, #8
 80157b2:	f7f9 fc59 	bl	800f068 <ucdr_init_buffer>
 80157b6:	f10d 0305 	add.w	r3, sp, #5
 80157ba:	f10d 0206 	add.w	r2, sp, #6
 80157be:	a901      	add	r1, sp, #4
 80157c0:	a802      	add	r0, sp, #8
 80157c2:	f001 fe5f 	bl	8017484 <uxr_read_submessage_header>
 80157c6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80157ca:	2b0d      	cmp	r3, #13
 80157cc:	d003      	beq.n	80157d6 <on_get_fragmentation_info+0x2e>
 80157ce:	2000      	movs	r0, #0
 80157d0:	b00b      	add	sp, #44	; 0x2c
 80157d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80157d6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80157da:	f013 0f02 	tst.w	r3, #2
 80157de:	bf14      	ite	ne
 80157e0:	2002      	movne	r0, #2
 80157e2:	2001      	moveq	r0, #1
 80157e4:	b00b      	add	sp, #44	; 0x2c
 80157e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80157ea:	bf00      	nop

080157ec <read_submessage_get_info>:
 80157ec:	b570      	push	{r4, r5, r6, lr}
 80157ee:	2500      	movs	r5, #0
 80157f0:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 80157f4:	460e      	mov	r6, r1
 80157f6:	4604      	mov	r4, r0
 80157f8:	f44f 7224 	mov.w	r2, #656	; 0x290
 80157fc:	4629      	mov	r1, r5
 80157fe:	a810      	add	r0, sp, #64	; 0x40
 8015800:	9503      	str	r5, [sp, #12]
 8015802:	9504      	str	r5, [sp, #16]
 8015804:	f005 f82e 	bl	801a864 <memset>
 8015808:	a903      	add	r1, sp, #12
 801580a:	4630      	mov	r0, r6
 801580c:	f002 fce6 	bl	80181dc <uxr_deserialize_GET_INFO_Payload>
 8015810:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8015814:	4620      	mov	r0, r4
 8015816:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 801581a:	f001 f825 	bl	8016868 <uxr_session_header_offset>
 801581e:	462b      	mov	r3, r5
 8015820:	220c      	movs	r2, #12
 8015822:	a905      	add	r1, sp, #20
 8015824:	9000      	str	r0, [sp, #0]
 8015826:	a808      	add	r0, sp, #32
 8015828:	f7f9 fc0c 	bl	800f044 <ucdr_init_buffer_origin_offset>
 801582c:	a910      	add	r1, sp, #64	; 0x40
 801582e:	a808      	add	r0, sp, #32
 8015830:	f002 fd48 	bl	80182c4 <uxr_serialize_INFO_Payload>
 8015834:	9b08      	ldr	r3, [sp, #32]
 8015836:	462a      	mov	r2, r5
 8015838:	4629      	mov	r1, r5
 801583a:	4620      	mov	r0, r4
 801583c:	f000 ffc0 	bl	80167c0 <uxr_stamp_session_header>
 8015840:	a808      	add	r0, sp, #32
 8015842:	f7f9 fc3f 	bl	800f0c4 <ucdr_buffer_length>
 8015846:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8015848:	4602      	mov	r2, r0
 801584a:	a905      	add	r1, sp, #20
 801584c:	e9d3 0400 	ldrd	r0, r4, [r3]
 8015850:	47a0      	blx	r4
 8015852:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 8015856:	bd70      	pop	{r4, r5, r6, pc}

08015858 <write_submessage_acknack.isra.0>:
 8015858:	b570      	push	{r4, r5, r6, lr}
 801585a:	b092      	sub	sp, #72	; 0x48
 801585c:	4605      	mov	r5, r0
 801585e:	460e      	mov	r6, r1
 8015860:	4614      	mov	r4, r2
 8015862:	f001 f801 	bl	8016868 <uxr_session_header_offset>
 8015866:	a905      	add	r1, sp, #20
 8015868:	9000      	str	r0, [sp, #0]
 801586a:	2300      	movs	r3, #0
 801586c:	a80a      	add	r0, sp, #40	; 0x28
 801586e:	2211      	movs	r2, #17
 8015870:	f7f9 fbe8 	bl	800f044 <ucdr_init_buffer_origin_offset>
 8015874:	2218      	movs	r2, #24
 8015876:	2300      	movs	r3, #0
 8015878:	210a      	movs	r1, #10
 801587a:	fb02 5404 	mla	r4, r2, r4, r5
 801587e:	a80a      	add	r0, sp, #40	; 0x28
 8015880:	2205      	movs	r2, #5
 8015882:	3450      	adds	r4, #80	; 0x50
 8015884:	f001 fde4 	bl	8017450 <uxr_buffer_submessage_header>
 8015888:	a903      	add	r1, sp, #12
 801588a:	4620      	mov	r0, r4
 801588c:	f003 ff9e 	bl	80197cc <uxr_compute_acknack>
 8015890:	ba40      	rev16	r0, r0
 8015892:	a903      	add	r1, sp, #12
 8015894:	f88d 6010 	strb.w	r6, [sp, #16]
 8015898:	f8ad 000e 	strh.w	r0, [sp, #14]
 801589c:	a80a      	add	r0, sp, #40	; 0x28
 801589e:	f002 fd83 	bl	80183a8 <uxr_serialize_ACKNACK_Payload>
 80158a2:	2200      	movs	r2, #0
 80158a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80158a6:	4628      	mov	r0, r5
 80158a8:	4611      	mov	r1, r2
 80158aa:	f000 ff89 	bl	80167c0 <uxr_stamp_session_header>
 80158ae:	a80a      	add	r0, sp, #40	; 0x28
 80158b0:	f7f9 fc08 	bl	800f0c4 <ucdr_buffer_length>
 80158b4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80158b6:	4602      	mov	r2, r0
 80158b8:	a905      	add	r1, sp, #20
 80158ba:	e9d3 0400 	ldrd	r0, r4, [r3]
 80158be:	47a0      	blx	r4
 80158c0:	b012      	add	sp, #72	; 0x48
 80158c2:	bd70      	pop	{r4, r5, r6, pc}
 80158c4:	0000      	movs	r0, r0
	...

080158c8 <uxr_init_session>:
 80158c8:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8015900 <uxr_init_session+0x38>
 80158cc:	2300      	movs	r3, #0
 80158ce:	b510      	push	{r4, lr}
 80158d0:	4604      	mov	r4, r0
 80158d2:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 80158d6:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 80158da:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 80158de:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 80158e2:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 80158e6:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 80158ea:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 80158ee:	2181      	movs	r1, #129	; 0x81
 80158f0:	f000 feca 	bl	8016688 <uxr_init_session_info>
 80158f4:	f104 0008 	add.w	r0, r4, #8
 80158f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80158fc:	f001 bcc4 	b.w	8017288 <uxr_init_stream_storage>
	...

08015908 <uxr_set_status_callback>:
 8015908:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 801590c:	4770      	bx	lr
 801590e:	bf00      	nop

08015910 <uxr_set_topic_callback>:
 8015910:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8015914:	4770      	bx	lr
 8015916:	bf00      	nop

08015918 <uxr_set_request_callback>:
 8015918:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 801591c:	4770      	bx	lr
 801591e:	bf00      	nop

08015920 <uxr_set_reply_callback>:
 8015920:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 8015924:	4770      	bx	lr
 8015926:	bf00      	nop

08015928 <uxr_create_output_best_effort_stream>:
 8015928:	b510      	push	{r4, lr}
 801592a:	4604      	mov	r4, r0
 801592c:	b084      	sub	sp, #16
 801592e:	e9cd 2100 	strd	r2, r1, [sp]
 8015932:	f000 ff99 	bl	8016868 <uxr_session_header_offset>
 8015936:	4603      	mov	r3, r0
 8015938:	f104 0008 	add.w	r0, r4, #8
 801593c:	e9dd 2100 	ldrd	r2, r1, [sp]
 8015940:	b004      	add	sp, #16
 8015942:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015946:	f001 bce5 	b.w	8017314 <uxr_add_output_best_effort_buffer>
 801594a:	bf00      	nop

0801594c <uxr_create_output_reliable_stream>:
 801594c:	b530      	push	{r4, r5, lr}
 801594e:	b089      	sub	sp, #36	; 0x24
 8015950:	4604      	mov	r4, r0
 8015952:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8015956:	9303      	str	r3, [sp, #12]
 8015958:	f000 ff86 	bl	8016868 <uxr_session_header_offset>
 801595c:	4605      	mov	r5, r0
 801595e:	9905      	ldr	r1, [sp, #20]
 8015960:	f104 0008 	add.w	r0, r4, #8
 8015964:	9500      	str	r5, [sp, #0]
 8015966:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 801596a:	f001 fce7 	bl	801733c <uxr_add_output_reliable_buffer>
 801596e:	2200      	movs	r2, #0
 8015970:	fa5f fc80 	uxtb.w	ip, r0
 8015974:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8015978:	f3c0 4107 	ubfx	r1, r0, #16, #8
 801597c:	0e03      	lsrs	r3, r0, #24
 801597e:	f36c 0207 	bfi	r2, ip, #0, #8
 8015982:	f364 220f 	bfi	r2, r4, #8, #8
 8015986:	f361 4217 	bfi	r2, r1, #16, #8
 801598a:	f363 621f 	bfi	r2, r3, #24, #8
 801598e:	4610      	mov	r0, r2
 8015990:	b009      	add	sp, #36	; 0x24
 8015992:	bd30      	pop	{r4, r5, pc}

08015994 <uxr_create_input_best_effort_stream>:
 8015994:	b082      	sub	sp, #8
 8015996:	3008      	adds	r0, #8
 8015998:	b002      	add	sp, #8
 801599a:	f001 bce9 	b.w	8017370 <uxr_add_input_best_effort_buffer>
 801599e:	bf00      	nop

080159a0 <uxr_create_input_reliable_stream>:
 80159a0:	b510      	push	{r4, lr}
 80159a2:	4c0c      	ldr	r4, [pc, #48]	; (80159d4 <uxr_create_input_reliable_stream+0x34>)
 80159a4:	b084      	sub	sp, #16
 80159a6:	3008      	adds	r0, #8
 80159a8:	9400      	str	r4, [sp, #0]
 80159aa:	f001 fcf7 	bl	801739c <uxr_add_input_reliable_buffer>
 80159ae:	2200      	movs	r2, #0
 80159b0:	fa5f fe80 	uxtb.w	lr, r0
 80159b4:	f3c0 2c07 	ubfx	ip, r0, #8, #8
 80159b8:	f3c0 4107 	ubfx	r1, r0, #16, #8
 80159bc:	0e03      	lsrs	r3, r0, #24
 80159be:	f36e 0207 	bfi	r2, lr, #0, #8
 80159c2:	f36c 220f 	bfi	r2, ip, #8, #8
 80159c6:	f361 4217 	bfi	r2, r1, #16, #8
 80159ca:	f363 621f 	bfi	r2, r3, #24, #8
 80159ce:	4610      	mov	r0, r2
 80159d0:	b004      	add	sp, #16
 80159d2:	bd10      	pop	{r4, pc}
 80159d4:	080157a9 	.word	0x080157a9

080159d8 <uxr_epoch_nanos>:
 80159d8:	b510      	push	{r4, lr}
 80159da:	4604      	mov	r4, r0
 80159dc:	f001 fd9a 	bl	8017514 <uxr_nanos>
 80159e0:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 80159e4:	1ac0      	subs	r0, r0, r3
 80159e6:	eb61 0102 	sbc.w	r1, r1, r2
 80159ea:	bd10      	pop	{r4, pc}

080159ec <uxr_flash_output_streams>:
 80159ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80159f0:	7e03      	ldrb	r3, [r0, #24]
 80159f2:	b084      	sub	sp, #16
 80159f4:	4604      	mov	r4, r0
 80159f6:	b1fb      	cbz	r3, 8015a38 <uxr_flash_output_streams+0x4c>
 80159f8:	f04f 0900 	mov.w	r9, #0
 80159fc:	f10d 0802 	add.w	r8, sp, #2
 8015a00:	af03      	add	r7, sp, #12
 8015a02:	ae02      	add	r6, sp, #8
 8015a04:	4648      	mov	r0, r9
 8015a06:	2201      	movs	r2, #1
 8015a08:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8015a0c:	4611      	mov	r1, r2
 8015a0e:	3508      	adds	r5, #8
 8015a10:	f001 fbe0 	bl	80171d4 <uxr_stream_id>
 8015a14:	4684      	mov	ip, r0
 8015a16:	4643      	mov	r3, r8
 8015a18:	463a      	mov	r2, r7
 8015a1a:	4631      	mov	r1, r6
 8015a1c:	4628      	mov	r0, r5
 8015a1e:	f8cd c004 	str.w	ip, [sp, #4]
 8015a22:	f003 ff5d 	bl	80198e0 <uxr_prepare_best_effort_buffer_to_send>
 8015a26:	2800      	cmp	r0, #0
 8015a28:	d13d      	bne.n	8015aa6 <uxr_flash_output_streams+0xba>
 8015a2a:	f109 0901 	add.w	r9, r9, #1
 8015a2e:	7e23      	ldrb	r3, [r4, #24]
 8015a30:	fa5f f089 	uxtb.w	r0, r9
 8015a34:	4283      	cmp	r3, r0
 8015a36:	d8e6      	bhi.n	8015a06 <uxr_flash_output_streams+0x1a>
 8015a38:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8015a3c:	b383      	cbz	r3, 8015aa0 <uxr_flash_output_streams+0xb4>
 8015a3e:	f04f 0900 	mov.w	r9, #0
 8015a42:	f10d 0802 	add.w	r8, sp, #2
 8015a46:	af03      	add	r7, sp, #12
 8015a48:	ae02      	add	r6, sp, #8
 8015a4a:	4648      	mov	r0, r9
 8015a4c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8015a50:	2201      	movs	r2, #1
 8015a52:	2102      	movs	r1, #2
 8015a54:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8015a58:	f001 fbbc 	bl	80171d4 <uxr_stream_id>
 8015a5c:	9001      	str	r0, [sp, #4]
 8015a5e:	3520      	adds	r5, #32
 8015a60:	e00c      	b.n	8015a7c <uxr_flash_output_streams+0x90>
 8015a62:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8015a66:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8015a6a:	9b02      	ldr	r3, [sp, #8]
 8015a6c:	f000 fea8 	bl	80167c0 <uxr_stamp_session_header>
 8015a70:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8015a72:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8015a76:	e9d3 0a00 	ldrd	r0, sl, [r3]
 8015a7a:	47d0      	blx	sl
 8015a7c:	4643      	mov	r3, r8
 8015a7e:	463a      	mov	r2, r7
 8015a80:	4631      	mov	r1, r6
 8015a82:	4628      	mov	r0, r5
 8015a84:	f004 f950 	bl	8019d28 <uxr_prepare_next_reliable_buffer_to_send>
 8015a88:	4603      	mov	r3, r0
 8015a8a:	4620      	mov	r0, r4
 8015a8c:	2b00      	cmp	r3, #0
 8015a8e:	d1e8      	bne.n	8015a62 <uxr_flash_output_streams+0x76>
 8015a90:	f109 0901 	add.w	r9, r9, #1
 8015a94:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8015a98:	fa5f f089 	uxtb.w	r0, r9
 8015a9c:	4283      	cmp	r3, r0
 8015a9e:	d8d5      	bhi.n	8015a4c <uxr_flash_output_streams+0x60>
 8015aa0:	b004      	add	sp, #16
 8015aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015aa6:	9b02      	ldr	r3, [sp, #8]
 8015aa8:	4620      	mov	r0, r4
 8015aaa:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8015aae:	f109 0901 	add.w	r9, r9, #1
 8015ab2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8015ab6:	f000 fe83 	bl	80167c0 <uxr_stamp_session_header>
 8015aba:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8015abc:	9a03      	ldr	r2, [sp, #12]
 8015abe:	685d      	ldr	r5, [r3, #4]
 8015ac0:	6818      	ldr	r0, [r3, #0]
 8015ac2:	9902      	ldr	r1, [sp, #8]
 8015ac4:	47a8      	blx	r5
 8015ac6:	7e23      	ldrb	r3, [r4, #24]
 8015ac8:	fa5f f089 	uxtb.w	r0, r9
 8015acc:	4283      	cmp	r3, r0
 8015ace:	d89a      	bhi.n	8015a06 <uxr_flash_output_streams+0x1a>
 8015ad0:	e7b2      	b.n	8015a38 <uxr_flash_output_streams+0x4c>
 8015ad2:	bf00      	nop

08015ad4 <read_submessage_info>:
 8015ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ad8:	460d      	mov	r5, r1
 8015ada:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8015ade:	4606      	mov	r6, r0
 8015ae0:	4669      	mov	r1, sp
 8015ae2:	4628      	mov	r0, r5
 8015ae4:	f002 fa8c 	bl	8018000 <uxr_deserialize_BaseObjectReply>
 8015ae8:	4604      	mov	r4, r0
 8015aea:	a902      	add	r1, sp, #8
 8015aec:	4628      	mov	r0, r5
 8015aee:	f89d 7005 	ldrb.w	r7, [sp, #5]
 8015af2:	f7f7 ff09 	bl	800d908 <ucdr_deserialize_bool>
 8015af6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8015afa:	4004      	ands	r4, r0
 8015afc:	b2e4      	uxtb	r4, r4
 8015afe:	b95b      	cbnz	r3, 8015b18 <read_submessage_info+0x44>
 8015b00:	a987      	add	r1, sp, #540	; 0x21c
 8015b02:	4628      	mov	r0, r5
 8015b04:	f7f7 ff00 	bl	800d908 <ucdr_deserialize_bool>
 8015b08:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 8015b0c:	4680      	mov	r8, r0
 8015b0e:	b94b      	cbnz	r3, 8015b24 <read_submessage_info+0x50>
 8015b10:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8015b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b18:	a903      	add	r1, sp, #12
 8015b1a:	4628      	mov	r0, r5
 8015b1c:	f002 f91c 	bl	8017d58 <uxr_deserialize_ObjectVariant>
 8015b20:	4004      	ands	r4, r0
 8015b22:	e7ed      	b.n	8015b00 <read_submessage_info+0x2c>
 8015b24:	a988      	add	r1, sp, #544	; 0x220
 8015b26:	4628      	mov	r0, r5
 8015b28:	f7f7 ff1c 	bl	800d964 <ucdr_deserialize_uint8_t>
 8015b2c:	ea14 0f08 	tst.w	r4, r8
 8015b30:	d0ee      	beq.n	8015b10 <read_submessage_info+0x3c>
 8015b32:	2800      	cmp	r0, #0
 8015b34:	d0ec      	beq.n	8015b10 <read_submessage_info+0x3c>
 8015b36:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 8015b3a:	2b0d      	cmp	r3, #13
 8015b3c:	d1e8      	bne.n	8015b10 <read_submessage_info+0x3c>
 8015b3e:	a98a      	add	r1, sp, #552	; 0x228
 8015b40:	4628      	mov	r0, r5
 8015b42:	f7f8 fcb5 	bl	800e4b0 <ucdr_deserialize_int16_t>
 8015b46:	b138      	cbz	r0, 8015b58 <read_submessage_info+0x84>
 8015b48:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	dd06      	ble.n	8015b5e <read_submessage_info+0x8a>
 8015b50:	2f00      	cmp	r7, #0
 8015b52:	bf14      	ite	ne
 8015b54:	2001      	movne	r0, #1
 8015b56:	2002      	moveq	r0, #2
 8015b58:	f886 00b5 	strb.w	r0, [r6, #181]	; 0xb5
 8015b5c:	e7d8      	b.n	8015b10 <read_submessage_info+0x3c>
 8015b5e:	2000      	movs	r0, #0
 8015b60:	e7fa      	b.n	8015b58 <read_submessage_info+0x84>
 8015b62:	bf00      	nop

08015b64 <read_submessage_list>:
 8015b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b68:	4604      	mov	r4, r0
 8015b6a:	b097      	sub	sp, #92	; 0x5c
 8015b6c:	460d      	mov	r5, r1
 8015b6e:	4ec1      	ldr	r6, [pc, #772]	; (8015e74 <read_submessage_list+0x310>)
 8015b70:	9209      	str	r2, [sp, #36]	; 0x24
 8015b72:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 8015b76:	aa0c      	add	r2, sp, #48	; 0x30
 8015b78:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8015b7c:	4628      	mov	r0, r5
 8015b7e:	f001 fc81 	bl	8017484 <uxr_read_submessage_header>
 8015b82:	2800      	cmp	r0, #0
 8015b84:	f000 8142 	beq.w	8015e0c <read_submessage_list+0x2a8>
 8015b88:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 8015b8c:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 8015b90:	3b02      	subs	r3, #2
 8015b92:	2b0d      	cmp	r3, #13
 8015b94:	d8ed      	bhi.n	8015b72 <read_submessage_list+0xe>
 8015b96:	a101      	add	r1, pc, #4	; (adr r1, 8015b9c <read_submessage_list+0x38>)
 8015b98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015b9c:	08015e03 	.word	0x08015e03
 8015ba0:	08015b73 	.word	0x08015b73
 8015ba4:	08015df3 	.word	0x08015df3
 8015ba8:	08015d91 	.word	0x08015d91
 8015bac:	08015d87 	.word	0x08015d87
 8015bb0:	08015b73 	.word	0x08015b73
 8015bb4:	08015b73 	.word	0x08015b73
 8015bb8:	08015cdd 	.word	0x08015cdd
 8015bbc:	08015c6f 	.word	0x08015c6f
 8015bc0:	08015c2f 	.word	0x08015c2f
 8015bc4:	08015b73 	.word	0x08015b73
 8015bc8:	08015b73 	.word	0x08015b73
 8015bcc:	08015b73 	.word	0x08015b73
 8015bd0:	08015bd5 	.word	0x08015bd5
 8015bd4:	a910      	add	r1, sp, #64	; 0x40
 8015bd6:	4628      	mov	r0, r5
 8015bd8:	f002 fc3a 	bl	8018450 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8015bdc:	f8d4 8090 	ldr.w	r8, [r4, #144]	; 0x90
 8015be0:	f1b8 0f00 	cmp.w	r8, #0
 8015be4:	f000 811a 	beq.w	8015e1c <read_submessage_list+0x2b8>
 8015be8:	f001 fc94 	bl	8017514 <uxr_nanos>
 8015bec:	4602      	mov	r2, r0
 8015bee:	460b      	mov	r3, r1
 8015bf0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8015bf4:	2100      	movs	r1, #0
 8015bf6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8015bf8:	9006      	str	r0, [sp, #24]
 8015bfa:	468c      	mov	ip, r1
 8015bfc:	9815      	ldr	r0, [sp, #84]	; 0x54
 8015bfe:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8015c02:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8015c04:	e9cd 0c04 	strd	r0, ip, [sp, #16]
 8015c08:	468c      	mov	ip, r1
 8015c0a:	9811      	ldr	r0, [sp, #68]	; 0x44
 8015c0c:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8015c10:	e9cd 0c02 	strd	r0, ip, [sp, #8]
 8015c14:	e9dd 7012 	ldrd	r7, r0, [sp, #72]	; 0x48
 8015c18:	fbc7 0106 	smlal	r0, r1, r7, r6
 8015c1c:	e9cd 0100 	strd	r0, r1, [sp]
 8015c20:	4620      	mov	r0, r4
 8015c22:	47c0      	blx	r8
 8015c24:	f04f 0301 	mov.w	r3, #1
 8015c28:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8015c2c:	e7a1      	b.n	8015b72 <read_submessage_list+0xe>
 8015c2e:	a910      	add	r1, sp, #64	; 0x40
 8015c30:	4628      	mov	r0, r5
 8015c32:	f002 fbf9 	bl	8018428 <uxr_deserialize_HEARTBEAT_Payload>
 8015c36:	2100      	movs	r1, #0
 8015c38:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8015c3c:	f001 faf8 	bl	8017230 <uxr_stream_id_from_raw>
 8015c40:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8015c44:	900f      	str	r0, [sp, #60]	; 0x3c
 8015c46:	f104 0008 	add.w	r0, r4, #8
 8015c4a:	4641      	mov	r1, r8
 8015c4c:	f001 fbde 	bl	801740c <uxr_get_input_reliable_stream>
 8015c50:	2800      	cmp	r0, #0
 8015c52:	d08e      	beq.n	8015b72 <read_submessage_list+0xe>
 8015c54:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 8015c58:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 8015c5c:	f003 fdaa 	bl	80197b4 <uxr_process_heartbeat>
 8015c60:	4642      	mov	r2, r8
 8015c62:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 8015c66:	4620      	mov	r0, r4
 8015c68:	f7ff fdf6 	bl	8015858 <write_submessage_acknack.isra.0>
 8015c6c:	e781      	b.n	8015b72 <read_submessage_list+0xe>
 8015c6e:	a910      	add	r1, sp, #64	; 0x40
 8015c70:	4628      	mov	r0, r5
 8015c72:	f002 fbb1 	bl	80183d8 <uxr_deserialize_ACKNACK_Payload>
 8015c76:	2100      	movs	r1, #0
 8015c78:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8015c7c:	f001 fad8 	bl	8017230 <uxr_stream_id_from_raw>
 8015c80:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8015c84:	900d      	str	r0, [sp, #52]	; 0x34
 8015c86:	f104 0008 	add.w	r0, r4, #8
 8015c8a:	f001 fba9 	bl	80173e0 <uxr_get_output_reliable_stream>
 8015c8e:	4680      	mov	r8, r0
 8015c90:	2800      	cmp	r0, #0
 8015c92:	f43f af6e 	beq.w	8015b72 <read_submessage_list+0xe>
 8015c96:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 8015c9a:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8015c9e:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 8015ca2:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 8015ca6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8015caa:	b289      	uxth	r1, r1
 8015cac:	f004 f8e4 	bl	8019e78 <uxr_process_acknack>
 8015cb0:	4640      	mov	r0, r8
 8015cb2:	f004 f8a5 	bl	8019e00 <uxr_begin_output_nack_buffer_it>
 8015cb6:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 8015cba:	e005      	b.n	8015cc8 <read_submessage_list+0x164>
 8015cbc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8015cbe:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8015cc2:	e9d3 0900 	ldrd	r0, r9, [r3]
 8015cc6:	47c8      	blx	r9
 8015cc8:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 8015ccc:	aa0f      	add	r2, sp, #60	; 0x3c
 8015cce:	4651      	mov	r1, sl
 8015cd0:	4640      	mov	r0, r8
 8015cd2:	f004 f897 	bl	8019e04 <uxr_next_reliable_nack_buffer_to_send>
 8015cd6:	2800      	cmp	r0, #0
 8015cd8:	d1f0      	bne.n	8015cbc <read_submessage_list+0x158>
 8015cda:	e74a      	b.n	8015b72 <read_submessage_list+0xe>
 8015cdc:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8015ce0:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8015ce4:	f8bd 8030 	ldrh.w	r8, [sp, #48]	; 0x30
 8015ce8:	4628      	mov	r0, r5
 8015cea:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8015cee:	4651      	mov	r1, sl
 8015cf0:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8015cf4:	f1a8 0804 	sub.w	r8, r8, #4
 8015cf8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8015cfc:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 8015d00:	fa1f f888 	uxth.w	r8, r8
 8015d04:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8015d08:	f009 090e 	and.w	r9, r9, #14
 8015d0c:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8015d10:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8015d14:	f002 f8c2 	bl	8017e9c <uxr_deserialize_BaseObjectRequest>
 8015d18:	4650      	mov	r0, sl
 8015d1a:	a90f      	add	r1, sp, #60	; 0x3c
 8015d1c:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8015d20:	f000 fdca 	bl	80168b8 <uxr_parse_base_object_request>
 8015d24:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8015d26:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 8015d2a:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 8015d2e:	9110      	str	r1, [sp, #64]	; 0x40
 8015d30:	f1bb 0f00 	cmp.w	fp, #0
 8015d34:	d006      	beq.n	8015d44 <read_submessage_list+0x1e0>
 8015d36:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8015d3a:	4652      	mov	r2, sl
 8015d3c:	4620      	mov	r0, r4
 8015d3e:	9300      	str	r3, [sp, #0]
 8015d40:	2300      	movs	r3, #0
 8015d42:	47d8      	blx	fp
 8015d44:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8015d46:	b182      	cbz	r2, 8015d6a <read_submessage_list+0x206>
 8015d48:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8015d4a:	f04f 0c00 	mov.w	ip, #0
 8015d4e:	3902      	subs	r1, #2
 8015d50:	e003      	b.n	8015d5a <read_submessage_list+0x1f6>
 8015d52:	f10c 0c01 	add.w	ip, ip, #1
 8015d56:	4594      	cmp	ip, r2
 8015d58:	d007      	beq.n	8015d6a <read_submessage_list+0x206>
 8015d5a:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8015d5e:	4553      	cmp	r3, sl
 8015d60:	d1f7      	bne.n	8015d52 <read_submessage_list+0x1ee>
 8015d62:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8015d64:	2200      	movs	r2, #0
 8015d66:	f803 200c 	strb.w	r2, [r3, ip]
 8015d6a:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 8015d6e:	464b      	mov	r3, r9
 8015d70:	4642      	mov	r2, r8
 8015d72:	4620      	mov	r0, r4
 8015d74:	9102      	str	r1, [sp, #8]
 8015d76:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8015d78:	9101      	str	r1, [sp, #4]
 8015d7a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8015d7c:	9100      	str	r1, [sp, #0]
 8015d7e:	4629      	mov	r1, r5
 8015d80:	f7ff fc48 	bl	8015614 <read_submessage_format>
 8015d84:	e6f5      	b.n	8015b72 <read_submessage_list+0xe>
 8015d86:	4629      	mov	r1, r5
 8015d88:	4620      	mov	r0, r4
 8015d8a:	f7ff fea3 	bl	8015ad4 <read_submessage_info>
 8015d8e:	e6f0      	b.n	8015b72 <read_submessage_list+0xe>
 8015d90:	2a00      	cmp	r2, #0
 8015d92:	d03e      	beq.n	8015e12 <read_submessage_list+0x2ae>
 8015d94:	a910      	add	r1, sp, #64	; 0x40
 8015d96:	4628      	mov	r0, r5
 8015d98:	f002 fa76 	bl	8018288 <uxr_deserialize_STATUS_Payload>
 8015d9c:	a90e      	add	r1, sp, #56	; 0x38
 8015d9e:	aa0d      	add	r2, sp, #52	; 0x34
 8015da0:	a810      	add	r0, sp, #64	; 0x40
 8015da2:	f000 fd89 	bl	80168b8 <uxr_parse_base_object_request>
 8015da6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8015da8:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 8015dac:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 8015db0:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 8015db4:	910f      	str	r1, [sp, #60]	; 0x3c
 8015db6:	f1ba 0f00 	cmp.w	sl, #0
 8015dba:	d006      	beq.n	8015dca <read_submessage_list+0x266>
 8015dbc:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8015dc0:	4642      	mov	r2, r8
 8015dc2:	4620      	mov	r0, r4
 8015dc4:	9300      	str	r3, [sp, #0]
 8015dc6:	464b      	mov	r3, r9
 8015dc8:	47d0      	blx	sl
 8015dca:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8015dcc:	2a00      	cmp	r2, #0
 8015dce:	f43f aed0 	beq.w	8015b72 <read_submessage_list+0xe>
 8015dd2:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8015dd4:	2100      	movs	r1, #0
 8015dd6:	3802      	subs	r0, #2
 8015dd8:	e003      	b.n	8015de2 <read_submessage_list+0x27e>
 8015dda:	3101      	adds	r1, #1
 8015ddc:	4291      	cmp	r1, r2
 8015dde:	f43f aec8 	beq.w	8015b72 <read_submessage_list+0xe>
 8015de2:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8015de6:	4543      	cmp	r3, r8
 8015de8:	d1f7      	bne.n	8015dda <read_submessage_list+0x276>
 8015dea:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8015dec:	f803 9001 	strb.w	r9, [r3, r1]
 8015df0:	e6bf      	b.n	8015b72 <read_submessage_list+0xe>
 8015df2:	2a00      	cmp	r2, #0
 8015df4:	f47f aebd 	bne.w	8015b72 <read_submessage_list+0xe>
 8015df8:	4629      	mov	r1, r5
 8015dfa:	4620      	mov	r0, r4
 8015dfc:	f000 fca0 	bl	8016740 <uxr_read_create_session_status>
 8015e00:	e6b7      	b.n	8015b72 <read_submessage_list+0xe>
 8015e02:	4629      	mov	r1, r5
 8015e04:	4620      	mov	r0, r4
 8015e06:	f7ff fcf1 	bl	80157ec <read_submessage_get_info>
 8015e0a:	e6b2      	b.n	8015b72 <read_submessage_list+0xe>
 8015e0c:	b017      	add	sp, #92	; 0x5c
 8015e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e12:	4629      	mov	r1, r5
 8015e14:	4620      	mov	r0, r4
 8015e16:	f000 fca1 	bl	801675c <uxr_read_delete_session_status>
 8015e1a:	e6aa      	b.n	8015b72 <read_submessage_list+0xe>
 8015e1c:	f001 fb7a 	bl	8017514 <uxr_nanos>
 8015e20:	4642      	mov	r2, r8
 8015e22:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8015e24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e26:	fbc7 3206 	smlal	r3, r2, r7, r6
 8015e2a:	1818      	adds	r0, r3, r0
 8015e2c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8015e2e:	eb42 0101 	adc.w	r1, r2, r1
 8015e32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015e34:	4642      	mov	r2, r8
 8015e36:	fbc7 3206 	smlal	r3, r2, r7, r6
 8015e3a:	469c      	mov	ip, r3
 8015e3c:	e9dd 3710 	ldrd	r3, r7, [sp, #64]	; 0x40
 8015e40:	fbc3 7806 	smlal	r7, r8, r3, r6
 8015e44:	4643      	mov	r3, r8
 8015e46:	eb1c 0c07 	adds.w	ip, ip, r7
 8015e4a:	eb42 0203 	adc.w	r2, r2, r3
 8015e4e:	ebb0 030c 	subs.w	r3, r0, ip
 8015e52:	eb61 0202 	sbc.w	r2, r1, r2
 8015e56:	2a00      	cmp	r2, #0
 8015e58:	db08      	blt.n	8015e6c <read_submessage_list+0x308>
 8015e5a:	085b      	lsrs	r3, r3, #1
 8015e5c:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8015e60:	1052      	asrs	r2, r2, #1
 8015e62:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
 8015e66:	f8c4 209c 	str.w	r2, [r4, #156]	; 0x9c
 8015e6a:	e6db      	b.n	8015c24 <read_submessage_list+0xc0>
 8015e6c:	3301      	adds	r3, #1
 8015e6e:	f142 0200 	adc.w	r2, r2, #0
 8015e72:	e7f2      	b.n	8015e5a <read_submessage_list+0x2f6>
 8015e74:	3b9aca00 	.word	0x3b9aca00

08015e78 <listen_message_reliably>:
 8015e78:	1e0b      	subs	r3, r1, #0
 8015e7a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e7e:	bfb8      	it	lt
 8015e80:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8015e84:	b09d      	sub	sp, #116	; 0x74
 8015e86:	4680      	mov	r8, r0
 8015e88:	9305      	str	r3, [sp, #20]
 8015e8a:	f001 fb27 	bl	80174dc <uxr_millis>
 8015e8e:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 8015e92:	4681      	mov	r9, r0
 8015e94:	2a00      	cmp	r2, #0
 8015e96:	f000 809a 	beq.w	8015fce <listen_message_reliably+0x156>
 8015e9a:	2600      	movs	r6, #0
 8015e9c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8015ea0:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8015ea4:	460f      	mov	r7, r1
 8015ea6:	4630      	mov	r0, r6
 8015ea8:	9303      	str	r3, [sp, #12]
 8015eaa:	e00e      	b.n	8015eca <listen_message_reliably+0x52>
 8015eac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015eae:	3601      	adds	r6, #1
 8015eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015eb2:	455a      	cmp	r2, fp
 8015eb4:	9903      	ldr	r1, [sp, #12]
 8015eb6:	b2f0      	uxtb	r0, r6
 8015eb8:	eb73 0101 	sbcs.w	r1, r3, r1
 8015ebc:	da01      	bge.n	8015ec2 <listen_message_reliably+0x4a>
 8015ebe:	4693      	mov	fp, r2
 8015ec0:	9303      	str	r3, [sp, #12]
 8015ec2:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8015ec6:	4283      	cmp	r3, r0
 8015ec8:	d95f      	bls.n	8015f8a <listen_message_reliably+0x112>
 8015eca:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8015ece:	2102      	movs	r1, #2
 8015ed0:	2201      	movs	r2, #1
 8015ed2:	00e4      	lsls	r4, r4, #3
 8015ed4:	f001 f97e 	bl	80171d4 <uxr_stream_id>
 8015ed8:	4601      	mov	r1, r0
 8015eda:	f104 0520 	add.w	r5, r4, #32
 8015ede:	463b      	mov	r3, r7
 8015ee0:	464a      	mov	r2, r9
 8015ee2:	9109      	str	r1, [sp, #36]	; 0x24
 8015ee4:	4445      	add	r5, r8
 8015ee6:	4628      	mov	r0, r5
 8015ee8:	f003 ff5e 	bl	8019da8 <uxr_update_output_stream_heartbeat_timestamp>
 8015eec:	eb08 0304 	add.w	r3, r8, r4
 8015ef0:	2800      	cmp	r0, #0
 8015ef2:	d0db      	beq.n	8015eac <listen_message_reliably+0x34>
 8015ef4:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 8015ef8:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8015efc:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8015f00:	4640      	mov	r0, r8
 8015f02:	3501      	adds	r5, #1
 8015f04:	4444      	add	r4, r8
 8015f06:	9304      	str	r3, [sp, #16]
 8015f08:	f000 fcae 	bl	8016868 <uxr_session_header_offset>
 8015f0c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8015f10:	2300      	movs	r3, #0
 8015f12:	2211      	movs	r2, #17
 8015f14:	a90c      	add	r1, sp, #48	; 0x30
 8015f16:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8015f1a:	9000      	str	r0, [sp, #0]
 8015f1c:	4650      	mov	r0, sl
 8015f1e:	3601      	adds	r6, #1
 8015f20:	f7f9 f890 	bl	800f044 <ucdr_init_buffer_origin_offset>
 8015f24:	2300      	movs	r3, #0
 8015f26:	2205      	movs	r2, #5
 8015f28:	210b      	movs	r1, #11
 8015f2a:	4650      	mov	r0, sl
 8015f2c:	f001 fa90 	bl	8017450 <uxr_buffer_submessage_header>
 8015f30:	2101      	movs	r1, #1
 8015f32:	8968      	ldrh	r0, [r5, #10]
 8015f34:	f003 fffc 	bl	8019f30 <uxr_seq_num_add>
 8015f38:	892b      	ldrh	r3, [r5, #8]
 8015f3a:	4602      	mov	r2, r0
 8015f3c:	a90a      	add	r1, sp, #40	; 0x28
 8015f3e:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8015f42:	4650      	mov	r0, sl
 8015f44:	9b04      	ldr	r3, [sp, #16]
 8015f46:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8015f4a:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8015f4e:	f002 fa57 	bl	8018400 <uxr_serialize_HEARTBEAT_Payload>
 8015f52:	2200      	movs	r2, #0
 8015f54:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015f56:	4640      	mov	r0, r8
 8015f58:	4611      	mov	r1, r2
 8015f5a:	f000 fc31 	bl	80167c0 <uxr_stamp_session_header>
 8015f5e:	4650      	mov	r0, sl
 8015f60:	f7f9 f8b0 	bl	800f0c4 <ucdr_buffer_length>
 8015f64:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8015f68:	4602      	mov	r2, r0
 8015f6a:	a90c      	add	r1, sp, #48	; 0x30
 8015f6c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8015f70:	47a8      	blx	r5
 8015f72:	9903      	ldr	r1, [sp, #12]
 8015f74:	b2f0      	uxtb	r0, r6
 8015f76:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8015f7a:	455a      	cmp	r2, fp
 8015f7c:	eb73 0101 	sbcs.w	r1, r3, r1
 8015f80:	db9d      	blt.n	8015ebe <listen_message_reliably+0x46>
 8015f82:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8015f86:	4283      	cmp	r3, r0
 8015f88:	d89f      	bhi.n	8015eca <listen_message_reliably+0x52>
 8015f8a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8015f8e:	9a03      	ldr	r2, [sp, #12]
 8015f90:	429a      	cmp	r2, r3
 8015f92:	bf08      	it	eq
 8015f94:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 8015f98:	d019      	beq.n	8015fce <listen_message_reliably+0x156>
 8015f9a:	ebab 0309 	sub.w	r3, fp, r9
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	9d05      	ldr	r5, [sp, #20]
 8015fa2:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
 8015fa6:	aa08      	add	r2, sp, #32
 8015fa8:	bf08      	it	eq
 8015faa:	2301      	moveq	r3, #1
 8015fac:	a907      	add	r1, sp, #28
 8015fae:	6884      	ldr	r4, [r0, #8]
 8015fb0:	429d      	cmp	r5, r3
 8015fb2:	6800      	ldr	r0, [r0, #0]
 8015fb4:	bfa8      	it	ge
 8015fb6:	461d      	movge	r5, r3
 8015fb8:	462b      	mov	r3, r5
 8015fba:	47a0      	blx	r4
 8015fbc:	b948      	cbnz	r0, 8015fd2 <listen_message_reliably+0x15a>
 8015fbe:	9b05      	ldr	r3, [sp, #20]
 8015fc0:	1b5b      	subs	r3, r3, r5
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	9305      	str	r3, [sp, #20]
 8015fc6:	f73f af60 	bgt.w	8015e8a <listen_message_reliably+0x12>
 8015fca:	4604      	mov	r4, r0
 8015fcc:	e012      	b.n	8015ff4 <listen_message_reliably+0x17c>
 8015fce:	9b05      	ldr	r3, [sp, #20]
 8015fd0:	e7e5      	b.n	8015f9e <listen_message_reliably+0x126>
 8015fd2:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8015fd6:	4604      	mov	r4, r0
 8015fd8:	2500      	movs	r5, #0
 8015fda:	a80c      	add	r0, sp, #48	; 0x30
 8015fdc:	f7f9 f844 	bl	800f068 <ucdr_init_buffer>
 8015fe0:	f10d 031a 	add.w	r3, sp, #26
 8015fe4:	aa06      	add	r2, sp, #24
 8015fe6:	a90c      	add	r1, sp, #48	; 0x30
 8015fe8:	4640      	mov	r0, r8
 8015fea:	f88d 5018 	strb.w	r5, [sp, #24]
 8015fee:	f000 fbfb 	bl	80167e8 <uxr_read_session_header>
 8015ff2:	b918      	cbnz	r0, 8015ffc <listen_message_reliably+0x184>
 8015ff4:	4620      	mov	r0, r4
 8015ff6:	b01d      	add	sp, #116	; 0x74
 8015ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ffc:	4629      	mov	r1, r5
 8015ffe:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8016002:	f001 f915 	bl	8017230 <uxr_stream_id_from_raw>
 8016006:	f3c0 4607 	ubfx	r6, r0, #16, #8
 801600a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801600e:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8016012:	2e01      	cmp	r6, #1
 8016014:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8016018:	d04b      	beq.n	80160b2 <listen_message_reliably+0x23a>
 801601a:	2e02      	cmp	r6, #2
 801601c:	d00f      	beq.n	801603e <listen_message_reliably+0x1c6>
 801601e:	2e00      	cmp	r6, #0
 8016020:	d1e8      	bne.n	8015ff4 <listen_message_reliably+0x17c>
 8016022:	4631      	mov	r1, r6
 8016024:	4630      	mov	r0, r6
 8016026:	f001 f903 	bl	8017230 <uxr_stream_id_from_raw>
 801602a:	4602      	mov	r2, r0
 801602c:	a90c      	add	r1, sp, #48	; 0x30
 801602e:	4640      	mov	r0, r8
 8016030:	920a      	str	r2, [sp, #40]	; 0x28
 8016032:	f7ff fd97 	bl	8015b64 <read_submessage_list>
 8016036:	4620      	mov	r0, r4
 8016038:	b01d      	add	sp, #116	; 0x74
 801603a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801603e:	4629      	mov	r1, r5
 8016040:	f108 0008 	add.w	r0, r8, #8
 8016044:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8016048:	f001 f9e0 	bl	801740c <uxr_get_input_reliable_stream>
 801604c:	4607      	mov	r7, r0
 801604e:	b338      	cbz	r0, 80160a0 <listen_message_reliably+0x228>
 8016050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016052:	a80c      	add	r0, sp, #48	; 0x30
 8016054:	9203      	str	r2, [sp, #12]
 8016056:	f7f9 f839 	bl	800f0cc <ucdr_buffer_remaining>
 801605a:	4603      	mov	r3, r0
 801605c:	f10d 0019 	add.w	r0, sp, #25
 8016060:	9a03      	ldr	r2, [sp, #12]
 8016062:	4651      	mov	r1, sl
 8016064:	9000      	str	r0, [sp, #0]
 8016066:	4638      	mov	r0, r7
 8016068:	f003 faa8 	bl	80195bc <uxr_receive_reliable_message>
 801606c:	b1c0      	cbz	r0, 80160a0 <listen_message_reliably+0x228>
 801606e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8016072:	b393      	cbz	r3, 80160da <listen_message_reliably+0x262>
 8016074:	ae14      	add	r6, sp, #80	; 0x50
 8016076:	f04f 0a02 	mov.w	sl, #2
 801607a:	e00a      	b.n	8016092 <listen_message_reliably+0x21a>
 801607c:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 8016080:	4631      	mov	r1, r6
 8016082:	f88d 5029 	strb.w	r5, [sp, #41]	; 0x29
 8016086:	4640      	mov	r0, r8
 8016088:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 801608c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801608e:	f7ff fd69 	bl	8015b64 <read_submessage_list>
 8016092:	2204      	movs	r2, #4
 8016094:	4631      	mov	r1, r6
 8016096:	4638      	mov	r0, r7
 8016098:	f003 fb12 	bl	80196c0 <uxr_next_input_reliable_buffer_available>
 801609c:	2800      	cmp	r0, #0
 801609e:	d1ed      	bne.n	801607c <listen_message_reliably+0x204>
 80160a0:	4640      	mov	r0, r8
 80160a2:	462a      	mov	r2, r5
 80160a4:	4649      	mov	r1, r9
 80160a6:	f7ff fbd7 	bl	8015858 <write_submessage_acknack.isra.0>
 80160aa:	4620      	mov	r0, r4
 80160ac:	b01d      	add	sp, #116	; 0x74
 80160ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160b2:	4629      	mov	r1, r5
 80160b4:	f108 0008 	add.w	r0, r8, #8
 80160b8:	f001 f99e 	bl	80173f8 <uxr_get_input_best_effort_stream>
 80160bc:	2800      	cmp	r0, #0
 80160be:	d099      	beq.n	8015ff4 <listen_message_reliably+0x17c>
 80160c0:	4651      	mov	r1, sl
 80160c2:	f003 f9f1 	bl	80194a8 <uxr_receive_best_effort_message>
 80160c6:	2800      	cmp	r0, #0
 80160c8:	d094      	beq.n	8015ff4 <listen_message_reliably+0x17c>
 80160ca:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 80160ce:	a90c      	add	r1, sp, #48	; 0x30
 80160d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80160d2:	4640      	mov	r0, r8
 80160d4:	f7ff fd46 	bl	8015b64 <read_submessage_list>
 80160d8:	e78c      	b.n	8015ff4 <listen_message_reliably+0x17c>
 80160da:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 80160de:	a90c      	add	r1, sp, #48	; 0x30
 80160e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80160e2:	4640      	mov	r0, r8
 80160e4:	f7ff fd3e 	bl	8015b64 <read_submessage_list>
 80160e8:	e7c4      	b.n	8016074 <listen_message_reliably+0x1fc>
 80160ea:	bf00      	nop

080160ec <uxr_run_session_timeout>:
 80160ec:	b570      	push	{r4, r5, r6, lr}
 80160ee:	4604      	mov	r4, r0
 80160f0:	460d      	mov	r5, r1
 80160f2:	f001 f9f3 	bl	80174dc <uxr_millis>
 80160f6:	4606      	mov	r6, r0
 80160f8:	4620      	mov	r0, r4
 80160fa:	f7ff fc77 	bl	80159ec <uxr_flash_output_streams>
 80160fe:	4629      	mov	r1, r5
 8016100:	4620      	mov	r0, r4
 8016102:	f7ff feb9 	bl	8015e78 <listen_message_reliably>
 8016106:	f001 f9e9 	bl	80174dc <uxr_millis>
 801610a:	1b83      	subs	r3, r0, r6
 801610c:	1ae9      	subs	r1, r5, r3
 801610e:	2900      	cmp	r1, #0
 8016110:	dcf6      	bgt.n	8016100 <uxr_run_session_timeout+0x14>
 8016112:	f104 0008 	add.w	r0, r4, #8
 8016116:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801611a:	f001 b983 	b.w	8017424 <uxr_output_streams_confirmed>
 801611e:	bf00      	nop

08016120 <uxr_run_session_until_data>:
 8016120:	b570      	push	{r4, r5, r6, lr}
 8016122:	4604      	mov	r4, r0
 8016124:	460d      	mov	r5, r1
 8016126:	f001 f9d9 	bl	80174dc <uxr_millis>
 801612a:	4606      	mov	r6, r0
 801612c:	4620      	mov	r0, r4
 801612e:	f7ff fc5d 	bl	80159ec <uxr_flash_output_streams>
 8016132:	2300      	movs	r3, #0
 8016134:	4629      	mov	r1, r5
 8016136:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 801613a:	e005      	b.n	8016148 <uxr_run_session_until_data+0x28>
 801613c:	f001 f9ce 	bl	80174dc <uxr_millis>
 8016140:	1b83      	subs	r3, r0, r6
 8016142:	1ae9      	subs	r1, r5, r3
 8016144:	2900      	cmp	r1, #0
 8016146:	dd07      	ble.n	8016158 <uxr_run_session_until_data+0x38>
 8016148:	4620      	mov	r0, r4
 801614a:	f7ff fe95 	bl	8015e78 <listen_message_reliably>
 801614e:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8016152:	2800      	cmp	r0, #0
 8016154:	d0f2      	beq.n	801613c <uxr_run_session_until_data+0x1c>
 8016156:	bd70      	pop	{r4, r5, r6, pc}
 8016158:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 801615c:	bd70      	pop	{r4, r5, r6, pc}
 801615e:	bf00      	nop

08016160 <uxr_run_session_until_confirm_delivery>:
 8016160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016164:	4606      	mov	r6, r0
 8016166:	460d      	mov	r5, r1
 8016168:	f001 f9b8 	bl	80174dc <uxr_millis>
 801616c:	4607      	mov	r7, r0
 801616e:	4630      	mov	r0, r6
 8016170:	f106 0808 	add.w	r8, r6, #8
 8016174:	f7ff fc3a 	bl	80159ec <uxr_flash_output_streams>
 8016178:	2d00      	cmp	r5, #0
 801617a:	db10      	blt.n	801619e <uxr_run_session_until_confirm_delivery+0x3e>
 801617c:	462c      	mov	r4, r5
 801617e:	e006      	b.n	801618e <uxr_run_session_until_confirm_delivery+0x2e>
 8016180:	f7ff fe7a 	bl	8015e78 <listen_message_reliably>
 8016184:	f001 f9aa 	bl	80174dc <uxr_millis>
 8016188:	1bc3      	subs	r3, r0, r7
 801618a:	1aec      	subs	r4, r5, r3
 801618c:	d407      	bmi.n	801619e <uxr_run_session_until_confirm_delivery+0x3e>
 801618e:	4640      	mov	r0, r8
 8016190:	f001 f948 	bl	8017424 <uxr_output_streams_confirmed>
 8016194:	4603      	mov	r3, r0
 8016196:	4621      	mov	r1, r4
 8016198:	4630      	mov	r0, r6
 801619a:	2b00      	cmp	r3, #0
 801619c:	d0f0      	beq.n	8016180 <uxr_run_session_until_confirm_delivery+0x20>
 801619e:	4640      	mov	r0, r8
 80161a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80161a4:	f001 b93e 	b.w	8017424 <uxr_output_streams_confirmed>

080161a8 <uxr_run_session_until_all_status>:
 80161a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161ac:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80161b0:	4606      	mov	r6, r0
 80161b2:	4688      	mov	r8, r1
 80161b4:	4692      	mov	sl, r2
 80161b6:	461f      	mov	r7, r3
 80161b8:	f7ff fc18 	bl	80159ec <uxr_flash_output_streams>
 80161bc:	f1bb 0f00 	cmp.w	fp, #0
 80161c0:	d004      	beq.n	80161cc <uxr_run_session_until_all_status+0x24>
 80161c2:	465a      	mov	r2, fp
 80161c4:	21ff      	movs	r1, #255	; 0xff
 80161c6:	4638      	mov	r0, r7
 80161c8:	f004 fb4c 	bl	801a864 <memset>
 80161cc:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 80161d0:	1e7d      	subs	r5, r7, #1
 80161d2:	e9c6 a71d 	strd	sl, r7, [r6, #116]	; 0x74
 80161d6:	f001 f981 	bl	80174dc <uxr_millis>
 80161da:	4641      	mov	r1, r8
 80161dc:	4681      	mov	r9, r0
 80161de:	4630      	mov	r0, r6
 80161e0:	f7ff fe4a 	bl	8015e78 <listen_message_reliably>
 80161e4:	f001 f97a 	bl	80174dc <uxr_millis>
 80161e8:	eba0 0009 	sub.w	r0, r0, r9
 80161ec:	eba8 0100 	sub.w	r1, r8, r0
 80161f0:	f1bb 0f00 	cmp.w	fp, #0
 80161f4:	d029      	beq.n	801624a <uxr_run_session_until_all_status+0xa2>
 80161f6:	46ae      	mov	lr, r5
 80161f8:	f04f 0c00 	mov.w	ip, #0
 80161fc:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8016200:	2cff      	cmp	r4, #255	; 0xff
 8016202:	d015      	beq.n	8016230 <uxr_run_session_until_all_status+0x88>
 8016204:	f10c 0c01 	add.w	ip, ip, #1
 8016208:	45e3      	cmp	fp, ip
 801620a:	d8f7      	bhi.n	80161fc <uxr_run_session_until_all_status+0x54>
 801620c:	2300      	movs	r3, #0
 801620e:	67f3      	str	r3, [r6, #124]	; 0x7c
 8016210:	e000      	b.n	8016214 <uxr_run_session_until_all_status+0x6c>
 8016212:	b158      	cbz	r0, 801622c <uxr_run_session_until_all_status+0x84>
 8016214:	462b      	mov	r3, r5
 8016216:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 801621a:	3302      	adds	r3, #2
 801621c:	2801      	cmp	r0, #1
 801621e:	eba3 0307 	sub.w	r3, r3, r7
 8016222:	bf8c      	ite	hi
 8016224:	2000      	movhi	r0, #0
 8016226:	2001      	movls	r0, #1
 8016228:	459b      	cmp	fp, r3
 801622a:	d8f2      	bhi.n	8016212 <uxr_run_session_until_all_status+0x6a>
 801622c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016230:	f83a 301c 	ldrh.w	r3, [sl, ip, lsl #1]
 8016234:	f10c 0c01 	add.w	ip, ip, #1
 8016238:	45dc      	cmp	ip, fp
 801623a:	d201      	bcs.n	8016240 <uxr_run_session_until_all_status+0x98>
 801623c:	2b00      	cmp	r3, #0
 801623e:	d0dd      	beq.n	80161fc <uxr_run_session_until_all_status+0x54>
 8016240:	2900      	cmp	r1, #0
 8016242:	dde3      	ble.n	801620c <uxr_run_session_until_all_status+0x64>
 8016244:	2b00      	cmp	r3, #0
 8016246:	d1ca      	bne.n	80161de <uxr_run_session_until_all_status+0x36>
 8016248:	e7e0      	b.n	801620c <uxr_run_session_until_all_status+0x64>
 801624a:	2001      	movs	r0, #1
 801624c:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8016250:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016254 <wait_session_status>:
 8016254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016258:	4604      	mov	r4, r0
 801625a:	b09d      	sub	sp, #116	; 0x74
 801625c:	20ff      	movs	r0, #255	; 0xff
 801625e:	9303      	str	r3, [sp, #12]
 8016260:	7160      	strb	r0, [r4, #5]
 8016262:	2b00      	cmp	r3, #0
 8016264:	f000 80b6 	beq.w	80163d4 <wait_session_status+0x180>
 8016268:	4689      	mov	r9, r1
 801626a:	4692      	mov	sl, r2
 801626c:	f04f 0b00 	mov.w	fp, #0
 8016270:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8016272:	4652      	mov	r2, sl
 8016274:	4649      	mov	r1, r9
 8016276:	e9d3 0500 	ldrd	r0, r5, [r3]
 801627a:	47a8      	blx	r5
 801627c:	f001 f92e 	bl	80174dc <uxr_millis>
 8016280:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8016284:	4605      	mov	r5, r0
 8016286:	e009      	b.n	801629c <wait_session_status+0x48>
 8016288:	f001 f928 	bl	80174dc <uxr_millis>
 801628c:	1b40      	subs	r0, r0, r5
 801628e:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8016292:	2b00      	cmp	r3, #0
 8016294:	dd40      	ble.n	8016318 <wait_session_status+0xc4>
 8016296:	7960      	ldrb	r0, [r4, #5]
 8016298:	28ff      	cmp	r0, #255	; 0xff
 801629a:	d145      	bne.n	8016328 <wait_session_status+0xd4>
 801629c:	6f22      	ldr	r2, [r4, #112]	; 0x70
 801629e:	a908      	add	r1, sp, #32
 80162a0:	6896      	ldr	r6, [r2, #8]
 80162a2:	6810      	ldr	r0, [r2, #0]
 80162a4:	aa09      	add	r2, sp, #36	; 0x24
 80162a6:	47b0      	blx	r6
 80162a8:	2800      	cmp	r0, #0
 80162aa:	d0ed      	beq.n	8016288 <wait_session_status+0x34>
 80162ac:	a80c      	add	r0, sp, #48	; 0x30
 80162ae:	2600      	movs	r6, #0
 80162b0:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 80162b4:	f7f8 fed8 	bl	800f068 <ucdr_init_buffer>
 80162b8:	f10d 031e 	add.w	r3, sp, #30
 80162bc:	aa07      	add	r2, sp, #28
 80162be:	a90c      	add	r1, sp, #48	; 0x30
 80162c0:	4620      	mov	r0, r4
 80162c2:	f88d 601c 	strb.w	r6, [sp, #28]
 80162c6:	f000 fa8f 	bl	80167e8 <uxr_read_session_header>
 80162ca:	2800      	cmp	r0, #0
 80162cc:	d0dc      	beq.n	8016288 <wait_session_status+0x34>
 80162ce:	4631      	mov	r1, r6
 80162d0:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80162d4:	f000 ffac 	bl	8017230 <uxr_stream_id_from_raw>
 80162d8:	f3c0 4707 	ubfx	r7, r0, #16, #8
 80162dc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80162e0:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80162e4:	2f01      	cmp	r7, #1
 80162e6:	9302      	str	r3, [sp, #8]
 80162e8:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 80162ec:	d05c      	beq.n	80163a8 <wait_session_status+0x154>
 80162ee:	2f02      	cmp	r7, #2
 80162f0:	d020      	beq.n	8016334 <wait_session_status+0xe0>
 80162f2:	2f00      	cmp	r7, #0
 80162f4:	d1c8      	bne.n	8016288 <wait_session_status+0x34>
 80162f6:	4639      	mov	r1, r7
 80162f8:	4638      	mov	r0, r7
 80162fa:	f000 ff99 	bl	8017230 <uxr_stream_id_from_raw>
 80162fe:	a90c      	add	r1, sp, #48	; 0x30
 8016300:	4602      	mov	r2, r0
 8016302:	900b      	str	r0, [sp, #44]	; 0x2c
 8016304:	4620      	mov	r0, r4
 8016306:	f7ff fc2d 	bl	8015b64 <read_submessage_list>
 801630a:	f001 f8e7 	bl	80174dc <uxr_millis>
 801630e:	1b40      	subs	r0, r0, r5
 8016310:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8016314:	2b00      	cmp	r3, #0
 8016316:	dcbe      	bgt.n	8016296 <wait_session_status+0x42>
 8016318:	f10b 0b01 	add.w	fp, fp, #1
 801631c:	9b03      	ldr	r3, [sp, #12]
 801631e:	7960      	ldrb	r0, [r4, #5]
 8016320:	455b      	cmp	r3, fp
 8016322:	d001      	beq.n	8016328 <wait_session_status+0xd4>
 8016324:	28ff      	cmp	r0, #255	; 0xff
 8016326:	d0a3      	beq.n	8016270 <wait_session_status+0x1c>
 8016328:	38ff      	subs	r0, #255	; 0xff
 801632a:	bf18      	it	ne
 801632c:	2001      	movne	r0, #1
 801632e:	b01d      	add	sp, #116	; 0x74
 8016330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016334:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8016338:	4631      	mov	r1, r6
 801633a:	f104 0008 	add.w	r0, r4, #8
 801633e:	9304      	str	r3, [sp, #16]
 8016340:	f001 f864 	bl	801740c <uxr_get_input_reliable_stream>
 8016344:	4680      	mov	r8, r0
 8016346:	b348      	cbz	r0, 801639c <wait_session_status+0x148>
 8016348:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801634a:	a80c      	add	r0, sp, #48	; 0x30
 801634c:	9205      	str	r2, [sp, #20]
 801634e:	f7f8 febd 	bl	800f0cc <ucdr_buffer_remaining>
 8016352:	4603      	mov	r3, r0
 8016354:	f10d 001d 	add.w	r0, sp, #29
 8016358:	9a05      	ldr	r2, [sp, #20]
 801635a:	9000      	str	r0, [sp, #0]
 801635c:	4640      	mov	r0, r8
 801635e:	9902      	ldr	r1, [sp, #8]
 8016360:	f003 f92c 	bl	80195bc <uxr_receive_reliable_message>
 8016364:	b1d0      	cbz	r0, 801639c <wait_session_status+0x148>
 8016366:	f89d 301d 	ldrb.w	r3, [sp, #29]
 801636a:	2b00      	cmp	r3, #0
 801636c:	d03a      	beq.n	80163e4 <wait_session_status+0x190>
 801636e:	9f04      	ldr	r7, [sp, #16]
 8016370:	e00a      	b.n	8016388 <wait_session_status+0x134>
 8016372:	f04f 0302 	mov.w	r3, #2
 8016376:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 801637a:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 801637e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 8016382:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016384:	f7ff fbee 	bl	8015b64 <read_submessage_list>
 8016388:	a914      	add	r1, sp, #80	; 0x50
 801638a:	2204      	movs	r2, #4
 801638c:	4640      	mov	r0, r8
 801638e:	f003 f997 	bl	80196c0 <uxr_next_input_reliable_buffer_available>
 8016392:	4603      	mov	r3, r0
 8016394:	a914      	add	r1, sp, #80	; 0x50
 8016396:	4620      	mov	r0, r4
 8016398:	2b00      	cmp	r3, #0
 801639a:	d1ea      	bne.n	8016372 <wait_session_status+0x11e>
 801639c:	4632      	mov	r2, r6
 801639e:	9904      	ldr	r1, [sp, #16]
 80163a0:	4620      	mov	r0, r4
 80163a2:	f7ff fa59 	bl	8015858 <write_submessage_acknack.isra.0>
 80163a6:	e76f      	b.n	8016288 <wait_session_status+0x34>
 80163a8:	4631      	mov	r1, r6
 80163aa:	f104 0008 	add.w	r0, r4, #8
 80163ae:	f001 f823 	bl	80173f8 <uxr_get_input_best_effort_stream>
 80163b2:	2800      	cmp	r0, #0
 80163b4:	f43f af68 	beq.w	8016288 <wait_session_status+0x34>
 80163b8:	9902      	ldr	r1, [sp, #8]
 80163ba:	f003 f875 	bl	80194a8 <uxr_receive_best_effort_message>
 80163be:	2800      	cmp	r0, #0
 80163c0:	f43f af62 	beq.w	8016288 <wait_session_status+0x34>
 80163c4:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 80163c8:	a90c      	add	r1, sp, #48	; 0x30
 80163ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80163cc:	4620      	mov	r0, r4
 80163ce:	f7ff fbc9 	bl	8015b64 <read_submessage_list>
 80163d2:	e759      	b.n	8016288 <wait_session_status+0x34>
 80163d4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80163d6:	e9d3 0400 	ldrd	r0, r4, [r3]
 80163da:	47a0      	blx	r4
 80163dc:	2001      	movs	r0, #1
 80163de:	b01d      	add	sp, #116	; 0x74
 80163e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163e4:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 80163e8:	a90c      	add	r1, sp, #48	; 0x30
 80163ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80163ec:	4620      	mov	r0, r4
 80163ee:	f7ff fbb9 	bl	8015b64 <read_submessage_list>
 80163f2:	e7bc      	b.n	801636e <wait_session_status+0x11a>

080163f4 <uxr_delete_session_retries>:
 80163f4:	b530      	push	{r4, r5, lr}
 80163f6:	b08f      	sub	sp, #60	; 0x3c
 80163f8:	4604      	mov	r4, r0
 80163fa:	460d      	mov	r5, r1
 80163fc:	f000 fa34 	bl	8016868 <uxr_session_header_offset>
 8016400:	2300      	movs	r3, #0
 8016402:	2210      	movs	r2, #16
 8016404:	a902      	add	r1, sp, #8
 8016406:	9000      	str	r0, [sp, #0]
 8016408:	a806      	add	r0, sp, #24
 801640a:	f7f8 fe1b 	bl	800f044 <ucdr_init_buffer_origin_offset>
 801640e:	a906      	add	r1, sp, #24
 8016410:	4620      	mov	r0, r4
 8016412:	f000 f979 	bl	8016708 <uxr_buffer_delete_session>
 8016416:	2200      	movs	r2, #0
 8016418:	9b06      	ldr	r3, [sp, #24]
 801641a:	4620      	mov	r0, r4
 801641c:	4611      	mov	r1, r2
 801641e:	f000 f9cf 	bl	80167c0 <uxr_stamp_session_header>
 8016422:	a806      	add	r0, sp, #24
 8016424:	f7f8 fe4e 	bl	800f0c4 <ucdr_buffer_length>
 8016428:	462b      	mov	r3, r5
 801642a:	4602      	mov	r2, r0
 801642c:	a902      	add	r1, sp, #8
 801642e:	4620      	mov	r0, r4
 8016430:	f7ff ff10 	bl	8016254 <wait_session_status>
 8016434:	b118      	cbz	r0, 801643e <uxr_delete_session_retries+0x4a>
 8016436:	7960      	ldrb	r0, [r4, #5]
 8016438:	fab0 f080 	clz	r0, r0
 801643c:	0940      	lsrs	r0, r0, #5
 801643e:	b00f      	add	sp, #60	; 0x3c
 8016440:	bd30      	pop	{r4, r5, pc}
 8016442:	bf00      	nop

08016444 <uxr_create_session>:
 8016444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016448:	f100 0b08 	add.w	fp, r0, #8
 801644c:	4604      	mov	r4, r0
 801644e:	b0ab      	sub	sp, #172	; 0xac
 8016450:	4658      	mov	r0, fp
 8016452:	465e      	mov	r6, fp
 8016454:	f000 ff22 	bl	801729c <uxr_reset_stream_storage>
 8016458:	4620      	mov	r0, r4
 801645a:	f000 fa05 	bl	8016868 <uxr_session_header_offset>
 801645e:	2300      	movs	r3, #0
 8016460:	221c      	movs	r2, #28
 8016462:	a90b      	add	r1, sp, #44	; 0x2c
 8016464:	9000      	str	r0, [sp, #0]
 8016466:	a812      	add	r0, sp, #72	; 0x48
 8016468:	f7f8 fdec 	bl	800f044 <ucdr_init_buffer_origin_offset>
 801646c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801646e:	a912      	add	r1, sp, #72	; 0x48
 8016470:	4620      	mov	r0, r4
 8016472:	8a1a      	ldrh	r2, [r3, #16]
 8016474:	3a04      	subs	r2, #4
 8016476:	b292      	uxth	r2, r2
 8016478:	f000 f91c 	bl	80166b4 <uxr_buffer_create_session>
 801647c:	9912      	ldr	r1, [sp, #72]	; 0x48
 801647e:	4620      	mov	r0, r4
 8016480:	f000 f98a 	bl	8016798 <uxr_stamp_create_session_header>
 8016484:	a812      	add	r0, sp, #72	; 0x48
 8016486:	f7f8 fe1d 	bl	800f0c4 <ucdr_buffer_length>
 801648a:	23ff      	movs	r3, #255	; 0xff
 801648c:	4681      	mov	r9, r0
 801648e:	7163      	strb	r3, [r4, #5]
 8016490:	230a      	movs	r3, #10
 8016492:	9303      	str	r3, [sp, #12]
 8016494:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8016496:	464a      	mov	r2, r9
 8016498:	a90b      	add	r1, sp, #44	; 0x2c
 801649a:	e9d3 0500 	ldrd	r0, r5, [r3]
 801649e:	47a8      	blx	r5
 80164a0:	f001 f81c 	bl	80174dc <uxr_millis>
 80164a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80164a8:	4605      	mov	r5, r0
 80164aa:	e009      	b.n	80164c0 <uxr_create_session+0x7c>
 80164ac:	f001 f816 	bl	80174dc <uxr_millis>
 80164b0:	1b40      	subs	r0, r0, r5
 80164b2:	7962      	ldrb	r2, [r4, #5]
 80164b4:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	dd38      	ble.n	801652e <uxr_create_session+0xea>
 80164bc:	2aff      	cmp	r2, #255	; 0xff
 80164be:	d13c      	bne.n	801653a <uxr_create_session+0xf6>
 80164c0:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80164c2:	a907      	add	r1, sp, #28
 80164c4:	6897      	ldr	r7, [r2, #8]
 80164c6:	6810      	ldr	r0, [r2, #0]
 80164c8:	aa08      	add	r2, sp, #32
 80164ca:	47b8      	blx	r7
 80164cc:	2800      	cmp	r0, #0
 80164ce:	d0ed      	beq.n	80164ac <uxr_create_session+0x68>
 80164d0:	a81a      	add	r0, sp, #104	; 0x68
 80164d2:	2700      	movs	r7, #0
 80164d4:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80164d8:	f7f8 fdc6 	bl	800f068 <ucdr_init_buffer>
 80164dc:	f10d 031a 	add.w	r3, sp, #26
 80164e0:	aa06      	add	r2, sp, #24
 80164e2:	a91a      	add	r1, sp, #104	; 0x68
 80164e4:	4620      	mov	r0, r4
 80164e6:	f88d 7018 	strb.w	r7, [sp, #24]
 80164ea:	f000 f97d 	bl	80167e8 <uxr_read_session_header>
 80164ee:	2800      	cmp	r0, #0
 80164f0:	d0dc      	beq.n	80164ac <uxr_create_session+0x68>
 80164f2:	4639      	mov	r1, r7
 80164f4:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80164f8:	f000 fe9a 	bl	8017230 <uxr_stream_id_from_raw>
 80164fc:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8016500:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 8016504:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8016508:	2f01      	cmp	r7, #1
 801650a:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 801650e:	d053      	beq.n	80165b8 <uxr_create_session+0x174>
 8016510:	2f02      	cmp	r7, #2
 8016512:	d018      	beq.n	8016546 <uxr_create_session+0x102>
 8016514:	2f00      	cmp	r7, #0
 8016516:	d1c9      	bne.n	80164ac <uxr_create_session+0x68>
 8016518:	4639      	mov	r1, r7
 801651a:	4638      	mov	r0, r7
 801651c:	f000 fe88 	bl	8017230 <uxr_stream_id_from_raw>
 8016520:	a91a      	add	r1, sp, #104	; 0x68
 8016522:	4602      	mov	r2, r0
 8016524:	900a      	str	r0, [sp, #40]	; 0x28
 8016526:	4620      	mov	r0, r4
 8016528:	f7ff fb1c 	bl	8015b64 <read_submessage_list>
 801652c:	e7be      	b.n	80164ac <uxr_create_session+0x68>
 801652e:	9b03      	ldr	r3, [sp, #12]
 8016530:	3b01      	subs	r3, #1
 8016532:	9303      	str	r3, [sp, #12]
 8016534:	d001      	beq.n	801653a <uxr_create_session+0xf6>
 8016536:	2aff      	cmp	r2, #255	; 0xff
 8016538:	d0ac      	beq.n	8016494 <uxr_create_session+0x50>
 801653a:	2a00      	cmp	r2, #0
 801653c:	d051      	beq.n	80165e2 <uxr_create_session+0x19e>
 801653e:	2000      	movs	r0, #0
 8016540:	b02b      	add	sp, #172	; 0xac
 8016542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016546:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 801654a:	4641      	mov	r1, r8
 801654c:	4630      	mov	r0, r6
 801654e:	9304      	str	r3, [sp, #16]
 8016550:	f000 ff5c 	bl	801740c <uxr_get_input_reliable_stream>
 8016554:	4682      	mov	sl, r0
 8016556:	b348      	cbz	r0, 80165ac <uxr_create_session+0x168>
 8016558:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801655a:	a81a      	add	r0, sp, #104	; 0x68
 801655c:	9205      	str	r2, [sp, #20]
 801655e:	f7f8 fdb5 	bl	800f0cc <ucdr_buffer_remaining>
 8016562:	4603      	mov	r3, r0
 8016564:	f10d 0019 	add.w	r0, sp, #25
 8016568:	9a05      	ldr	r2, [sp, #20]
 801656a:	4659      	mov	r1, fp
 801656c:	9000      	str	r0, [sp, #0]
 801656e:	4650      	mov	r0, sl
 8016570:	f003 f824 	bl	80195bc <uxr_receive_reliable_message>
 8016574:	b1d0      	cbz	r0, 80165ac <uxr_create_session+0x168>
 8016576:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801657a:	2b00      	cmp	r3, #0
 801657c:	d038      	beq.n	80165f0 <uxr_create_session+0x1ac>
 801657e:	9f04      	ldr	r7, [sp, #16]
 8016580:	e00a      	b.n	8016598 <uxr_create_session+0x154>
 8016582:	f04f 0302 	mov.w	r3, #2
 8016586:	f88d 7028 	strb.w	r7, [sp, #40]	; 0x28
 801658a:	f88d 8029 	strb.w	r8, [sp, #41]	; 0x29
 801658e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016592:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016594:	f7ff fae6 	bl	8015b64 <read_submessage_list>
 8016598:	a922      	add	r1, sp, #136	; 0x88
 801659a:	2204      	movs	r2, #4
 801659c:	4650      	mov	r0, sl
 801659e:	f003 f88f 	bl	80196c0 <uxr_next_input_reliable_buffer_available>
 80165a2:	4603      	mov	r3, r0
 80165a4:	a922      	add	r1, sp, #136	; 0x88
 80165a6:	4620      	mov	r0, r4
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d1ea      	bne.n	8016582 <uxr_create_session+0x13e>
 80165ac:	4642      	mov	r2, r8
 80165ae:	9904      	ldr	r1, [sp, #16]
 80165b0:	4620      	mov	r0, r4
 80165b2:	f7ff f951 	bl	8015858 <write_submessage_acknack.isra.0>
 80165b6:	e779      	b.n	80164ac <uxr_create_session+0x68>
 80165b8:	4641      	mov	r1, r8
 80165ba:	4630      	mov	r0, r6
 80165bc:	f000 ff1c 	bl	80173f8 <uxr_get_input_best_effort_stream>
 80165c0:	2800      	cmp	r0, #0
 80165c2:	f43f af73 	beq.w	80164ac <uxr_create_session+0x68>
 80165c6:	4659      	mov	r1, fp
 80165c8:	f002 ff6e 	bl	80194a8 <uxr_receive_best_effort_message>
 80165cc:	2800      	cmp	r0, #0
 80165ce:	f43f af6d 	beq.w	80164ac <uxr_create_session+0x68>
 80165d2:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 80165d6:	a91a      	add	r1, sp, #104	; 0x68
 80165d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80165da:	4620      	mov	r0, r4
 80165dc:	f7ff fac2 	bl	8015b64 <read_submessage_list>
 80165e0:	e764      	b.n	80164ac <uxr_create_session+0x68>
 80165e2:	4630      	mov	r0, r6
 80165e4:	f000 fe5a 	bl	801729c <uxr_reset_stream_storage>
 80165e8:	2001      	movs	r0, #1
 80165ea:	b02b      	add	sp, #172	; 0xac
 80165ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165f0:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 80165f4:	a91a      	add	r1, sp, #104	; 0x68
 80165f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80165f8:	4620      	mov	r0, r4
 80165fa:	f7ff fab3 	bl	8015b64 <read_submessage_list>
 80165fe:	e7be      	b.n	801657e <uxr_create_session+0x13a>

08016600 <uxr_prepare_stream_to_write_submessage>:
 8016600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016604:	b082      	sub	sp, #8
 8016606:	4604      	mov	r4, r0
 8016608:	4610      	mov	r0, r2
 801660a:	4615      	mov	r5, r2
 801660c:	461e      	mov	r6, r3
 801660e:	f3c1 2a07 	ubfx	sl, r1, #8, #8
 8016612:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8016616:	f105 0904 	add.w	r9, r5, #4
 801661a:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 801661e:	9101      	str	r1, [sp, #4]
 8016620:	f000 ff56 	bl	80174d0 <uxr_submessage_padding>
 8016624:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8016628:	4481      	add	r9, r0
 801662a:	2b01      	cmp	r3, #1
 801662c:	d01d      	beq.n	801666a <uxr_prepare_stream_to_write_submessage+0x6a>
 801662e:	2b02      	cmp	r3, #2
 8016630:	d116      	bne.n	8016660 <uxr_prepare_stream_to_write_submessage+0x60>
 8016632:	f104 0008 	add.w	r0, r4, #8
 8016636:	4651      	mov	r1, sl
 8016638:	f000 fed2 	bl	80173e0 <uxr_get_output_reliable_stream>
 801663c:	4604      	mov	r4, r0
 801663e:	b158      	cbz	r0, 8016658 <uxr_prepare_stream_to_write_submessage+0x58>
 8016640:	4649      	mov	r1, r9
 8016642:	4632      	mov	r2, r6
 8016644:	f003 fa02 	bl	8019a4c <uxr_prepare_reliable_buffer_to_write>
 8016648:	4604      	mov	r4, r0
 801664a:	b12c      	cbz	r4, 8016658 <uxr_prepare_stream_to_write_submessage+0x58>
 801664c:	4643      	mov	r3, r8
 801664e:	b2aa      	uxth	r2, r5
 8016650:	4639      	mov	r1, r7
 8016652:	4630      	mov	r0, r6
 8016654:	f000 fefc 	bl	8017450 <uxr_buffer_submessage_header>
 8016658:	4620      	mov	r0, r4
 801665a:	b002      	add	sp, #8
 801665c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016660:	2400      	movs	r4, #0
 8016662:	4620      	mov	r0, r4
 8016664:	b002      	add	sp, #8
 8016666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801666a:	f104 0008 	add.w	r0, r4, #8
 801666e:	4651      	mov	r1, sl
 8016670:	f000 feae 	bl	80173d0 <uxr_get_output_best_effort_stream>
 8016674:	4604      	mov	r4, r0
 8016676:	2800      	cmp	r0, #0
 8016678:	d0ee      	beq.n	8016658 <uxr_prepare_stream_to_write_submessage+0x58>
 801667a:	4649      	mov	r1, r9
 801667c:	4632      	mov	r2, r6
 801667e:	f003 f90f 	bl	80198a0 <uxr_prepare_best_effort_buffer_to_write>
 8016682:	4604      	mov	r4, r0
 8016684:	e7e1      	b.n	801664a <uxr_prepare_stream_to_write_submessage+0x4a>
 8016686:	bf00      	nop

08016688 <uxr_init_session_info>:
 8016688:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 801668c:	23ff      	movs	r3, #255	; 0xff
 801668e:	7102      	strb	r2, [r0, #4]
 8016690:	f880 c001 	strb.w	ip, [r0, #1]
 8016694:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8016698:	f3c2 2207 	ubfx	r2, r2, #8, #8
 801669c:	7001      	strb	r1, [r0, #0]
 801669e:	f880 c002 	strb.w	ip, [r0, #2]
 80166a2:	7143      	strb	r3, [r0, #5]
 80166a4:	70c2      	strb	r2, [r0, #3]
 80166a6:	b500      	push	{lr}
 80166a8:	f04f 0e09 	mov.w	lr, #9
 80166ac:	f8a0 e006 	strh.w	lr, [r0, #6]
 80166b0:	f85d fb04 	ldr.w	pc, [sp], #4

080166b4 <uxr_buffer_create_session>:
 80166b4:	b530      	push	{r4, r5, lr}
 80166b6:	2300      	movs	r3, #0
 80166b8:	b089      	sub	sp, #36	; 0x24
 80166ba:	4d12      	ldr	r5, [pc, #72]	; (8016704 <uxr_buffer_create_session+0x50>)
 80166bc:	460c      	mov	r4, r1
 80166be:	9307      	str	r3, [sp, #28]
 80166c0:	4619      	mov	r1, r3
 80166c2:	f8ad 201c 	strh.w	r2, [sp, #28]
 80166c6:	2201      	movs	r2, #1
 80166c8:	9301      	str	r3, [sp, #4]
 80166ca:	80c2      	strh	r2, [r0, #6]
 80166cc:	f88d 2004 	strb.w	r2, [sp, #4]
 80166d0:	682a      	ldr	r2, [r5, #0]
 80166d2:	9303      	str	r3, [sp, #12]
 80166d4:	9200      	str	r2, [sp, #0]
 80166d6:	88aa      	ldrh	r2, [r5, #4]
 80166d8:	9306      	str	r3, [sp, #24]
 80166da:	f8ad 2006 	strh.w	r2, [sp, #6]
 80166de:	f8d0 2001 	ldr.w	r2, [r0, #1]
 80166e2:	9202      	str	r2, [sp, #8]
 80166e4:	7802      	ldrb	r2, [r0, #0]
 80166e6:	4620      	mov	r0, r4
 80166e8:	f88d 200c 	strb.w	r2, [sp, #12]
 80166ec:	2210      	movs	r2, #16
 80166ee:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80166f2:	f000 fead 	bl	8017450 <uxr_buffer_submessage_header>
 80166f6:	4669      	mov	r1, sp
 80166f8:	4620      	mov	r0, r4
 80166fa:	f001 fcdd 	bl	80180b8 <uxr_serialize_CREATE_CLIENT_Payload>
 80166fe:	b009      	add	sp, #36	; 0x24
 8016700:	bd30      	pop	{r4, r5, pc}
 8016702:	bf00      	nop
 8016704:	0801b8f0 	.word	0x0801b8f0

08016708 <uxr_buffer_delete_session>:
 8016708:	4a0c      	ldr	r2, [pc, #48]	; (801673c <uxr_buffer_delete_session+0x34>)
 801670a:	2302      	movs	r3, #2
 801670c:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8016710:	b510      	push	{r4, lr}
 8016712:	460c      	mov	r4, r1
 8016714:	b082      	sub	sp, #8
 8016716:	8911      	ldrh	r1, [r2, #8]
 8016718:	2204      	movs	r2, #4
 801671a:	80c3      	strh	r3, [r0, #6]
 801671c:	2300      	movs	r3, #0
 801671e:	f8ad 1006 	strh.w	r1, [sp, #6]
 8016722:	4620      	mov	r0, r4
 8016724:	2103      	movs	r1, #3
 8016726:	f8ad c004 	strh.w	ip, [sp, #4]
 801672a:	f000 fe91 	bl	8017450 <uxr_buffer_submessage_header>
 801672e:	a901      	add	r1, sp, #4
 8016730:	4620      	mov	r0, r4
 8016732:	f001 fd69 	bl	8018208 <uxr_serialize_DELETE_Payload>
 8016736:	b002      	add	sp, #8
 8016738:	bd10      	pop	{r4, pc}
 801673a:	bf00      	nop
 801673c:	0801b8f0 	.word	0x0801b8f0

08016740 <uxr_read_create_session_status>:
 8016740:	b510      	push	{r4, lr}
 8016742:	460b      	mov	r3, r1
 8016744:	b088      	sub	sp, #32
 8016746:	4604      	mov	r4, r0
 8016748:	a901      	add	r1, sp, #4
 801674a:	4618      	mov	r0, r3
 801674c:	f001 fd6c 	bl	8018228 <uxr_deserialize_STATUS_AGENT_Payload>
 8016750:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8016754:	7163      	strb	r3, [r4, #5]
 8016756:	b008      	add	sp, #32
 8016758:	bd10      	pop	{r4, pc}
 801675a:	bf00      	nop

0801675c <uxr_read_delete_session_status>:
 801675c:	b510      	push	{r4, lr}
 801675e:	b084      	sub	sp, #16
 8016760:	4604      	mov	r4, r0
 8016762:	4608      	mov	r0, r1
 8016764:	a902      	add	r1, sp, #8
 8016766:	f001 fd8f 	bl	8018288 <uxr_deserialize_STATUS_Payload>
 801676a:	88e3      	ldrh	r3, [r4, #6]
 801676c:	2b02      	cmp	r3, #2
 801676e:	d001      	beq.n	8016774 <uxr_read_delete_session_status+0x18>
 8016770:	b004      	add	sp, #16
 8016772:	bd10      	pop	{r4, pc}
 8016774:	f10d 000a 	add.w	r0, sp, #10
 8016778:	f7fe fec4 	bl	8015504 <uxr_object_id_from_raw>
 801677c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8016780:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8016784:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8016788:	b29b      	uxth	r3, r3
 801678a:	2b02      	cmp	r3, #2
 801678c:	d1f0      	bne.n	8016770 <uxr_read_delete_session_status+0x14>
 801678e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8016792:	7163      	strb	r3, [r4, #5]
 8016794:	e7ec      	b.n	8016770 <uxr_read_delete_session_status+0x14>
 8016796:	bf00      	nop

08016798 <uxr_stamp_create_session_header>:
 8016798:	b510      	push	{r4, lr}
 801679a:	2208      	movs	r2, #8
 801679c:	b08a      	sub	sp, #40	; 0x28
 801679e:	4604      	mov	r4, r0
 80167a0:	eb0d 0002 	add.w	r0, sp, r2
 80167a4:	f7f8 fc60 	bl	800f068 <ucdr_init_buffer>
 80167a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80167ac:	2300      	movs	r3, #0
 80167ae:	a802      	add	r0, sp, #8
 80167b0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80167b4:	9400      	str	r4, [sp, #0]
 80167b6:	461a      	mov	r2, r3
 80167b8:	f001 f846 	bl	8017848 <uxr_serialize_message_header>
 80167bc:	b00a      	add	sp, #40	; 0x28
 80167be:	bd10      	pop	{r4, pc}

080167c0 <uxr_stamp_session_header>:
 80167c0:	b530      	push	{r4, r5, lr}
 80167c2:	b08d      	sub	sp, #52	; 0x34
 80167c4:	4604      	mov	r4, r0
 80167c6:	460d      	mov	r5, r1
 80167c8:	4619      	mov	r1, r3
 80167ca:	a804      	add	r0, sp, #16
 80167cc:	9203      	str	r2, [sp, #12]
 80167ce:	2208      	movs	r2, #8
 80167d0:	f7f8 fc4a 	bl	800f068 <ucdr_init_buffer>
 80167d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80167d8:	9b03      	ldr	r3, [sp, #12]
 80167da:	462a      	mov	r2, r5
 80167dc:	a804      	add	r0, sp, #16
 80167de:	9400      	str	r4, [sp, #0]
 80167e0:	f001 f832 	bl	8017848 <uxr_serialize_message_header>
 80167e4:	b00d      	add	sp, #52	; 0x34
 80167e6:	bd30      	pop	{r4, r5, pc}

080167e8 <uxr_read_session_header>:
 80167e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167ec:	4607      	mov	r7, r0
 80167ee:	b084      	sub	sp, #16
 80167f0:	4608      	mov	r0, r1
 80167f2:	460c      	mov	r4, r1
 80167f4:	4615      	mov	r5, r2
 80167f6:	461e      	mov	r6, r3
 80167f8:	f7f8 fc68 	bl	800f0cc <ucdr_buffer_remaining>
 80167fc:	2808      	cmp	r0, #8
 80167fe:	d803      	bhi.n	8016808 <uxr_read_session_header+0x20>
 8016800:	2000      	movs	r0, #0
 8016802:	b004      	add	sp, #16
 8016804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016808:	f10d 080c 	add.w	r8, sp, #12
 801680c:	4633      	mov	r3, r6
 801680e:	462a      	mov	r2, r5
 8016810:	4620      	mov	r0, r4
 8016812:	f10d 010b 	add.w	r1, sp, #11
 8016816:	f8cd 8000 	str.w	r8, [sp]
 801681a:	f001 f833 	bl	8017884 <uxr_deserialize_message_header>
 801681e:	783a      	ldrb	r2, [r7, #0]
 8016820:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8016824:	4293      	cmp	r3, r2
 8016826:	d1eb      	bne.n	8016800 <uxr_read_session_header+0x18>
 8016828:	061b      	lsls	r3, r3, #24
 801682a:	d41b      	bmi.n	8016864 <uxr_read_session_header+0x7c>
 801682c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8016830:	787b      	ldrb	r3, [r7, #1]
 8016832:	429a      	cmp	r2, r3
 8016834:	d003      	beq.n	801683e <uxr_read_session_header+0x56>
 8016836:	2001      	movs	r0, #1
 8016838:	f080 0001 	eor.w	r0, r0, #1
 801683c:	e7e1      	b.n	8016802 <uxr_read_session_header+0x1a>
 801683e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8016842:	1cb8      	adds	r0, r7, #2
 8016844:	78bb      	ldrb	r3, [r7, #2]
 8016846:	429a      	cmp	r2, r3
 8016848:	d1f5      	bne.n	8016836 <uxr_read_session_header+0x4e>
 801684a:	f89d 200e 	ldrb.w	r2, [sp, #14]
 801684e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8016852:	429a      	cmp	r2, r3
 8016854:	d1ef      	bne.n	8016836 <uxr_read_session_header+0x4e>
 8016856:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801685a:	7843      	ldrb	r3, [r0, #1]
 801685c:	429a      	cmp	r2, r3
 801685e:	d1ea      	bne.n	8016836 <uxr_read_session_header+0x4e>
 8016860:	2000      	movs	r0, #0
 8016862:	e7e9      	b.n	8016838 <uxr_read_session_header+0x50>
 8016864:	2001      	movs	r0, #1
 8016866:	e7cc      	b.n	8016802 <uxr_read_session_header+0x1a>

08016868 <uxr_session_header_offset>:
 8016868:	f990 3000 	ldrsb.w	r3, [r0]
 801686c:	2b00      	cmp	r3, #0
 801686e:	bfac      	ite	ge
 8016870:	2008      	movge	r0, #8
 8016872:	2004      	movlt	r0, #4
 8016874:	4770      	bx	lr
 8016876:	bf00      	nop

08016878 <uxr_init_base_object_request>:
 8016878:	b510      	push	{r4, lr}
 801687a:	b082      	sub	sp, #8
 801687c:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 8016880:	9101      	str	r1, [sp, #4]
 8016882:	88c3      	ldrh	r3, [r0, #6]
 8016884:	f1a3 010a 	sub.w	r1, r3, #10
 8016888:	b289      	uxth	r1, r1
 801688a:	42a1      	cmp	r1, r4
 801688c:	d80f      	bhi.n	80168ae <uxr_init_base_object_request+0x36>
 801688e:	3301      	adds	r3, #1
 8016890:	b29c      	uxth	r4, r3
 8016892:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 8016896:	b2db      	uxtb	r3, r3
 8016898:	80c4      	strh	r4, [r0, #6]
 801689a:	1c91      	adds	r1, r2, #2
 801689c:	9801      	ldr	r0, [sp, #4]
 801689e:	f882 c000 	strb.w	ip, [r2]
 80168a2:	7053      	strb	r3, [r2, #1]
 80168a4:	f7fe fe42 	bl	801552c <uxr_object_id_to_raw>
 80168a8:	4620      	mov	r0, r4
 80168aa:	b002      	add	sp, #8
 80168ac:	bd10      	pop	{r4, pc}
 80168ae:	230a      	movs	r3, #10
 80168b0:	f04f 0c00 	mov.w	ip, #0
 80168b4:	461c      	mov	r4, r3
 80168b6:	e7ef      	b.n	8016898 <uxr_init_base_object_request+0x20>

080168b8 <uxr_parse_base_object_request>:
 80168b8:	b570      	push	{r4, r5, r6, lr}
 80168ba:	4604      	mov	r4, r0
 80168bc:	3002      	adds	r0, #2
 80168be:	460d      	mov	r5, r1
 80168c0:	4616      	mov	r6, r2
 80168c2:	f7fe fe1f 	bl	8015504 <uxr_object_id_from_raw>
 80168c6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80168ca:	8028      	strh	r0, [r5, #0]
 80168cc:	806b      	strh	r3, [r5, #2]
 80168ce:	7822      	ldrb	r2, [r4, #0]
 80168d0:	7863      	ldrb	r3, [r4, #1]
 80168d2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80168d6:	8033      	strh	r3, [r6, #0]
 80168d8:	bd70      	pop	{r4, r5, r6, pc}
 80168da:	bf00      	nop

080168dc <uxr_init_framing_io>:
 80168dc:	2300      	movs	r3, #0
 80168de:	7041      	strb	r1, [r0, #1]
 80168e0:	7003      	strb	r3, [r0, #0]
 80168e2:	8583      	strh	r3, [r0, #44]	; 0x2c
 80168e4:	4770      	bx	lr
 80168e6:	bf00      	nop

080168e8 <uxr_write_framed_msg>:
 80168e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168ec:	4617      	mov	r7, r2
 80168ee:	7842      	ldrb	r2, [r0, #1]
 80168f0:	460e      	mov	r6, r1
 80168f2:	b083      	sub	sp, #12
 80168f4:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 80168f8:	469b      	mov	fp, r3
 80168fa:	237e      	movs	r3, #126	; 0x7e
 80168fc:	4604      	mov	r4, r0
 80168fe:	2901      	cmp	r1, #1
 8016900:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8016904:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8016908:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 801690c:	f240 8115 	bls.w	8016b3a <uxr_write_framed_msg+0x252>
 8016910:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8016914:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 8016918:	2202      	movs	r2, #2
 801691a:	2901      	cmp	r1, #1
 801691c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8016920:	d952      	bls.n	80169c8 <uxr_write_framed_msg+0xe0>
 8016922:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016924:	2103      	movs	r1, #3
 8016926:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 801692a:	b2dd      	uxtb	r5, r3
 801692c:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8016930:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8016934:	2a01      	cmp	r2, #1
 8016936:	d95c      	bls.n	80169f2 <uxr_write_framed_msg+0x10a>
 8016938:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801693a:	1862      	adds	r2, r4, r1
 801693c:	3101      	adds	r1, #1
 801693e:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8016942:	f882 5038 	strb.w	r5, [r2, #56]	; 0x38
 8016946:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 801694a:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 801694e:	2a01      	cmp	r2, #1
 8016950:	d961      	bls.n	8016a16 <uxr_write_framed_msg+0x12e>
 8016952:	1c4a      	adds	r2, r1, #1
 8016954:	4421      	add	r1, r4
 8016956:	b2d2      	uxtb	r2, r2
 8016958:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 801695c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8016960:	2b00      	cmp	r3, #0
 8016962:	d06a      	beq.n	8016a3a <uxr_write_framed_msg+0x152>
 8016964:	f04f 0800 	mov.w	r8, #0
 8016968:	46c1      	mov	r9, r8
 801696a:	e016      	b.n	801699a <uxr_write_framed_msg+0xb2>
 801696c:	2a29      	cmp	r2, #41	; 0x29
 801696e:	d868      	bhi.n	8016a42 <uxr_write_framed_msg+0x15a>
 8016970:	18a0      	adds	r0, r4, r2
 8016972:	3201      	adds	r2, #1
 8016974:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 8016978:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801697c:	ea88 0101 	eor.w	r1, r8, r1
 8016980:	4b7d      	ldr	r3, [pc, #500]	; (8016b78 <uxr_write_framed_msg+0x290>)
 8016982:	f109 0901 	add.w	r9, r9, #1
 8016986:	b2c9      	uxtb	r1, r1
 8016988:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 801698c:	ea82 2818 	eor.w	r8, r2, r8, lsr #8
 8016990:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016992:	454b      	cmp	r3, r9
 8016994:	d969      	bls.n	8016a6a <uxr_write_framed_msg+0x182>
 8016996:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 801699a:	f81b 1009 	ldrb.w	r1, [fp, r9]
 801699e:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 80169a2:	2801      	cmp	r0, #1
 80169a4:	d8e2      	bhi.n	801696c <uxr_write_framed_msg+0x84>
 80169a6:	1c50      	adds	r0, r2, #1
 80169a8:	b2c0      	uxtb	r0, r0
 80169aa:	2829      	cmp	r0, #41	; 0x29
 80169ac:	d849      	bhi.n	8016a42 <uxr_write_framed_msg+0x15a>
 80169ae:	18a0      	adds	r0, r4, r2
 80169b0:	f04f 037d 	mov.w	r3, #125	; 0x7d
 80169b4:	3202      	adds	r2, #2
 80169b6:	f081 0520 	eor.w	r5, r1, #32
 80169ba:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 80169be:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 80169c2:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80169c6:	e7d9      	b.n	801697c <uxr_write_framed_msg+0x94>
 80169c8:	2104      	movs	r1, #4
 80169ca:	f04f 0c03 	mov.w	ip, #3
 80169ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80169d0:	4422      	add	r2, r4
 80169d2:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 80169d6:	44a4      	add	ip, r4
 80169d8:	b2dd      	uxtb	r5, r3
 80169da:	f080 0020 	eor.w	r0, r0, #32
 80169de:	f882 e038 	strb.w	lr, [r2, #56]	; 0x38
 80169e2:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 80169e6:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 80169ea:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 80169ee:	2a01      	cmp	r2, #1
 80169f0:	d8a2      	bhi.n	8016938 <uxr_write_framed_msg+0x50>
 80169f2:	1862      	adds	r2, r4, r1
 80169f4:	207d      	movs	r0, #125	; 0x7d
 80169f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80169f8:	f085 0520 	eor.w	r5, r5, #32
 80169fc:	f882 0038 	strb.w	r0, [r2, #56]	; 0x38
 8016a00:	3102      	adds	r1, #2
 8016a02:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8016a06:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
 8016a0a:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8016a0e:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8016a12:	2a01      	cmp	r2, #1
 8016a14:	d89d      	bhi.n	8016952 <uxr_write_framed_msg+0x6a>
 8016a16:	1c4d      	adds	r5, r1, #1
 8016a18:	1c8a      	adds	r2, r1, #2
 8016a1a:	f080 0020 	eor.w	r0, r0, #32
 8016a1e:	4421      	add	r1, r4
 8016a20:	fa54 f585 	uxtab	r5, r4, r5
 8016a24:	b2d2      	uxtb	r2, r2
 8016a26:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8016a2a:	f881 c038 	strb.w	ip, [r1, #56]	; 0x38
 8016a2e:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 8016a32:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d194      	bne.n	8016964 <uxr_write_framed_msg+0x7c>
 8016a3a:	4619      	mov	r1, r3
 8016a3c:	f8ad 3004 	strh.w	r3, [sp, #4]
 8016a40:	e019      	b.n	8016a76 <uxr_write_framed_msg+0x18e>
 8016a42:	2500      	movs	r5, #0
 8016a44:	e000      	b.n	8016a48 <uxr_write_framed_msg+0x160>
 8016a46:	b160      	cbz	r0, 8016a62 <uxr_write_framed_msg+0x17a>
 8016a48:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8016a4c:	1b52      	subs	r2, r2, r5
 8016a4e:	4653      	mov	r3, sl
 8016a50:	4638      	mov	r0, r7
 8016a52:	4421      	add	r1, r4
 8016a54:	47b0      	blx	r6
 8016a56:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8016a5a:	4405      	add	r5, r0
 8016a5c:	4295      	cmp	r5, r2
 8016a5e:	d3f2      	bcc.n	8016a46 <uxr_write_framed_msg+0x15e>
 8016a60:	d066      	beq.n	8016b30 <uxr_write_framed_msg+0x248>
 8016a62:	2000      	movs	r0, #0
 8016a64:	b003      	add	sp, #12
 8016a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a6a:	fa5f f188 	uxtb.w	r1, r8
 8016a6e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8016a72:	f8ad 8004 	strh.w	r8, [sp, #4]
 8016a76:	f04f 0900 	mov.w	r9, #0
 8016a7a:	f04f 0b7d 	mov.w	fp, #125	; 0x7d
 8016a7e:	46c8      	mov	r8, r9
 8016a80:	e013      	b.n	8016aaa <uxr_write_framed_msg+0x1c2>
 8016a82:	2a29      	cmp	r2, #41	; 0x29
 8016a84:	d824      	bhi.n	8016ad0 <uxr_write_framed_msg+0x1e8>
 8016a86:	18a3      	adds	r3, r4, r2
 8016a88:	3201      	adds	r2, #1
 8016a8a:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 8016a8e:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8016a92:	f109 0901 	add.w	r9, r9, #1
 8016a96:	f1b9 0f02 	cmp.w	r9, #2
 8016a9a:	d02d      	beq.n	8016af8 <uxr_write_framed_msg+0x210>
 8016a9c:	f109 0308 	add.w	r3, r9, #8
 8016aa0:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8016aa4:	446b      	add	r3, sp
 8016aa6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 8016aaa:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 8016aae:	2b01      	cmp	r3, #1
 8016ab0:	d8e7      	bhi.n	8016a82 <uxr_write_framed_msg+0x19a>
 8016ab2:	1c53      	adds	r3, r2, #1
 8016ab4:	b2db      	uxtb	r3, r3
 8016ab6:	2b29      	cmp	r3, #41	; 0x29
 8016ab8:	d80a      	bhi.n	8016ad0 <uxr_write_framed_msg+0x1e8>
 8016aba:	18a3      	adds	r3, r4, r2
 8016abc:	f081 0120 	eor.w	r1, r1, #32
 8016ac0:	3202      	adds	r2, #2
 8016ac2:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 8016ac6:	f883 b038 	strb.w	fp, [r3, #56]	; 0x38
 8016aca:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8016ace:	e7e0      	b.n	8016a92 <uxr_write_framed_msg+0x1aa>
 8016ad0:	2500      	movs	r5, #0
 8016ad2:	e001      	b.n	8016ad8 <uxr_write_framed_msg+0x1f0>
 8016ad4:	2800      	cmp	r0, #0
 8016ad6:	d0c4      	beq.n	8016a62 <uxr_write_framed_msg+0x17a>
 8016ad8:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8016adc:	1b52      	subs	r2, r2, r5
 8016ade:	4653      	mov	r3, sl
 8016ae0:	4638      	mov	r0, r7
 8016ae2:	4421      	add	r1, r4
 8016ae4:	47b0      	blx	r6
 8016ae6:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8016aea:	4405      	add	r5, r0
 8016aec:	4295      	cmp	r5, r2
 8016aee:	d3f1      	bcc.n	8016ad4 <uxr_write_framed_msg+0x1ec>
 8016af0:	d1b7      	bne.n	8016a62 <uxr_write_framed_msg+0x17a>
 8016af2:	f884 8062 	strb.w	r8, [r4, #98]	; 0x62
 8016af6:	e7d1      	b.n	8016a9c <uxr_write_framed_msg+0x1b4>
 8016af8:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8016afc:	b19a      	cbz	r2, 8016b26 <uxr_write_framed_msg+0x23e>
 8016afe:	2500      	movs	r5, #0
 8016b00:	e001      	b.n	8016b06 <uxr_write_framed_msg+0x21e>
 8016b02:	2800      	cmp	r0, #0
 8016b04:	d0ad      	beq.n	8016a62 <uxr_write_framed_msg+0x17a>
 8016b06:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8016b0a:	1b52      	subs	r2, r2, r5
 8016b0c:	4653      	mov	r3, sl
 8016b0e:	4638      	mov	r0, r7
 8016b10:	4421      	add	r1, r4
 8016b12:	47b0      	blx	r6
 8016b14:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8016b18:	4405      	add	r5, r0
 8016b1a:	4295      	cmp	r5, r2
 8016b1c:	d3f1      	bcc.n	8016b02 <uxr_write_framed_msg+0x21a>
 8016b1e:	d1a0      	bne.n	8016a62 <uxr_write_framed_msg+0x17a>
 8016b20:	2300      	movs	r3, #0
 8016b22:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8016b26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016b28:	b298      	uxth	r0, r3
 8016b2a:	b003      	add	sp, #12
 8016b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b30:	f04f 0300 	mov.w	r3, #0
 8016b34:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8016b38:	e72a      	b.n	8016990 <uxr_write_framed_msg+0xa8>
 8016b3a:	217d      	movs	r1, #125	; 0x7d
 8016b3c:	f082 0220 	eor.w	r2, r2, #32
 8016b40:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 8016b44:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8016b48:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8016b4c:	2203      	movs	r2, #3
 8016b4e:	2901      	cmp	r1, #1
 8016b50:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8016b54:	d803      	bhi.n	8016b5e <uxr_write_framed_msg+0x276>
 8016b56:	2105      	movs	r1, #5
 8016b58:	f04f 0c04 	mov.w	ip, #4
 8016b5c:	e737      	b.n	80169ce <uxr_write_framed_msg+0xe6>
 8016b5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016b60:	2104      	movs	r1, #4
 8016b62:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 8016b66:	b2dd      	uxtb	r5, r3
 8016b68:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8016b6c:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8016b70:	2a01      	cmp	r2, #1
 8016b72:	f63f aee1 	bhi.w	8016938 <uxr_write_framed_msg+0x50>
 8016b76:	e73c      	b.n	80169f2 <uxr_write_framed_msg+0x10a>
 8016b78:	0801cd68 	.word	0x0801cd68

08016b7c <uxr_framing_read_transport>:
 8016b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b80:	4604      	mov	r4, r0
 8016b82:	b085      	sub	sp, #20
 8016b84:	4692      	mov	sl, r2
 8016b86:	4689      	mov	r9, r1
 8016b88:	461d      	mov	r5, r3
 8016b8a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8016b8c:	f000 fca6 	bl	80174dc <uxr_millis>
 8016b90:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8016b94:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
 8016b98:	4680      	mov	r8, r0
 8016b9a:	42ba      	cmp	r2, r7
 8016b9c:	d05f      	beq.n	8016c5e <uxr_framing_read_transport+0xe2>
 8016b9e:	d817      	bhi.n	8016bd0 <uxr_framing_read_transport+0x54>
 8016ba0:	3f01      	subs	r7, #1
 8016ba2:	1aba      	subs	r2, r7, r2
 8016ba4:	2700      	movs	r7, #0
 8016ba6:	b2d2      	uxtb	r2, r2
 8016ba8:	42b2      	cmp	r2, r6
 8016baa:	d81a      	bhi.n	8016be2 <uxr_framing_read_transport+0x66>
 8016bac:	19d3      	adds	r3, r2, r7
 8016bae:	42b3      	cmp	r3, r6
 8016bb0:	d852      	bhi.n	8016c58 <uxr_framing_read_transport+0xdc>
 8016bb2:	b9d2      	cbnz	r2, 8016bea <uxr_framing_read_transport+0x6e>
 8016bb4:	2600      	movs	r6, #0
 8016bb6:	f000 fc91 	bl	80174dc <uxr_millis>
 8016bba:	682b      	ldr	r3, [r5, #0]
 8016bbc:	eba0 0008 	sub.w	r0, r0, r8
 8016bc0:	1a1b      	subs	r3, r3, r0
 8016bc2:	4630      	mov	r0, r6
 8016bc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8016bc8:	602b      	str	r3, [r5, #0]
 8016bca:	b005      	add	sp, #20
 8016bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bd0:	2f00      	cmp	r7, #0
 8016bd2:	d060      	beq.n	8016c96 <uxr_framing_read_transport+0x11a>
 8016bd4:	f1c2 022a 	rsb	r2, r2, #42	; 0x2a
 8016bd8:	3f01      	subs	r7, #1
 8016bda:	b2d2      	uxtb	r2, r2
 8016bdc:	b2ff      	uxtb	r7, r7
 8016bde:	42b2      	cmp	r2, r6
 8016be0:	d9e4      	bls.n	8016bac <uxr_framing_read_transport+0x30>
 8016be2:	b2f2      	uxtb	r2, r6
 8016be4:	2700      	movs	r7, #0
 8016be6:	2a00      	cmp	r2, #0
 8016be8:	d0e4      	beq.n	8016bb4 <uxr_framing_read_transport+0x38>
 8016bea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016bec:	4650      	mov	r0, sl
 8016bee:	9203      	str	r2, [sp, #12]
 8016bf0:	9300      	str	r3, [sp, #0]
 8016bf2:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8016bf6:	682b      	ldr	r3, [r5, #0]
 8016bf8:	3102      	adds	r1, #2
 8016bfa:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8016ca0 <uxr_framing_read_transport+0x124>
 8016bfe:	4421      	add	r1, r4
 8016c00:	47c8      	blx	r9
 8016c02:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8016c06:	4606      	mov	r6, r0
 8016c08:	4403      	add	r3, r0
 8016c0a:	0859      	lsrs	r1, r3, #1
 8016c0c:	fbab 2101 	umull	r2, r1, fp, r1
 8016c10:	222a      	movs	r2, #42	; 0x2a
 8016c12:	0889      	lsrs	r1, r1, #2
 8016c14:	fb02 3111 	mls	r1, r2, r1, r3
 8016c18:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8016c1c:	2800      	cmp	r0, #0
 8016c1e:	d0c9      	beq.n	8016bb4 <uxr_framing_read_transport+0x38>
 8016c20:	9a03      	ldr	r2, [sp, #12]
 8016c22:	4290      	cmp	r0, r2
 8016c24:	d1c7      	bne.n	8016bb6 <uxr_framing_read_transport+0x3a>
 8016c26:	2f00      	cmp	r7, #0
 8016c28:	d0c5      	beq.n	8016bb6 <uxr_framing_read_transport+0x3a>
 8016c2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016c2c:	3102      	adds	r1, #2
 8016c2e:	463a      	mov	r2, r7
 8016c30:	4650      	mov	r0, sl
 8016c32:	4421      	add	r1, r4
 8016c34:	9300      	str	r3, [sp, #0]
 8016c36:	2300      	movs	r3, #0
 8016c38:	47c8      	blx	r9
 8016c3a:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8016c3e:	4406      	add	r6, r0
 8016c40:	1813      	adds	r3, r2, r0
 8016c42:	085a      	lsrs	r2, r3, #1
 8016c44:	fbab 1b02 	umull	r1, fp, fp, r2
 8016c48:	222a      	movs	r2, #42	; 0x2a
 8016c4a:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 8016c4e:	fb02 331b 	mls	r3, r2, fp, r3
 8016c52:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8016c56:	e7ae      	b.n	8016bb6 <uxr_framing_read_transport+0x3a>
 8016c58:	1ab6      	subs	r6, r6, r2
 8016c5a:	b2f7      	uxtb	r7, r6
 8016c5c:	e7a9      	b.n	8016bb2 <uxr_framing_read_transport+0x36>
 8016c5e:	2300      	movs	r3, #0
 8016c60:	2e28      	cmp	r6, #40	; 0x28
 8016c62:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8016c64:	d9bd      	bls.n	8016be2 <uxr_framing_read_transport+0x66>
 8016c66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016c68:	2229      	movs	r2, #41	; 0x29
 8016c6a:	1ca1      	adds	r1, r4, #2
 8016c6c:	4650      	mov	r0, sl
 8016c6e:	9300      	str	r3, [sp, #0]
 8016c70:	682b      	ldr	r3, [r5, #0]
 8016c72:	47c8      	blx	r9
 8016c74:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8016c78:	4606      	mov	r6, r0
 8016c7a:	212a      	movs	r1, #42	; 0x2a
 8016c7c:	4403      	add	r3, r0
 8016c7e:	4808      	ldr	r0, [pc, #32]	; (8016ca0 <uxr_framing_read_transport+0x124>)
 8016c80:	085a      	lsrs	r2, r3, #1
 8016c82:	fba0 0202 	umull	r0, r2, r0, r2
 8016c86:	0892      	lsrs	r2, r2, #2
 8016c88:	fb01 3312 	mls	r3, r1, r2, r3
 8016c8c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8016c90:	2e00      	cmp	r6, #0
 8016c92:	d08f      	beq.n	8016bb4 <uxr_framing_read_transport+0x38>
 8016c94:	e78f      	b.n	8016bb6 <uxr_framing_read_transport+0x3a>
 8016c96:	f1c2 0229 	rsb	r2, r2, #41	; 0x29
 8016c9a:	b2d2      	uxtb	r2, r2
 8016c9c:	e784      	b.n	8016ba8 <uxr_framing_read_transport+0x2c>
 8016c9e:	bf00      	nop
 8016ca0:	30c30c31 	.word	0x30c30c31

08016ca4 <uxr_read_framed_msg>:
 8016ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ca8:	461e      	mov	r6, r3
 8016caa:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8016cae:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8016cb2:	b083      	sub	sp, #12
 8016cb4:	4604      	mov	r4, r0
 8016cb6:	4688      	mov	r8, r1
 8016cb8:	429d      	cmp	r5, r3
 8016cba:	4691      	mov	r9, r2
 8016cbc:	f000 818c 	beq.w	8016fd8 <uxr_read_framed_msg+0x334>
 8016cc0:	7823      	ldrb	r3, [r4, #0]
 8016cc2:	4dc3      	ldr	r5, [pc, #780]	; (8016fd0 <uxr_read_framed_msg+0x32c>)
 8016cc4:	4fc3      	ldr	r7, [pc, #780]	; (8016fd4 <uxr_read_framed_msg+0x330>)
 8016cc6:	2b07      	cmp	r3, #7
 8016cc8:	d8fd      	bhi.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016cca:	e8df f013 	tbh	[pc, r3, lsl #1]
 8016cce:	011c      	.short	0x011c
 8016cd0:	00d900fb 	.word	0x00d900fb
 8016cd4:	008f00ba 	.word	0x008f00ba
 8016cd8:	00320051 	.word	0x00320051
 8016cdc:	0008      	.short	0x0008
 8016cde:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8016ce2:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8016ce6:	4299      	cmp	r1, r3
 8016ce8:	f000 814d 	beq.w	8016f86 <uxr_read_framed_msg+0x2e2>
 8016cec:	18e2      	adds	r2, r4, r3
 8016cee:	7892      	ldrb	r2, [r2, #2]
 8016cf0:	2a7d      	cmp	r2, #125	; 0x7d
 8016cf2:	f000 81b8 	beq.w	8017066 <uxr_read_framed_msg+0x3c2>
 8016cf6:	3301      	adds	r3, #1
 8016cf8:	212a      	movs	r1, #42	; 0x2a
 8016cfa:	2a7e      	cmp	r2, #126	; 0x7e
 8016cfc:	ea4f 0053 	mov.w	r0, r3, lsr #1
 8016d00:	fba5 c000 	umull	ip, r0, r5, r0
 8016d04:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8016d08:	fb01 3310 	mls	r3, r1, r0, r3
 8016d0c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8016d10:	f000 8257 	beq.w	80171c2 <uxr_read_framed_msg+0x51e>
 8016d14:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8016d16:	2000      	movs	r0, #0
 8016d18:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8016d1a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8016d1e:	7020      	strb	r0, [r4, #0]
 8016d20:	b29b      	uxth	r3, r3
 8016d22:	4299      	cmp	r1, r3
 8016d24:	86a3      	strh	r3, [r4, #52]	; 0x34
 8016d26:	f000 8178 	beq.w	801701a <uxr_read_framed_msg+0x376>
 8016d2a:	2000      	movs	r0, #0
 8016d2c:	b003      	add	sp, #12
 8016d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d32:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8016d36:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8016d3a:	4298      	cmp	r0, r3
 8016d3c:	f000 8132 	beq.w	8016fa4 <uxr_read_framed_msg+0x300>
 8016d40:	18e2      	adds	r2, r4, r3
 8016d42:	7891      	ldrb	r1, [r2, #2]
 8016d44:	297d      	cmp	r1, #125	; 0x7d
 8016d46:	f000 8170 	beq.w	801702a <uxr_read_framed_msg+0x386>
 8016d4a:	3301      	adds	r3, #1
 8016d4c:	202a      	movs	r0, #42	; 0x2a
 8016d4e:	297e      	cmp	r1, #126	; 0x7e
 8016d50:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8016d54:	fba5 c202 	umull	ip, r2, r5, r2
 8016d58:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8016d5c:	fb00 3312 	mls	r3, r0, r2, r3
 8016d60:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8016d64:	f000 821d 	beq.w	80171a2 <uxr_read_framed_msg+0x4fe>
 8016d68:	2307      	movs	r3, #7
 8016d6a:	86a1      	strh	r1, [r4, #52]	; 0x34
 8016d6c:	7023      	strb	r3, [r4, #0]
 8016d6e:	e7aa      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016d70:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8016d72:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8016d76:	459e      	cmp	lr, r3
 8016d78:	d827      	bhi.n	8016dca <uxr_read_framed_msg+0x126>
 8016d7a:	e032      	b.n	8016de2 <uxr_read_framed_msg+0x13e>
 8016d7c:	fba5 b101 	umull	fp, r1, r5, r1
 8016d80:	f89c c002 	ldrb.w	ip, [ip, #2]
 8016d84:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8016d88:	0889      	lsrs	r1, r1, #2
 8016d8a:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 8016d8e:	fb0b 0111 	mls	r1, fp, r1, r0
 8016d92:	f000 80d4 	beq.w	8016f3e <uxr_read_framed_msg+0x29a>
 8016d96:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 8016d9a:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 8016d9e:	f000 80cb 	beq.w	8016f38 <uxr_read_framed_msg+0x294>
 8016da2:	f806 c003 	strb.w	ip, [r6, r3]
 8016da6:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 8016da8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8016daa:	ea80 010c 	eor.w	r1, r0, ip
 8016dae:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8016db2:	3301      	adds	r3, #1
 8016db4:	b2c9      	uxtb	r1, r1
 8016db6:	b29b      	uxth	r3, r3
 8016db8:	f837 2011 	ldrh.w	r2, [r7, r1, lsl #1]
 8016dbc:	4573      	cmp	r3, lr
 8016dbe:	8663      	strh	r3, [r4, #50]	; 0x32
 8016dc0:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8016dc4:	86e2      	strh	r2, [r4, #54]	; 0x36
 8016dc6:	f080 811d 	bcs.w	8017004 <uxr_read_framed_msg+0x360>
 8016dca:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8016dce:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 8016dd2:	1c50      	adds	r0, r2, #1
 8016dd4:	eb04 0c02 	add.w	ip, r4, r2
 8016dd8:	4592      	cmp	sl, r2
 8016dda:	ea4f 0150 	mov.w	r1, r0, lsr #1
 8016dde:	d1cd      	bne.n	8016d7c <uxr_read_framed_msg+0xd8>
 8016de0:	459e      	cmp	lr, r3
 8016de2:	f040 8114 	bne.w	801700e <uxr_read_framed_msg+0x36a>
 8016de6:	2306      	movs	r3, #6
 8016de8:	7023      	strb	r3, [r4, #0]
 8016dea:	e76c      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016dec:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8016df0:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8016df4:	4298      	cmp	r0, r3
 8016df6:	f000 80c6 	beq.w	8016f86 <uxr_read_framed_msg+0x2e2>
 8016dfa:	18e2      	adds	r2, r4, r3
 8016dfc:	7891      	ldrb	r1, [r2, #2]
 8016dfe:	297d      	cmp	r1, #125	; 0x7d
 8016e00:	f000 8193 	beq.w	801712a <uxr_read_framed_msg+0x486>
 8016e04:	3301      	adds	r3, #1
 8016e06:	202a      	movs	r0, #42	; 0x2a
 8016e08:	297e      	cmp	r1, #126	; 0x7e
 8016e0a:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8016e0e:	fba5 c202 	umull	ip, r2, r5, r2
 8016e12:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8016e16:	fb00 3312 	mls	r3, r0, r2, r3
 8016e1a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8016e1e:	f000 81d0 	beq.w	80171c2 <uxr_read_framed_msg+0x51e>
 8016e22:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8016e24:	2000      	movs	r0, #0
 8016e26:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8016e2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8016e2c:	8660      	strh	r0, [r4, #50]	; 0x32
 8016e2e:	b29b      	uxth	r3, r3
 8016e30:	86e0      	strh	r0, [r4, #54]	; 0x36
 8016e32:	428b      	cmp	r3, r1
 8016e34:	8623      	strh	r3, [r4, #48]	; 0x30
 8016e36:	f240 80e2 	bls.w	8016ffe <uxr_read_framed_msg+0x35a>
 8016e3a:	7020      	strb	r0, [r4, #0]
 8016e3c:	b003      	add	sp, #12
 8016e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e42:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8016e46:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8016e4a:	4298      	cmp	r0, r3
 8016e4c:	f000 80aa 	beq.w	8016fa4 <uxr_read_framed_msg+0x300>
 8016e50:	18e2      	adds	r2, r4, r3
 8016e52:	7891      	ldrb	r1, [r2, #2]
 8016e54:	297d      	cmp	r1, #125	; 0x7d
 8016e56:	f000 8186 	beq.w	8017166 <uxr_read_framed_msg+0x4c2>
 8016e5a:	3301      	adds	r3, #1
 8016e5c:	202a      	movs	r0, #42	; 0x2a
 8016e5e:	297e      	cmp	r1, #126	; 0x7e
 8016e60:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8016e64:	fba5 c202 	umull	ip, r2, r5, r2
 8016e68:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8016e6c:	fb00 3312 	mls	r3, r0, r2, r3
 8016e70:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8016e74:	f000 8195 	beq.w	80171a2 <uxr_read_framed_msg+0x4fe>
 8016e78:	2304      	movs	r3, #4
 8016e7a:	8621      	strh	r1, [r4, #48]	; 0x30
 8016e7c:	7023      	strb	r3, [r4, #0]
 8016e7e:	e722      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016e80:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8016e84:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8016e88:	4290      	cmp	r0, r2
 8016e8a:	f000 80b4 	beq.w	8016ff6 <uxr_read_framed_msg+0x352>
 8016e8e:	18a3      	adds	r3, r4, r2
 8016e90:	7899      	ldrb	r1, [r3, #2]
 8016e92:	297d      	cmp	r1, #125	; 0x7d
 8016e94:	f000 8107 	beq.w	80170a6 <uxr_read_framed_msg+0x402>
 8016e98:	3201      	adds	r2, #1
 8016e9a:	232a      	movs	r3, #42	; 0x2a
 8016e9c:	297e      	cmp	r1, #126	; 0x7e
 8016e9e:	ea4f 0052 	mov.w	r0, r2, lsr #1
 8016ea2:	fba5 c000 	umull	ip, r0, r5, r0
 8016ea6:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8016eaa:	fb03 2210 	mls	r2, r3, r0, r2
 8016eae:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8016eb2:	f000 818a 	beq.w	80171ca <uxr_read_framed_msg+0x526>
 8016eb6:	7863      	ldrb	r3, [r4, #1]
 8016eb8:	428b      	cmp	r3, r1
 8016eba:	bf0c      	ite	eq
 8016ebc:	2303      	moveq	r3, #3
 8016ebe:	2300      	movne	r3, #0
 8016ec0:	7023      	strb	r3, [r4, #0]
 8016ec2:	e700      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016ec4:	2300      	movs	r3, #0
 8016ec6:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8016eca:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
 8016ece:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8016ed2:	4299      	cmp	r1, r3
 8016ed4:	d06a      	beq.n	8016fac <uxr_read_framed_msg+0x308>
 8016ed6:	18e2      	adds	r2, r4, r3
 8016ed8:	7890      	ldrb	r0, [r2, #2]
 8016eda:	287d      	cmp	r0, #125	; 0x7d
 8016edc:	f000 8100 	beq.w	80170e0 <uxr_read_framed_msg+0x43c>
 8016ee0:	3301      	adds	r3, #1
 8016ee2:	212a      	movs	r1, #42	; 0x2a
 8016ee4:	287e      	cmp	r0, #126	; 0x7e
 8016ee6:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 8016eea:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8016eee:	fba5 c202 	umull	ip, r2, r5, r2
 8016ef2:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8016ef6:	fb01 3312 	mls	r3, r1, r2, r3
 8016efa:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8016efe:	d055      	beq.n	8016fac <uxr_read_framed_msg+0x308>
 8016f00:	2302      	movs	r3, #2
 8016f02:	7023      	strb	r3, [r4, #0]
 8016f04:	e6df      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016f06:	f894 c02c 	ldrb.w	ip, [r4, #44]	; 0x2c
 8016f0a:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 8016f0e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8016f12:	1c5a      	adds	r2, r3, #1
 8016f14:	459c      	cmp	ip, r3
 8016f16:	eb04 0103 	add.w	r1, r4, r3
 8016f1a:	ea4f 0352 	mov.w	r3, r2, lsr #1
 8016f1e:	f43f af04 	beq.w	8016d2a <uxr_read_framed_msg+0x86>
 8016f22:	fba5 0303 	umull	r0, r3, r5, r3
 8016f26:	7889      	ldrb	r1, [r1, #2]
 8016f28:	089b      	lsrs	r3, r3, #2
 8016f2a:	297e      	cmp	r1, #126	; 0x7e
 8016f2c:	fb0e 2313 	mls	r3, lr, r3, r2
 8016f30:	b2db      	uxtb	r3, r3
 8016f32:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8016f36:	d1ec      	bne.n	8016f12 <uxr_read_framed_msg+0x26e>
 8016f38:	2301      	movs	r3, #1
 8016f3a:	7023      	strb	r3, [r4, #0]
 8016f3c:	e6c3      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016f3e:	1c50      	adds	r0, r2, #1
 8016f40:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8016f44:	3202      	adds	r2, #2
 8016f46:	0841      	lsrs	r1, r0, #1
 8016f48:	fba5 c101 	umull	ip, r1, r5, r1
 8016f4c:	0889      	lsrs	r1, r1, #2
 8016f4e:	fb0b 0111 	mls	r1, fp, r1, r0
 8016f52:	1860      	adds	r0, r4, r1
 8016f54:	b2c9      	uxtb	r1, r1
 8016f56:	458a      	cmp	sl, r1
 8016f58:	f43f af42 	beq.w	8016de0 <uxr_read_framed_msg+0x13c>
 8016f5c:	0851      	lsrs	r1, r2, #1
 8016f5e:	7880      	ldrb	r0, [r0, #2]
 8016f60:	fba5 a101 	umull	sl, r1, r5, r1
 8016f64:	287e      	cmp	r0, #126	; 0x7e
 8016f66:	f080 0c20 	eor.w	ip, r0, #32
 8016f6a:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8016f6e:	fb0b 2211 	mls	r2, fp, r1, r2
 8016f72:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8016f76:	f47f af14 	bne.w	8016da2 <uxr_read_framed_msg+0xfe>
 8016f7a:	459e      	cmp	lr, r3
 8016f7c:	f43f af33 	beq.w	8016de6 <uxr_read_framed_msg+0x142>
 8016f80:	2301      	movs	r3, #1
 8016f82:	7023      	strb	r3, [r4, #0]
 8016f84:	e69f      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016f86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016f88:	9300      	str	r3, [sp, #0]
 8016f8a:	2301      	movs	r3, #1
 8016f8c:	9301      	str	r3, [sp, #4]
 8016f8e:	464a      	mov	r2, r9
 8016f90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016f92:	4641      	mov	r1, r8
 8016f94:	4620      	mov	r0, r4
 8016f96:	f7ff fdf1 	bl	8016b7c <uxr_framing_read_transport>
 8016f9a:	2800      	cmp	r0, #0
 8016f9c:	f43f aec5 	beq.w	8016d2a <uxr_read_framed_msg+0x86>
 8016fa0:	7823      	ldrb	r3, [r4, #0]
 8016fa2:	e690      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8016fa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016fa6:	9300      	str	r3, [sp, #0]
 8016fa8:	2302      	movs	r3, #2
 8016faa:	e7ef      	b.n	8016f8c <uxr_read_framed_msg+0x2e8>
 8016fac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016fae:	464a      	mov	r2, r9
 8016fb0:	4641      	mov	r1, r8
 8016fb2:	4620      	mov	r0, r4
 8016fb4:	9300      	str	r3, [sp, #0]
 8016fb6:	2304      	movs	r3, #4
 8016fb8:	9301      	str	r3, [sp, #4]
 8016fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016fbc:	f7ff fdde 	bl	8016b7c <uxr_framing_read_transport>
 8016fc0:	2800      	cmp	r0, #0
 8016fc2:	d1ed      	bne.n	8016fa0 <uxr_read_framed_msg+0x2fc>
 8016fc4:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8016fc8:	2b7e      	cmp	r3, #126	; 0x7e
 8016fca:	d0e9      	beq.n	8016fa0 <uxr_read_framed_msg+0x2fc>
 8016fcc:	e6ad      	b.n	8016d2a <uxr_read_framed_msg+0x86>
 8016fce:	bf00      	nop
 8016fd0:	30c30c31 	.word	0x30c30c31
 8016fd4:	0801cd68 	.word	0x0801cd68
 8016fd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016fda:	9300      	str	r3, [sp, #0]
 8016fdc:	2305      	movs	r3, #5
 8016fde:	9301      	str	r3, [sp, #4]
 8016fe0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016fe2:	f7ff fdcb 	bl	8016b7c <uxr_framing_read_transport>
 8016fe6:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8016fea:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8016fee:	429a      	cmp	r2, r3
 8016ff0:	f43f ae9b 	beq.w	8016d2a <uxr_read_framed_msg+0x86>
 8016ff4:	e664      	b.n	8016cc0 <uxr_read_framed_msg+0x1c>
 8016ff6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016ff8:	9300      	str	r3, [sp, #0]
 8016ffa:	2303      	movs	r3, #3
 8016ffc:	e7c6      	b.n	8016f8c <uxr_read_framed_msg+0x2e8>
 8016ffe:	2305      	movs	r3, #5
 8017000:	7023      	strb	r3, [r4, #0]
 8017002:	e660      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 8017004:	f43f aeef 	beq.w	8016de6 <uxr_read_framed_msg+0x142>
 8017008:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 801700c:	d094      	beq.n	8016f38 <uxr_read_framed_msg+0x294>
 801700e:	ebae 0303 	sub.w	r3, lr, r3
 8017012:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017014:	3302      	adds	r3, #2
 8017016:	9200      	str	r2, [sp, #0]
 8017018:	e7b8      	b.n	8016f8c <uxr_read_framed_msg+0x2e8>
 801701a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 801701e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017020:	7013      	strb	r3, [r2, #0]
 8017022:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 8017024:	b003      	add	sp, #12
 8017026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801702a:	1c59      	adds	r1, r3, #1
 801702c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8017030:	084a      	lsrs	r2, r1, #1
 8017032:	fba5 e202 	umull	lr, r2, r5, r2
 8017036:	0892      	lsrs	r2, r2, #2
 8017038:	fb0c 1212 	mls	r2, ip, r2, r1
 801703c:	b2d1      	uxtb	r1, r2
 801703e:	4288      	cmp	r0, r1
 8017040:	d0b0      	beq.n	8016fa4 <uxr_read_framed_msg+0x300>
 8017042:	3302      	adds	r3, #2
 8017044:	4422      	add	r2, r4
 8017046:	7891      	ldrb	r1, [r2, #2]
 8017048:	085a      	lsrs	r2, r3, #1
 801704a:	fba5 0202 	umull	r0, r2, r5, r2
 801704e:	297e      	cmp	r1, #126	; 0x7e
 8017050:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8017054:	fb0c 3312 	mls	r3, ip, r2, r3
 8017058:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801705c:	f000 80a1 	beq.w	80171a2 <uxr_read_framed_msg+0x4fe>
 8017060:	f081 0120 	eor.w	r1, r1, #32
 8017064:	e680      	b.n	8016d68 <uxr_read_framed_msg+0xc4>
 8017066:	f103 0c01 	add.w	ip, r3, #1
 801706a:	202a      	movs	r0, #42	; 0x2a
 801706c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8017070:	fba5 e202 	umull	lr, r2, r5, r2
 8017074:	0892      	lsrs	r2, r2, #2
 8017076:	fb00 c212 	mls	r2, r0, r2, ip
 801707a:	fa5f fc82 	uxtb.w	ip, r2
 801707e:	4561      	cmp	r1, ip
 8017080:	d081      	beq.n	8016f86 <uxr_read_framed_msg+0x2e2>
 8017082:	3302      	adds	r3, #2
 8017084:	4422      	add	r2, r4
 8017086:	0859      	lsrs	r1, r3, #1
 8017088:	7892      	ldrb	r2, [r2, #2]
 801708a:	fba5 c101 	umull	ip, r1, r5, r1
 801708e:	2a7e      	cmp	r2, #126	; 0x7e
 8017090:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8017094:	fb00 3311 	mls	r3, r0, r1, r3
 8017098:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801709c:	f000 8091 	beq.w	80171c2 <uxr_read_framed_msg+0x51e>
 80170a0:	f082 0220 	eor.w	r2, r2, #32
 80170a4:	e636      	b.n	8016d14 <uxr_read_framed_msg+0x70>
 80170a6:	1c51      	adds	r1, r2, #1
 80170a8:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 80170ac:	084b      	lsrs	r3, r1, #1
 80170ae:	fba5 e303 	umull	lr, r3, r5, r3
 80170b2:	089b      	lsrs	r3, r3, #2
 80170b4:	fb0c 1313 	mls	r3, ip, r3, r1
 80170b8:	b2d9      	uxtb	r1, r3
 80170ba:	4288      	cmp	r0, r1
 80170bc:	d09b      	beq.n	8016ff6 <uxr_read_framed_msg+0x352>
 80170be:	3202      	adds	r2, #2
 80170c0:	4423      	add	r3, r4
 80170c2:	0850      	lsrs	r0, r2, #1
 80170c4:	789b      	ldrb	r3, [r3, #2]
 80170c6:	fba5 1000 	umull	r1, r0, r5, r0
 80170ca:	2b7e      	cmp	r3, #126	; 0x7e
 80170cc:	ea4f 0090 	mov.w	r0, r0, lsr #2
 80170d0:	fb0c 2210 	mls	r2, ip, r0, r2
 80170d4:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 80170d8:	d077      	beq.n	80171ca <uxr_read_framed_msg+0x526>
 80170da:	f083 0120 	eor.w	r1, r3, #32
 80170de:	e6ea      	b.n	8016eb6 <uxr_read_framed_msg+0x212>
 80170e0:	f103 0c01 	add.w	ip, r3, #1
 80170e4:	202a      	movs	r0, #42	; 0x2a
 80170e6:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80170ea:	fba5 e202 	umull	lr, r2, r5, r2
 80170ee:	0892      	lsrs	r2, r2, #2
 80170f0:	fb00 c212 	mls	r2, r0, r2, ip
 80170f4:	fa5f fc82 	uxtb.w	ip, r2
 80170f8:	4561      	cmp	r1, ip
 80170fa:	f43f af57 	beq.w	8016fac <uxr_read_framed_msg+0x308>
 80170fe:	3302      	adds	r3, #2
 8017100:	4422      	add	r2, r4
 8017102:	7891      	ldrb	r1, [r2, #2]
 8017104:	085a      	lsrs	r2, r3, #1
 8017106:	fba5 c202 	umull	ip, r2, r5, r2
 801710a:	297e      	cmp	r1, #126	; 0x7e
 801710c:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8017110:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8017114:	fb00 3312 	mls	r3, r0, r2, r3
 8017118:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801711c:	f43f af46 	beq.w	8016fac <uxr_read_framed_msg+0x308>
 8017120:	f081 0120 	eor.w	r1, r1, #32
 8017124:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8017128:	e6ea      	b.n	8016f00 <uxr_read_framed_msg+0x25c>
 801712a:	1c59      	adds	r1, r3, #1
 801712c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8017130:	084a      	lsrs	r2, r1, #1
 8017132:	fba5 e202 	umull	lr, r2, r5, r2
 8017136:	0892      	lsrs	r2, r2, #2
 8017138:	fb0c 1212 	mls	r2, ip, r2, r1
 801713c:	b2d1      	uxtb	r1, r2
 801713e:	4288      	cmp	r0, r1
 8017140:	f43f af21 	beq.w	8016f86 <uxr_read_framed_msg+0x2e2>
 8017144:	3302      	adds	r3, #2
 8017146:	4422      	add	r2, r4
 8017148:	7891      	ldrb	r1, [r2, #2]
 801714a:	085a      	lsrs	r2, r3, #1
 801714c:	fba5 0202 	umull	r0, r2, r5, r2
 8017150:	297e      	cmp	r1, #126	; 0x7e
 8017152:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8017156:	fb0c 3312 	mls	r3, ip, r2, r3
 801715a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801715e:	d030      	beq.n	80171c2 <uxr_read_framed_msg+0x51e>
 8017160:	f081 0120 	eor.w	r1, r1, #32
 8017164:	e65d      	b.n	8016e22 <uxr_read_framed_msg+0x17e>
 8017166:	1c59      	adds	r1, r3, #1
 8017168:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 801716c:	084a      	lsrs	r2, r1, #1
 801716e:	fba5 e202 	umull	lr, r2, r5, r2
 8017172:	0892      	lsrs	r2, r2, #2
 8017174:	fb0c 1212 	mls	r2, ip, r2, r1
 8017178:	b2d1      	uxtb	r1, r2
 801717a:	4288      	cmp	r0, r1
 801717c:	f43f af12 	beq.w	8016fa4 <uxr_read_framed_msg+0x300>
 8017180:	3302      	adds	r3, #2
 8017182:	4422      	add	r2, r4
 8017184:	7891      	ldrb	r1, [r2, #2]
 8017186:	085a      	lsrs	r2, r3, #1
 8017188:	fba5 0202 	umull	r0, r2, r5, r2
 801718c:	297e      	cmp	r1, #126	; 0x7e
 801718e:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8017192:	fb0c 3312 	mls	r3, ip, r2, r3
 8017196:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801719a:	d002      	beq.n	80171a2 <uxr_read_framed_msg+0x4fe>
 801719c:	f081 0120 	eor.w	r1, r1, #32
 80171a0:	e66a      	b.n	8016e78 <uxr_read_framed_msg+0x1d4>
 80171a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80171a4:	9300      	str	r3, [sp, #0]
 80171a6:	2302      	movs	r3, #2
 80171a8:	9301      	str	r3, [sp, #4]
 80171aa:	464a      	mov	r2, r9
 80171ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80171ae:	4641      	mov	r1, r8
 80171b0:	4620      	mov	r0, r4
 80171b2:	f7ff fce3 	bl	8016b7c <uxr_framing_read_transport>
 80171b6:	2800      	cmp	r0, #0
 80171b8:	f47f aef2 	bne.w	8016fa0 <uxr_read_framed_msg+0x2fc>
 80171bc:	2301      	movs	r3, #1
 80171be:	7023      	strb	r3, [r4, #0]
 80171c0:	e581      	b.n	8016cc6 <uxr_read_framed_msg+0x22>
 80171c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80171c4:	9300      	str	r3, [sp, #0]
 80171c6:	2301      	movs	r3, #1
 80171c8:	e7ee      	b.n	80171a8 <uxr_read_framed_msg+0x504>
 80171ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80171cc:	9300      	str	r3, [sp, #0]
 80171ce:	2303      	movs	r3, #3
 80171d0:	e7ea      	b.n	80171a8 <uxr_read_framed_msg+0x504>
 80171d2:	bf00      	nop

080171d4 <uxr_stream_id>:
 80171d4:	2901      	cmp	r1, #1
 80171d6:	4684      	mov	ip, r0
 80171d8:	b500      	push	{lr}
 80171da:	b083      	sub	sp, #12
 80171dc:	d01f      	beq.n	801721e <uxr_stream_id+0x4a>
 80171de:	2902      	cmp	r1, #2
 80171e0:	f04f 0e00 	mov.w	lr, #0
 80171e4:	d020      	beq.n	8017228 <uxr_stream_id+0x54>
 80171e6:	2300      	movs	r3, #0
 80171e8:	2000      	movs	r0, #0
 80171ea:	f36e 0307 	bfi	r3, lr, #0, #8
 80171ee:	f36c 230f 	bfi	r3, ip, #8, #8
 80171f2:	f361 4317 	bfi	r3, r1, #16, #8
 80171f6:	f362 631f 	bfi	r3, r2, #24, #8
 80171fa:	fa5f fc83 	uxtb.w	ip, r3
 80171fe:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8017202:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8017206:	0e1b      	lsrs	r3, r3, #24
 8017208:	f36c 0007 	bfi	r0, ip, #0, #8
 801720c:	f361 200f 	bfi	r0, r1, #8, #8
 8017210:	f362 4017 	bfi	r0, r2, #16, #8
 8017214:	f363 601f 	bfi	r0, r3, #24, #8
 8017218:	b003      	add	sp, #12
 801721a:	f85d fb04 	ldr.w	pc, [sp], #4
 801721e:	f100 0e01 	add.w	lr, r0, #1
 8017222:	fa5f fe8e 	uxtb.w	lr, lr
 8017226:	e7de      	b.n	80171e6 <uxr_stream_id+0x12>
 8017228:	f080 0e80 	eor.w	lr, r0, #128	; 0x80
 801722c:	e7db      	b.n	80171e6 <uxr_stream_id+0x12>
 801722e:	bf00      	nop

08017230 <uxr_stream_id_from_raw>:
 8017230:	b082      	sub	sp, #8
 8017232:	b130      	cbz	r0, 8017242 <uxr_stream_id_from_raw+0x12>
 8017234:	0603      	lsls	r3, r0, #24
 8017236:	d421      	bmi.n	801727c <uxr_stream_id_from_raw+0x4c>
 8017238:	1e42      	subs	r2, r0, #1
 801723a:	f04f 0c01 	mov.w	ip, #1
 801723e:	b2d2      	uxtb	r2, r2
 8017240:	e001      	b.n	8017246 <uxr_stream_id_from_raw+0x16>
 8017242:	4684      	mov	ip, r0
 8017244:	4602      	mov	r2, r0
 8017246:	2300      	movs	r3, #0
 8017248:	f360 0307 	bfi	r3, r0, #0, #8
 801724c:	2000      	movs	r0, #0
 801724e:	f362 230f 	bfi	r3, r2, #8, #8
 8017252:	f36c 4317 	bfi	r3, ip, #16, #8
 8017256:	f361 631f 	bfi	r3, r1, #24, #8
 801725a:	fa5f fc83 	uxtb.w	ip, r3
 801725e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8017262:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8017266:	0e1b      	lsrs	r3, r3, #24
 8017268:	f36c 0007 	bfi	r0, ip, #0, #8
 801726c:	f361 200f 	bfi	r0, r1, #8, #8
 8017270:	f362 4017 	bfi	r0, r2, #16, #8
 8017274:	f363 601f 	bfi	r0, r3, #24, #8
 8017278:	b002      	add	sp, #8
 801727a:	4770      	bx	lr
 801727c:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 8017280:	f04f 0c02 	mov.w	ip, #2
 8017284:	e7df      	b.n	8017246 <uxr_stream_id_from_raw+0x16>
 8017286:	bf00      	nop

08017288 <uxr_init_stream_storage>:
 8017288:	2300      	movs	r3, #0
 801728a:	7403      	strb	r3, [r0, #16]
 801728c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8017290:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 8017294:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 8017298:	4770      	bx	lr
 801729a:	bf00      	nop

0801729c <uxr_reset_stream_storage>:
 801729c:	b570      	push	{r4, r5, r6, lr}
 801729e:	7c03      	ldrb	r3, [r0, #16]
 80172a0:	4604      	mov	r4, r0
 80172a2:	b14b      	cbz	r3, 80172b8 <uxr_reset_stream_storage+0x1c>
 80172a4:	4606      	mov	r6, r0
 80172a6:	2500      	movs	r5, #0
 80172a8:	4630      	mov	r0, r6
 80172aa:	3501      	adds	r5, #1
 80172ac:	f002 faf2 	bl	8019894 <uxr_reset_output_best_effort_stream>
 80172b0:	7c23      	ldrb	r3, [r4, #16]
 80172b2:	3610      	adds	r6, #16
 80172b4:	42ab      	cmp	r3, r5
 80172b6:	d8f7      	bhi.n	80172a8 <uxr_reset_stream_storage+0xc>
 80172b8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80172bc:	b15b      	cbz	r3, 80172d6 <uxr_reset_stream_storage+0x3a>
 80172be:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80172c2:	2500      	movs	r5, #0
 80172c4:	4630      	mov	r0, r6
 80172c6:	3501      	adds	r5, #1
 80172c8:	f002 f8ea 	bl	80194a0 <uxr_reset_input_best_effort_stream>
 80172cc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80172d0:	3602      	adds	r6, #2
 80172d2:	42ab      	cmp	r3, r5
 80172d4:	d8f6      	bhi.n	80172c4 <uxr_reset_stream_storage+0x28>
 80172d6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80172da:	b15b      	cbz	r3, 80172f4 <uxr_reset_stream_storage+0x58>
 80172dc:	f104 0618 	add.w	r6, r4, #24
 80172e0:	2500      	movs	r5, #0
 80172e2:	4630      	mov	r0, r6
 80172e4:	3501      	adds	r5, #1
 80172e6:	f002 fb83 	bl	80199f0 <uxr_reset_output_reliable_stream>
 80172ea:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80172ee:	3628      	adds	r6, #40	; 0x28
 80172f0:	42ab      	cmp	r3, r5
 80172f2:	d8f6      	bhi.n	80172e2 <uxr_reset_stream_storage+0x46>
 80172f4:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 80172f8:	b15b      	cbz	r3, 8017312 <uxr_reset_stream_storage+0x76>
 80172fa:	f104 0648 	add.w	r6, r4, #72	; 0x48
 80172fe:	2500      	movs	r5, #0
 8017300:	4630      	mov	r0, r6
 8017302:	3501      	adds	r5, #1
 8017304:	f002 f938 	bl	8019578 <uxr_reset_input_reliable_stream>
 8017308:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 801730c:	3618      	adds	r6, #24
 801730e:	42ab      	cmp	r3, r5
 8017310:	d8f6      	bhi.n	8017300 <uxr_reset_stream_storage+0x64>
 8017312:	bd70      	pop	{r4, r5, r6, pc}

08017314 <uxr_add_output_best_effort_buffer>:
 8017314:	b510      	push	{r4, lr}
 8017316:	7c04      	ldrb	r4, [r0, #16]
 8017318:	b082      	sub	sp, #8
 801731a:	f104 0c01 	add.w	ip, r4, #1
 801731e:	f880 c010 	strb.w	ip, [r0, #16]
 8017322:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8017326:	f002 faab 	bl	8019880 <uxr_init_output_best_effort_stream>
 801732a:	2201      	movs	r2, #1
 801732c:	4620      	mov	r0, r4
 801732e:	4611      	mov	r1, r2
 8017330:	b002      	add	sp, #8
 8017332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017336:	f7ff bf4d 	b.w	80171d4 <uxr_stream_id>
 801733a:	bf00      	nop

0801733c <uxr_add_output_reliable_buffer>:
 801733c:	b510      	push	{r4, lr}
 801733e:	b084      	sub	sp, #16
 8017340:	4684      	mov	ip, r0
 8017342:	2028      	movs	r0, #40	; 0x28
 8017344:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8017348:	9400      	str	r4, [sp, #0]
 801734a:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 801734e:	fb00 c004 	mla	r0, r0, r4, ip
 8017352:	f104 0e01 	add.w	lr, r4, #1
 8017356:	3018      	adds	r0, #24
 8017358:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 801735c:	f002 fb10 	bl	8019980 <uxr_init_output_reliable_stream>
 8017360:	2201      	movs	r2, #1
 8017362:	2102      	movs	r1, #2
 8017364:	4620      	mov	r0, r4
 8017366:	b004      	add	sp, #16
 8017368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801736c:	f7ff bf32 	b.w	80171d4 <uxr_stream_id>

08017370 <uxr_add_input_best_effort_buffer>:
 8017370:	b510      	push	{r4, lr}
 8017372:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 8017376:	b082      	sub	sp, #8
 8017378:	1c62      	adds	r2, r4, #1
 801737a:	f104 0321 	add.w	r3, r4, #33	; 0x21
 801737e:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 8017382:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8017386:	f002 f887 	bl	8019498 <uxr_init_input_best_effort_stream>
 801738a:	2200      	movs	r2, #0
 801738c:	2101      	movs	r1, #1
 801738e:	4620      	mov	r0, r4
 8017390:	b002      	add	sp, #8
 8017392:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017396:	f7ff bf1d 	b.w	80171d4 <uxr_stream_id>
 801739a:	bf00      	nop

0801739c <uxr_add_input_reliable_buffer>:
 801739c:	b510      	push	{r4, lr}
 801739e:	b084      	sub	sp, #16
 80173a0:	4684      	mov	ip, r0
 80173a2:	2018      	movs	r0, #24
 80173a4:	9c06      	ldr	r4, [sp, #24]
 80173a6:	9400      	str	r4, [sp, #0]
 80173a8:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 80173ac:	fb00 c004 	mla	r0, r0, r4, ip
 80173b0:	f104 0e01 	add.w	lr, r4, #1
 80173b4:	3048      	adds	r0, #72	; 0x48
 80173b6:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 80173ba:	f002 f8b7 	bl	801952c <uxr_init_input_reliable_stream>
 80173be:	2200      	movs	r2, #0
 80173c0:	2102      	movs	r1, #2
 80173c2:	4620      	mov	r0, r4
 80173c4:	b004      	add	sp, #16
 80173c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80173ca:	f7ff bf03 	b.w	80171d4 <uxr_stream_id>
 80173ce:	bf00      	nop

080173d0 <uxr_get_output_best_effort_stream>:
 80173d0:	7c03      	ldrb	r3, [r0, #16]
 80173d2:	428b      	cmp	r3, r1
 80173d4:	bf8c      	ite	hi
 80173d6:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80173da:	2000      	movls	r0, #0
 80173dc:	4770      	bx	lr
 80173de:	bf00      	nop

080173e0 <uxr_get_output_reliable_stream>:
 80173e0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80173e4:	428b      	cmp	r3, r1
 80173e6:	d904      	bls.n	80173f2 <uxr_get_output_reliable_stream+0x12>
 80173e8:	2328      	movs	r3, #40	; 0x28
 80173ea:	fb03 0001 	mla	r0, r3, r1, r0
 80173ee:	3018      	adds	r0, #24
 80173f0:	4770      	bx	lr
 80173f2:	2000      	movs	r0, #0
 80173f4:	4770      	bx	lr
 80173f6:	bf00      	nop

080173f8 <uxr_get_input_best_effort_stream>:
 80173f8:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80173fc:	428b      	cmp	r3, r1
 80173fe:	d903      	bls.n	8017408 <uxr_get_input_best_effort_stream+0x10>
 8017400:	3121      	adds	r1, #33	; 0x21
 8017402:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8017406:	4770      	bx	lr
 8017408:	2000      	movs	r0, #0
 801740a:	4770      	bx	lr

0801740c <uxr_get_input_reliable_stream>:
 801740c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8017410:	428b      	cmp	r3, r1
 8017412:	d904      	bls.n	801741e <uxr_get_input_reliable_stream+0x12>
 8017414:	2318      	movs	r3, #24
 8017416:	fb03 0001 	mla	r0, r3, r1, r0
 801741a:	3048      	adds	r0, #72	; 0x48
 801741c:	4770      	bx	lr
 801741e:	2000      	movs	r0, #0
 8017420:	4770      	bx	lr
 8017422:	bf00      	nop

08017424 <uxr_output_streams_confirmed>:
 8017424:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8017428:	b183      	cbz	r3, 801744c <uxr_output_streams_confirmed+0x28>
 801742a:	b570      	push	{r4, r5, r6, lr}
 801742c:	4606      	mov	r6, r0
 801742e:	f100 0518 	add.w	r5, r0, #24
 8017432:	2400      	movs	r4, #0
 8017434:	e000      	b.n	8017438 <uxr_output_streams_confirmed+0x14>
 8017436:	b140      	cbz	r0, 801744a <uxr_output_streams_confirmed+0x26>
 8017438:	4628      	mov	r0, r5
 801743a:	3401      	adds	r4, #1
 801743c:	f002 fd4c 	bl	8019ed8 <uxr_is_output_up_to_date>
 8017440:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 8017444:	3528      	adds	r5, #40	; 0x28
 8017446:	42a3      	cmp	r3, r4
 8017448:	d8f5      	bhi.n	8017436 <uxr_output_streams_confirmed+0x12>
 801744a:	bd70      	pop	{r4, r5, r6, pc}
 801744c:	2001      	movs	r0, #1
 801744e:	4770      	bx	lr

08017450 <uxr_buffer_submessage_header>:
 8017450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017452:	460e      	mov	r6, r1
 8017454:	2104      	movs	r1, #4
 8017456:	4604      	mov	r4, r0
 8017458:	4615      	mov	r5, r2
 801745a:	461f      	mov	r7, r3
 801745c:	f7f7 fe20 	bl	800f0a0 <ucdr_align_to>
 8017460:	2301      	movs	r3, #1
 8017462:	4631      	mov	r1, r6
 8017464:	4620      	mov	r0, r4
 8017466:	ea47 0203 	orr.w	r2, r7, r3
 801746a:	7523      	strb	r3, [r4, #20]
 801746c:	462b      	mov	r3, r5
 801746e:	f000 fa29 	bl	80178c4 <uxr_serialize_submessage_header>
 8017472:	4620      	mov	r0, r4
 8017474:	f7f7 fe2a 	bl	800f0cc <ucdr_buffer_remaining>
 8017478:	42a8      	cmp	r0, r5
 801747a:	bf34      	ite	cc
 801747c:	2000      	movcc	r0, #0
 801747e:	2001      	movcs	r0, #1
 8017480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017482:	bf00      	nop

08017484 <uxr_read_submessage_header>:
 8017484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017488:	4604      	mov	r4, r0
 801748a:	460d      	mov	r5, r1
 801748c:	2104      	movs	r1, #4
 801748e:	4616      	mov	r6, r2
 8017490:	4698      	mov	r8, r3
 8017492:	f7f7 fe05 	bl	800f0a0 <ucdr_align_to>
 8017496:	4620      	mov	r0, r4
 8017498:	f7f7 fe18 	bl	800f0cc <ucdr_buffer_remaining>
 801749c:	2803      	cmp	r0, #3
 801749e:	bf8c      	ite	hi
 80174a0:	2701      	movhi	r7, #1
 80174a2:	2700      	movls	r7, #0
 80174a4:	d802      	bhi.n	80174ac <uxr_read_submessage_header+0x28>
 80174a6:	4638      	mov	r0, r7
 80174a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80174ac:	4633      	mov	r3, r6
 80174ae:	4642      	mov	r2, r8
 80174b0:	4620      	mov	r0, r4
 80174b2:	4629      	mov	r1, r5
 80174b4:	f000 fa1a 	bl	80178ec <uxr_deserialize_submessage_header>
 80174b8:	f898 3000 	ldrb.w	r3, [r8]
 80174bc:	4638      	mov	r0, r7
 80174be:	f003 0201 	and.w	r2, r3, #1
 80174c2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80174c6:	f888 3000 	strb.w	r3, [r8]
 80174ca:	7522      	strb	r2, [r4, #20]
 80174cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080174d0 <uxr_submessage_padding>:
 80174d0:	f010 0003 	ands.w	r0, r0, #3
 80174d4:	bf18      	it	ne
 80174d6:	f1c0 0004 	rsbne	r0, r0, #4
 80174da:	4770      	bx	lr

080174dc <uxr_millis>:
 80174dc:	b510      	push	{r4, lr}
 80174de:	b084      	sub	sp, #16
 80174e0:	2001      	movs	r0, #1
 80174e2:	4669      	mov	r1, sp
 80174e4:	f7ea ff6c 	bl	80023c0 <clock_gettime>
 80174e8:	4908      	ldr	r1, [pc, #32]	; (801750c <uxr_millis+0x30>)
 80174ea:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80174ee:	fba0 0301 	umull	r0, r3, r0, r1
 80174f2:	1900      	adds	r0, r0, r4
 80174f4:	fb01 3102 	mla	r1, r1, r2, r3
 80174f8:	4a05      	ldr	r2, [pc, #20]	; (8017510 <uxr_millis+0x34>)
 80174fa:	f04f 0300 	mov.w	r3, #0
 80174fe:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8017502:	f7e8 ff05 	bl	8000310 <__aeabi_ldivmod>
 8017506:	b004      	add	sp, #16
 8017508:	bd10      	pop	{r4, pc}
 801750a:	bf00      	nop
 801750c:	3b9aca00 	.word	0x3b9aca00
 8017510:	000f4240 	.word	0x000f4240

08017514 <uxr_nanos>:
 8017514:	b510      	push	{r4, lr}
 8017516:	b084      	sub	sp, #16
 8017518:	2001      	movs	r0, #1
 801751a:	4669      	mov	r1, sp
 801751c:	f7ea ff50 	bl	80023c0 <clock_gettime>
 8017520:	4a06      	ldr	r2, [pc, #24]	; (801753c <uxr_nanos+0x28>)
 8017522:	9800      	ldr	r0, [sp, #0]
 8017524:	9902      	ldr	r1, [sp, #8]
 8017526:	fba0 0302 	umull	r0, r3, r0, r2
 801752a:	9c01      	ldr	r4, [sp, #4]
 801752c:	1840      	adds	r0, r0, r1
 801752e:	fb02 3304 	mla	r3, r2, r4, r3
 8017532:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8017536:	b004      	add	sp, #16
 8017538:	bd10      	pop	{r4, pc}
 801753a:	bf00      	nop
 801753c:	3b9aca00 	.word	0x3b9aca00

08017540 <on_full_output_buffer_fragmented>:
 8017540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017544:	460c      	mov	r4, r1
 8017546:	b08a      	sub	sp, #40	; 0x28
 8017548:	4606      	mov	r6, r0
 801754a:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 801754e:	f104 0008 	add.w	r0, r4, #8
 8017552:	f7ff ff45 	bl	80173e0 <uxr_get_output_reliable_stream>
 8017556:	4605      	mov	r5, r0
 8017558:	f002 fcc8 	bl	8019eec <get_available_free_slots>
 801755c:	b968      	cbnz	r0, 801757a <on_full_output_buffer_fragmented+0x3a>
 801755e:	4620      	mov	r0, r4
 8017560:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 8017564:	4798      	blx	r3
 8017566:	b918      	cbnz	r0, 8017570 <on_full_output_buffer_fragmented+0x30>
 8017568:	2001      	movs	r0, #1
 801756a:	b00a      	add	sp, #40	; 0x28
 801756c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017570:	4628      	mov	r0, r5
 8017572:	f002 fcbb 	bl	8019eec <get_available_free_slots>
 8017576:	2800      	cmp	r0, #0
 8017578:	d0f6      	beq.n	8017568 <on_full_output_buffer_fragmented+0x28>
 801757a:	8929      	ldrh	r1, [r5, #8]
 801757c:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8017580:	89eb      	ldrh	r3, [r5, #14]
 8017582:	7b28      	ldrb	r0, [r5, #12]
 8017584:	686f      	ldr	r7, [r5, #4]
 8017586:	1a12      	subs	r2, r2, r0
 8017588:	fbb3 f0f1 	udiv	r0, r3, r1
 801758c:	fbb7 f7f1 	udiv	r7, r7, r1
 8017590:	fb01 3110 	mls	r1, r1, r0, r3
 8017594:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 8017598:	b289      	uxth	r1, r1
 801759a:	fb07 f101 	mul.w	r1, r7, r1
 801759e:	3f04      	subs	r7, #4
 80175a0:	443a      	add	r2, r7
 80175a2:	3104      	adds	r1, #4
 80175a4:	fa1f f882 	uxth.w	r8, r2
 80175a8:	463a      	mov	r2, r7
 80175aa:	eba3 0308 	sub.w	r3, r3, r8
 80175ae:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 80175b2:	682b      	ldr	r3, [r5, #0]
 80175b4:	4419      	add	r1, r3
 80175b6:	2300      	movs	r3, #0
 80175b8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80175bc:	9000      	str	r0, [sp, #0]
 80175be:	a802      	add	r0, sp, #8
 80175c0:	f7f7 fd40 	bl	800f044 <ucdr_init_buffer_origin_offset>
 80175c4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80175c8:	f102 0308 	add.w	r3, r2, #8
 80175cc:	42bb      	cmp	r3, r7
 80175ce:	d927      	bls.n	8017620 <on_full_output_buffer_fragmented+0xe0>
 80175d0:	4642      	mov	r2, r8
 80175d2:	2300      	movs	r3, #0
 80175d4:	210d      	movs	r1, #13
 80175d6:	a802      	add	r0, sp, #8
 80175d8:	f7ff ff3a 	bl	8017450 <uxr_buffer_submessage_header>
 80175dc:	8929      	ldrh	r1, [r5, #8]
 80175de:	89eb      	ldrh	r3, [r5, #14]
 80175e0:	686a      	ldr	r2, [r5, #4]
 80175e2:	fbb3 f0f1 	udiv	r0, r3, r1
 80175e6:	fbb2 f2f1 	udiv	r2, r2, r1
 80175ea:	fb01 3310 	mls	r3, r1, r0, r3
 80175ee:	b29b      	uxth	r3, r3
 80175f0:	fb02 f303 	mul.w	r3, r2, r3
 80175f4:	682a      	ldr	r2, [r5, #0]
 80175f6:	50d7      	str	r7, [r2, r3]
 80175f8:	2101      	movs	r1, #1
 80175fa:	89e8      	ldrh	r0, [r5, #14]
 80175fc:	f002 fc98 	bl	8019f30 <uxr_seq_num_add>
 8017600:	9904      	ldr	r1, [sp, #16]
 8017602:	9a03      	ldr	r2, [sp, #12]
 8017604:	81e8      	strh	r0, [r5, #14]
 8017606:	4630      	mov	r0, r6
 8017608:	1a52      	subs	r2, r2, r1
 801760a:	f7f7 fd2d 	bl	800f068 <ucdr_init_buffer>
 801760e:	4630      	mov	r0, r6
 8017610:	4622      	mov	r2, r4
 8017612:	490f      	ldr	r1, [pc, #60]	; (8017650 <on_full_output_buffer_fragmented+0x110>)
 8017614:	f7f7 fcfc 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 8017618:	2000      	movs	r0, #0
 801761a:	b00a      	add	sp, #40	; 0x28
 801761c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017620:	b292      	uxth	r2, r2
 8017622:	2302      	movs	r3, #2
 8017624:	210d      	movs	r1, #13
 8017626:	a802      	add	r0, sp, #8
 8017628:	f7ff ff12 	bl	8017450 <uxr_buffer_submessage_header>
 801762c:	8928      	ldrh	r0, [r5, #8]
 801762e:	89eb      	ldrh	r3, [r5, #14]
 8017630:	6869      	ldr	r1, [r5, #4]
 8017632:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 8017636:	fbb3 f7f0 	udiv	r7, r3, r0
 801763a:	fbb1 f1f0 	udiv	r1, r1, r0
 801763e:	fb00 3317 	mls	r3, r0, r7, r3
 8017642:	3208      	adds	r2, #8
 8017644:	b29b      	uxth	r3, r3
 8017646:	fb01 f303 	mul.w	r3, r1, r3
 801764a:	6829      	ldr	r1, [r5, #0]
 801764c:	50ca      	str	r2, [r1, r3]
 801764e:	e7d3      	b.n	80175f8 <on_full_output_buffer_fragmented+0xb8>
 8017650:	08017541 	.word	0x08017541

08017654 <uxr_prepare_output_stream>:
 8017654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017656:	b087      	sub	sp, #28
 8017658:	2707      	movs	r7, #7
 801765a:	2500      	movs	r5, #0
 801765c:	461c      	mov	r4, r3
 801765e:	4606      	mov	r6, r0
 8017660:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8017664:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017666:	e9cd 7500 	strd	r7, r5, [sp]
 801766a:	3204      	adds	r2, #4
 801766c:	f7fe ffc8 	bl	8016600 <uxr_prepare_stream_to_write_submessage>
 8017670:	f080 0201 	eor.w	r2, r0, #1
 8017674:	b2d2      	uxtb	r2, r2
 8017676:	75a2      	strb	r2, [r4, #22]
 8017678:	b112      	cbz	r2, 8017680 <uxr_prepare_output_stream+0x2c>
 801767a:	4628      	mov	r0, r5
 801767c:	b007      	add	sp, #28
 801767e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017680:	aa05      	add	r2, sp, #20
 8017682:	9902      	ldr	r1, [sp, #8]
 8017684:	4630      	mov	r0, r6
 8017686:	f7ff f8f7 	bl	8016878 <uxr_init_base_object_request>
 801768a:	a905      	add	r1, sp, #20
 801768c:	4605      	mov	r5, r0
 801768e:	4620      	mov	r0, r4
 8017690:	f000 fe7a 	bl	8018388 <uxr_serialize_WRITE_DATA_Payload_Data>
 8017694:	69a6      	ldr	r6, [r4, #24]
 8017696:	69e7      	ldr	r7, [r4, #28]
 8017698:	4620      	mov	r0, r4
 801769a:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801769e:	1a52      	subs	r2, r2, r1
 80176a0:	f7f7 fce2 	bl	800f068 <ucdr_init_buffer>
 80176a4:	4620      	mov	r0, r4
 80176a6:	463a      	mov	r2, r7
 80176a8:	4631      	mov	r1, r6
 80176aa:	f7f7 fcb1 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 80176ae:	4628      	mov	r0, r5
 80176b0:	b007      	add	sp, #28
 80176b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080176b4 <uxr_prepare_output_stream_fragmented>:
 80176b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176b8:	b091      	sub	sp, #68	; 0x44
 80176ba:	4605      	mov	r5, r0
 80176bc:	3008      	adds	r0, #8
 80176be:	461e      	mov	r6, r3
 80176c0:	9105      	str	r1, [sp, #20]
 80176c2:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80176c6:	9204      	str	r2, [sp, #16]
 80176c8:	f7ff fe8a 	bl	80173e0 <uxr_get_output_reliable_stream>
 80176cc:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80176d0:	2b01      	cmp	r3, #1
 80176d2:	f000 8093 	beq.w	80177fc <uxr_prepare_output_stream_fragmented+0x148>
 80176d6:	4604      	mov	r4, r0
 80176d8:	2800      	cmp	r0, #0
 80176da:	f000 808f 	beq.w	80177fc <uxr_prepare_output_stream_fragmented+0x148>
 80176de:	f002 fc05 	bl	8019eec <get_available_free_slots>
 80176e2:	2800      	cmp	r0, #0
 80176e4:	f000 8085 	beq.w	80177f2 <uxr_prepare_output_stream_fragmented+0x13e>
 80176e8:	8923      	ldrh	r3, [r4, #8]
 80176ea:	89e7      	ldrh	r7, [r4, #14]
 80176ec:	6862      	ldr	r2, [r4, #4]
 80176ee:	fbb7 f9f3 	udiv	r9, r7, r3
 80176f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80176f6:	fb03 7919 	mls	r9, r3, r9, r7
 80176fa:	6823      	ldr	r3, [r4, #0]
 80176fc:	f1a2 0b04 	sub.w	fp, r2, #4
 8017700:	9203      	str	r2, [sp, #12]
 8017702:	fa1f f989 	uxth.w	r9, r9
 8017706:	fb02 f909 	mul.w	r9, r2, r9
 801770a:	f109 0904 	add.w	r9, r9, #4
 801770e:	4499      	add	r9, r3
 8017710:	7b23      	ldrb	r3, [r4, #12]
 8017712:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8017716:	4543      	cmp	r3, r8
 8017718:	d37c      	bcc.n	8017814 <uxr_prepare_output_stream_fragmented+0x160>
 801771a:	f1ab 0a04 	sub.w	sl, fp, #4
 801771e:	465a      	mov	r2, fp
 8017720:	4649      	mov	r1, r9
 8017722:	a808      	add	r0, sp, #32
 8017724:	ebaa 0a03 	sub.w	sl, sl, r3
 8017728:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801772a:	f8cd 8000 	str.w	r8, [sp]
 801772e:	3308      	adds	r3, #8
 8017730:	fa1f fa8a 	uxth.w	sl, sl
 8017734:	9302      	str	r3, [sp, #8]
 8017736:	2300      	movs	r3, #0
 8017738:	f7f7 fc84 	bl	800f044 <ucdr_init_buffer_origin_offset>
 801773c:	9b02      	ldr	r3, [sp, #8]
 801773e:	4652      	mov	r2, sl
 8017740:	210d      	movs	r1, #13
 8017742:	455b      	cmp	r3, fp
 8017744:	bf34      	ite	cc
 8017746:	2302      	movcc	r3, #2
 8017748:	2300      	movcs	r3, #0
 801774a:	a808      	add	r0, sp, #32
 801774c:	f7ff fe80 	bl	8017450 <uxr_buffer_submessage_header>
 8017750:	8921      	ldrh	r1, [r4, #8]
 8017752:	6863      	ldr	r3, [r4, #4]
 8017754:	4638      	mov	r0, r7
 8017756:	fbb7 f2f1 	udiv	r2, r7, r1
 801775a:	fbb3 f3f1 	udiv	r3, r3, r1
 801775e:	fb01 7212 	mls	r2, r1, r2, r7
 8017762:	2101      	movs	r1, #1
 8017764:	b292      	uxth	r2, r2
 8017766:	fb02 f303 	mul.w	r3, r2, r3
 801776a:	6822      	ldr	r2, [r4, #0]
 801776c:	f842 b003 	str.w	fp, [r2, r3]
 8017770:	f002 fbde 	bl	8019f30 <uxr_seq_num_add>
 8017774:	9b03      	ldr	r3, [sp, #12]
 8017776:	f108 0104 	add.w	r1, r8, #4
 801777a:	4607      	mov	r7, r0
 801777c:	f1a3 0208 	sub.w	r2, r3, #8
 8017780:	4630      	mov	r0, r6
 8017782:	4449      	add	r1, r9
 8017784:	eba2 0208 	sub.w	r2, r2, r8
 8017788:	f7f7 fc6e 	bl	800f068 <ucdr_init_buffer>
 801778c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801778e:	2107      	movs	r1, #7
 8017790:	81e7      	strh	r7, [r4, #14]
 8017792:	1d1a      	adds	r2, r3, #4
 8017794:	2300      	movs	r3, #0
 8017796:	4630      	mov	r0, r6
 8017798:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 801779c:	bf28      	it	cs
 801779e:	461a      	movcs	r2, r3
 80177a0:	b292      	uxth	r2, r2
 80177a2:	f7ff fe55 	bl	8017450 <uxr_buffer_submessage_header>
 80177a6:	aa07      	add	r2, sp, #28
 80177a8:	9904      	ldr	r1, [sp, #16]
 80177aa:	4628      	mov	r0, r5
 80177ac:	f7ff f864 	bl	8016878 <uxr_init_base_object_request>
 80177b0:	4604      	mov	r4, r0
 80177b2:	b320      	cbz	r0, 80177fe <uxr_prepare_output_stream_fragmented+0x14a>
 80177b4:	a907      	add	r1, sp, #28
 80177b6:	4630      	mov	r0, r6
 80177b8:	f000 fde6 	bl	8018388 <uxr_serialize_WRITE_DATA_Payload_Data>
 80177bc:	4630      	mov	r0, r6
 80177be:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 80177c2:	1a52      	subs	r2, r2, r1
 80177c4:	f7f7 fc50 	bl	800f068 <ucdr_init_buffer>
 80177c8:	9b05      	ldr	r3, [sp, #20]
 80177ca:	9a02      	ldr	r2, [sp, #8]
 80177cc:	4630      	mov	r0, r6
 80177ce:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 80177d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80177d4:	f8c5 20c4 	str.w	r2, [r5, #196]	; 0xc4
 80177d8:	462a      	mov	r2, r5
 80177da:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 80177de:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80177e0:	4918      	ldr	r1, [pc, #96]	; (8017844 <uxr_prepare_output_stream_fragmented+0x190>)
 80177e2:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 80177e6:	f7f7 fc13 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 80177ea:	4620      	mov	r0, r4
 80177ec:	b011      	add	sp, #68	; 0x44
 80177ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177f2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80177f4:	4628      	mov	r0, r5
 80177f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80177f8:	4798      	blx	r3
 80177fa:	b920      	cbnz	r0, 8017806 <uxr_prepare_output_stream_fragmented+0x152>
 80177fc:	2400      	movs	r4, #0
 80177fe:	4620      	mov	r0, r4
 8017800:	b011      	add	sp, #68	; 0x44
 8017802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017806:	4620      	mov	r0, r4
 8017808:	f002 fb70 	bl	8019eec <get_available_free_slots>
 801780c:	2800      	cmp	r0, #0
 801780e:	f47f af6b 	bne.w	80176e8 <uxr_prepare_output_stream_fragmented+0x34>
 8017812:	e7f3      	b.n	80177fc <uxr_prepare_output_stream_fragmented+0x148>
 8017814:	4638      	mov	r0, r7
 8017816:	2101      	movs	r1, #1
 8017818:	f002 fb8a 	bl	8019f30 <uxr_seq_num_add>
 801781c:	8922      	ldrh	r2, [r4, #8]
 801781e:	6863      	ldr	r3, [r4, #4]
 8017820:	4607      	mov	r7, r0
 8017822:	fbb3 f9f2 	udiv	r9, r3, r2
 8017826:	fbb0 f3f2 	udiv	r3, r0, r2
 801782a:	fb02 0313 	mls	r3, r2, r3, r0
 801782e:	b29b      	uxth	r3, r3
 8017830:	fb03 f909 	mul.w	r9, r3, r9
 8017834:	6823      	ldr	r3, [r4, #0]
 8017836:	f109 0904 	add.w	r9, r9, #4
 801783a:	4499      	add	r9, r3
 801783c:	7b23      	ldrb	r3, [r4, #12]
 801783e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8017842:	e76a      	b.n	801771a <uxr_prepare_output_stream_fragmented+0x66>
 8017844:	08017541 	.word	0x08017541

08017848 <uxr_serialize_message_header>:
 8017848:	b5f0      	push	{r4, r5, r6, r7, lr}
 801784a:	4616      	mov	r6, r2
 801784c:	b083      	sub	sp, #12
 801784e:	4604      	mov	r4, r0
 8017850:	460d      	mov	r5, r1
 8017852:	9301      	str	r3, [sp, #4]
 8017854:	9f08      	ldr	r7, [sp, #32]
 8017856:	f7f6 f86f 	bl	800d938 <ucdr_serialize_uint8_t>
 801785a:	4631      	mov	r1, r6
 801785c:	4620      	mov	r0, r4
 801785e:	f7f6 f86b 	bl	800d938 <ucdr_serialize_uint8_t>
 8017862:	9a01      	ldr	r2, [sp, #4]
 8017864:	2101      	movs	r1, #1
 8017866:	4620      	mov	r0, r4
 8017868:	f7f6 f912 	bl	800da90 <ucdr_serialize_endian_uint16_t>
 801786c:	062b      	lsls	r3, r5, #24
 801786e:	d501      	bpl.n	8017874 <uxr_serialize_message_header+0x2c>
 8017870:	b003      	add	sp, #12
 8017872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017874:	2204      	movs	r2, #4
 8017876:	4639      	mov	r1, r7
 8017878:	4620      	mov	r0, r4
 801787a:	b003      	add	sp, #12
 801787c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017880:	f7f5 beb4 	b.w	800d5ec <ucdr_serialize_array_uint8_t>

08017884 <uxr_deserialize_message_header>:
 8017884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017886:	4616      	mov	r6, r2
 8017888:	b083      	sub	sp, #12
 801788a:	4604      	mov	r4, r0
 801788c:	460d      	mov	r5, r1
 801788e:	9301      	str	r3, [sp, #4]
 8017890:	9f08      	ldr	r7, [sp, #32]
 8017892:	f7f6 f867 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017896:	4631      	mov	r1, r6
 8017898:	4620      	mov	r0, r4
 801789a:	f7f6 f863 	bl	800d964 <ucdr_deserialize_uint8_t>
 801789e:	9a01      	ldr	r2, [sp, #4]
 80178a0:	2101      	movs	r1, #1
 80178a2:	4620      	mov	r0, r4
 80178a4:	f7f6 f9e8 	bl	800dc78 <ucdr_deserialize_endian_uint16_t>
 80178a8:	f995 3000 	ldrsb.w	r3, [r5]
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	da01      	bge.n	80178b4 <uxr_deserialize_message_header+0x30>
 80178b0:	b003      	add	sp, #12
 80178b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80178b4:	2204      	movs	r2, #4
 80178b6:	4639      	mov	r1, r7
 80178b8:	4620      	mov	r0, r4
 80178ba:	b003      	add	sp, #12
 80178bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80178c0:	f7f5 bef8 	b.w	800d6b4 <ucdr_deserialize_array_uint8_t>

080178c4 <uxr_serialize_submessage_header>:
 80178c4:	b530      	push	{r4, r5, lr}
 80178c6:	4615      	mov	r5, r2
 80178c8:	b083      	sub	sp, #12
 80178ca:	4604      	mov	r4, r0
 80178cc:	9301      	str	r3, [sp, #4]
 80178ce:	f7f6 f833 	bl	800d938 <ucdr_serialize_uint8_t>
 80178d2:	4629      	mov	r1, r5
 80178d4:	4620      	mov	r0, r4
 80178d6:	f7f6 f82f 	bl	800d938 <ucdr_serialize_uint8_t>
 80178da:	9a01      	ldr	r2, [sp, #4]
 80178dc:	2101      	movs	r1, #1
 80178de:	4620      	mov	r0, r4
 80178e0:	b003      	add	sp, #12
 80178e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80178e6:	f7f6 b8d3 	b.w	800da90 <ucdr_serialize_endian_uint16_t>
 80178ea:	bf00      	nop

080178ec <uxr_deserialize_submessage_header>:
 80178ec:	b530      	push	{r4, r5, lr}
 80178ee:	4615      	mov	r5, r2
 80178f0:	b083      	sub	sp, #12
 80178f2:	4604      	mov	r4, r0
 80178f4:	9301      	str	r3, [sp, #4]
 80178f6:	f7f6 f835 	bl	800d964 <ucdr_deserialize_uint8_t>
 80178fa:	4629      	mov	r1, r5
 80178fc:	4620      	mov	r0, r4
 80178fe:	f7f6 f831 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017902:	9a01      	ldr	r2, [sp, #4]
 8017904:	2101      	movs	r1, #1
 8017906:	4620      	mov	r0, r4
 8017908:	b003      	add	sp, #12
 801790a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801790e:	f7f6 b9b3 	b.w	800dc78 <ucdr_deserialize_endian_uint16_t>
 8017912:	bf00      	nop

08017914 <uxr_serialize_CLIENT_Representation>:
 8017914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017918:	2204      	movs	r2, #4
 801791a:	460e      	mov	r6, r1
 801791c:	4605      	mov	r5, r0
 801791e:	f7f5 fe65 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017922:	4607      	mov	r7, r0
 8017924:	2202      	movs	r2, #2
 8017926:	1d31      	adds	r1, r6, #4
 8017928:	4628      	mov	r0, r5
 801792a:	f7f5 fe5f 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 801792e:	4038      	ands	r0, r7
 8017930:	2202      	movs	r2, #2
 8017932:	1db1      	adds	r1, r6, #6
 8017934:	b2c7      	uxtb	r7, r0
 8017936:	4628      	mov	r0, r5
 8017938:	f7f5 fe58 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 801793c:	2204      	movs	r2, #4
 801793e:	4007      	ands	r7, r0
 8017940:	f106 0108 	add.w	r1, r6, #8
 8017944:	4628      	mov	r0, r5
 8017946:	f7f5 fe51 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 801794a:	4007      	ands	r7, r0
 801794c:	7b31      	ldrb	r1, [r6, #12]
 801794e:	4628      	mov	r0, r5
 8017950:	f7f5 fff2 	bl	800d938 <ucdr_serialize_uint8_t>
 8017954:	7b71      	ldrb	r1, [r6, #13]
 8017956:	4007      	ands	r7, r0
 8017958:	4628      	mov	r0, r5
 801795a:	f7f5 ffbf 	bl	800d8dc <ucdr_serialize_bool>
 801795e:	7b73      	ldrb	r3, [r6, #13]
 8017960:	ea07 0800 	and.w	r8, r7, r0
 8017964:	b93b      	cbnz	r3, 8017976 <uxr_serialize_CLIENT_Representation+0x62>
 8017966:	8bb1      	ldrh	r1, [r6, #28]
 8017968:	4628      	mov	r0, r5
 801796a:	f7f6 f811 	bl	800d990 <ucdr_serialize_uint16_t>
 801796e:	ea08 0000 	and.w	r0, r8, r0
 8017972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017976:	6931      	ldr	r1, [r6, #16]
 8017978:	4628      	mov	r0, r5
 801797a:	f7f6 f9f3 	bl	800dd64 <ucdr_serialize_uint32_t>
 801797e:	6933      	ldr	r3, [r6, #16]
 8017980:	b1e3      	cbz	r3, 80179bc <uxr_serialize_CLIENT_Representation+0xa8>
 8017982:	b1c0      	cbz	r0, 80179b6 <uxr_serialize_CLIENT_Representation+0xa2>
 8017984:	4637      	mov	r7, r6
 8017986:	f04f 0900 	mov.w	r9, #0
 801798a:	e000      	b.n	801798e <uxr_serialize_CLIENT_Representation+0x7a>
 801798c:	b19c      	cbz	r4, 80179b6 <uxr_serialize_CLIENT_Representation+0xa2>
 801798e:	6979      	ldr	r1, [r7, #20]
 8017990:	4628      	mov	r0, r5
 8017992:	f001 fd69 	bl	8019468 <ucdr_serialize_string>
 8017996:	69b9      	ldr	r1, [r7, #24]
 8017998:	4604      	mov	r4, r0
 801799a:	4628      	mov	r0, r5
 801799c:	f001 fd64 	bl	8019468 <ucdr_serialize_string>
 80179a0:	f109 0901 	add.w	r9, r9, #1
 80179a4:	6933      	ldr	r3, [r6, #16]
 80179a6:	4004      	ands	r4, r0
 80179a8:	3708      	adds	r7, #8
 80179aa:	4599      	cmp	r9, r3
 80179ac:	b2e4      	uxtb	r4, r4
 80179ae:	d3ed      	bcc.n	801798c <uxr_serialize_CLIENT_Representation+0x78>
 80179b0:	ea08 0804 	and.w	r8, r8, r4
 80179b4:	e7d7      	b.n	8017966 <uxr_serialize_CLIENT_Representation+0x52>
 80179b6:	f04f 0800 	mov.w	r8, #0
 80179ba:	e7d4      	b.n	8017966 <uxr_serialize_CLIENT_Representation+0x52>
 80179bc:	ea08 0800 	and.w	r8, r8, r0
 80179c0:	e7d1      	b.n	8017966 <uxr_serialize_CLIENT_Representation+0x52>
 80179c2:	bf00      	nop

080179c4 <uxr_deserialize_CLIENT_Representation>:
 80179c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80179c8:	2204      	movs	r2, #4
 80179ca:	460c      	mov	r4, r1
 80179cc:	4605      	mov	r5, r0
 80179ce:	f7f5 fe71 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80179d2:	4607      	mov	r7, r0
 80179d4:	2202      	movs	r2, #2
 80179d6:	1d21      	adds	r1, r4, #4
 80179d8:	4628      	mov	r0, r5
 80179da:	f7f5 fe6b 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80179de:	4038      	ands	r0, r7
 80179e0:	2202      	movs	r2, #2
 80179e2:	1da1      	adds	r1, r4, #6
 80179e4:	b2c6      	uxtb	r6, r0
 80179e6:	4628      	mov	r0, r5
 80179e8:	f7f5 fe64 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80179ec:	2204      	movs	r2, #4
 80179ee:	4006      	ands	r6, r0
 80179f0:	f104 0108 	add.w	r1, r4, #8
 80179f4:	4628      	mov	r0, r5
 80179f6:	f7f5 fe5d 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80179fa:	4006      	ands	r6, r0
 80179fc:	f104 010c 	add.w	r1, r4, #12
 8017a00:	4628      	mov	r0, r5
 8017a02:	f7f5 ffaf 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017a06:	f104 010d 	add.w	r1, r4, #13
 8017a0a:	ea06 0700 	and.w	r7, r6, r0
 8017a0e:	4628      	mov	r0, r5
 8017a10:	f7f5 ff7a 	bl	800d908 <ucdr_deserialize_bool>
 8017a14:	7b63      	ldrb	r3, [r4, #13]
 8017a16:	4007      	ands	r7, r0
 8017a18:	b93b      	cbnz	r3, 8017a2a <uxr_deserialize_CLIENT_Representation+0x66>
 8017a1a:	f104 011c 	add.w	r1, r4, #28
 8017a1e:	4628      	mov	r0, r5
 8017a20:	f7f6 f8b6 	bl	800db90 <ucdr_deserialize_uint16_t>
 8017a24:	4038      	ands	r0, r7
 8017a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017a2a:	f104 0110 	add.w	r1, r4, #16
 8017a2e:	4628      	mov	r0, r5
 8017a30:	f7f6 fac8 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 8017a34:	6923      	ldr	r3, [r4, #16]
 8017a36:	2b01      	cmp	r3, #1
 8017a38:	d903      	bls.n	8017a42 <uxr_deserialize_CLIENT_Representation+0x7e>
 8017a3a:	2301      	movs	r3, #1
 8017a3c:	2700      	movs	r7, #0
 8017a3e:	75ab      	strb	r3, [r5, #22]
 8017a40:	e7eb      	b.n	8017a1a <uxr_deserialize_CLIENT_Representation+0x56>
 8017a42:	b30b      	cbz	r3, 8017a88 <uxr_deserialize_CLIENT_Representation+0xc4>
 8017a44:	b1f0      	cbz	r0, 8017a84 <uxr_deserialize_CLIENT_Representation+0xc0>
 8017a46:	46a0      	mov	r8, r4
 8017a48:	f04f 0900 	mov.w	r9, #0
 8017a4c:	e000      	b.n	8017a50 <uxr_deserialize_CLIENT_Representation+0x8c>
 8017a4e:	b1ce      	cbz	r6, 8017a84 <uxr_deserialize_CLIENT_Representation+0xc0>
 8017a50:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8017a54:	f108 0808 	add.w	r8, r8, #8
 8017a58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017a5c:	4628      	mov	r0, r5
 8017a5e:	f001 fd13 	bl	8019488 <ucdr_deserialize_string>
 8017a62:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8017a66:	4606      	mov	r6, r0
 8017a68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017a6c:	4628      	mov	r0, r5
 8017a6e:	f109 0901 	add.w	r9, r9, #1
 8017a72:	f001 fd09 	bl	8019488 <ucdr_deserialize_string>
 8017a76:	6923      	ldr	r3, [r4, #16]
 8017a78:	4006      	ands	r6, r0
 8017a7a:	4599      	cmp	r9, r3
 8017a7c:	b2f6      	uxtb	r6, r6
 8017a7e:	d3e6      	bcc.n	8017a4e <uxr_deserialize_CLIENT_Representation+0x8a>
 8017a80:	4037      	ands	r7, r6
 8017a82:	e7ca      	b.n	8017a1a <uxr_deserialize_CLIENT_Representation+0x56>
 8017a84:	2700      	movs	r7, #0
 8017a86:	e7c8      	b.n	8017a1a <uxr_deserialize_CLIENT_Representation+0x56>
 8017a88:	4007      	ands	r7, r0
 8017a8a:	e7c6      	b.n	8017a1a <uxr_deserialize_CLIENT_Representation+0x56>

08017a8c <uxr_serialize_AGENT_Representation>:
 8017a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017a90:	2204      	movs	r2, #4
 8017a92:	460f      	mov	r7, r1
 8017a94:	4605      	mov	r5, r0
 8017a96:	f7f5 fda9 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017a9a:	4604      	mov	r4, r0
 8017a9c:	2202      	movs	r2, #2
 8017a9e:	1d39      	adds	r1, r7, #4
 8017aa0:	4628      	mov	r0, r5
 8017aa2:	f7f5 fda3 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017aa6:	4020      	ands	r0, r4
 8017aa8:	2202      	movs	r2, #2
 8017aaa:	1db9      	adds	r1, r7, #6
 8017aac:	b2c4      	uxtb	r4, r0
 8017aae:	4628      	mov	r0, r5
 8017ab0:	f7f5 fd9c 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017ab4:	7a39      	ldrb	r1, [r7, #8]
 8017ab6:	4004      	ands	r4, r0
 8017ab8:	4628      	mov	r0, r5
 8017aba:	f7f5 ff0f 	bl	800d8dc <ucdr_serialize_bool>
 8017abe:	7a3b      	ldrb	r3, [r7, #8]
 8017ac0:	ea00 0804 	and.w	r8, r0, r4
 8017ac4:	b913      	cbnz	r3, 8017acc <uxr_serialize_AGENT_Representation+0x40>
 8017ac6:	4640      	mov	r0, r8
 8017ac8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017acc:	68f9      	ldr	r1, [r7, #12]
 8017ace:	4628      	mov	r0, r5
 8017ad0:	f7f6 f948 	bl	800dd64 <ucdr_serialize_uint32_t>
 8017ad4:	68fb      	ldr	r3, [r7, #12]
 8017ad6:	b303      	cbz	r3, 8017b1a <uxr_serialize_AGENT_Representation+0x8e>
 8017ad8:	b1d0      	cbz	r0, 8017b10 <uxr_serialize_AGENT_Representation+0x84>
 8017ada:	463e      	mov	r6, r7
 8017adc:	f04f 0900 	mov.w	r9, #0
 8017ae0:	e000      	b.n	8017ae4 <uxr_serialize_AGENT_Representation+0x58>
 8017ae2:	b1ac      	cbz	r4, 8017b10 <uxr_serialize_AGENT_Representation+0x84>
 8017ae4:	6931      	ldr	r1, [r6, #16]
 8017ae6:	4628      	mov	r0, r5
 8017ae8:	f001 fcbe 	bl	8019468 <ucdr_serialize_string>
 8017aec:	6971      	ldr	r1, [r6, #20]
 8017aee:	4604      	mov	r4, r0
 8017af0:	4628      	mov	r0, r5
 8017af2:	f001 fcb9 	bl	8019468 <ucdr_serialize_string>
 8017af6:	f109 0901 	add.w	r9, r9, #1
 8017afa:	68fb      	ldr	r3, [r7, #12]
 8017afc:	4004      	ands	r4, r0
 8017afe:	3608      	adds	r6, #8
 8017b00:	4599      	cmp	r9, r3
 8017b02:	b2e4      	uxtb	r4, r4
 8017b04:	d3ed      	bcc.n	8017ae2 <uxr_serialize_AGENT_Representation+0x56>
 8017b06:	ea08 0804 	and.w	r8, r8, r4
 8017b0a:	4640      	mov	r0, r8
 8017b0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017b10:	f04f 0800 	mov.w	r8, #0
 8017b14:	4640      	mov	r0, r8
 8017b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017b1a:	ea08 0800 	and.w	r8, r8, r0
 8017b1e:	e7d2      	b.n	8017ac6 <uxr_serialize_AGENT_Representation+0x3a>

08017b20 <uxr_serialize_DATAWRITER_Representation>:
 8017b20:	b570      	push	{r4, r5, r6, lr}
 8017b22:	460d      	mov	r5, r1
 8017b24:	7809      	ldrb	r1, [r1, #0]
 8017b26:	4606      	mov	r6, r0
 8017b28:	f7f5 ff06 	bl	800d938 <ucdr_serialize_uint8_t>
 8017b2c:	4604      	mov	r4, r0
 8017b2e:	b130      	cbz	r0, 8017b3e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8017b30:	782b      	ldrb	r3, [r5, #0]
 8017b32:	2b02      	cmp	r3, #2
 8017b34:	d00c      	beq.n	8017b50 <uxr_serialize_DATAWRITER_Representation+0x30>
 8017b36:	2b03      	cmp	r3, #3
 8017b38:	d010      	beq.n	8017b5c <uxr_serialize_DATAWRITER_Representation+0x3c>
 8017b3a:	2b01      	cmp	r3, #1
 8017b3c:	d008      	beq.n	8017b50 <uxr_serialize_DATAWRITER_Representation+0x30>
 8017b3e:	2202      	movs	r2, #2
 8017b40:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8017b44:	4630      	mov	r0, r6
 8017b46:	f7f5 fd51 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017b4a:	4020      	ands	r0, r4
 8017b4c:	b2c0      	uxtb	r0, r0
 8017b4e:	bd70      	pop	{r4, r5, r6, pc}
 8017b50:	6869      	ldr	r1, [r5, #4]
 8017b52:	4630      	mov	r0, r6
 8017b54:	f001 fc88 	bl	8019468 <ucdr_serialize_string>
 8017b58:	4604      	mov	r4, r0
 8017b5a:	e7f0      	b.n	8017b3e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8017b5c:	4629      	mov	r1, r5
 8017b5e:	4630      	mov	r0, r6
 8017b60:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8017b64:	3104      	adds	r1, #4
 8017b66:	f7f7 fb1f 	bl	800f1a8 <ucdr_serialize_sequence_uint8_t>
 8017b6a:	4604      	mov	r4, r0
 8017b6c:	e7e7      	b.n	8017b3e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8017b6e:	bf00      	nop

08017b70 <uxr_serialize_ObjectVariant.part.0>:
 8017b70:	b570      	push	{r4, r5, r6, lr}
 8017b72:	780b      	ldrb	r3, [r1, #0]
 8017b74:	460c      	mov	r4, r1
 8017b76:	4605      	mov	r5, r0
 8017b78:	3b01      	subs	r3, #1
 8017b7a:	2b0d      	cmp	r3, #13
 8017b7c:	d854      	bhi.n	8017c28 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8017b7e:	e8df f003 	tbb	[pc, r3]
 8017b82:	0730      	.short	0x0730
 8017b84:	07071b1b 	.word	0x07071b1b
 8017b88:	0c530707 	.word	0x0c530707
 8017b8c:	494e0c0c 	.word	0x494e0c0c
 8017b90:	3104      	adds	r1, #4
 8017b92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017b96:	f7ff bfc3 	b.w	8017b20 <uxr_serialize_DATAWRITER_Representation>
 8017b9a:	7909      	ldrb	r1, [r1, #4]
 8017b9c:	f7f5 fecc 	bl	800d938 <ucdr_serialize_uint8_t>
 8017ba0:	b1e8      	cbz	r0, 8017bde <uxr_serialize_ObjectVariant.part.0+0x6e>
 8017ba2:	7923      	ldrb	r3, [r4, #4]
 8017ba4:	2b01      	cmp	r3, #1
 8017ba6:	d001      	beq.n	8017bac <uxr_serialize_ObjectVariant.part.0+0x3c>
 8017ba8:	2b02      	cmp	r3, #2
 8017baa:	d13d      	bne.n	8017c28 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8017bac:	68a1      	ldr	r1, [r4, #8]
 8017bae:	4628      	mov	r0, r5
 8017bb0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017bb4:	f001 bc58 	b.w	8019468 <ucdr_serialize_string>
 8017bb8:	7909      	ldrb	r1, [r1, #4]
 8017bba:	f7f5 febd 	bl	800d938 <ucdr_serialize_uint8_t>
 8017bbe:	4606      	mov	r6, r0
 8017bc0:	b120      	cbz	r0, 8017bcc <uxr_serialize_ObjectVariant.part.0+0x5c>
 8017bc2:	7923      	ldrb	r3, [r4, #4]
 8017bc4:	2b02      	cmp	r3, #2
 8017bc6:	d039      	beq.n	8017c3c <uxr_serialize_ObjectVariant.part.0+0xcc>
 8017bc8:	2b03      	cmp	r3, #3
 8017bca:	d02f      	beq.n	8017c2c <uxr_serialize_ObjectVariant.part.0+0xbc>
 8017bcc:	2202      	movs	r2, #2
 8017bce:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8017bd2:	4628      	mov	r0, r5
 8017bd4:	f7f5 fd0a 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017bd8:	4030      	ands	r0, r6
 8017bda:	b2c0      	uxtb	r0, r0
 8017bdc:	bd70      	pop	{r4, r5, r6, pc}
 8017bde:	2000      	movs	r0, #0
 8017be0:	bd70      	pop	{r4, r5, r6, pc}
 8017be2:	7909      	ldrb	r1, [r1, #4]
 8017be4:	f7f5 fea8 	bl	800d938 <ucdr_serialize_uint8_t>
 8017be8:	4606      	mov	r6, r0
 8017bea:	b158      	cbz	r0, 8017c04 <uxr_serialize_ObjectVariant.part.0+0x94>
 8017bec:	7923      	ldrb	r3, [r4, #4]
 8017bee:	2b02      	cmp	r3, #2
 8017bf0:	d003      	beq.n	8017bfa <uxr_serialize_ObjectVariant.part.0+0x8a>
 8017bf2:	2b03      	cmp	r3, #3
 8017bf4:	d028      	beq.n	8017c48 <uxr_serialize_ObjectVariant.part.0+0xd8>
 8017bf6:	2b01      	cmp	r3, #1
 8017bf8:	d104      	bne.n	8017c04 <uxr_serialize_ObjectVariant.part.0+0x94>
 8017bfa:	68a1      	ldr	r1, [r4, #8]
 8017bfc:	4628      	mov	r0, r5
 8017bfe:	f001 fc33 	bl	8019468 <ucdr_serialize_string>
 8017c02:	4606      	mov	r6, r0
 8017c04:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 8017c08:	4628      	mov	r0, r5
 8017c0a:	f7f6 fbd1 	bl	800e3b0 <ucdr_serialize_int16_t>
 8017c0e:	4030      	ands	r0, r6
 8017c10:	b2c0      	uxtb	r0, r0
 8017c12:	bd70      	pop	{r4, r5, r6, pc}
 8017c14:	3104      	adds	r1, #4
 8017c16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017c1a:	f7ff be7b 	b.w	8017914 <uxr_serialize_CLIENT_Representation>
 8017c1e:	3104      	adds	r1, #4
 8017c20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017c24:	f7ff bf32 	b.w	8017a8c <uxr_serialize_AGENT_Representation>
 8017c28:	2001      	movs	r0, #1
 8017c2a:	bd70      	pop	{r4, r5, r6, pc}
 8017c2c:	68a2      	ldr	r2, [r4, #8]
 8017c2e:	f104 010c 	add.w	r1, r4, #12
 8017c32:	4628      	mov	r0, r5
 8017c34:	f7f7 fab8 	bl	800f1a8 <ucdr_serialize_sequence_uint8_t>
 8017c38:	4606      	mov	r6, r0
 8017c3a:	e7c7      	b.n	8017bcc <uxr_serialize_ObjectVariant.part.0+0x5c>
 8017c3c:	68a1      	ldr	r1, [r4, #8]
 8017c3e:	4628      	mov	r0, r5
 8017c40:	f001 fc12 	bl	8019468 <ucdr_serialize_string>
 8017c44:	4606      	mov	r6, r0
 8017c46:	e7c1      	b.n	8017bcc <uxr_serialize_ObjectVariant.part.0+0x5c>
 8017c48:	68a2      	ldr	r2, [r4, #8]
 8017c4a:	f104 010c 	add.w	r1, r4, #12
 8017c4e:	4628      	mov	r0, r5
 8017c50:	f7f7 faaa 	bl	800f1a8 <ucdr_serialize_sequence_uint8_t>
 8017c54:	4606      	mov	r6, r0
 8017c56:	e7d5      	b.n	8017c04 <uxr_serialize_ObjectVariant.part.0+0x94>

08017c58 <uxr_deserialize_DATAWRITER_Representation>:
 8017c58:	b570      	push	{r4, r5, r6, lr}
 8017c5a:	4606      	mov	r6, r0
 8017c5c:	460d      	mov	r5, r1
 8017c5e:	f7f5 fe81 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017c62:	4604      	mov	r4, r0
 8017c64:	b130      	cbz	r0, 8017c74 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8017c66:	782b      	ldrb	r3, [r5, #0]
 8017c68:	2b02      	cmp	r3, #2
 8017c6a:	d00c      	beq.n	8017c86 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8017c6c:	2b03      	cmp	r3, #3
 8017c6e:	d012      	beq.n	8017c96 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8017c70:	2b01      	cmp	r3, #1
 8017c72:	d008      	beq.n	8017c86 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8017c74:	2202      	movs	r2, #2
 8017c76:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8017c7a:	4630      	mov	r0, r6
 8017c7c:	f7f5 fd1a 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8017c80:	4020      	ands	r0, r4
 8017c82:	b2c0      	uxtb	r0, r0
 8017c84:	bd70      	pop	{r4, r5, r6, pc}
 8017c86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017c8a:	6869      	ldr	r1, [r5, #4]
 8017c8c:	4630      	mov	r0, r6
 8017c8e:	f001 fbfb 	bl	8019488 <ucdr_deserialize_string>
 8017c92:	4604      	mov	r4, r0
 8017c94:	e7ee      	b.n	8017c74 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8017c96:	1d2b      	adds	r3, r5, #4
 8017c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017c9c:	f105 0108 	add.w	r1, r5, #8
 8017ca0:	4630      	mov	r0, r6
 8017ca2:	f7f7 fa93 	bl	800f1cc <ucdr_deserialize_sequence_uint8_t>
 8017ca6:	4604      	mov	r4, r0
 8017ca8:	e7e4      	b.n	8017c74 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8017caa:	bf00      	nop

08017cac <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8017cac:	b570      	push	{r4, r5, r6, lr}
 8017cae:	460d      	mov	r5, r1
 8017cb0:	7809      	ldrb	r1, [r1, #0]
 8017cb2:	4606      	mov	r6, r0
 8017cb4:	f7f5 fe12 	bl	800d8dc <ucdr_serialize_bool>
 8017cb8:	782b      	ldrb	r3, [r5, #0]
 8017cba:	4604      	mov	r4, r0
 8017cbc:	b94b      	cbnz	r3, 8017cd2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8017cbe:	7a29      	ldrb	r1, [r5, #8]
 8017cc0:	4630      	mov	r0, r6
 8017cc2:	f7f5 fe0b 	bl	800d8dc <ucdr_serialize_bool>
 8017cc6:	7a2b      	ldrb	r3, [r5, #8]
 8017cc8:	4004      	ands	r4, r0
 8017cca:	b2e4      	uxtb	r4, r4
 8017ccc:	b943      	cbnz	r3, 8017ce0 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8017cce:	4620      	mov	r0, r4
 8017cd0:	bd70      	pop	{r4, r5, r6, pc}
 8017cd2:	6869      	ldr	r1, [r5, #4]
 8017cd4:	4630      	mov	r0, r6
 8017cd6:	f001 fbc7 	bl	8019468 <ucdr_serialize_string>
 8017cda:	4004      	ands	r4, r0
 8017cdc:	b2e4      	uxtb	r4, r4
 8017cde:	e7ee      	b.n	8017cbe <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8017ce0:	68e9      	ldr	r1, [r5, #12]
 8017ce2:	4630      	mov	r0, r6
 8017ce4:	f001 fbc0 	bl	8019468 <ucdr_serialize_string>
 8017ce8:	4004      	ands	r4, r0
 8017cea:	4620      	mov	r0, r4
 8017cec:	bd70      	pop	{r4, r5, r6, pc}
 8017cee:	bf00      	nop

08017cf0 <uxr_serialize_OBJK_Replier_Binary>:
 8017cf0:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 8017cf4:	460f      	mov	r7, r1
 8017cf6:	4680      	mov	r8, r0
 8017cf8:	6809      	ldr	r1, [r1, #0]
 8017cfa:	f001 fbb5 	bl	8019468 <ucdr_serialize_string>
 8017cfe:	4605      	mov	r5, r0
 8017d00:	6879      	ldr	r1, [r7, #4]
 8017d02:	4640      	mov	r0, r8
 8017d04:	f001 fbb0 	bl	8019468 <ucdr_serialize_string>
 8017d08:	4005      	ands	r5, r0
 8017d0a:	68b9      	ldr	r1, [r7, #8]
 8017d0c:	4640      	mov	r0, r8
 8017d0e:	b2ec      	uxtb	r4, r5
 8017d10:	f001 fbaa 	bl	8019468 <ucdr_serialize_string>
 8017d14:	7b39      	ldrb	r1, [r7, #12]
 8017d16:	4004      	ands	r4, r0
 8017d18:	4640      	mov	r0, r8
 8017d1a:	f7f5 fddf 	bl	800d8dc <ucdr_serialize_bool>
 8017d1e:	7b3b      	ldrb	r3, [r7, #12]
 8017d20:	4004      	ands	r4, r0
 8017d22:	b94b      	cbnz	r3, 8017d38 <uxr_serialize_OBJK_Replier_Binary+0x48>
 8017d24:	7d39      	ldrb	r1, [r7, #20]
 8017d26:	4640      	mov	r0, r8
 8017d28:	f7f5 fdd8 	bl	800d8dc <ucdr_serialize_bool>
 8017d2c:	7d3b      	ldrb	r3, [r7, #20]
 8017d2e:	4004      	ands	r4, r0
 8017d30:	b943      	cbnz	r3, 8017d44 <uxr_serialize_OBJK_Replier_Binary+0x54>
 8017d32:	4620      	mov	r0, r4
 8017d34:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 8017d38:	6939      	ldr	r1, [r7, #16]
 8017d3a:	4640      	mov	r0, r8
 8017d3c:	f001 fb94 	bl	8019468 <ucdr_serialize_string>
 8017d40:	4004      	ands	r4, r0
 8017d42:	e7ef      	b.n	8017d24 <uxr_serialize_OBJK_Replier_Binary+0x34>
 8017d44:	69b9      	ldr	r1, [r7, #24]
 8017d46:	4640      	mov	r0, r8
 8017d48:	f001 fb8e 	bl	8019468 <ucdr_serialize_string>
 8017d4c:	4004      	ands	r4, r0
 8017d4e:	b2e4      	uxtb	r4, r4
 8017d50:	4620      	mov	r0, r4
 8017d52:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 8017d56:	bf00      	nop

08017d58 <uxr_deserialize_ObjectVariant>:
 8017d58:	b570      	push	{r4, r5, r6, lr}
 8017d5a:	4605      	mov	r5, r0
 8017d5c:	460e      	mov	r6, r1
 8017d5e:	f7f5 fe01 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017d62:	b168      	cbz	r0, 8017d80 <uxr_deserialize_ObjectVariant+0x28>
 8017d64:	7833      	ldrb	r3, [r6, #0]
 8017d66:	4604      	mov	r4, r0
 8017d68:	3b01      	subs	r3, #1
 8017d6a:	2b0d      	cmp	r3, #13
 8017d6c:	d809      	bhi.n	8017d82 <uxr_deserialize_ObjectVariant+0x2a>
 8017d6e:	e8df f003 	tbb	[pc, r3]
 8017d72:	0a41      	.short	0x0a41
 8017d74:	0a0a2323 	.word	0x0a0a2323
 8017d78:	10080a0a 	.word	0x10080a0a
 8017d7c:	565c1010 	.word	0x565c1010
 8017d80:	2400      	movs	r4, #0
 8017d82:	4620      	mov	r0, r4
 8017d84:	bd70      	pop	{r4, r5, r6, pc}
 8017d86:	1d31      	adds	r1, r6, #4
 8017d88:	4628      	mov	r0, r5
 8017d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017d8e:	f7ff bf63 	b.w	8017c58 <uxr_deserialize_DATAWRITER_Representation>
 8017d92:	1d31      	adds	r1, r6, #4
 8017d94:	4628      	mov	r0, r5
 8017d96:	f7f5 fde5 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017d9a:	2800      	cmp	r0, #0
 8017d9c:	d0f0      	beq.n	8017d80 <uxr_deserialize_ObjectVariant+0x28>
 8017d9e:	7933      	ldrb	r3, [r6, #4]
 8017da0:	2b01      	cmp	r3, #1
 8017da2:	d001      	beq.n	8017da8 <uxr_deserialize_ObjectVariant+0x50>
 8017da4:	2b02      	cmp	r3, #2
 8017da6:	d1ec      	bne.n	8017d82 <uxr_deserialize_ObjectVariant+0x2a>
 8017da8:	68b1      	ldr	r1, [r6, #8]
 8017daa:	4628      	mov	r0, r5
 8017dac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017db0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017db4:	f001 bb68 	b.w	8019488 <ucdr_deserialize_string>
 8017db8:	1d31      	adds	r1, r6, #4
 8017dba:	4628      	mov	r0, r5
 8017dbc:	f7f5 fdd2 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017dc0:	4604      	mov	r4, r0
 8017dc2:	b170      	cbz	r0, 8017de2 <uxr_deserialize_ObjectVariant+0x8a>
 8017dc4:	7933      	ldrb	r3, [r6, #4]
 8017dc6:	2b02      	cmp	r3, #2
 8017dc8:	d04c      	beq.n	8017e64 <uxr_deserialize_ObjectVariant+0x10c>
 8017dca:	2b03      	cmp	r3, #3
 8017dcc:	d109      	bne.n	8017de2 <uxr_deserialize_ObjectVariant+0x8a>
 8017dce:	f106 0308 	add.w	r3, r6, #8
 8017dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017dd6:	f106 010c 	add.w	r1, r6, #12
 8017dda:	4628      	mov	r0, r5
 8017ddc:	f7f7 f9f6 	bl	800f1cc <ucdr_deserialize_sequence_uint8_t>
 8017de0:	4604      	mov	r4, r0
 8017de2:	2202      	movs	r2, #2
 8017de4:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 8017de8:	4628      	mov	r0, r5
 8017dea:	f7f5 fc63 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8017dee:	4020      	ands	r0, r4
 8017df0:	b2c4      	uxtb	r4, r0
 8017df2:	e7c6      	b.n	8017d82 <uxr_deserialize_ObjectVariant+0x2a>
 8017df4:	1d31      	adds	r1, r6, #4
 8017df6:	4628      	mov	r0, r5
 8017df8:	f7f5 fdb4 	bl	800d964 <ucdr_deserialize_uint8_t>
 8017dfc:	4604      	mov	r4, r0
 8017dfe:	b130      	cbz	r0, 8017e0e <uxr_deserialize_ObjectVariant+0xb6>
 8017e00:	7933      	ldrb	r3, [r6, #4]
 8017e02:	2b02      	cmp	r3, #2
 8017e04:	d036      	beq.n	8017e74 <uxr_deserialize_ObjectVariant+0x11c>
 8017e06:	2b03      	cmp	r3, #3
 8017e08:	d03c      	beq.n	8017e84 <uxr_deserialize_ObjectVariant+0x12c>
 8017e0a:	2b01      	cmp	r3, #1
 8017e0c:	d032      	beq.n	8017e74 <uxr_deserialize_ObjectVariant+0x11c>
 8017e0e:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 8017e12:	4628      	mov	r0, r5
 8017e14:	f7f6 fb4c 	bl	800e4b0 <ucdr_deserialize_int16_t>
 8017e18:	4020      	ands	r0, r4
 8017e1a:	b2c4      	uxtb	r4, r0
 8017e1c:	e7b1      	b.n	8017d82 <uxr_deserialize_ObjectVariant+0x2a>
 8017e1e:	1d31      	adds	r1, r6, #4
 8017e20:	4628      	mov	r0, r5
 8017e22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017e26:	f7ff bdcd 	b.w	80179c4 <uxr_deserialize_CLIENT_Representation>
 8017e2a:	2204      	movs	r2, #4
 8017e2c:	4628      	mov	r0, r5
 8017e2e:	18b1      	adds	r1, r6, r2
 8017e30:	f7f5 fc40 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8017e34:	4604      	mov	r4, r0
 8017e36:	2202      	movs	r2, #2
 8017e38:	f106 0108 	add.w	r1, r6, #8
 8017e3c:	4628      	mov	r0, r5
 8017e3e:	f7f5 fc39 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8017e42:	4004      	ands	r4, r0
 8017e44:	2202      	movs	r2, #2
 8017e46:	f106 010a 	add.w	r1, r6, #10
 8017e4a:	4628      	mov	r0, r5
 8017e4c:	b2e4      	uxtb	r4, r4
 8017e4e:	f7f5 fc31 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8017e52:	4603      	mov	r3, r0
 8017e54:	f106 010c 	add.w	r1, r6, #12
 8017e58:	4628      	mov	r0, r5
 8017e5a:	401c      	ands	r4, r3
 8017e5c:	f7f5 fd54 	bl	800d908 <ucdr_deserialize_bool>
 8017e60:	4004      	ands	r4, r0
 8017e62:	e78e      	b.n	8017d82 <uxr_deserialize_ObjectVariant+0x2a>
 8017e64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017e68:	68b1      	ldr	r1, [r6, #8]
 8017e6a:	4628      	mov	r0, r5
 8017e6c:	f001 fb0c 	bl	8019488 <ucdr_deserialize_string>
 8017e70:	4604      	mov	r4, r0
 8017e72:	e7b6      	b.n	8017de2 <uxr_deserialize_ObjectVariant+0x8a>
 8017e74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017e78:	68b1      	ldr	r1, [r6, #8]
 8017e7a:	4628      	mov	r0, r5
 8017e7c:	f001 fb04 	bl	8019488 <ucdr_deserialize_string>
 8017e80:	4604      	mov	r4, r0
 8017e82:	e7c4      	b.n	8017e0e <uxr_deserialize_ObjectVariant+0xb6>
 8017e84:	f106 0308 	add.w	r3, r6, #8
 8017e88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017e8c:	f106 010c 	add.w	r1, r6, #12
 8017e90:	4628      	mov	r0, r5
 8017e92:	f7f7 f99b 	bl	800f1cc <ucdr_deserialize_sequence_uint8_t>
 8017e96:	4604      	mov	r4, r0
 8017e98:	e7b9      	b.n	8017e0e <uxr_deserialize_ObjectVariant+0xb6>
 8017e9a:	bf00      	nop

08017e9c <uxr_deserialize_BaseObjectRequest>:
 8017e9c:	b570      	push	{r4, r5, r6, lr}
 8017e9e:	2202      	movs	r2, #2
 8017ea0:	4605      	mov	r5, r0
 8017ea2:	460e      	mov	r6, r1
 8017ea4:	f7f5 fc06 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8017ea8:	2202      	movs	r2, #2
 8017eaa:	4604      	mov	r4, r0
 8017eac:	4628      	mov	r0, r5
 8017eae:	18b1      	adds	r1, r6, r2
 8017eb0:	f7f5 fc00 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8017eb4:	4020      	ands	r0, r4
 8017eb6:	b2c0      	uxtb	r0, r0
 8017eb8:	bd70      	pop	{r4, r5, r6, pc}
 8017eba:	bf00      	nop

08017ebc <uxr_serialize_ActivityInfoVariant>:
 8017ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017ec0:	460e      	mov	r6, r1
 8017ec2:	7809      	ldrb	r1, [r1, #0]
 8017ec4:	4680      	mov	r8, r0
 8017ec6:	f7f5 fd37 	bl	800d938 <ucdr_serialize_uint8_t>
 8017eca:	4607      	mov	r7, r0
 8017ecc:	b138      	cbz	r0, 8017ede <uxr_serialize_ActivityInfoVariant+0x22>
 8017ece:	7833      	ldrb	r3, [r6, #0]
 8017ed0:	2b06      	cmp	r3, #6
 8017ed2:	f000 8081 	beq.w	8017fd8 <uxr_serialize_ActivityInfoVariant+0x11c>
 8017ed6:	2b0d      	cmp	r3, #13
 8017ed8:	d014      	beq.n	8017f04 <uxr_serialize_ActivityInfoVariant+0x48>
 8017eda:	2b05      	cmp	r3, #5
 8017edc:	d002      	beq.n	8017ee4 <uxr_serialize_ActivityInfoVariant+0x28>
 8017ede:	4638      	mov	r0, r7
 8017ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ee4:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 8017ee8:	4640      	mov	r0, r8
 8017eea:	f7f6 fa61 	bl	800e3b0 <ucdr_serialize_int16_t>
 8017eee:	4607      	mov	r7, r0
 8017ef0:	4640      	mov	r0, r8
 8017ef2:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8017ef6:	f7f6 f98b 	bl	800e210 <ucdr_serialize_uint64_t>
 8017efa:	4038      	ands	r0, r7
 8017efc:	b2c7      	uxtb	r7, r0
 8017efe:	4638      	mov	r0, r7
 8017f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f04:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 8017f08:	4640      	mov	r0, r8
 8017f0a:	f7f6 fa51 	bl	800e3b0 <ucdr_serialize_int16_t>
 8017f0e:	68f1      	ldr	r1, [r6, #12]
 8017f10:	4607      	mov	r7, r0
 8017f12:	4640      	mov	r0, r8
 8017f14:	f7f5 ff26 	bl	800dd64 <ucdr_serialize_uint32_t>
 8017f18:	68f3      	ldr	r3, [r6, #12]
 8017f1a:	2b00      	cmp	r3, #0
 8017f1c:	d0ed      	beq.n	8017efa <uxr_serialize_ActivityInfoVariant+0x3e>
 8017f1e:	b318      	cbz	r0, 8017f68 <uxr_serialize_ActivityInfoVariant+0xac>
 8017f20:	f106 090c 	add.w	r9, r6, #12
 8017f24:	2400      	movs	r4, #0
 8017f26:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8017f2a:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8017f2e:	7c29      	ldrb	r1, [r5, #16]
 8017f30:	4640      	mov	r0, r8
 8017f32:	f7f5 fd01 	bl	800d938 <ucdr_serialize_uint8_t>
 8017f36:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 8017f3a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8017f3e:	2800      	cmp	r0, #0
 8017f40:	d051      	beq.n	8017fe6 <uxr_serialize_ActivityInfoVariant+0x12a>
 8017f42:	7c2b      	ldrb	r3, [r5, #16]
 8017f44:	00c9      	lsls	r1, r1, #3
 8017f46:	2b03      	cmp	r3, #3
 8017f48:	d854      	bhi.n	8017ff4 <uxr_serialize_ActivityInfoVariant+0x138>
 8017f4a:	e8df f003 	tbb	[pc, r3]
 8017f4e:	2133      	.short	0x2133
 8017f50:	020f      	.short	0x020f
 8017f52:	4449      	add	r1, r9
 8017f54:	4640      	mov	r0, r8
 8017f56:	6889      	ldr	r1, [r1, #8]
 8017f58:	f001 fa86 	bl	8019468 <ucdr_serialize_string>
 8017f5c:	3401      	adds	r4, #1
 8017f5e:	68f2      	ldr	r2, [r6, #12]
 8017f60:	4294      	cmp	r4, r2
 8017f62:	d244      	bcs.n	8017fee <uxr_serialize_ActivityInfoVariant+0x132>
 8017f64:	2800      	cmp	r0, #0
 8017f66:	d1de      	bne.n	8017f26 <uxr_serialize_ActivityInfoVariant+0x6a>
 8017f68:	2700      	movs	r7, #0
 8017f6a:	e7b8      	b.n	8017ede <uxr_serialize_ActivityInfoVariant+0x22>
 8017f6c:	3108      	adds	r1, #8
 8017f6e:	44a2      	add	sl, r4
 8017f70:	2210      	movs	r2, #16
 8017f72:	4640      	mov	r0, r8
 8017f74:	4449      	add	r1, r9
 8017f76:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8017f7a:	f7f5 fb37 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017f7e:	4605      	mov	r5, r0
 8017f80:	f8da 1024 	ldr.w	r1, [sl, #36]	; 0x24
 8017f84:	4640      	mov	r0, r8
 8017f86:	f7f5 feed 	bl	800dd64 <ucdr_serialize_uint32_t>
 8017f8a:	4028      	ands	r0, r5
 8017f8c:	b2c0      	uxtb	r0, r0
 8017f8e:	e7e5      	b.n	8017f5c <uxr_serialize_ActivityInfoVariant+0xa0>
 8017f90:	3108      	adds	r1, #8
 8017f92:	44a2      	add	sl, r4
 8017f94:	2204      	movs	r2, #4
 8017f96:	4640      	mov	r0, r8
 8017f98:	4449      	add	r1, r9
 8017f9a:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8017f9e:	f7f5 fb25 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017fa2:	4605      	mov	r5, r0
 8017fa4:	f8ba 1018 	ldrh.w	r1, [sl, #24]
 8017fa8:	4640      	mov	r0, r8
 8017faa:	f7f5 fcf1 	bl	800d990 <ucdr_serialize_uint16_t>
 8017fae:	4028      	ands	r0, r5
 8017fb0:	b2c0      	uxtb	r0, r0
 8017fb2:	e7d3      	b.n	8017f5c <uxr_serialize_ActivityInfoVariant+0xa0>
 8017fb4:	3108      	adds	r1, #8
 8017fb6:	44a2      	add	sl, r4
 8017fb8:	2202      	movs	r2, #2
 8017fba:	4640      	mov	r0, r8
 8017fbc:	4449      	add	r1, r9
 8017fbe:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 8017fc2:	f7f5 fb13 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8017fc6:	4605      	mov	r5, r0
 8017fc8:	f89a 1016 	ldrb.w	r1, [sl, #22]
 8017fcc:	4640      	mov	r0, r8
 8017fce:	f7f5 fcb3 	bl	800d938 <ucdr_serialize_uint8_t>
 8017fd2:	4028      	ands	r0, r5
 8017fd4:	b2c0      	uxtb	r0, r0
 8017fd6:	e7c1      	b.n	8017f5c <uxr_serialize_ActivityInfoVariant+0xa0>
 8017fd8:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 8017fdc:	4640      	mov	r0, r8
 8017fde:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017fe2:	f7f6 b9e5 	b.w	800e3b0 <ucdr_serialize_int16_t>
 8017fe6:	3401      	adds	r4, #1
 8017fe8:	68f2      	ldr	r2, [r6, #12]
 8017fea:	42a2      	cmp	r2, r4
 8017fec:	d8bc      	bhi.n	8017f68 <uxr_serialize_ActivityInfoVariant+0xac>
 8017fee:	4007      	ands	r7, r0
 8017ff0:	b2ff      	uxtb	r7, r7
 8017ff2:	e774      	b.n	8017ede <uxr_serialize_ActivityInfoVariant+0x22>
 8017ff4:	3401      	adds	r4, #1
 8017ff6:	68f3      	ldr	r3, [r6, #12]
 8017ff8:	3518      	adds	r5, #24
 8017ffa:	429c      	cmp	r4, r3
 8017ffc:	d397      	bcc.n	8017f2e <uxr_serialize_ActivityInfoVariant+0x72>
 8017ffe:	e76e      	b.n	8017ede <uxr_serialize_ActivityInfoVariant+0x22>

08018000 <uxr_deserialize_BaseObjectReply>:
 8018000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018004:	2202      	movs	r2, #2
 8018006:	4606      	mov	r6, r0
 8018008:	460f      	mov	r7, r1
 801800a:	f7f5 fb53 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 801800e:	2202      	movs	r2, #2
 8018010:	4605      	mov	r5, r0
 8018012:	4630      	mov	r0, r6
 8018014:	18b9      	adds	r1, r7, r2
 8018016:	f7f5 fb4d 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 801801a:	4680      	mov	r8, r0
 801801c:	1d39      	adds	r1, r7, #4
 801801e:	4630      	mov	r0, r6
 8018020:	f7f5 fca0 	bl	800d964 <ucdr_deserialize_uint8_t>
 8018024:	ea05 0508 	and.w	r5, r5, r8
 8018028:	4604      	mov	r4, r0
 801802a:	1d79      	adds	r1, r7, #5
 801802c:	4630      	mov	r0, r6
 801802e:	402c      	ands	r4, r5
 8018030:	f7f5 fc98 	bl	800d964 <ucdr_deserialize_uint8_t>
 8018034:	4020      	ands	r0, r4
 8018036:	b2c0      	uxtb	r0, r0
 8018038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801803c <uxr_serialize_ReadSpecification>:
 801803c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801803e:	460e      	mov	r6, r1
 8018040:	4607      	mov	r7, r0
 8018042:	7809      	ldrb	r1, [r1, #0]
 8018044:	f7f5 fc78 	bl	800d938 <ucdr_serialize_uint8_t>
 8018048:	4604      	mov	r4, r0
 801804a:	7871      	ldrb	r1, [r6, #1]
 801804c:	4638      	mov	r0, r7
 801804e:	f7f5 fc73 	bl	800d938 <ucdr_serialize_uint8_t>
 8018052:	4004      	ands	r4, r0
 8018054:	78b1      	ldrb	r1, [r6, #2]
 8018056:	4638      	mov	r0, r7
 8018058:	f7f5 fc40 	bl	800d8dc <ucdr_serialize_bool>
 801805c:	78b3      	ldrb	r3, [r6, #2]
 801805e:	b2e4      	uxtb	r4, r4
 8018060:	4004      	ands	r4, r0
 8018062:	b943      	cbnz	r3, 8018076 <uxr_serialize_ReadSpecification+0x3a>
 8018064:	7a31      	ldrb	r1, [r6, #8]
 8018066:	4638      	mov	r0, r7
 8018068:	f7f5 fc38 	bl	800d8dc <ucdr_serialize_bool>
 801806c:	7a33      	ldrb	r3, [r6, #8]
 801806e:	4004      	ands	r4, r0
 8018070:	b93b      	cbnz	r3, 8018082 <uxr_serialize_ReadSpecification+0x46>
 8018072:	4620      	mov	r0, r4
 8018074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018076:	6871      	ldr	r1, [r6, #4]
 8018078:	4638      	mov	r0, r7
 801807a:	f001 f9f5 	bl	8019468 <ucdr_serialize_string>
 801807e:	4004      	ands	r4, r0
 8018080:	e7f0      	b.n	8018064 <uxr_serialize_ReadSpecification+0x28>
 8018082:	8971      	ldrh	r1, [r6, #10]
 8018084:	4638      	mov	r0, r7
 8018086:	f7f5 fc83 	bl	800d990 <ucdr_serialize_uint16_t>
 801808a:	4605      	mov	r5, r0
 801808c:	89b1      	ldrh	r1, [r6, #12]
 801808e:	4638      	mov	r0, r7
 8018090:	f7f5 fc7e 	bl	800d990 <ucdr_serialize_uint16_t>
 8018094:	4005      	ands	r5, r0
 8018096:	89f1      	ldrh	r1, [r6, #14]
 8018098:	4638      	mov	r0, r7
 801809a:	b2ed      	uxtb	r5, r5
 801809c:	f7f5 fc78 	bl	800d990 <ucdr_serialize_uint16_t>
 80180a0:	8a31      	ldrh	r1, [r6, #16]
 80180a2:	4025      	ands	r5, r4
 80180a4:	4604      	mov	r4, r0
 80180a6:	4638      	mov	r0, r7
 80180a8:	4025      	ands	r5, r4
 80180aa:	f7f5 fc71 	bl	800d990 <ucdr_serialize_uint16_t>
 80180ae:	ea00 0405 	and.w	r4, r0, r5
 80180b2:	4620      	mov	r0, r4
 80180b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80180b6:	bf00      	nop

080180b8 <uxr_serialize_CREATE_CLIENT_Payload>:
 80180b8:	f7ff bc2c 	b.w	8017914 <uxr_serialize_CLIENT_Representation>

080180bc <uxr_serialize_CREATE_Payload>:
 80180bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180be:	2202      	movs	r2, #2
 80180c0:	4607      	mov	r7, r0
 80180c2:	460e      	mov	r6, r1
 80180c4:	f7f5 fa92 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80180c8:	2202      	movs	r2, #2
 80180ca:	4605      	mov	r5, r0
 80180cc:	4638      	mov	r0, r7
 80180ce:	18b1      	adds	r1, r6, r2
 80180d0:	f7f5 fa8c 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80180d4:	7931      	ldrb	r1, [r6, #4]
 80180d6:	4604      	mov	r4, r0
 80180d8:	4638      	mov	r0, r7
 80180da:	f7f5 fc2d 	bl	800d938 <ucdr_serialize_uint8_t>
 80180de:	b170      	cbz	r0, 80180fe <uxr_serialize_CREATE_Payload+0x42>
 80180e0:	7933      	ldrb	r3, [r6, #4]
 80180e2:	402c      	ands	r4, r5
 80180e4:	3b01      	subs	r3, #1
 80180e6:	b2e4      	uxtb	r4, r4
 80180e8:	2b0d      	cmp	r3, #13
 80180ea:	d809      	bhi.n	8018100 <uxr_serialize_CREATE_Payload+0x44>
 80180ec:	e8df f003 	tbb	[pc, r3]
 80180f0:	23230a4c 	.word	0x23230a4c
 80180f4:	0a0a0a0a 	.word	0x0a0a0a0a
 80180f8:	12121208 	.word	0x12121208
 80180fc:	3e45      	.short	0x3e45
 80180fe:	2400      	movs	r4, #0
 8018100:	4620      	mov	r0, r4
 8018102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018104:	f106 0108 	add.w	r1, r6, #8
 8018108:	4638      	mov	r0, r7
 801810a:	f7ff fd09 	bl	8017b20 <uxr_serialize_DATAWRITER_Representation>
 801810e:	4004      	ands	r4, r0
 8018110:	4620      	mov	r0, r4
 8018112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018114:	7a31      	ldrb	r1, [r6, #8]
 8018116:	4638      	mov	r0, r7
 8018118:	f7f5 fc0e 	bl	800d938 <ucdr_serialize_uint8_t>
 801811c:	2800      	cmp	r0, #0
 801811e:	d0ee      	beq.n	80180fe <uxr_serialize_CREATE_Payload+0x42>
 8018120:	7a33      	ldrb	r3, [r6, #8]
 8018122:	2b01      	cmp	r3, #1
 8018124:	d001      	beq.n	801812a <uxr_serialize_CREATE_Payload+0x6e>
 8018126:	2b02      	cmp	r3, #2
 8018128:	d1ea      	bne.n	8018100 <uxr_serialize_CREATE_Payload+0x44>
 801812a:	68f1      	ldr	r1, [r6, #12]
 801812c:	4638      	mov	r0, r7
 801812e:	f001 f99b 	bl	8019468 <ucdr_serialize_string>
 8018132:	4004      	ands	r4, r0
 8018134:	e7e4      	b.n	8018100 <uxr_serialize_CREATE_Payload+0x44>
 8018136:	7a31      	ldrb	r1, [r6, #8]
 8018138:	4638      	mov	r0, r7
 801813a:	f7f5 fbfd 	bl	800d938 <ucdr_serialize_uint8_t>
 801813e:	4605      	mov	r5, r0
 8018140:	b158      	cbz	r0, 801815a <uxr_serialize_CREATE_Payload+0x9e>
 8018142:	7a33      	ldrb	r3, [r6, #8]
 8018144:	2b02      	cmp	r3, #2
 8018146:	d034      	beq.n	80181b2 <uxr_serialize_CREATE_Payload+0xf6>
 8018148:	2b03      	cmp	r3, #3
 801814a:	d106      	bne.n	801815a <uxr_serialize_CREATE_Payload+0x9e>
 801814c:	68f2      	ldr	r2, [r6, #12]
 801814e:	f106 0110 	add.w	r1, r6, #16
 8018152:	4638      	mov	r0, r7
 8018154:	f7f7 f828 	bl	800f1a8 <ucdr_serialize_sequence_uint8_t>
 8018158:	4605      	mov	r5, r0
 801815a:	2202      	movs	r2, #2
 801815c:	f506 7104 	add.w	r1, r6, #528	; 0x210
 8018160:	4638      	mov	r0, r7
 8018162:	f7f5 fa43 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8018166:	4028      	ands	r0, r5
 8018168:	4004      	ands	r4, r0
 801816a:	e7c9      	b.n	8018100 <uxr_serialize_CREATE_Payload+0x44>
 801816c:	f106 0108 	add.w	r1, r6, #8
 8018170:	4638      	mov	r0, r7
 8018172:	f7ff fbcf 	bl	8017914 <uxr_serialize_CLIENT_Representation>
 8018176:	4004      	ands	r4, r0
 8018178:	e7c2      	b.n	8018100 <uxr_serialize_CREATE_Payload+0x44>
 801817a:	f106 0108 	add.w	r1, r6, #8
 801817e:	4638      	mov	r0, r7
 8018180:	f7ff fc84 	bl	8017a8c <uxr_serialize_AGENT_Representation>
 8018184:	4004      	ands	r4, r0
 8018186:	e7bb      	b.n	8018100 <uxr_serialize_CREATE_Payload+0x44>
 8018188:	7a31      	ldrb	r1, [r6, #8]
 801818a:	4638      	mov	r0, r7
 801818c:	f7f5 fbd4 	bl	800d938 <ucdr_serialize_uint8_t>
 8018190:	4605      	mov	r5, r0
 8018192:	b130      	cbz	r0, 80181a2 <uxr_serialize_CREATE_Payload+0xe6>
 8018194:	7a33      	ldrb	r3, [r6, #8]
 8018196:	2b02      	cmp	r3, #2
 8018198:	d011      	beq.n	80181be <uxr_serialize_CREATE_Payload+0x102>
 801819a:	2b03      	cmp	r3, #3
 801819c:	d015      	beq.n	80181ca <uxr_serialize_CREATE_Payload+0x10e>
 801819e:	2b01      	cmp	r3, #1
 80181a0:	d00d      	beq.n	80181be <uxr_serialize_CREATE_Payload+0x102>
 80181a2:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 80181a6:	4638      	mov	r0, r7
 80181a8:	f7f6 f902 	bl	800e3b0 <ucdr_serialize_int16_t>
 80181ac:	4028      	ands	r0, r5
 80181ae:	4004      	ands	r4, r0
 80181b0:	e7a6      	b.n	8018100 <uxr_serialize_CREATE_Payload+0x44>
 80181b2:	68f1      	ldr	r1, [r6, #12]
 80181b4:	4638      	mov	r0, r7
 80181b6:	f001 f957 	bl	8019468 <ucdr_serialize_string>
 80181ba:	4605      	mov	r5, r0
 80181bc:	e7cd      	b.n	801815a <uxr_serialize_CREATE_Payload+0x9e>
 80181be:	68f1      	ldr	r1, [r6, #12]
 80181c0:	4638      	mov	r0, r7
 80181c2:	f001 f951 	bl	8019468 <ucdr_serialize_string>
 80181c6:	4605      	mov	r5, r0
 80181c8:	e7eb      	b.n	80181a2 <uxr_serialize_CREATE_Payload+0xe6>
 80181ca:	68f2      	ldr	r2, [r6, #12]
 80181cc:	f106 0110 	add.w	r1, r6, #16
 80181d0:	4638      	mov	r0, r7
 80181d2:	f7f6 ffe9 	bl	800f1a8 <ucdr_serialize_sequence_uint8_t>
 80181d6:	4605      	mov	r5, r0
 80181d8:	e7e3      	b.n	80181a2 <uxr_serialize_CREATE_Payload+0xe6>
 80181da:	bf00      	nop

080181dc <uxr_deserialize_GET_INFO_Payload>:
 80181dc:	b570      	push	{r4, r5, r6, lr}
 80181de:	2202      	movs	r2, #2
 80181e0:	4605      	mov	r5, r0
 80181e2:	460e      	mov	r6, r1
 80181e4:	f7f5 fa66 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80181e8:	2202      	movs	r2, #2
 80181ea:	4604      	mov	r4, r0
 80181ec:	4628      	mov	r0, r5
 80181ee:	18b1      	adds	r1, r6, r2
 80181f0:	f7f5 fa60 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80181f4:	4603      	mov	r3, r0
 80181f6:	1d31      	adds	r1, r6, #4
 80181f8:	4628      	mov	r0, r5
 80181fa:	401c      	ands	r4, r3
 80181fc:	f7f5 fee2 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 8018200:	b2e4      	uxtb	r4, r4
 8018202:	4020      	ands	r0, r4
 8018204:	bd70      	pop	{r4, r5, r6, pc}
 8018206:	bf00      	nop

08018208 <uxr_serialize_DELETE_Payload>:
 8018208:	b570      	push	{r4, r5, r6, lr}
 801820a:	2202      	movs	r2, #2
 801820c:	4605      	mov	r5, r0
 801820e:	460e      	mov	r6, r1
 8018210:	f7f5 f9ec 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8018214:	2202      	movs	r2, #2
 8018216:	4604      	mov	r4, r0
 8018218:	4628      	mov	r0, r5
 801821a:	18b1      	adds	r1, r6, r2
 801821c:	f7f5 f9e6 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8018220:	4020      	ands	r0, r4
 8018222:	b2c0      	uxtb	r0, r0
 8018224:	bd70      	pop	{r4, r5, r6, pc}
 8018226:	bf00      	nop

08018228 <uxr_deserialize_STATUS_AGENT_Payload>:
 8018228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801822c:	460e      	mov	r6, r1
 801822e:	4605      	mov	r5, r0
 8018230:	f7f5 fb98 	bl	800d964 <ucdr_deserialize_uint8_t>
 8018234:	4604      	mov	r4, r0
 8018236:	1c71      	adds	r1, r6, #1
 8018238:	4628      	mov	r0, r5
 801823a:	f7f5 fb93 	bl	800d964 <ucdr_deserialize_uint8_t>
 801823e:	2204      	movs	r2, #4
 8018240:	4681      	mov	r9, r0
 8018242:	4628      	mov	r0, r5
 8018244:	18b1      	adds	r1, r6, r2
 8018246:	f7f5 fa35 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 801824a:	f106 0108 	add.w	r1, r6, #8
 801824e:	4680      	mov	r8, r0
 8018250:	2202      	movs	r2, #2
 8018252:	4628      	mov	r0, r5
 8018254:	f7f5 fa2e 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8018258:	ea04 0309 	and.w	r3, r4, r9
 801825c:	4607      	mov	r7, r0
 801825e:	2202      	movs	r2, #2
 8018260:	b2db      	uxtb	r3, r3
 8018262:	f106 010a 	add.w	r1, r6, #10
 8018266:	4628      	mov	r0, r5
 8018268:	ea03 0408 	and.w	r4, r3, r8
 801826c:	f7f5 fa22 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8018270:	4603      	mov	r3, r0
 8018272:	4628      	mov	r0, r5
 8018274:	403c      	ands	r4, r7
 8018276:	f106 010c 	add.w	r1, r6, #12
 801827a:	461d      	mov	r5, r3
 801827c:	f7f5 fb44 	bl	800d908 <ucdr_deserialize_bool>
 8018280:	4025      	ands	r5, r4
 8018282:	4028      	ands	r0, r5
 8018284:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018288 <uxr_deserialize_STATUS_Payload>:
 8018288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801828c:	2202      	movs	r2, #2
 801828e:	4606      	mov	r6, r0
 8018290:	460f      	mov	r7, r1
 8018292:	f7f5 fa0f 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8018296:	2202      	movs	r2, #2
 8018298:	4605      	mov	r5, r0
 801829a:	4630      	mov	r0, r6
 801829c:	18b9      	adds	r1, r7, r2
 801829e:	f7f5 fa09 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80182a2:	4680      	mov	r8, r0
 80182a4:	1d39      	adds	r1, r7, #4
 80182a6:	4630      	mov	r0, r6
 80182a8:	f7f5 fb5c 	bl	800d964 <ucdr_deserialize_uint8_t>
 80182ac:	ea05 0508 	and.w	r5, r5, r8
 80182b0:	4604      	mov	r4, r0
 80182b2:	1d79      	adds	r1, r7, #5
 80182b4:	4630      	mov	r0, r6
 80182b6:	402c      	ands	r4, r5
 80182b8:	f7f5 fb54 	bl	800d964 <ucdr_deserialize_uint8_t>
 80182bc:	4020      	ands	r0, r4
 80182be:	b2c0      	uxtb	r0, r0
 80182c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080182c4 <uxr_serialize_INFO_Payload>:
 80182c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80182c8:	2202      	movs	r2, #2
 80182ca:	460c      	mov	r4, r1
 80182cc:	4605      	mov	r5, r0
 80182ce:	f7f5 f98d 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80182d2:	2202      	movs	r2, #2
 80182d4:	4680      	mov	r8, r0
 80182d6:	4628      	mov	r0, r5
 80182d8:	18a1      	adds	r1, r4, r2
 80182da:	f7f5 f987 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80182de:	4607      	mov	r7, r0
 80182e0:	7921      	ldrb	r1, [r4, #4]
 80182e2:	4628      	mov	r0, r5
 80182e4:	f7f5 fb28 	bl	800d938 <ucdr_serialize_uint8_t>
 80182e8:	ea08 0807 	and.w	r8, r8, r7
 80182ec:	4606      	mov	r6, r0
 80182ee:	7961      	ldrb	r1, [r4, #5]
 80182f0:	4628      	mov	r0, r5
 80182f2:	ea06 0608 	and.w	r6, r6, r8
 80182f6:	f7f5 fb1f 	bl	800d938 <ucdr_serialize_uint8_t>
 80182fa:	7a21      	ldrb	r1, [r4, #8]
 80182fc:	4030      	ands	r0, r6
 80182fe:	b2c7      	uxtb	r7, r0
 8018300:	4628      	mov	r0, r5
 8018302:	f7f5 faeb 	bl	800d8dc <ucdr_serialize_bool>
 8018306:	7a23      	ldrb	r3, [r4, #8]
 8018308:	4606      	mov	r6, r0
 801830a:	b96b      	cbnz	r3, 8018328 <uxr_serialize_INFO_Payload+0x64>
 801830c:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 8018310:	4628      	mov	r0, r5
 8018312:	f7f5 fae3 	bl	800d8dc <ucdr_serialize_bool>
 8018316:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 801831a:	4030      	ands	r0, r6
 801831c:	b2c6      	uxtb	r6, r0
 801831e:	b983      	cbnz	r3, 8018342 <uxr_serialize_INFO_Payload+0x7e>
 8018320:	ea06 0007 	and.w	r0, r6, r7
 8018324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018328:	7b21      	ldrb	r1, [r4, #12]
 801832a:	4628      	mov	r0, r5
 801832c:	f7f5 fb04 	bl	800d938 <ucdr_serialize_uint8_t>
 8018330:	b188      	cbz	r0, 8018356 <uxr_serialize_INFO_Payload+0x92>
 8018332:	f104 010c 	add.w	r1, r4, #12
 8018336:	4628      	mov	r0, r5
 8018338:	f7ff fc1a 	bl	8017b70 <uxr_serialize_ObjectVariant.part.0>
 801833c:	4030      	ands	r0, r6
 801833e:	b2c6      	uxtb	r6, r0
 8018340:	e7e4      	b.n	801830c <uxr_serialize_INFO_Payload+0x48>
 8018342:	f504 7108 	add.w	r1, r4, #544	; 0x220
 8018346:	4628      	mov	r0, r5
 8018348:	f7ff fdb8 	bl	8017ebc <uxr_serialize_ActivityInfoVariant>
 801834c:	4006      	ands	r6, r0
 801834e:	ea06 0007 	and.w	r0, r6, r7
 8018352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018356:	4606      	mov	r6, r0
 8018358:	e7d8      	b.n	801830c <uxr_serialize_INFO_Payload+0x48>
 801835a:	bf00      	nop

0801835c <uxr_serialize_READ_DATA_Payload>:
 801835c:	b570      	push	{r4, r5, r6, lr}
 801835e:	2202      	movs	r2, #2
 8018360:	4605      	mov	r5, r0
 8018362:	460e      	mov	r6, r1
 8018364:	f7f5 f942 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8018368:	2202      	movs	r2, #2
 801836a:	4604      	mov	r4, r0
 801836c:	4628      	mov	r0, r5
 801836e:	18b1      	adds	r1, r6, r2
 8018370:	f7f5 f93c 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8018374:	4603      	mov	r3, r0
 8018376:	1d31      	adds	r1, r6, #4
 8018378:	4628      	mov	r0, r5
 801837a:	401c      	ands	r4, r3
 801837c:	f7ff fe5e 	bl	801803c <uxr_serialize_ReadSpecification>
 8018380:	b2e4      	uxtb	r4, r4
 8018382:	4020      	ands	r0, r4
 8018384:	bd70      	pop	{r4, r5, r6, pc}
 8018386:	bf00      	nop

08018388 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8018388:	b570      	push	{r4, r5, r6, lr}
 801838a:	2202      	movs	r2, #2
 801838c:	4605      	mov	r5, r0
 801838e:	460e      	mov	r6, r1
 8018390:	f7f5 f92c 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 8018394:	2202      	movs	r2, #2
 8018396:	4604      	mov	r4, r0
 8018398:	4628      	mov	r0, r5
 801839a:	18b1      	adds	r1, r6, r2
 801839c:	f7f5 f926 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80183a0:	4020      	ands	r0, r4
 80183a2:	b2c0      	uxtb	r0, r0
 80183a4:	bd70      	pop	{r4, r5, r6, pc}
 80183a6:	bf00      	nop

080183a8 <uxr_serialize_ACKNACK_Payload>:
 80183a8:	b570      	push	{r4, r5, r6, lr}
 80183aa:	460c      	mov	r4, r1
 80183ac:	4605      	mov	r5, r0
 80183ae:	460e      	mov	r6, r1
 80183b0:	f834 1b02 	ldrh.w	r1, [r4], #2
 80183b4:	f7f5 faec 	bl	800d990 <ucdr_serialize_uint16_t>
 80183b8:	2202      	movs	r2, #2
 80183ba:	4621      	mov	r1, r4
 80183bc:	4604      	mov	r4, r0
 80183be:	4628      	mov	r0, r5
 80183c0:	f7f5 f914 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80183c4:	4603      	mov	r3, r0
 80183c6:	7931      	ldrb	r1, [r6, #4]
 80183c8:	4628      	mov	r0, r5
 80183ca:	401c      	ands	r4, r3
 80183cc:	f7f5 fab4 	bl	800d938 <ucdr_serialize_uint8_t>
 80183d0:	b2e4      	uxtb	r4, r4
 80183d2:	4020      	ands	r0, r4
 80183d4:	bd70      	pop	{r4, r5, r6, pc}
 80183d6:	bf00      	nop

080183d8 <uxr_deserialize_ACKNACK_Payload>:
 80183d8:	b570      	push	{r4, r5, r6, lr}
 80183da:	460e      	mov	r6, r1
 80183dc:	4605      	mov	r5, r0
 80183de:	f7f5 fbd7 	bl	800db90 <ucdr_deserialize_uint16_t>
 80183e2:	2202      	movs	r2, #2
 80183e4:	4604      	mov	r4, r0
 80183e6:	4628      	mov	r0, r5
 80183e8:	18b1      	adds	r1, r6, r2
 80183ea:	f7f5 f963 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80183ee:	4603      	mov	r3, r0
 80183f0:	1d31      	adds	r1, r6, #4
 80183f2:	4628      	mov	r0, r5
 80183f4:	401c      	ands	r4, r3
 80183f6:	f7f5 fab5 	bl	800d964 <ucdr_deserialize_uint8_t>
 80183fa:	b2e4      	uxtb	r4, r4
 80183fc:	4020      	ands	r0, r4
 80183fe:	bd70      	pop	{r4, r5, r6, pc}

08018400 <uxr_serialize_HEARTBEAT_Payload>:
 8018400:	b570      	push	{r4, r5, r6, lr}
 8018402:	460d      	mov	r5, r1
 8018404:	4606      	mov	r6, r0
 8018406:	8809      	ldrh	r1, [r1, #0]
 8018408:	f7f5 fac2 	bl	800d990 <ucdr_serialize_uint16_t>
 801840c:	8869      	ldrh	r1, [r5, #2]
 801840e:	4604      	mov	r4, r0
 8018410:	4630      	mov	r0, r6
 8018412:	f7f5 fabd 	bl	800d990 <ucdr_serialize_uint16_t>
 8018416:	4603      	mov	r3, r0
 8018418:	7929      	ldrb	r1, [r5, #4]
 801841a:	4630      	mov	r0, r6
 801841c:	401c      	ands	r4, r3
 801841e:	f7f5 fa8b 	bl	800d938 <ucdr_serialize_uint8_t>
 8018422:	b2e4      	uxtb	r4, r4
 8018424:	4020      	ands	r0, r4
 8018426:	bd70      	pop	{r4, r5, r6, pc}

08018428 <uxr_deserialize_HEARTBEAT_Payload>:
 8018428:	b570      	push	{r4, r5, r6, lr}
 801842a:	460e      	mov	r6, r1
 801842c:	4605      	mov	r5, r0
 801842e:	f7f5 fbaf 	bl	800db90 <ucdr_deserialize_uint16_t>
 8018432:	4604      	mov	r4, r0
 8018434:	1cb1      	adds	r1, r6, #2
 8018436:	4628      	mov	r0, r5
 8018438:	f7f5 fbaa 	bl	800db90 <ucdr_deserialize_uint16_t>
 801843c:	4603      	mov	r3, r0
 801843e:	1d31      	adds	r1, r6, #4
 8018440:	4628      	mov	r0, r5
 8018442:	401c      	ands	r4, r3
 8018444:	f7f5 fa8e 	bl	800d964 <ucdr_deserialize_uint8_t>
 8018448:	b2e4      	uxtb	r4, r4
 801844a:	4020      	ands	r0, r4
 801844c:	bd70      	pop	{r4, r5, r6, pc}
 801844e:	bf00      	nop

08018450 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8018450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018454:	460e      	mov	r6, r1
 8018456:	4605      	mov	r5, r0
 8018458:	f7f6 f9ce 	bl	800e7f8 <ucdr_deserialize_int32_t>
 801845c:	4607      	mov	r7, r0
 801845e:	1d31      	adds	r1, r6, #4
 8018460:	4628      	mov	r0, r5
 8018462:	f7f5 fdaf 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 8018466:	4680      	mov	r8, r0
 8018468:	f106 0108 	add.w	r1, r6, #8
 801846c:	4628      	mov	r0, r5
 801846e:	f7f6 f9c3 	bl	800e7f8 <ucdr_deserialize_int32_t>
 8018472:	ea07 0708 	and.w	r7, r7, r8
 8018476:	4604      	mov	r4, r0
 8018478:	f106 010c 	add.w	r1, r6, #12
 801847c:	4628      	mov	r0, r5
 801847e:	403c      	ands	r4, r7
 8018480:	f7f5 fda0 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 8018484:	f106 0110 	add.w	r1, r6, #16
 8018488:	4004      	ands	r4, r0
 801848a:	4628      	mov	r0, r5
 801848c:	f7f6 f9b4 	bl	800e7f8 <ucdr_deserialize_int32_t>
 8018490:	4603      	mov	r3, r0
 8018492:	b2e4      	uxtb	r4, r4
 8018494:	4628      	mov	r0, r5
 8018496:	461d      	mov	r5, r3
 8018498:	f106 0114 	add.w	r1, r6, #20
 801849c:	f7f5 fd92 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 80184a0:	402c      	ands	r4, r5
 80184a2:	4020      	ands	r0, r4
 80184a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080184a8 <uxr_serialize_SampleIdentity>:
 80184a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184ac:	4604      	mov	r4, r0
 80184ae:	460d      	mov	r5, r1
 80184b0:	220c      	movs	r2, #12
 80184b2:	f7f5 f89b 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80184b6:	2203      	movs	r2, #3
 80184b8:	f105 010c 	add.w	r1, r5, #12
 80184bc:	4607      	mov	r7, r0
 80184be:	4620      	mov	r0, r4
 80184c0:	f7f5 f894 	bl	800d5ec <ucdr_serialize_array_uint8_t>
 80184c4:	7be9      	ldrb	r1, [r5, #15]
 80184c6:	4680      	mov	r8, r0
 80184c8:	4620      	mov	r0, r4
 80184ca:	f7f5 fa35 	bl	800d938 <ucdr_serialize_uint8_t>
 80184ce:	6929      	ldr	r1, [r5, #16]
 80184d0:	4606      	mov	r6, r0
 80184d2:	4620      	mov	r0, r4
 80184d4:	f7f6 f860 	bl	800e598 <ucdr_serialize_int32_t>
 80184d8:	ea07 0708 	and.w	r7, r7, r8
 80184dc:	4603      	mov	r3, r0
 80184de:	4620      	mov	r0, r4
 80184e0:	403e      	ands	r6, r7
 80184e2:	6969      	ldr	r1, [r5, #20]
 80184e4:	461c      	mov	r4, r3
 80184e6:	f7f5 fc3d 	bl	800dd64 <ucdr_serialize_uint32_t>
 80184ea:	4034      	ands	r4, r6
 80184ec:	4020      	ands	r0, r4
 80184ee:	b2c0      	uxtb	r0, r0
 80184f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080184f4 <uxr_deserialize_SampleIdentity>:
 80184f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184f8:	4604      	mov	r4, r0
 80184fa:	460d      	mov	r5, r1
 80184fc:	220c      	movs	r2, #12
 80184fe:	f7f5 f8d9 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8018502:	2203      	movs	r2, #3
 8018504:	f105 010c 	add.w	r1, r5, #12
 8018508:	4607      	mov	r7, r0
 801850a:	4620      	mov	r0, r4
 801850c:	f7f5 f8d2 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8018510:	f105 010f 	add.w	r1, r5, #15
 8018514:	4680      	mov	r8, r0
 8018516:	4620      	mov	r0, r4
 8018518:	f7f5 fa24 	bl	800d964 <ucdr_deserialize_uint8_t>
 801851c:	f105 0110 	add.w	r1, r5, #16
 8018520:	4606      	mov	r6, r0
 8018522:	4620      	mov	r0, r4
 8018524:	f7f6 f968 	bl	800e7f8 <ucdr_deserialize_int32_t>
 8018528:	ea07 0708 	and.w	r7, r7, r8
 801852c:	4603      	mov	r3, r0
 801852e:	4620      	mov	r0, r4
 8018530:	403e      	ands	r6, r7
 8018532:	f105 0114 	add.w	r1, r5, #20
 8018536:	461c      	mov	r4, r3
 8018538:	f7f5 fd44 	bl	800dfc4 <ucdr_deserialize_uint32_t>
 801853c:	4034      	ands	r4, r6
 801853e:	4020      	ands	r0, r4
 8018540:	b2c0      	uxtb	r0, r0
 8018542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018546:	bf00      	nop

08018548 <rcl_get_automatic_discovery_range>:
 8018548:	b530      	push	{r4, r5, lr}
 801854a:	2300      	movs	r3, #0
 801854c:	b083      	sub	sp, #12
 801854e:	9301      	str	r3, [sp, #4]
 8018550:	b1c0      	cbz	r0, 8018584 <rcl_get_automatic_discovery_range+0x3c>
 8018552:	4604      	mov	r4, r0
 8018554:	a901      	add	r1, sp, #4
 8018556:	4818      	ldr	r0, [pc, #96]	; (80185b8 <rcl_get_automatic_discovery_range+0x70>)
 8018558:	f7fa fcda 	bl	8012f10 <rcutils_get_env>
 801855c:	b110      	cbz	r0, 8018564 <rcl_get_automatic_discovery_range+0x1c>
 801855e:	2001      	movs	r0, #1
 8018560:	b003      	add	sp, #12
 8018562:	bd30      	pop	{r4, r5, pc}
 8018564:	9d01      	ldr	r5, [sp, #4]
 8018566:	782b      	ldrb	r3, [r5, #0]
 8018568:	b13b      	cbz	r3, 801857a <rcl_get_automatic_discovery_range+0x32>
 801856a:	4914      	ldr	r1, [pc, #80]	; (80185bc <rcl_get_automatic_discovery_range+0x74>)
 801856c:	4628      	mov	r0, r5
 801856e:	f7e7 fe67 	bl	8000240 <strcmp>
 8018572:	b950      	cbnz	r0, 801858a <rcl_get_automatic_discovery_range+0x42>
 8018574:	2301      	movs	r3, #1
 8018576:	7023      	strb	r3, [r4, #0]
 8018578:	e7f2      	b.n	8018560 <rcl_get_automatic_discovery_range+0x18>
 801857a:	2303      	movs	r3, #3
 801857c:	2000      	movs	r0, #0
 801857e:	7023      	strb	r3, [r4, #0]
 8018580:	b003      	add	sp, #12
 8018582:	bd30      	pop	{r4, r5, pc}
 8018584:	200b      	movs	r0, #11
 8018586:	b003      	add	sp, #12
 8018588:	bd30      	pop	{r4, r5, pc}
 801858a:	490d      	ldr	r1, [pc, #52]	; (80185c0 <rcl_get_automatic_discovery_range+0x78>)
 801858c:	4628      	mov	r0, r5
 801858e:	f7e7 fe57 	bl	8000240 <strcmp>
 8018592:	b168      	cbz	r0, 80185b0 <rcl_get_automatic_discovery_range+0x68>
 8018594:	490b      	ldr	r1, [pc, #44]	; (80185c4 <rcl_get_automatic_discovery_range+0x7c>)
 8018596:	4628      	mov	r0, r5
 8018598:	f7e7 fe52 	bl	8000240 <strcmp>
 801859c:	2800      	cmp	r0, #0
 801859e:	d0ec      	beq.n	801857a <rcl_get_automatic_discovery_range+0x32>
 80185a0:	4909      	ldr	r1, [pc, #36]	; (80185c8 <rcl_get_automatic_discovery_range+0x80>)
 80185a2:	4628      	mov	r0, r5
 80185a4:	f7e7 fe4c 	bl	8000240 <strcmp>
 80185a8:	b910      	cbnz	r0, 80185b0 <rcl_get_automatic_discovery_range+0x68>
 80185aa:	2304      	movs	r3, #4
 80185ac:	7023      	strb	r3, [r4, #0]
 80185ae:	e7d7      	b.n	8018560 <rcl_get_automatic_discovery_range+0x18>
 80185b0:	2302      	movs	r3, #2
 80185b2:	2000      	movs	r0, #0
 80185b4:	7023      	strb	r3, [r4, #0]
 80185b6:	e7d3      	b.n	8018560 <rcl_get_automatic_discovery_range+0x18>
 80185b8:	0801cf68 	.word	0x0801cf68
 80185bc:	0801cf88 	.word	0x0801cf88
 80185c0:	0801cf8c 	.word	0x0801cf8c
 80185c4:	0801cf98 	.word	0x0801cf98
 80185c8:	0801cfa0 	.word	0x0801cfa0

080185cc <rcl_automatic_discovery_range_to_string>:
 80185cc:	2804      	cmp	r0, #4
 80185ce:	d803      	bhi.n	80185d8 <rcl_automatic_discovery_range_to_string+0xc>
 80185d0:	4b02      	ldr	r3, [pc, #8]	; (80185dc <rcl_automatic_discovery_range_to_string+0x10>)
 80185d2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80185d6:	4770      	bx	lr
 80185d8:	2000      	movs	r0, #0
 80185da:	4770      	bx	lr
 80185dc:	0801d090 	.word	0x0801d090

080185e0 <rcl_get_discovery_static_peers>:
 80185e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80185e4:	2300      	movs	r3, #0
 80185e6:	b08e      	sub	sp, #56	; 0x38
 80185e8:	9306      	str	r3, [sp, #24]
 80185ea:	2900      	cmp	r1, #0
 80185ec:	d04b      	beq.n	8018686 <rcl_get_discovery_static_peers+0xa6>
 80185ee:	4605      	mov	r5, r0
 80185f0:	2800      	cmp	r0, #0
 80185f2:	d048      	beq.n	8018686 <rcl_get_discovery_static_peers+0xa6>
 80185f4:	460c      	mov	r4, r1
 80185f6:	482c      	ldr	r0, [pc, #176]	; (80186a8 <rcl_get_discovery_static_peers+0xc8>)
 80185f8:	a906      	add	r1, sp, #24
 80185fa:	f7fa fc89 	bl	8012f10 <rcutils_get_env>
 80185fe:	b118      	cbz	r0, 8018608 <rcl_get_discovery_static_peers+0x28>
 8018600:	2001      	movs	r0, #1
 8018602:	b00e      	add	sp, #56	; 0x38
 8018604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018608:	9b06      	ldr	r3, [sp, #24]
 801860a:	2b00      	cmp	r3, #0
 801860c:	d0f8      	beq.n	8018600 <rcl_get_discovery_static_peers+0x20>
 801860e:	af07      	add	r7, sp, #28
 8018610:	4638      	mov	r0, r7
 8018612:	f000 fc5b 	bl	8018ecc <rcutils_get_zero_initialized_string_array>
 8018616:	f104 0308 	add.w	r3, r4, #8
 801861a:	9703      	str	r7, [sp, #12]
 801861c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018620:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018624:	213b      	movs	r1, #59	; 0x3b
 8018626:	9806      	ldr	r0, [sp, #24]
 8018628:	e894 000c 	ldmia.w	r4, {r2, r3}
 801862c:	f000 fb90 	bl	8018d50 <rcutils_split>
 8018630:	2800      	cmp	r0, #0
 8018632:	d1e5      	bne.n	8018600 <rcl_get_discovery_static_peers+0x20>
 8018634:	4622      	mov	r2, r4
 8018636:	9907      	ldr	r1, [sp, #28]
 8018638:	4628      	mov	r0, r5
 801863a:	f000 fc97 	bl	8018f6c <rmw_discovery_options_init>
 801863e:	4604      	mov	r4, r0
 8018640:	bb78      	cbnz	r0, 80186a2 <rcl_get_discovery_static_peers+0xc2>
 8018642:	9e07      	ldr	r6, [sp, #28]
 8018644:	b336      	cbz	r6, 8018694 <rcl_get_discovery_static_peers+0xb4>
 8018646:	f8dd a020 	ldr.w	sl, [sp, #32]
 801864a:	4680      	mov	r8, r0
 801864c:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8018650:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8018654:	4608      	mov	r0, r1
 8018656:	9105      	str	r1, [sp, #20]
 8018658:	f7e7 fe52 	bl	8000300 <strlen>
 801865c:	28ff      	cmp	r0, #255	; 0xff
 801865e:	9905      	ldr	r1, [sp, #20]
 8018660:	d815      	bhi.n	801868e <rcl_get_discovery_static_peers+0xae>
 8018662:	6868      	ldr	r0, [r5, #4]
 8018664:	f44f 7280 	mov.w	r2, #256	; 0x100
 8018668:	eb00 2004 	add.w	r0, r0, r4, lsl #8
 801866c:	3401      	adds	r4, #1
 801866e:	f002 f920 	bl	801a8b2 <strncpy>
 8018672:	686b      	ldr	r3, [r5, #4]
 8018674:	9e07      	ldr	r6, [sp, #28]
 8018676:	444b      	add	r3, r9
 8018678:	42b4      	cmp	r4, r6
 801867a:	f883 80ff 	strb.w	r8, [r3, #255]	; 0xff
 801867e:	d209      	bcs.n	8018694 <rcl_get_discovery_static_peers+0xb4>
 8018680:	f8dd a020 	ldr.w	sl, [sp, #32]
 8018684:	e7e2      	b.n	801864c <rcl_get_discovery_static_peers+0x6c>
 8018686:	200b      	movs	r0, #11
 8018688:	b00e      	add	sp, #56	; 0x38
 801868a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801868e:	3401      	adds	r4, #1
 8018690:	42b4      	cmp	r4, r6
 8018692:	d3db      	bcc.n	801864c <rcl_get_discovery_static_peers+0x6c>
 8018694:	4638      	mov	r0, r7
 8018696:	f000 fc37 	bl	8018f08 <rcutils_string_array_fini>
 801869a:	3800      	subs	r0, #0
 801869c:	bf18      	it	ne
 801869e:	2001      	movne	r0, #1
 80186a0:	e7af      	b.n	8018602 <rcl_get_discovery_static_peers+0x22>
 80186a2:	f7f7 fd53 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 80186a6:	e7ac      	b.n	8018602 <rcl_get_discovery_static_peers+0x22>
 80186a8:	0801cfb0 	.word	0x0801cfb0

080186ac <rcl_get_default_domain_id>:
 80186ac:	b530      	push	{r4, r5, lr}
 80186ae:	2300      	movs	r3, #0
 80186b0:	b083      	sub	sp, #12
 80186b2:	9300      	str	r3, [sp, #0]
 80186b4:	b1d0      	cbz	r0, 80186ec <rcl_get_default_domain_id+0x40>
 80186b6:	4604      	mov	r4, r0
 80186b8:	4669      	mov	r1, sp
 80186ba:	4815      	ldr	r0, [pc, #84]	; (8018710 <rcl_get_default_domain_id+0x64>)
 80186bc:	f7fa fc28 	bl	8012f10 <rcutils_get_env>
 80186c0:	4602      	mov	r2, r0
 80186c2:	b110      	cbz	r0, 80186ca <rcl_get_default_domain_id+0x1e>
 80186c4:	2001      	movs	r0, #1
 80186c6:	b003      	add	sp, #12
 80186c8:	bd30      	pop	{r4, r5, pc}
 80186ca:	9b00      	ldr	r3, [sp, #0]
 80186cc:	b18b      	cbz	r3, 80186f2 <rcl_get_default_domain_id+0x46>
 80186ce:	7818      	ldrb	r0, [r3, #0]
 80186d0:	2800      	cmp	r0, #0
 80186d2:	d0f8      	beq.n	80186c6 <rcl_get_default_domain_id+0x1a>
 80186d4:	a901      	add	r1, sp, #4
 80186d6:	4618      	mov	r0, r3
 80186d8:	9201      	str	r2, [sp, #4]
 80186da:	f001 ff1d 	bl	801a518 <strtoul>
 80186de:	4605      	mov	r5, r0
 80186e0:	b150      	cbz	r0, 80186f8 <rcl_get_default_domain_id+0x4c>
 80186e2:	1c43      	adds	r3, r0, #1
 80186e4:	d00d      	beq.n	8018702 <rcl_get_default_domain_id+0x56>
 80186e6:	2000      	movs	r0, #0
 80186e8:	6025      	str	r5, [r4, #0]
 80186ea:	e7ec      	b.n	80186c6 <rcl_get_default_domain_id+0x1a>
 80186ec:	200b      	movs	r0, #11
 80186ee:	b003      	add	sp, #12
 80186f0:	bd30      	pop	{r4, r5, pc}
 80186f2:	4618      	mov	r0, r3
 80186f4:	b003      	add	sp, #12
 80186f6:	bd30      	pop	{r4, r5, pc}
 80186f8:	9b01      	ldr	r3, [sp, #4]
 80186fa:	781b      	ldrb	r3, [r3, #0]
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	d0f2      	beq.n	80186e6 <rcl_get_default_domain_id+0x3a>
 8018700:	e7e0      	b.n	80186c4 <rcl_get_default_domain_id+0x18>
 8018702:	f002 f9ab 	bl	801aa5c <__errno>
 8018706:	6803      	ldr	r3, [r0, #0]
 8018708:	2b22      	cmp	r3, #34	; 0x22
 801870a:	d1ec      	bne.n	80186e6 <rcl_get_default_domain_id+0x3a>
 801870c:	e7da      	b.n	80186c4 <rcl_get_default_domain_id+0x18>
 801870e:	bf00      	nop
 8018710:	0801d0a4 	.word	0x0801d0a4

08018714 <rcl_expand_topic_name>:
 8018714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018718:	b08d      	sub	sp, #52	; 0x34
 801871a:	4698      	mov	r8, r3
 801871c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801871e:	9207      	str	r2, [sp, #28]
 8018720:	2b00      	cmp	r3, #0
 8018722:	bf18      	it	ne
 8018724:	f1b8 0f00 	cmpne.w	r8, #0
 8018728:	bf0c      	ite	eq
 801872a:	2301      	moveq	r3, #1
 801872c:	2300      	movne	r3, #0
 801872e:	2a00      	cmp	r2, #0
 8018730:	bf08      	it	eq
 8018732:	f043 0301 	orreq.w	r3, r3, #1
 8018736:	2900      	cmp	r1, #0
 8018738:	bf08      	it	eq
 801873a:	f043 0301 	orreq.w	r3, r3, #1
 801873e:	2b00      	cmp	r3, #0
 8018740:	d13d      	bne.n	80187be <rcl_expand_topic_name+0xaa>
 8018742:	fab0 f280 	clz	r2, r0
 8018746:	4604      	mov	r4, r0
 8018748:	0952      	lsrs	r2, r2, #5
 801874a:	2800      	cmp	r0, #0
 801874c:	d037      	beq.n	80187be <rcl_expand_topic_name+0xaa>
 801874e:	460f      	mov	r7, r1
 8018750:	a90b      	add	r1, sp, #44	; 0x2c
 8018752:	f000 fa39 	bl	8018bc8 <rcl_validate_topic_name>
 8018756:	4605      	mov	r5, r0
 8018758:	bb68      	cbnz	r0, 80187b6 <rcl_expand_topic_name+0xa2>
 801875a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801875c:	2b00      	cmp	r3, #0
 801875e:	d137      	bne.n	80187d0 <rcl_expand_topic_name+0xbc>
 8018760:	4602      	mov	r2, r0
 8018762:	a90b      	add	r1, sp, #44	; 0x2c
 8018764:	4638      	mov	r0, r7
 8018766:	f7fa ffa5 	bl	80136b4 <rmw_validate_node_name>
 801876a:	bb68      	cbnz	r0, 80187c8 <rcl_expand_topic_name+0xb4>
 801876c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801876e:	2b00      	cmp	r3, #0
 8018770:	d133      	bne.n	80187da <rcl_expand_topic_name+0xc6>
 8018772:	462a      	mov	r2, r5
 8018774:	a90b      	add	r1, sp, #44	; 0x2c
 8018776:	9807      	ldr	r0, [sp, #28]
 8018778:	f7fa ff7e 	bl	8013678 <rmw_validate_namespace>
 801877c:	bb20      	cbnz	r0, 80187c8 <rcl_expand_topic_name+0xb4>
 801877e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8018780:	2d00      	cmp	r5, #0
 8018782:	f040 80a2 	bne.w	80188ca <rcl_expand_topic_name+0x1b6>
 8018786:	217b      	movs	r1, #123	; 0x7b
 8018788:	4620      	mov	r0, r4
 801878a:	f002 f873 	bl	801a874 <strchr>
 801878e:	7823      	ldrb	r3, [r4, #0]
 8018790:	4681      	mov	r9, r0
 8018792:	bb20      	cbnz	r0, 80187de <rcl_expand_topic_name+0xca>
 8018794:	2b2f      	cmp	r3, #47	; 0x2f
 8018796:	d122      	bne.n	80187de <rcl_expand_topic_name+0xca>
 8018798:	ab19      	add	r3, sp, #100	; 0x64
 801879a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801879e:	ab16      	add	r3, sp, #88	; 0x58
 80187a0:	e88d 0003 	stmia.w	sp, {r0, r1}
 80187a4:	4620      	mov	r0, r4
 80187a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80187a8:	f7fa fd14 	bl	80131d4 <rcutils_strdup>
 80187ac:	2800      	cmp	r0, #0
 80187ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80187b0:	bf08      	it	eq
 80187b2:	250a      	moveq	r5, #10
 80187b4:	6018      	str	r0, [r3, #0]
 80187b6:	4628      	mov	r0, r5
 80187b8:	b00d      	add	sp, #52	; 0x34
 80187ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187be:	250b      	movs	r5, #11
 80187c0:	4628      	mov	r0, r5
 80187c2:	b00d      	add	sp, #52	; 0x34
 80187c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187c8:	f7f7 fcc0 	bl	801014c <rcl_convert_rmw_ret_to_rcl_ret>
 80187cc:	4605      	mov	r5, r0
 80187ce:	e7f2      	b.n	80187b6 <rcl_expand_topic_name+0xa2>
 80187d0:	2567      	movs	r5, #103	; 0x67
 80187d2:	4628      	mov	r0, r5
 80187d4:	b00d      	add	sp, #52	; 0x34
 80187d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187da:	25c9      	movs	r5, #201	; 0xc9
 80187dc:	e7eb      	b.n	80187b6 <rcl_expand_topic_name+0xa2>
 80187de:	2b7e      	cmp	r3, #126	; 0x7e
 80187e0:	d075      	beq.n	80188ce <rcl_expand_topic_name+0x1ba>
 80187e2:	f1b9 0f00 	cmp.w	r9, #0
 80187e6:	f000 80c2 	beq.w	801896e <rcl_expand_topic_name+0x25a>
 80187ea:	2300      	movs	r3, #0
 80187ec:	46a2      	mov	sl, r4
 80187ee:	461e      	mov	r6, r3
 80187f0:	9508      	str	r5, [sp, #32]
 80187f2:	4655      	mov	r5, sl
 80187f4:	9409      	str	r4, [sp, #36]	; 0x24
 80187f6:	46b2      	mov	sl, r6
 80187f8:	464c      	mov	r4, r9
 80187fa:	f8dd b01c 	ldr.w	fp, [sp, #28]
 80187fe:	2c00      	cmp	r4, #0
 8018800:	f000 80ae 	beq.w	8018960 <rcl_expand_topic_name+0x24c>
 8018804:	217d      	movs	r1, #125	; 0x7d
 8018806:	4628      	mov	r0, r5
 8018808:	f002 f834 	bl	801a874 <strchr>
 801880c:	eba0 0904 	sub.w	r9, r0, r4
 8018810:	4621      	mov	r1, r4
 8018812:	4869      	ldr	r0, [pc, #420]	; (80189b8 <rcl_expand_topic_name+0x2a4>)
 8018814:	f109 0601 	add.w	r6, r9, #1
 8018818:	4632      	mov	r2, r6
 801881a:	f002 f838 	bl	801a88e <strncmp>
 801881e:	2800      	cmp	r0, #0
 8018820:	d051      	beq.n	80188c6 <rcl_expand_topic_name+0x1b2>
 8018822:	4632      	mov	r2, r6
 8018824:	4621      	mov	r1, r4
 8018826:	4865      	ldr	r0, [pc, #404]	; (80189bc <rcl_expand_topic_name+0x2a8>)
 8018828:	f002 f831 	bl	801a88e <strncmp>
 801882c:	b128      	cbz	r0, 801883a <rcl_expand_topic_name+0x126>
 801882e:	4632      	mov	r2, r6
 8018830:	4621      	mov	r1, r4
 8018832:	4863      	ldr	r0, [pc, #396]	; (80189c0 <rcl_expand_topic_name+0x2ac>)
 8018834:	f002 f82b 	bl	801a88e <strncmp>
 8018838:	bb38      	cbnz	r0, 801888a <rcl_expand_topic_name+0x176>
 801883a:	46d9      	mov	r9, fp
 801883c:	ab18      	add	r3, sp, #96	; 0x60
 801883e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018842:	ab16      	add	r3, sp, #88	; 0x58
 8018844:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018848:	4620      	mov	r0, r4
 801884a:	4631      	mov	r1, r6
 801884c:	cb0c      	ldmia	r3, {r2, r3}
 801884e:	f7fa fce7 	bl	8013220 <rcutils_strndup>
 8018852:	4604      	mov	r4, r0
 8018854:	2800      	cmp	r0, #0
 8018856:	f000 80a3 	beq.w	80189a0 <rcl_expand_topic_name+0x28c>
 801885a:	464a      	mov	r2, r9
 801885c:	4628      	mov	r0, r5
 801885e:	ab16      	add	r3, sp, #88	; 0x58
 8018860:	4621      	mov	r1, r4
 8018862:	f7fa fbb7 	bl	8012fd4 <rcutils_repl_str>
 8018866:	991a      	ldr	r1, [sp, #104]	; 0x68
 8018868:	4605      	mov	r5, r0
 801886a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801886c:	4620      	mov	r0, r4
 801886e:	4798      	blx	r3
 8018870:	4650      	mov	r0, sl
 8018872:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018874:	991a      	ldr	r1, [sp, #104]	; 0x68
 8018876:	4798      	blx	r3
 8018878:	2d00      	cmp	r5, #0
 801887a:	d06c      	beq.n	8018956 <rcl_expand_topic_name+0x242>
 801887c:	217b      	movs	r1, #123	; 0x7b
 801887e:	4628      	mov	r0, r5
 8018880:	f001 fff8 	bl	801a874 <strchr>
 8018884:	46aa      	mov	sl, r5
 8018886:	4604      	mov	r4, r0
 8018888:	e7b9      	b.n	80187fe <rcl_expand_topic_name+0xea>
 801888a:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 801888e:	1c61      	adds	r1, r4, #1
 8018890:	4640      	mov	r0, r8
 8018892:	f7fa fdc1 	bl	8013418 <rcutils_string_map_getn>
 8018896:	4681      	mov	r9, r0
 8018898:	2800      	cmp	r0, #0
 801889a:	d1cf      	bne.n	801883c <rcl_expand_topic_name+0x128>
 801889c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801889e:	aa18      	add	r2, sp, #96	; 0x60
 80188a0:	2569      	movs	r5, #105	; 0x69
 80188a2:	6018      	str	r0, [r3, #0]
 80188a4:	ab16      	add	r3, sp, #88	; 0x58
 80188a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80188a8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80188ac:	4631      	mov	r1, r6
 80188ae:	4620      	mov	r0, r4
 80188b0:	cb0c      	ldmia	r3, {r2, r3}
 80188b2:	f7fa fcb5 	bl	8013220 <rcutils_strndup>
 80188b6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80188b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80188ba:	4798      	blx	r3
 80188bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80188be:	991a      	ldr	r1, [sp, #104]	; 0x68
 80188c0:	4650      	mov	r0, sl
 80188c2:	4798      	blx	r3
 80188c4:	e777      	b.n	80187b6 <rcl_expand_topic_name+0xa2>
 80188c6:	46b9      	mov	r9, r7
 80188c8:	e7b8      	b.n	801883c <rcl_expand_topic_name+0x128>
 80188ca:	25ca      	movs	r5, #202	; 0xca
 80188cc:	e773      	b.n	80187b6 <rcl_expand_topic_name+0xa2>
 80188ce:	9e07      	ldr	r6, [sp, #28]
 80188d0:	4630      	mov	r0, r6
 80188d2:	f7e7 fd15 	bl	8000300 <strlen>
 80188d6:	4a3b      	ldr	r2, [pc, #236]	; (80189c4 <rcl_expand_topic_name+0x2b0>)
 80188d8:	4b3b      	ldr	r3, [pc, #236]	; (80189c8 <rcl_expand_topic_name+0x2b4>)
 80188da:	9603      	str	r6, [sp, #12]
 80188dc:	2801      	cmp	r0, #1
 80188de:	bf18      	it	ne
 80188e0:	4613      	movne	r3, r2
 80188e2:	9704      	str	r7, [sp, #16]
 80188e4:	9302      	str	r3, [sp, #8]
 80188e6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80188e8:	9300      	str	r3, [sp, #0]
 80188ea:	1c63      	adds	r3, r4, #1
 80188ec:	9305      	str	r3, [sp, #20]
 80188ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80188f2:	9301      	str	r3, [sp, #4]
 80188f4:	ab16      	add	r3, sp, #88	; 0x58
 80188f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80188f8:	f7fa fb32 	bl	8012f60 <rcutils_format_string_limit>
 80188fc:	4606      	mov	r6, r0
 80188fe:	b350      	cbz	r0, 8018956 <rcl_expand_topic_name+0x242>
 8018900:	f1b9 0f00 	cmp.w	r9, #0
 8018904:	d005      	beq.n	8018912 <rcl_expand_topic_name+0x1fe>
 8018906:	217b      	movs	r1, #123	; 0x7b
 8018908:	46b2      	mov	sl, r6
 801890a:	f001 ffb3 	bl	801a874 <strchr>
 801890e:	4681      	mov	r9, r0
 8018910:	e76e      	b.n	80187f0 <rcl_expand_topic_name+0xdc>
 8018912:	7833      	ldrb	r3, [r6, #0]
 8018914:	2b2f      	cmp	r3, #47	; 0x2f
 8018916:	d01b      	beq.n	8018950 <rcl_expand_topic_name+0x23c>
 8018918:	9c07      	ldr	r4, [sp, #28]
 801891a:	4620      	mov	r0, r4
 801891c:	f7e7 fcf0 	bl	8000300 <strlen>
 8018920:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018924:	4a29      	ldr	r2, [pc, #164]	; (80189cc <rcl_expand_topic_name+0x2b8>)
 8018926:	9301      	str	r3, [sp, #4]
 8018928:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801892a:	9604      	str	r6, [sp, #16]
 801892c:	9300      	str	r3, [sp, #0]
 801892e:	4b28      	ldr	r3, [pc, #160]	; (80189d0 <rcl_expand_topic_name+0x2bc>)
 8018930:	9403      	str	r4, [sp, #12]
 8018932:	2801      	cmp	r0, #1
 8018934:	bf18      	it	ne
 8018936:	4613      	movne	r3, r2
 8018938:	9302      	str	r3, [sp, #8]
 801893a:	ab16      	add	r3, sp, #88	; 0x58
 801893c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801893e:	f7fa fb0f 	bl	8012f60 <rcutils_format_string_limit>
 8018942:	4603      	mov	r3, r0
 8018944:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018946:	4630      	mov	r0, r6
 8018948:	991a      	ldr	r1, [sp, #104]	; 0x68
 801894a:	461e      	mov	r6, r3
 801894c:	4790      	blx	r2
 801894e:	b116      	cbz	r6, 8018956 <rcl_expand_topic_name+0x242>
 8018950:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018952:	601e      	str	r6, [r3, #0]
 8018954:	e72f      	b.n	80187b6 <rcl_expand_topic_name+0xa2>
 8018956:	2300      	movs	r3, #0
 8018958:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801895a:	250a      	movs	r5, #10
 801895c:	6013      	str	r3, [r2, #0]
 801895e:	e72a      	b.n	80187b6 <rcl_expand_topic_name+0xa2>
 8018960:	4653      	mov	r3, sl
 8018962:	4656      	mov	r6, sl
 8018964:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 8018968:	2b00      	cmp	r3, #0
 801896a:	d1d2      	bne.n	8018912 <rcl_expand_topic_name+0x1fe>
 801896c:	7823      	ldrb	r3, [r4, #0]
 801896e:	2b2f      	cmp	r3, #47	; 0x2f
 8018970:	d01e      	beq.n	80189b0 <rcl_expand_topic_name+0x29c>
 8018972:	9e07      	ldr	r6, [sp, #28]
 8018974:	4630      	mov	r0, r6
 8018976:	f7e7 fcc3 	bl	8000300 <strlen>
 801897a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801897c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018980:	9603      	str	r6, [sp, #12]
 8018982:	9404      	str	r4, [sp, #16]
 8018984:	e9cd 2300 	strd	r2, r3, [sp]
 8018988:	4a10      	ldr	r2, [pc, #64]	; (80189cc <rcl_expand_topic_name+0x2b8>)
 801898a:	4b11      	ldr	r3, [pc, #68]	; (80189d0 <rcl_expand_topic_name+0x2bc>)
 801898c:	2801      	cmp	r0, #1
 801898e:	bf18      	it	ne
 8018990:	4613      	movne	r3, r2
 8018992:	9302      	str	r3, [sp, #8]
 8018994:	ab16      	add	r3, sp, #88	; 0x58
 8018996:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018998:	f7fa fae2 	bl	8012f60 <rcutils_format_string_limit>
 801899c:	4606      	mov	r6, r0
 801899e:	e7d6      	b.n	801894e <rcl_expand_topic_name+0x23a>
 80189a0:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	; 0x68
 80189a4:	4650      	mov	r0, sl
 80189a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80189a8:	6014      	str	r4, [r2, #0]
 80189aa:	250a      	movs	r5, #10
 80189ac:	4798      	blx	r3
 80189ae:	e702      	b.n	80187b6 <rcl_expand_topic_name+0xa2>
 80189b0:	2300      	movs	r3, #0
 80189b2:	461e      	mov	r6, r3
 80189b4:	e7cc      	b.n	8018950 <rcl_expand_topic_name+0x23c>
 80189b6:	bf00      	nop
 80189b8:	0801d0bc 	.word	0x0801d0bc
 80189bc:	0801d0c4 	.word	0x0801d0c4
 80189c0:	0801d0cc 	.word	0x0801d0cc
 80189c4:	0801d0b4 	.word	0x0801d0b4
 80189c8:	0801cc98 	.word	0x0801cc98
 80189cc:	0801c710 	.word	0x0801c710
 80189d0:	0801c708 	.word	0x0801c708

080189d4 <rcl_get_default_topic_name_substitutions>:
 80189d4:	2800      	cmp	r0, #0
 80189d6:	bf0c      	ite	eq
 80189d8:	200b      	moveq	r0, #11
 80189da:	2000      	movne	r0, #0
 80189dc:	4770      	bx	lr
 80189de:	bf00      	nop

080189e0 <rcl_get_zero_initialized_guard_condition>:
 80189e0:	4a03      	ldr	r2, [pc, #12]	; (80189f0 <rcl_get_zero_initialized_guard_condition+0x10>)
 80189e2:	4603      	mov	r3, r0
 80189e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80189e8:	e883 0003 	stmia.w	r3, {r0, r1}
 80189ec:	4618      	mov	r0, r3
 80189ee:	4770      	bx	lr
 80189f0:	0801d0d8 	.word	0x0801d0d8

080189f4 <rcl_guard_condition_init_from_rmw>:
 80189f4:	b082      	sub	sp, #8
 80189f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80189fa:	b086      	sub	sp, #24
 80189fc:	4604      	mov	r4, r0
 80189fe:	460e      	mov	r6, r1
 8018a00:	4615      	mov	r5, r2
 8018a02:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 8018a06:	f10d 0e04 	add.w	lr, sp, #4
 8018a0a:	f84c 3f04 	str.w	r3, [ip, #4]!
 8018a0e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018a12:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018a16:	f8dc 3000 	ldr.w	r3, [ip]
 8018a1a:	a801      	add	r0, sp, #4
 8018a1c:	f8ce 3000 	str.w	r3, [lr]
 8018a20:	f7f4 faa6 	bl	800cf70 <rcutils_allocator_is_valid>
 8018a24:	f080 0301 	eor.w	r3, r0, #1
 8018a28:	b2db      	uxtb	r3, r3
 8018a2a:	bb3b      	cbnz	r3, 8018a7c <rcl_guard_condition_init_from_rmw+0x88>
 8018a2c:	b334      	cbz	r4, 8018a7c <rcl_guard_condition_init_from_rmw+0x88>
 8018a2e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8018a32:	f1b8 0f00 	cmp.w	r8, #0
 8018a36:	d11a      	bne.n	8018a6e <rcl_guard_condition_init_from_rmw+0x7a>
 8018a38:	b305      	cbz	r5, 8018a7c <rcl_guard_condition_init_from_rmw+0x88>
 8018a3a:	4628      	mov	r0, r5
 8018a3c:	f7f7 fba4 	bl	8010188 <rcl_context_is_valid>
 8018a40:	b1f0      	cbz	r0, 8018a80 <rcl_guard_condition_init_from_rmw+0x8c>
 8018a42:	9b01      	ldr	r3, [sp, #4]
 8018a44:	201c      	movs	r0, #28
 8018a46:	9905      	ldr	r1, [sp, #20]
 8018a48:	4798      	blx	r3
 8018a4a:	4607      	mov	r7, r0
 8018a4c:	6060      	str	r0, [r4, #4]
 8018a4e:	b320      	cbz	r0, 8018a9a <rcl_guard_condition_init_from_rmw+0xa6>
 8018a50:	b1c6      	cbz	r6, 8018a84 <rcl_guard_condition_init_from_rmw+0x90>
 8018a52:	6006      	str	r6, [r0, #0]
 8018a54:	f880 8004 	strb.w	r8, [r0, #4]
 8018a58:	ac01      	add	r4, sp, #4
 8018a5a:	f107 0c08 	add.w	ip, r7, #8
 8018a5e:	2500      	movs	r5, #0
 8018a60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018a62:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018a66:	6823      	ldr	r3, [r4, #0]
 8018a68:	f8cc 3000 	str.w	r3, [ip]
 8018a6c:	e000      	b.n	8018a70 <rcl_guard_condition_init_from_rmw+0x7c>
 8018a6e:	2564      	movs	r5, #100	; 0x64
 8018a70:	4628      	mov	r0, r5
 8018a72:	b006      	add	sp, #24
 8018a74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018a78:	b002      	add	sp, #8
 8018a7a:	4770      	bx	lr
 8018a7c:	250b      	movs	r5, #11
 8018a7e:	e7f7      	b.n	8018a70 <rcl_guard_condition_init_from_rmw+0x7c>
 8018a80:	2565      	movs	r5, #101	; 0x65
 8018a82:	e7f5      	b.n	8018a70 <rcl_guard_condition_init_from_rmw+0x7c>
 8018a84:	6828      	ldr	r0, [r5, #0]
 8018a86:	3028      	adds	r0, #40	; 0x28
 8018a88:	f000 fc30 	bl	80192ec <rmw_create_guard_condition>
 8018a8c:	6038      	str	r0, [r7, #0]
 8018a8e:	6867      	ldr	r7, [r4, #4]
 8018a90:	683e      	ldr	r6, [r7, #0]
 8018a92:	b126      	cbz	r6, 8018a9e <rcl_guard_condition_init_from_rmw+0xaa>
 8018a94:	2301      	movs	r3, #1
 8018a96:	713b      	strb	r3, [r7, #4]
 8018a98:	e7de      	b.n	8018a58 <rcl_guard_condition_init_from_rmw+0x64>
 8018a9a:	250a      	movs	r5, #10
 8018a9c:	e7e8      	b.n	8018a70 <rcl_guard_condition_init_from_rmw+0x7c>
 8018a9e:	9b02      	ldr	r3, [sp, #8]
 8018aa0:	4638      	mov	r0, r7
 8018aa2:	9905      	ldr	r1, [sp, #20]
 8018aa4:	2501      	movs	r5, #1
 8018aa6:	4798      	blx	r3
 8018aa8:	6066      	str	r6, [r4, #4]
 8018aaa:	e7e1      	b.n	8018a70 <rcl_guard_condition_init_from_rmw+0x7c>

08018aac <rcl_guard_condition_fini>:
 8018aac:	b570      	push	{r4, r5, r6, lr}
 8018aae:	b082      	sub	sp, #8
 8018ab0:	b1f0      	cbz	r0, 8018af0 <rcl_guard_condition_fini+0x44>
 8018ab2:	6843      	ldr	r3, [r0, #4]
 8018ab4:	4604      	mov	r4, r0
 8018ab6:	b163      	cbz	r3, 8018ad2 <rcl_guard_condition_fini+0x26>
 8018ab8:	6818      	ldr	r0, [r3, #0]
 8018aba:	68de      	ldr	r6, [r3, #12]
 8018abc:	6999      	ldr	r1, [r3, #24]
 8018abe:	b160      	cbz	r0, 8018ada <rcl_guard_condition_fini+0x2e>
 8018ac0:	791d      	ldrb	r5, [r3, #4]
 8018ac2:	b965      	cbnz	r5, 8018ade <rcl_guard_condition_fini+0x32>
 8018ac4:	4618      	mov	r0, r3
 8018ac6:	47b0      	blx	r6
 8018ac8:	2300      	movs	r3, #0
 8018aca:	4628      	mov	r0, r5
 8018acc:	6063      	str	r3, [r4, #4]
 8018ace:	b002      	add	sp, #8
 8018ad0:	bd70      	pop	{r4, r5, r6, pc}
 8018ad2:	461d      	mov	r5, r3
 8018ad4:	4628      	mov	r0, r5
 8018ad6:	b002      	add	sp, #8
 8018ad8:	bd70      	pop	{r4, r5, r6, pc}
 8018ada:	4605      	mov	r5, r0
 8018adc:	e7f2      	b.n	8018ac4 <rcl_guard_condition_fini+0x18>
 8018ade:	9101      	str	r1, [sp, #4]
 8018ae0:	f000 fc1a 	bl	8019318 <rmw_destroy_guard_condition>
 8018ae4:	1e05      	subs	r5, r0, #0
 8018ae6:	6863      	ldr	r3, [r4, #4]
 8018ae8:	9901      	ldr	r1, [sp, #4]
 8018aea:	bf18      	it	ne
 8018aec:	2501      	movne	r5, #1
 8018aee:	e7e9      	b.n	8018ac4 <rcl_guard_condition_fini+0x18>
 8018af0:	250b      	movs	r5, #11
 8018af2:	4628      	mov	r0, r5
 8018af4:	b002      	add	sp, #8
 8018af6:	bd70      	pop	{r4, r5, r6, pc}

08018af8 <rcl_guard_condition_get_default_options>:
 8018af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018afa:	b087      	sub	sp, #28
 8018afc:	4606      	mov	r6, r0
 8018afe:	4c0b      	ldr	r4, [pc, #44]	; (8018b2c <rcl_guard_condition_get_default_options+0x34>)
 8018b00:	4668      	mov	r0, sp
 8018b02:	f7f4 fa27 	bl	800cf54 <rcutils_get_default_allocator>
 8018b06:	46ee      	mov	lr, sp
 8018b08:	46a4      	mov	ip, r4
 8018b0a:	4625      	mov	r5, r4
 8018b0c:	4634      	mov	r4, r6
 8018b0e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018b12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018b16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018b18:	f8de 7000 	ldr.w	r7, [lr]
 8018b1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018b1e:	4630      	mov	r0, r6
 8018b20:	f8cc 7000 	str.w	r7, [ip]
 8018b24:	6027      	str	r7, [r4, #0]
 8018b26:	b007      	add	sp, #28
 8018b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018b2a:	bf00      	nop
 8018b2c:	2001069c 	.word	0x2001069c

08018b30 <rcl_guard_condition_get_rmw_handle>:
 8018b30:	b110      	cbz	r0, 8018b38 <rcl_guard_condition_get_rmw_handle+0x8>
 8018b32:	6840      	ldr	r0, [r0, #4]
 8018b34:	b100      	cbz	r0, 8018b38 <rcl_guard_condition_get_rmw_handle+0x8>
 8018b36:	6800      	ldr	r0, [r0, #0]
 8018b38:	4770      	bx	lr
 8018b3a:	bf00      	nop

08018b3c <rcl_publish>:
 8018b3c:	b1f8      	cbz	r0, 8018b7e <rcl_publish+0x42>
 8018b3e:	6803      	ldr	r3, [r0, #0]
 8018b40:	b570      	push	{r4, r5, r6, lr}
 8018b42:	4604      	mov	r4, r0
 8018b44:	b1b3      	cbz	r3, 8018b74 <rcl_publish+0x38>
 8018b46:	4616      	mov	r6, r2
 8018b48:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8018b4c:	b192      	cbz	r2, 8018b74 <rcl_publish+0x38>
 8018b4e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8018b52:	460d      	mov	r5, r1
 8018b54:	f7f7 fb18 	bl	8010188 <rcl_context_is_valid>
 8018b58:	b160      	cbz	r0, 8018b74 <rcl_publish+0x38>
 8018b5a:	6823      	ldr	r3, [r4, #0]
 8018b5c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8018b60:	b140      	cbz	r0, 8018b74 <rcl_publish+0x38>
 8018b62:	b155      	cbz	r5, 8018b7a <rcl_publish+0x3e>
 8018b64:	4632      	mov	r2, r6
 8018b66:	4629      	mov	r1, r5
 8018b68:	f000 fc10 	bl	801938c <rmw_publish>
 8018b6c:	3800      	subs	r0, #0
 8018b6e:	bf18      	it	ne
 8018b70:	2001      	movne	r0, #1
 8018b72:	bd70      	pop	{r4, r5, r6, pc}
 8018b74:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8018b78:	bd70      	pop	{r4, r5, r6, pc}
 8018b7a:	200b      	movs	r0, #11
 8018b7c:	bd70      	pop	{r4, r5, r6, pc}
 8018b7e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8018b82:	4770      	bx	lr

08018b84 <rcl_publisher_is_valid>:
 8018b84:	b1a0      	cbz	r0, 8018bb0 <rcl_publisher_is_valid+0x2c>
 8018b86:	6803      	ldr	r3, [r0, #0]
 8018b88:	b510      	push	{r4, lr}
 8018b8a:	4604      	mov	r4, r0
 8018b8c:	b173      	cbz	r3, 8018bac <rcl_publisher_is_valid+0x28>
 8018b8e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8018b92:	b15a      	cbz	r2, 8018bac <rcl_publisher_is_valid+0x28>
 8018b94:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8018b98:	f7f7 faf6 	bl	8010188 <rcl_context_is_valid>
 8018b9c:	b130      	cbz	r0, 8018bac <rcl_publisher_is_valid+0x28>
 8018b9e:	6823      	ldr	r3, [r4, #0]
 8018ba0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8018ba4:	3800      	subs	r0, #0
 8018ba6:	bf18      	it	ne
 8018ba8:	2001      	movne	r0, #1
 8018baa:	bd10      	pop	{r4, pc}
 8018bac:	2000      	movs	r0, #0
 8018bae:	bd10      	pop	{r4, pc}
 8018bb0:	2000      	movs	r0, #0
 8018bb2:	4770      	bx	lr

08018bb4 <rcl_publisher_is_valid_except_context>:
 8018bb4:	b130      	cbz	r0, 8018bc4 <rcl_publisher_is_valid_except_context+0x10>
 8018bb6:	6800      	ldr	r0, [r0, #0]
 8018bb8:	b120      	cbz	r0, 8018bc4 <rcl_publisher_is_valid_except_context+0x10>
 8018bba:	f8d0 00c4 	ldr.w	r0, [r0, #196]	; 0xc4
 8018bbe:	3800      	subs	r0, #0
 8018bc0:	bf18      	it	ne
 8018bc2:	2001      	movne	r0, #1
 8018bc4:	4770      	bx	lr
 8018bc6:	bf00      	nop

08018bc8 <rcl_validate_topic_name>:
 8018bc8:	2800      	cmp	r0, #0
 8018bca:	f000 8089 	beq.w	8018ce0 <rcl_validate_topic_name+0x118>
 8018bce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018bd2:	460e      	mov	r6, r1
 8018bd4:	2900      	cmp	r1, #0
 8018bd6:	f000 8085 	beq.w	8018ce4 <rcl_validate_topic_name+0x11c>
 8018bda:	4604      	mov	r4, r0
 8018bdc:	4617      	mov	r7, r2
 8018bde:	f7e7 fb8f 	bl	8000300 <strlen>
 8018be2:	b1b0      	cbz	r0, 8018c12 <rcl_validate_topic_name+0x4a>
 8018be4:	f894 e000 	ldrb.w	lr, [r4]
 8018be8:	f8df c160 	ldr.w	ip, [pc, #352]	; 8018d4c <rcl_validate_topic_name+0x184>
 8018bec:	f81c 300e 	ldrb.w	r3, [ip, lr]
 8018bf0:	f013 0304 	ands.w	r3, r3, #4
 8018bf4:	d139      	bne.n	8018c6a <rcl_validate_topic_name+0xa2>
 8018bf6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8018bfa:	f814 2008 	ldrb.w	r2, [r4, r8]
 8018bfe:	2a2f      	cmp	r2, #47	; 0x2f
 8018c00:	d10f      	bne.n	8018c22 <rcl_validate_topic_name+0x5a>
 8018c02:	2202      	movs	r2, #2
 8018c04:	6032      	str	r2, [r6, #0]
 8018c06:	b3a7      	cbz	r7, 8018c72 <rcl_validate_topic_name+0xaa>
 8018c08:	4618      	mov	r0, r3
 8018c0a:	f8c7 8000 	str.w	r8, [r7]
 8018c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c12:	2301      	movs	r3, #1
 8018c14:	6033      	str	r3, [r6, #0]
 8018c16:	b367      	cbz	r7, 8018c72 <rcl_validate_topic_name+0xaa>
 8018c18:	2300      	movs	r3, #0
 8018c1a:	4618      	mov	r0, r3
 8018c1c:	603b      	str	r3, [r7, #0]
 8018c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c22:	f104 3aff 	add.w	sl, r4, #4294967295	; 0xffffffff
 8018c26:	461d      	mov	r5, r3
 8018c28:	4619      	mov	r1, r3
 8018c2a:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8018c2e:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 8018c32:	f1b9 0f09 	cmp.w	r9, #9
 8018c36:	d91f      	bls.n	8018c78 <rcl_validate_topic_name+0xb0>
 8018c38:	f022 0920 	bic.w	r9, r2, #32
 8018c3c:	f1a9 0941 	sub.w	r9, r9, #65	; 0x41
 8018c40:	f1b9 0f19 	cmp.w	r9, #25
 8018c44:	d918      	bls.n	8018c78 <rcl_validate_topic_name+0xb0>
 8018c46:	2a5f      	cmp	r2, #95	; 0x5f
 8018c48:	d024      	beq.n	8018c94 <rcl_validate_topic_name+0xcc>
 8018c4a:	2a2f      	cmp	r2, #47	; 0x2f
 8018c4c:	d058      	beq.n	8018d00 <rcl_validate_topic_name+0x138>
 8018c4e:	2a7e      	cmp	r2, #126	; 0x7e
 8018c50:	d04a      	beq.n	8018ce8 <rcl_validate_topic_name+0x120>
 8018c52:	2a7b      	cmp	r2, #123	; 0x7b
 8018c54:	d05b      	beq.n	8018d0e <rcl_validate_topic_name+0x146>
 8018c56:	2a7d      	cmp	r2, #125	; 0x7d
 8018c58:	d169      	bne.n	8018d2e <rcl_validate_topic_name+0x166>
 8018c5a:	2d00      	cmp	r5, #0
 8018c5c:	d15c      	bne.n	8018d18 <rcl_validate_topic_name+0x150>
 8018c5e:	2305      	movs	r3, #5
 8018c60:	6033      	str	r3, [r6, #0]
 8018c62:	b137      	cbz	r7, 8018c72 <rcl_validate_topic_name+0xaa>
 8018c64:	2000      	movs	r0, #0
 8018c66:	6039      	str	r1, [r7, #0]
 8018c68:	e7d9      	b.n	8018c1e <rcl_validate_topic_name+0x56>
 8018c6a:	2304      	movs	r3, #4
 8018c6c:	6033      	str	r3, [r6, #0]
 8018c6e:	2f00      	cmp	r7, #0
 8018c70:	d1d2      	bne.n	8018c18 <rcl_validate_topic_name+0x50>
 8018c72:	2000      	movs	r0, #0
 8018c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c78:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018c7c:	0752      	lsls	r2, r2, #29
 8018c7e:	d509      	bpl.n	8018c94 <rcl_validate_topic_name+0xcc>
 8018c80:	2900      	cmp	r1, #0
 8018c82:	bf0c      	ite	eq
 8018c84:	2200      	moveq	r2, #0
 8018c86:	f005 0201 	andne.w	r2, r5, #1
 8018c8a:	b11a      	cbz	r2, 8018c94 <rcl_validate_topic_name+0xcc>
 8018c8c:	1e4d      	subs	r5, r1, #1
 8018c8e:	429d      	cmp	r5, r3
 8018c90:	d031      	beq.n	8018cf6 <rcl_validate_topic_name+0x12e>
 8018c92:	4615      	mov	r5, r2
 8018c94:	3101      	adds	r1, #1
 8018c96:	4288      	cmp	r0, r1
 8018c98:	d1c7      	bne.n	8018c2a <rcl_validate_topic_name+0x62>
 8018c9a:	2d00      	cmp	r5, #0
 8018c9c:	d142      	bne.n	8018d24 <rcl_validate_topic_name+0x15c>
 8018c9e:	4628      	mov	r0, r5
 8018ca0:	2301      	movs	r3, #1
 8018ca2:	e00c      	b.n	8018cbe <rcl_validate_topic_name+0xf6>
 8018ca4:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 8018ca8:	d101      	bne.n	8018cae <rcl_validate_topic_name+0xe6>
 8018caa:	2801      	cmp	r0, #1
 8018cac:	d047      	beq.n	8018d3e <rcl_validate_topic_name+0x176>
 8018cae:	1c5a      	adds	r2, r3, #1
 8018cb0:	428b      	cmp	r3, r1
 8018cb2:	f100 0001 	add.w	r0, r0, #1
 8018cb6:	f104 0401 	add.w	r4, r4, #1
 8018cba:	4613      	mov	r3, r2
 8018cbc:	d22e      	bcs.n	8018d1c <rcl_validate_topic_name+0x154>
 8018cbe:	4580      	cmp	r8, r0
 8018cc0:	d0f5      	beq.n	8018cae <rcl_validate_topic_name+0xe6>
 8018cc2:	7822      	ldrb	r2, [r4, #0]
 8018cc4:	2a2f      	cmp	r2, #47	; 0x2f
 8018cc6:	d1ed      	bne.n	8018ca4 <rcl_validate_topic_name+0xdc>
 8018cc8:	7862      	ldrb	r2, [r4, #1]
 8018cca:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018cce:	0752      	lsls	r2, r2, #29
 8018cd0:	d5ed      	bpl.n	8018cae <rcl_validate_topic_name+0xe6>
 8018cd2:	2204      	movs	r2, #4
 8018cd4:	6032      	str	r2, [r6, #0]
 8018cd6:	2f00      	cmp	r7, #0
 8018cd8:	d0cb      	beq.n	8018c72 <rcl_validate_topic_name+0xaa>
 8018cda:	2000      	movs	r0, #0
 8018cdc:	603b      	str	r3, [r7, #0]
 8018cde:	e79e      	b.n	8018c1e <rcl_validate_topic_name+0x56>
 8018ce0:	200b      	movs	r0, #11
 8018ce2:	4770      	bx	lr
 8018ce4:	200b      	movs	r0, #11
 8018ce6:	e79a      	b.n	8018c1e <rcl_validate_topic_name+0x56>
 8018ce8:	2900      	cmp	r1, #0
 8018cea:	d0d3      	beq.n	8018c94 <rcl_validate_topic_name+0xcc>
 8018cec:	2306      	movs	r3, #6
 8018cee:	6033      	str	r3, [r6, #0]
 8018cf0:	2f00      	cmp	r7, #0
 8018cf2:	d1b7      	bne.n	8018c64 <rcl_validate_topic_name+0x9c>
 8018cf4:	e7bd      	b.n	8018c72 <rcl_validate_topic_name+0xaa>
 8018cf6:	2309      	movs	r3, #9
 8018cf8:	6033      	str	r3, [r6, #0]
 8018cfa:	2f00      	cmp	r7, #0
 8018cfc:	d1b2      	bne.n	8018c64 <rcl_validate_topic_name+0x9c>
 8018cfe:	e7b8      	b.n	8018c72 <rcl_validate_topic_name+0xaa>
 8018d00:	2d00      	cmp	r5, #0
 8018d02:	d0c7      	beq.n	8018c94 <rcl_validate_topic_name+0xcc>
 8018d04:	2308      	movs	r3, #8
 8018d06:	6033      	str	r3, [r6, #0]
 8018d08:	2f00      	cmp	r7, #0
 8018d0a:	d1ab      	bne.n	8018c64 <rcl_validate_topic_name+0x9c>
 8018d0c:	e7b1      	b.n	8018c72 <rcl_validate_topic_name+0xaa>
 8018d0e:	2d00      	cmp	r5, #0
 8018d10:	d1f8      	bne.n	8018d04 <rcl_validate_topic_name+0x13c>
 8018d12:	460b      	mov	r3, r1
 8018d14:	2501      	movs	r5, #1
 8018d16:	e7bd      	b.n	8018c94 <rcl_validate_topic_name+0xcc>
 8018d18:	2500      	movs	r5, #0
 8018d1a:	e7bb      	b.n	8018c94 <rcl_validate_topic_name+0xcc>
 8018d1c:	2300      	movs	r3, #0
 8018d1e:	4618      	mov	r0, r3
 8018d20:	6033      	str	r3, [r6, #0]
 8018d22:	e77c      	b.n	8018c1e <rcl_validate_topic_name+0x56>
 8018d24:	2205      	movs	r2, #5
 8018d26:	6032      	str	r2, [r6, #0]
 8018d28:	2f00      	cmp	r7, #0
 8018d2a:	d1d6      	bne.n	8018cda <rcl_validate_topic_name+0x112>
 8018d2c:	e7a1      	b.n	8018c72 <rcl_validate_topic_name+0xaa>
 8018d2e:	2d00      	cmp	r5, #0
 8018d30:	bf14      	ite	ne
 8018d32:	2308      	movne	r3, #8
 8018d34:	2303      	moveq	r3, #3
 8018d36:	6033      	str	r3, [r6, #0]
 8018d38:	2f00      	cmp	r7, #0
 8018d3a:	d193      	bne.n	8018c64 <rcl_validate_topic_name+0x9c>
 8018d3c:	e799      	b.n	8018c72 <rcl_validate_topic_name+0xaa>
 8018d3e:	2307      	movs	r3, #7
 8018d40:	6033      	str	r3, [r6, #0]
 8018d42:	2f00      	cmp	r7, #0
 8018d44:	d095      	beq.n	8018c72 <rcl_validate_topic_name+0xaa>
 8018d46:	2301      	movs	r3, #1
 8018d48:	e7c7      	b.n	8018cda <rcl_validate_topic_name+0x112>
 8018d4a:	bf00      	nop
 8018d4c:	0801d2b8 	.word	0x0801d2b8

08018d50 <rcutils_split>:
 8018d50:	b082      	sub	sp, #8
 8018d52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d56:	b08d      	sub	sp, #52	; 0x34
 8018d58:	ac16      	add	r4, sp, #88	; 0x58
 8018d5a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8018d5c:	e884 000c 	stmia.w	r4, {r2, r3}
 8018d60:	2f00      	cmp	r7, #0
 8018d62:	f000 80a8 	beq.w	8018eb6 <rcutils_split+0x166>
 8018d66:	4605      	mov	r5, r0
 8018d68:	2800      	cmp	r0, #0
 8018d6a:	d07e      	beq.n	8018e6a <rcutils_split+0x11a>
 8018d6c:	7803      	ldrb	r3, [r0, #0]
 8018d6e:	2b00      	cmp	r3, #0
 8018d70:	d07b      	beq.n	8018e6a <rcutils_split+0x11a>
 8018d72:	f10d 0c58 	add.w	ip, sp, #88	; 0x58
 8018d76:	460e      	mov	r6, r1
 8018d78:	9203      	str	r2, [sp, #12]
 8018d7a:	f107 0408 	add.w	r4, r7, #8
 8018d7e:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
 8018d82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d88:	4628      	mov	r0, r5
 8018d8a:	f8c4 b000 	str.w	fp, [r4]
 8018d8e:	f7e7 fab7 	bl	8000300 <strlen>
 8018d92:	782c      	ldrb	r4, [r5, #0]
 8018d94:	182b      	adds	r3, r5, r0
 8018d96:	1ba4      	subs	r4, r4, r6
 8018d98:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018d9c:	fab4 f484 	clz	r4, r4
 8018da0:	42b3      	cmp	r3, r6
 8018da2:	bf14      	ite	ne
 8018da4:	4680      	movne	r8, r0
 8018da6:	f1a0 0801 	subeq.w	r8, r0, #1
 8018daa:	2001      	movs	r0, #1
 8018dac:	0964      	lsrs	r4, r4, #5
 8018dae:	6038      	str	r0, [r7, #0]
 8018db0:	4544      	cmp	r4, r8
 8018db2:	d26b      	bcs.n	8018e8c <rcutils_split+0x13c>
 8018db4:	192b      	adds	r3, r5, r4
 8018db6:	eb05 0108 	add.w	r1, r5, r8
 8018dba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018dbe:	42b2      	cmp	r2, r6
 8018dc0:	d101      	bne.n	8018dc6 <rcutils_split+0x76>
 8018dc2:	3001      	adds	r0, #1
 8018dc4:	6038      	str	r0, [r7, #0]
 8018dc6:	4299      	cmp	r1, r3
 8018dc8:	d1f7      	bne.n	8018dba <rcutils_split+0x6a>
 8018dca:	9b03      	ldr	r3, [sp, #12]
 8018dcc:	0080      	lsls	r0, r0, #2
 8018dce:	4659      	mov	r1, fp
 8018dd0:	4798      	blx	r3
 8018dd2:	4603      	mov	r3, r0
 8018dd4:	6078      	str	r0, [r7, #4]
 8018dd6:	2800      	cmp	r0, #0
 8018dd8:	d05f      	beq.n	8018e9a <rcutils_split+0x14a>
 8018dda:	f04f 0a00 	mov.w	sl, #0
 8018dde:	46a1      	mov	r9, r4
 8018de0:	e002      	b.n	8018de8 <rcutils_split+0x98>
 8018de2:	3401      	adds	r4, #1
 8018de4:	45a0      	cmp	r8, r4
 8018de6:	d922      	bls.n	8018e2e <rcutils_split+0xde>
 8018de8:	5d2a      	ldrb	r2, [r5, r4]
 8018dea:	42b2      	cmp	r2, r6
 8018dec:	d1f9      	bne.n	8018de2 <rcutils_split+0x92>
 8018dee:	45a1      	cmp	r9, r4
 8018df0:	eba4 0209 	sub.w	r2, r4, r9
 8018df4:	d032      	beq.n	8018e5c <rcutils_split+0x10c>
 8018df6:	4659      	mov	r1, fp
 8018df8:	1c90      	adds	r0, r2, #2
 8018dfa:	9302      	str	r3, [sp, #8]
 8018dfc:	9b03      	ldr	r3, [sp, #12]
 8018dfe:	9201      	str	r2, [sp, #4]
 8018e00:	4798      	blx	r3
 8018e02:	9a01      	ldr	r2, [sp, #4]
 8018e04:	9b02      	ldr	r3, [sp, #8]
 8018e06:	1c51      	adds	r1, r2, #1
 8018e08:	687a      	ldr	r2, [r7, #4]
 8018e0a:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 8018e0e:	eb05 0309 	add.w	r3, r5, r9
 8018e12:	f852 002a 	ldr.w	r0, [r2, sl, lsl #2]
 8018e16:	2800      	cmp	r0, #0
 8018e18:	d04f      	beq.n	8018eba <rcutils_split+0x16a>
 8018e1a:	4a2b      	ldr	r2, [pc, #172]	; (8018ec8 <rcutils_split+0x178>)
 8018e1c:	f10a 0a01 	add.w	sl, sl, #1
 8018e20:	f001 fc46 	bl	801a6b0 <sniprintf>
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	3401      	adds	r4, #1
 8018e28:	45a0      	cmp	r8, r4
 8018e2a:	46a1      	mov	r9, r4
 8018e2c:	d8dc      	bhi.n	8018de8 <rcutils_split+0x98>
 8018e2e:	45a1      	cmp	r9, r4
 8018e30:	d039      	beq.n	8018ea6 <rcutils_split+0x156>
 8018e32:	eba4 0409 	sub.w	r4, r4, r9
 8018e36:	4659      	mov	r1, fp
 8018e38:	9301      	str	r3, [sp, #4]
 8018e3a:	1ca0      	adds	r0, r4, #2
 8018e3c:	9b03      	ldr	r3, [sp, #12]
 8018e3e:	4798      	blx	r3
 8018e40:	9b01      	ldr	r3, [sp, #4]
 8018e42:	4a21      	ldr	r2, [pc, #132]	; (8018ec8 <rcutils_split+0x178>)
 8018e44:	1c61      	adds	r1, r4, #1
 8018e46:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 8018e4a:	eb05 0309 	add.w	r3, r5, r9
 8018e4e:	6878      	ldr	r0, [r7, #4]
 8018e50:	2500      	movs	r5, #0
 8018e52:	f850 002a 	ldr.w	r0, [r0, sl, lsl #2]
 8018e56:	f001 fc2b 	bl	801a6b0 <sniprintf>
 8018e5a:	e011      	b.n	8018e80 <rcutils_split+0x130>
 8018e5c:	683a      	ldr	r2, [r7, #0]
 8018e5e:	2100      	movs	r1, #0
 8018e60:	3a01      	subs	r2, #1
 8018e62:	603a      	str	r2, [r7, #0]
 8018e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8018e68:	e7dd      	b.n	8018e26 <rcutils_split+0xd6>
 8018e6a:	ac04      	add	r4, sp, #16
 8018e6c:	a804      	add	r0, sp, #16
 8018e6e:	f000 f82d 	bl	8018ecc <rcutils_get_zero_initialized_string_array>
 8018e72:	2500      	movs	r5, #0
 8018e74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018e76:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018e78:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8018e7c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8018e80:	4628      	mov	r0, r5
 8018e82:	b00d      	add	sp, #52	; 0x34
 8018e84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e88:	b002      	add	sp, #8
 8018e8a:	4770      	bx	lr
 8018e8c:	9b03      	ldr	r3, [sp, #12]
 8018e8e:	4659      	mov	r1, fp
 8018e90:	2004      	movs	r0, #4
 8018e92:	4798      	blx	r3
 8018e94:	4603      	mov	r3, r0
 8018e96:	6078      	str	r0, [r7, #4]
 8018e98:	b928      	cbnz	r0, 8018ea6 <rcutils_split+0x156>
 8018e9a:	4638      	mov	r0, r7
 8018e9c:	f000 f834 	bl	8018f08 <rcutils_string_array_fini>
 8018ea0:	b970      	cbnz	r0, 8018ec0 <rcutils_split+0x170>
 8018ea2:	2502      	movs	r5, #2
 8018ea4:	e7ec      	b.n	8018e80 <rcutils_split+0x130>
 8018ea6:	683a      	ldr	r2, [r7, #0]
 8018ea8:	2100      	movs	r1, #0
 8018eaa:	3a01      	subs	r2, #1
 8018eac:	460d      	mov	r5, r1
 8018eae:	603a      	str	r2, [r7, #0]
 8018eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8018eb4:	e7e4      	b.n	8018e80 <rcutils_split+0x130>
 8018eb6:	250b      	movs	r5, #11
 8018eb8:	e7e2      	b.n	8018e80 <rcutils_split+0x130>
 8018eba:	f8c7 a000 	str.w	sl, [r7]
 8018ebe:	e7ec      	b.n	8018e9a <rcutils_split+0x14a>
 8018ec0:	2502      	movs	r5, #2
 8018ec2:	f7f4 f879 	bl	800cfb8 <rcutils_reset_error>
 8018ec6:	e7db      	b.n	8018e80 <rcutils_split+0x130>
 8018ec8:	0801cc9c 	.word	0x0801cc9c

08018ecc <rcutils_get_zero_initialized_string_array>:
 8018ecc:	b570      	push	{r4, r5, r6, lr}
 8018ece:	b086      	sub	sp, #24
 8018ed0:	4606      	mov	r6, r0
 8018ed2:	4c0c      	ldr	r4, [pc, #48]	; (8018f04 <rcutils_get_zero_initialized_string_array+0x38>)
 8018ed4:	4668      	mov	r0, sp
 8018ed6:	f7f4 f811 	bl	800cefc <rcutils_get_zero_initialized_allocator>
 8018eda:	46ee      	mov	lr, sp
 8018edc:	f104 0508 	add.w	r5, r4, #8
 8018ee0:	46a4      	mov	ip, r4
 8018ee2:	4634      	mov	r4, r6
 8018ee4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018ee8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018eea:	f8de 3000 	ldr.w	r3, [lr]
 8018eee:	602b      	str	r3, [r5, #0]
 8018ef0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ef4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ef6:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8018efa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018efe:	4630      	mov	r0, r6
 8018f00:	b006      	add	sp, #24
 8018f02:	bd70      	pop	{r4, r5, r6, pc}
 8018f04:	200106b0 	.word	0x200106b0

08018f08 <rcutils_string_array_fini>:
 8018f08:	b328      	cbz	r0, 8018f56 <rcutils_string_array_fini+0x4e>
 8018f0a:	b570      	push	{r4, r5, r6, lr}
 8018f0c:	4604      	mov	r4, r0
 8018f0e:	6840      	ldr	r0, [r0, #4]
 8018f10:	b1e0      	cbz	r0, 8018f4c <rcutils_string_array_fini+0x44>
 8018f12:	f104 0008 	add.w	r0, r4, #8
 8018f16:	f7f4 f82b 	bl	800cf70 <rcutils_allocator_is_valid>
 8018f1a:	b1c0      	cbz	r0, 8018f4e <rcutils_string_array_fini+0x46>
 8018f1c:	6823      	ldr	r3, [r4, #0]
 8018f1e:	b1c3      	cbz	r3, 8018f52 <rcutils_string_array_fini+0x4a>
 8018f20:	2500      	movs	r5, #0
 8018f22:	6860      	ldr	r0, [r4, #4]
 8018f24:	462e      	mov	r6, r5
 8018f26:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8018f2a:	68e3      	ldr	r3, [r4, #12]
 8018f2c:	69a1      	ldr	r1, [r4, #24]
 8018f2e:	4798      	blx	r3
 8018f30:	e9d4 3000 	ldrd	r3, r0, [r4]
 8018f34:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8018f38:	3501      	adds	r5, #1
 8018f3a:	429d      	cmp	r5, r3
 8018f3c:	d3f3      	bcc.n	8018f26 <rcutils_string_array_fini+0x1e>
 8018f3e:	68e3      	ldr	r3, [r4, #12]
 8018f40:	69a1      	ldr	r1, [r4, #24]
 8018f42:	4798      	blx	r3
 8018f44:	2300      	movs	r3, #0
 8018f46:	4618      	mov	r0, r3
 8018f48:	e9c4 3300 	strd	r3, r3, [r4]
 8018f4c:	bd70      	pop	{r4, r5, r6, pc}
 8018f4e:	200b      	movs	r0, #11
 8018f50:	bd70      	pop	{r4, r5, r6, pc}
 8018f52:	6860      	ldr	r0, [r4, #4]
 8018f54:	e7f3      	b.n	8018f3e <rcutils_string_array_fini+0x36>
 8018f56:	200b      	movs	r0, #11
 8018f58:	4770      	bx	lr
 8018f5a:	bf00      	nop

08018f5c <rmw_get_zero_initialized_discovery_options>:
 8018f5c:	b510      	push	{r4, lr}
 8018f5e:	4604      	mov	r4, r0
 8018f60:	2220      	movs	r2, #32
 8018f62:	2100      	movs	r1, #0
 8018f64:	f001 fc7e 	bl	801a864 <memset>
 8018f68:	4620      	mov	r0, r4
 8018f6a:	bd10      	pop	{r4, pc}

08018f6c <rmw_discovery_options_init>:
 8018f6c:	b570      	push	{r4, r5, r6, lr}
 8018f6e:	b318      	cbz	r0, 8018fb8 <rmw_discovery_options_init+0x4c>
 8018f70:	4604      	mov	r4, r0
 8018f72:	4610      	mov	r0, r2
 8018f74:	460e      	mov	r6, r1
 8018f76:	4615      	mov	r5, r2
 8018f78:	f7f3 fffa 	bl	800cf70 <rcutils_allocator_is_valid>
 8018f7c:	b1e0      	cbz	r0, 8018fb8 <rmw_discovery_options_init+0x4c>
 8018f7e:	68a3      	ldr	r3, [r4, #8]
 8018f80:	b9d3      	cbnz	r3, 8018fb8 <rmw_discovery_options_init+0x4c>
 8018f82:	6863      	ldr	r3, [r4, #4]
 8018f84:	b9c3      	cbnz	r3, 8018fb8 <rmw_discovery_options_init+0x4c>
 8018f86:	7823      	ldrb	r3, [r4, #0]
 8018f88:	b90b      	cbnz	r3, 8018f8e <rmw_discovery_options_init+0x22>
 8018f8a:	2302      	movs	r3, #2
 8018f8c:	7023      	strb	r3, [r4, #0]
 8018f8e:	b1a6      	cbz	r6, 8018fba <rmw_discovery_options_init+0x4e>
 8018f90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8018f94:	4630      	mov	r0, r6
 8018f96:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8018f9a:	4798      	blx	r3
 8018f9c:	6060      	str	r0, [r4, #4]
 8018f9e:	b170      	cbz	r0, 8018fbe <rmw_discovery_options_init+0x52>
 8018fa0:	f104 0c0c 	add.w	ip, r4, #12
 8018fa4:	60a6      	str	r6, [r4, #8]
 8018fa6:	2600      	movs	r6, #0
 8018fa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018faa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018fae:	682b      	ldr	r3, [r5, #0]
 8018fb0:	4630      	mov	r0, r6
 8018fb2:	f8cc 3000 	str.w	r3, [ip]
 8018fb6:	bd70      	pop	{r4, r5, r6, pc}
 8018fb8:	260b      	movs	r6, #11
 8018fba:	4630      	mov	r0, r6
 8018fbc:	bd70      	pop	{r4, r5, r6, pc}
 8018fbe:	260a      	movs	r6, #10
 8018fc0:	e7fb      	b.n	8018fba <rmw_discovery_options_init+0x4e>
 8018fc2:	bf00      	nop

08018fc4 <rmw_time_equal>:
 8018fc4:	b4f0      	push	{r4, r5, r6, r7}
 8018fc6:	b084      	sub	sp, #16
 8018fc8:	ac04      	add	r4, sp, #16
 8018fca:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8018fce:	4603      	mov	r3, r0
 8018fd0:	4925      	ldr	r1, [pc, #148]	; (8019068 <rmw_time_equal+0xa4>)
 8018fd2:	9d01      	ldr	r5, [sp, #4]
 8018fd4:	4610      	mov	r0, r2
 8018fd6:	4299      	cmp	r1, r3
 8018fd8:	f04f 0202 	mov.w	r2, #2
 8018fdc:	9e03      	ldr	r6, [sp, #12]
 8018fde:	41aa      	sbcs	r2, r5
 8018fe0:	d330      	bcc.n	8019044 <rmw_time_equal+0x80>
 8018fe2:	4c22      	ldr	r4, [pc, #136]	; (801906c <rmw_time_equal+0xa8>)
 8018fe4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018fe8:	fba3 3204 	umull	r3, r2, r3, r4
 8018fec:	fb04 2205 	mla	r2, r4, r5, r2
 8018ff0:	43dd      	mvns	r5, r3
 8018ff2:	1a8c      	subs	r4, r1, r2
 8018ff4:	4285      	cmp	r5, r0
 8018ff6:	41b4      	sbcs	r4, r6
 8018ff8:	d332      	bcc.n	8019060 <rmw_time_equal+0x9c>
 8018ffa:	eb10 0c03 	adds.w	ip, r0, r3
 8018ffe:	eb42 0106 	adc.w	r1, r2, r6
 8019002:	4819      	ldr	r0, [pc, #100]	; (8019068 <rmw_time_equal+0xa4>)
 8019004:	2202      	movs	r2, #2
 8019006:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8019008:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801900a:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 801900e:	4298      	cmp	r0, r3
 8019010:	41b2      	sbcs	r2, r6
 8019012:	d31c      	bcc.n	801904e <rmw_time_equal+0x8a>
 8019014:	4c15      	ldr	r4, [pc, #84]	; (801906c <rmw_time_equal+0xa8>)
 8019016:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 801901a:	fba3 3204 	umull	r3, r2, r3, r4
 801901e:	fb04 2206 	mla	r2, r4, r6, r2
 8019022:	43de      	mvns	r6, r3
 8019024:	1a84      	subs	r4, r0, r2
 8019026:	42ae      	cmp	r6, r5
 8019028:	41bc      	sbcs	r4, r7
 801902a:	d315      	bcc.n	8019058 <rmw_time_equal+0x94>
 801902c:	195b      	adds	r3, r3, r5
 801902e:	eb42 0207 	adc.w	r2, r2, r7
 8019032:	428a      	cmp	r2, r1
 8019034:	bf08      	it	eq
 8019036:	4563      	cmpeq	r3, ip
 8019038:	bf0c      	ite	eq
 801903a:	2001      	moveq	r0, #1
 801903c:	2000      	movne	r0, #0
 801903e:	b004      	add	sp, #16
 8019040:	bcf0      	pop	{r4, r5, r6, r7}
 8019042:	4770      	bx	lr
 8019044:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8019048:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801904c:	e7d9      	b.n	8019002 <rmw_time_equal+0x3e>
 801904e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019052:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8019056:	e7ec      	b.n	8019032 <rmw_time_equal+0x6e>
 8019058:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801905c:	4602      	mov	r2, r0
 801905e:	e7e8      	b.n	8019032 <rmw_time_equal+0x6e>
 8019060:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8019064:	e7cd      	b.n	8019002 <rmw_time_equal+0x3e>
 8019066:	bf00      	nop
 8019068:	25c17d04 	.word	0x25c17d04
 801906c:	3b9aca00 	.word	0x3b9aca00

08019070 <rmw_time_total_nsec>:
 8019070:	b470      	push	{r4, r5, r6}
 8019072:	b085      	sub	sp, #20
 8019074:	ac04      	add	r4, sp, #16
 8019076:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801907a:	4603      	mov	r3, r0
 801907c:	4913      	ldr	r1, [pc, #76]	; (80190cc <rmw_time_total_nsec+0x5c>)
 801907e:	9d01      	ldr	r5, [sp, #4]
 8019080:	4610      	mov	r0, r2
 8019082:	4299      	cmp	r1, r3
 8019084:	f04f 0202 	mov.w	r2, #2
 8019088:	9e03      	ldr	r6, [sp, #12]
 801908a:	41aa      	sbcs	r2, r5
 801908c:	d311      	bcc.n	80190b2 <rmw_time_total_nsec+0x42>
 801908e:	4c10      	ldr	r4, [pc, #64]	; (80190d0 <rmw_time_total_nsec+0x60>)
 8019090:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019094:	fba3 3204 	umull	r3, r2, r3, r4
 8019098:	fb04 2205 	mla	r2, r4, r5, r2
 801909c:	43dd      	mvns	r5, r3
 801909e:	1a8c      	subs	r4, r1, r2
 80190a0:	4285      	cmp	r5, r0
 80190a2:	41b4      	sbcs	r4, r6
 80190a4:	d30c      	bcc.n	80190c0 <rmw_time_total_nsec+0x50>
 80190a6:	1818      	adds	r0, r3, r0
 80190a8:	eb42 0106 	adc.w	r1, r2, r6
 80190ac:	b005      	add	sp, #20
 80190ae:	bc70      	pop	{r4, r5, r6}
 80190b0:	4770      	bx	lr
 80190b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80190b6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80190ba:	b005      	add	sp, #20
 80190bc:	bc70      	pop	{r4, r5, r6}
 80190be:	4770      	bx	lr
 80190c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80190c4:	b005      	add	sp, #20
 80190c6:	bc70      	pop	{r4, r5, r6}
 80190c8:	4770      	bx	lr
 80190ca:	bf00      	nop
 80190cc:	25c17d04 	.word	0x25c17d04
 80190d0:	3b9aca00 	.word	0x3b9aca00

080190d4 <on_status>:
 80190d4:	b082      	sub	sp, #8
 80190d6:	b002      	add	sp, #8
 80190d8:	4770      	bx	lr
 80190da:	bf00      	nop

080190dc <on_topic>:
 80190dc:	4a23      	ldr	r2, [pc, #140]	; (801916c <on_topic+0x90>)
 80190de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80190e2:	6812      	ldr	r2, [r2, #0]
 80190e4:	b094      	sub	sp, #80	; 0x50
 80190e6:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80190e8:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 80190ec:	9113      	str	r1, [sp, #76]	; 0x4c
 80190ee:	9312      	str	r3, [sp, #72]	; 0x48
 80190f0:	b3c2      	cbz	r2, 8019164 <on_topic+0x88>
 80190f2:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 80190f6:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 80190fa:	e001      	b.n	8019100 <on_topic+0x24>
 80190fc:	6852      	ldr	r2, [r2, #4]
 80190fe:	b38a      	cbz	r2, 8019164 <on_topic+0x88>
 8019100:	6894      	ldr	r4, [r2, #8]
 8019102:	8aa3      	ldrh	r3, [r4, #20]
 8019104:	428b      	cmp	r3, r1
 8019106:	d1f9      	bne.n	80190fc <on_topic+0x20>
 8019108:	7da3      	ldrb	r3, [r4, #22]
 801910a:	4283      	cmp	r3, r0
 801910c:	d1f6      	bne.n	80190fc <on_topic+0x20>
 801910e:	2248      	movs	r2, #72	; 0x48
 8019110:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8019114:	4668      	mov	r0, sp
 8019116:	f001 fcd6 	bl	801aac6 <memcpy>
 801911a:	f104 0328 	add.w	r3, r4, #40	; 0x28
 801911e:	4620      	mov	r0, r4
 8019120:	cb0c      	ldmia	r3, {r2, r3}
 8019122:	f7fb fdf9 	bl	8014d18 <rmw_uxrce_get_static_input_buffer_for_entity>
 8019126:	4607      	mov	r7, r0
 8019128:	b1e0      	cbz	r0, 8019164 <on_topic+0x88>
 801912a:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801912e:	462a      	mov	r2, r5
 8019130:	4630      	mov	r0, r6
 8019132:	f108 0110 	add.w	r1, r8, #16
 8019136:	f7f4 fabd 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 801913a:	b930      	cbnz	r0, 801914a <on_topic+0x6e>
 801913c:	4639      	mov	r1, r7
 801913e:	480c      	ldr	r0, [pc, #48]	; (8019170 <on_topic+0x94>)
 8019140:	b014      	add	sp, #80	; 0x50
 8019142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019146:	f000 b8bd 	b.w	80192c4 <put_memory>
 801914a:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 801914e:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 8019152:	f000 f97b 	bl	801944c <rmw_uros_epoch_nanos>
 8019156:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 801915a:	2305      	movs	r3, #5
 801915c:	e942 0102 	strd	r0, r1, [r2, #-8]
 8019160:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 8019164:	b014      	add	sp, #80	; 0x50
 8019166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801916a:	bf00      	nop
 801916c:	200105f4 	.word	0x200105f4
 8019170:	200105e4 	.word	0x200105e4

08019174 <on_request>:
 8019174:	4824      	ldr	r0, [pc, #144]	; (8019208 <on_request+0x94>)
 8019176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801917a:	6800      	ldr	r0, [r0, #0]
 801917c:	b094      	sub	sp, #80	; 0x50
 801917e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8019180:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 8019184:	9113      	str	r1, [sp, #76]	; 0x4c
 8019186:	2800      	cmp	r0, #0
 8019188:	d03b      	beq.n	8019202 <on_request+0x8e>
 801918a:	461d      	mov	r5, r3
 801918c:	e001      	b.n	8019192 <on_request+0x1e>
 801918e:	6840      	ldr	r0, [r0, #4]
 8019190:	b3b8      	cbz	r0, 8019202 <on_request+0x8e>
 8019192:	6884      	ldr	r4, [r0, #8]
 8019194:	8b21      	ldrh	r1, [r4, #24]
 8019196:	4291      	cmp	r1, r2
 8019198:	d1f9      	bne.n	801918e <on_request+0x1a>
 801919a:	2248      	movs	r2, #72	; 0x48
 801919c:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80191a0:	4668      	mov	r0, sp
 80191a2:	f001 fc90 	bl	801aac6 <memcpy>
 80191a6:	f104 0320 	add.w	r3, r4, #32
 80191aa:	4620      	mov	r0, r4
 80191ac:	cb0c      	ldmia	r3, {r2, r3}
 80191ae:	f7fb fdb3 	bl	8014d18 <rmw_uxrce_get_static_input_buffer_for_entity>
 80191b2:	4680      	mov	r8, r0
 80191b4:	b328      	cbz	r0, 8019202 <on_request+0x8e>
 80191b6:	4630      	mov	r0, r6
 80191b8:	f8d8 6008 	ldr.w	r6, [r8, #8]
 80191bc:	463a      	mov	r2, r7
 80191be:	f106 0110 	add.w	r1, r6, #16
 80191c2:	f7f4 fa77 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 80191c6:	b930      	cbnz	r0, 80191d6 <on_request+0x62>
 80191c8:	4641      	mov	r1, r8
 80191ca:	4810      	ldr	r0, [pc, #64]	; (801920c <on_request+0x98>)
 80191cc:	b014      	add	sp, #80	; 0x50
 80191ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80191d2:	f000 b877 	b.w	80192c4 <put_memory>
 80191d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80191d8:	f606 0c28 	addw	ip, r6, #2088	; 0x828
 80191dc:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 80191e0:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 80191e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80191e8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80191ec:	e88c 0003 	stmia.w	ip, {r0, r1}
 80191f0:	f000 f92c 	bl	801944c <rmw_uros_epoch_nanos>
 80191f4:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 80191f8:	2303      	movs	r3, #3
 80191fa:	e942 0102 	strd	r0, r1, [r2, #-8]
 80191fe:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 8019202:	b014      	add	sp, #80	; 0x50
 8019204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019208:	200105c4 	.word	0x200105c4
 801920c:	200105e4 	.word	0x200105e4

08019210 <on_reply>:
 8019210:	4822      	ldr	r0, [pc, #136]	; (801929c <on_reply+0x8c>)
 8019212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019216:	6800      	ldr	r0, [r0, #0]
 8019218:	b094      	sub	sp, #80	; 0x50
 801921a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801921c:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 8019220:	9113      	str	r1, [sp, #76]	; 0x4c
 8019222:	b3b8      	cbz	r0, 8019294 <on_reply+0x84>
 8019224:	461d      	mov	r5, r3
 8019226:	e001      	b.n	801922c <on_reply+0x1c>
 8019228:	6840      	ldr	r0, [r0, #4]
 801922a:	b398      	cbz	r0, 8019294 <on_reply+0x84>
 801922c:	6884      	ldr	r4, [r0, #8]
 801922e:	8b21      	ldrh	r1, [r4, #24]
 8019230:	4291      	cmp	r1, r2
 8019232:	d1f9      	bne.n	8019228 <on_reply+0x18>
 8019234:	2248      	movs	r2, #72	; 0x48
 8019236:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801923a:	4668      	mov	r0, sp
 801923c:	f001 fc43 	bl	801aac6 <memcpy>
 8019240:	f104 0320 	add.w	r3, r4, #32
 8019244:	4620      	mov	r0, r4
 8019246:	cb0c      	ldmia	r3, {r2, r3}
 8019248:	f7fb fd66 	bl	8014d18 <rmw_uxrce_get_static_input_buffer_for_entity>
 801924c:	4680      	mov	r8, r0
 801924e:	b308      	cbz	r0, 8019294 <on_reply+0x84>
 8019250:	4630      	mov	r0, r6
 8019252:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8019256:	463a      	mov	r2, r7
 8019258:	f106 0110 	add.w	r1, r6, #16
 801925c:	f7f4 fa2a 	bl	800d6b4 <ucdr_deserialize_array_uint8_t>
 8019260:	b930      	cbnz	r0, 8019270 <on_reply+0x60>
 8019262:	4641      	mov	r1, r8
 8019264:	480e      	ldr	r0, [pc, #56]	; (80192a0 <on_reply+0x90>)
 8019266:	b014      	add	sp, #80	; 0x50
 8019268:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801926c:	f000 b82a 	b.w	80192c4 <put_memory>
 8019270:	2200      	movs	r2, #0
 8019272:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 8019276:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 801927a:	f8c6 282c 	str.w	r2, [r6, #2092]	; 0x82c
 801927e:	f8c6 5828 	str.w	r5, [r6, #2088]	; 0x828
 8019282:	f000 f8e3 	bl	801944c <rmw_uros_epoch_nanos>
 8019286:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 801928a:	2304      	movs	r3, #4
 801928c:	e942 0102 	strd	r0, r1, [r2, #-8]
 8019290:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 8019294:	b014      	add	sp, #80	; 0x50
 8019296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801929a:	bf00      	nop
 801929c:	2000bc10 	.word	0x2000bc10
 80192a0:	200105e4 	.word	0x200105e4

080192a4 <get_memory>:
 80192a4:	4603      	mov	r3, r0
 80192a6:	6840      	ldr	r0, [r0, #4]
 80192a8:	b158      	cbz	r0, 80192c2 <get_memory+0x1e>
 80192aa:	6842      	ldr	r2, [r0, #4]
 80192ac:	605a      	str	r2, [r3, #4]
 80192ae:	b10a      	cbz	r2, 80192b4 <get_memory+0x10>
 80192b0:	2100      	movs	r1, #0
 80192b2:	6011      	str	r1, [r2, #0]
 80192b4:	681a      	ldr	r2, [r3, #0]
 80192b6:	6042      	str	r2, [r0, #4]
 80192b8:	b102      	cbz	r2, 80192bc <get_memory+0x18>
 80192ba:	6010      	str	r0, [r2, #0]
 80192bc:	2200      	movs	r2, #0
 80192be:	6002      	str	r2, [r0, #0]
 80192c0:	6018      	str	r0, [r3, #0]
 80192c2:	4770      	bx	lr

080192c4 <put_memory>:
 80192c4:	680b      	ldr	r3, [r1, #0]
 80192c6:	b10b      	cbz	r3, 80192cc <put_memory+0x8>
 80192c8:	684a      	ldr	r2, [r1, #4]
 80192ca:	605a      	str	r2, [r3, #4]
 80192cc:	684a      	ldr	r2, [r1, #4]
 80192ce:	b102      	cbz	r2, 80192d2 <put_memory+0xe>
 80192d0:	6013      	str	r3, [r2, #0]
 80192d2:	6803      	ldr	r3, [r0, #0]
 80192d4:	428b      	cmp	r3, r1
 80192d6:	6843      	ldr	r3, [r0, #4]
 80192d8:	bf08      	it	eq
 80192da:	6002      	streq	r2, [r0, #0]
 80192dc:	604b      	str	r3, [r1, #4]
 80192de:	b103      	cbz	r3, 80192e2 <put_memory+0x1e>
 80192e0:	6019      	str	r1, [r3, #0]
 80192e2:	2300      	movs	r3, #0
 80192e4:	600b      	str	r3, [r1, #0]
 80192e6:	6041      	str	r1, [r0, #4]
 80192e8:	4770      	bx	lr
 80192ea:	bf00      	nop

080192ec <rmw_create_guard_condition>:
 80192ec:	b538      	push	{r3, r4, r5, lr}
 80192ee:	4605      	mov	r5, r0
 80192f0:	4808      	ldr	r0, [pc, #32]	; (8019314 <rmw_create_guard_condition+0x28>)
 80192f2:	f7ff ffd7 	bl	80192a4 <get_memory>
 80192f6:	4603      	mov	r3, r0
 80192f8:	b148      	cbz	r0, 801930e <rmw_create_guard_condition+0x22>
 80192fa:	6884      	ldr	r4, [r0, #8]
 80192fc:	2300      	movs	r3, #0
 80192fe:	61e5      	str	r5, [r4, #28]
 8019300:	7423      	strb	r3, [r4, #16]
 8019302:	f7fa fa99 	bl	8013838 <rmw_get_implementation_identifier>
 8019306:	f104 0314 	add.w	r3, r4, #20
 801930a:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801930e:	4618      	mov	r0, r3
 8019310:	bd38      	pop	{r3, r4, r5, pc}
 8019312:	bf00      	nop
 8019314:	20010584 	.word	0x20010584

08019318 <rmw_destroy_guard_condition>:
 8019318:	b508      	push	{r3, lr}
 801931a:	4b08      	ldr	r3, [pc, #32]	; (801933c <rmw_destroy_guard_condition+0x24>)
 801931c:	6819      	ldr	r1, [r3, #0]
 801931e:	b911      	cbnz	r1, 8019326 <rmw_destroy_guard_condition+0xe>
 8019320:	e00a      	b.n	8019338 <rmw_destroy_guard_condition+0x20>
 8019322:	6849      	ldr	r1, [r1, #4]
 8019324:	b141      	cbz	r1, 8019338 <rmw_destroy_guard_condition+0x20>
 8019326:	688b      	ldr	r3, [r1, #8]
 8019328:	3314      	adds	r3, #20
 801932a:	4298      	cmp	r0, r3
 801932c:	d1f9      	bne.n	8019322 <rmw_destroy_guard_condition+0xa>
 801932e:	4803      	ldr	r0, [pc, #12]	; (801933c <rmw_destroy_guard_condition+0x24>)
 8019330:	f7ff ffc8 	bl	80192c4 <put_memory>
 8019334:	2000      	movs	r0, #0
 8019336:	bd08      	pop	{r3, pc}
 8019338:	2001      	movs	r0, #1
 801933a:	bd08      	pop	{r3, pc}
 801933c:	20010584 	.word	0x20010584

08019340 <destroy_topic>:
 8019340:	b538      	push	{r3, r4, r5, lr}
 8019342:	6985      	ldr	r5, [r0, #24]
 8019344:	b1dd      	cbz	r5, 801937e <destroy_topic+0x3e>
 8019346:	4604      	mov	r4, r0
 8019348:	6928      	ldr	r0, [r5, #16]
 801934a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801934e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019352:	6922      	ldr	r2, [r4, #16]
 8019354:	6819      	ldr	r1, [r3, #0]
 8019356:	f7fb ff51 	bl	80151fc <uxr_buffer_delete_entity>
 801935a:	4602      	mov	r2, r0
 801935c:	6928      	ldr	r0, [r5, #16]
 801935e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8019362:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8019366:	f7fb fdd9 	bl	8014f1c <run_xrce_session>
 801936a:	4603      	mov	r3, r0
 801936c:	4620      	mov	r0, r4
 801936e:	2b00      	cmp	r3, #0
 8019370:	bf14      	ite	ne
 8019372:	2400      	movne	r4, #0
 8019374:	2402      	moveq	r4, #2
 8019376:	f7fb fcc3 	bl	8014d00 <rmw_uxrce_fini_topic_memory>
 801937a:	4620      	mov	r0, r4
 801937c:	bd38      	pop	{r3, r4, r5, pc}
 801937e:	2401      	movs	r4, #1
 8019380:	4620      	mov	r0, r4
 8019382:	bd38      	pop	{r3, r4, r5, pc}

08019384 <flush_session>:
 8019384:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 8019386:	f7fc beeb 	b.w	8016160 <uxr_run_session_until_confirm_delivery>
 801938a:	bf00      	nop

0801938c <rmw_publish>:
 801938c:	2800      	cmp	r0, #0
 801938e:	d053      	beq.n	8019438 <rmw_publish+0xac>
 8019390:	b570      	push	{r4, r5, r6, lr}
 8019392:	460d      	mov	r5, r1
 8019394:	b08e      	sub	sp, #56	; 0x38
 8019396:	2900      	cmp	r1, #0
 8019398:	d04b      	beq.n	8019432 <rmw_publish+0xa6>
 801939a:	4604      	mov	r4, r0
 801939c:	6800      	ldr	r0, [r0, #0]
 801939e:	f7fb fe89 	bl	80150b4 <is_uxrce_rmw_identifier_valid>
 80193a2:	2800      	cmp	r0, #0
 80193a4:	d045      	beq.n	8019432 <rmw_publish+0xa6>
 80193a6:	6866      	ldr	r6, [r4, #4]
 80193a8:	2e00      	cmp	r6, #0
 80193aa:	d042      	beq.n	8019432 <rmw_publish+0xa6>
 80193ac:	69b4      	ldr	r4, [r6, #24]
 80193ae:	4628      	mov	r0, r5
 80193b0:	6923      	ldr	r3, [r4, #16]
 80193b2:	4798      	blx	r3
 80193b4:	69f3      	ldr	r3, [r6, #28]
 80193b6:	9005      	str	r0, [sp, #20]
 80193b8:	b113      	cbz	r3, 80193c0 <rmw_publish+0x34>
 80193ba:	a805      	add	r0, sp, #20
 80193bc:	4798      	blx	r3
 80193be:	9805      	ldr	r0, [sp, #20]
 80193c0:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80193c4:	691b      	ldr	r3, [r3, #16]
 80193c6:	9000      	str	r0, [sp, #0]
 80193c8:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 80193cc:	6972      	ldr	r2, [r6, #20]
 80193ce:	ab06      	add	r3, sp, #24
 80193d0:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 80193d2:	f7fe f93f 	bl	8017654 <uxr_prepare_output_stream>
 80193d6:	b1d8      	cbz	r0, 8019410 <rmw_publish+0x84>
 80193d8:	68a3      	ldr	r3, [r4, #8]
 80193da:	a906      	add	r1, sp, #24
 80193dc:	4628      	mov	r0, r5
 80193de:	4798      	blx	r3
 80193e0:	6a33      	ldr	r3, [r6, #32]
 80193e2:	4604      	mov	r4, r0
 80193e4:	b10b      	cbz	r3, 80193ea <rmw_publish+0x5e>
 80193e6:	a806      	add	r0, sp, #24
 80193e8:	4798      	blx	r3
 80193ea:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 80193ee:	2b01      	cmp	r3, #1
 80193f0:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80193f4:	d022      	beq.n	801943c <rmw_publish+0xb0>
 80193f6:	6918      	ldr	r0, [r3, #16]
 80193f8:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 80193fa:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80193fe:	f7fc feaf 	bl	8016160 <uxr_run_session_until_confirm_delivery>
 8019402:	4020      	ands	r0, r4
 8019404:	b2c4      	uxtb	r4, r0
 8019406:	f084 0001 	eor.w	r0, r4, #1
 801940a:	b2c0      	uxtb	r0, r0
 801940c:	b00e      	add	sp, #56	; 0x38
 801940e:	bd70      	pop	{r4, r5, r6, pc}
 8019410:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8019414:	6918      	ldr	r0, [r3, #16]
 8019416:	9b05      	ldr	r3, [sp, #20]
 8019418:	9602      	str	r6, [sp, #8]
 801941a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801941e:	9300      	str	r3, [sp, #0]
 8019420:	4b09      	ldr	r3, [pc, #36]	; (8019448 <rmw_publish+0xbc>)
 8019422:	9301      	str	r3, [sp, #4]
 8019424:	ab06      	add	r3, sp, #24
 8019426:	6972      	ldr	r2, [r6, #20]
 8019428:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 801942a:	f7fe f943 	bl	80176b4 <uxr_prepare_output_stream_fragmented>
 801942e:	2800      	cmp	r0, #0
 8019430:	d1d2      	bne.n	80193d8 <rmw_publish+0x4c>
 8019432:	2001      	movs	r0, #1
 8019434:	b00e      	add	sp, #56	; 0x38
 8019436:	bd70      	pop	{r4, r5, r6, pc}
 8019438:	2001      	movs	r0, #1
 801943a:	4770      	bx	lr
 801943c:	6918      	ldr	r0, [r3, #16]
 801943e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019442:	f7fc fad3 	bl	80159ec <uxr_flash_output_streams>
 8019446:	e7de      	b.n	8019406 <rmw_publish+0x7a>
 8019448:	08019385 	.word	0x08019385

0801944c <rmw_uros_epoch_nanos>:
 801944c:	4b05      	ldr	r3, [pc, #20]	; (8019464 <rmw_uros_epoch_nanos+0x18>)
 801944e:	681b      	ldr	r3, [r3, #0]
 8019450:	b123      	cbz	r3, 801945c <rmw_uros_epoch_nanos+0x10>
 8019452:	6898      	ldr	r0, [r3, #8]
 8019454:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8019458:	f7fc babe 	b.w	80159d8 <uxr_epoch_nanos>
 801945c:	2000      	movs	r0, #0
 801945e:	2100      	movs	r1, #0
 8019460:	4770      	bx	lr
 8019462:	bf00      	nop
 8019464:	200105d4 	.word	0x200105d4

08019468 <ucdr_serialize_string>:
 8019468:	b510      	push	{r4, lr}
 801946a:	b082      	sub	sp, #8
 801946c:	4604      	mov	r4, r0
 801946e:	4608      	mov	r0, r1
 8019470:	9101      	str	r1, [sp, #4]
 8019472:	f7e6 ff45 	bl	8000300 <strlen>
 8019476:	4602      	mov	r2, r0
 8019478:	9901      	ldr	r1, [sp, #4]
 801947a:	4620      	mov	r0, r4
 801947c:	3201      	adds	r2, #1
 801947e:	b002      	add	sp, #8
 8019480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019484:	f7f5 be64 	b.w	800f150 <ucdr_serialize_sequence_char>

08019488 <ucdr_deserialize_string>:
 8019488:	b500      	push	{lr}
 801948a:	b083      	sub	sp, #12
 801948c:	ab01      	add	r3, sp, #4
 801948e:	f7f5 fe71 	bl	800f174 <ucdr_deserialize_sequence_char>
 8019492:	b003      	add	sp, #12
 8019494:	f85d fb04 	ldr.w	pc, [sp], #4

08019498 <uxr_init_input_best_effort_stream>:
 8019498:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801949c:	8003      	strh	r3, [r0, #0]
 801949e:	4770      	bx	lr

080194a0 <uxr_reset_input_best_effort_stream>:
 80194a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80194a4:	8003      	strh	r3, [r0, #0]
 80194a6:	4770      	bx	lr

080194a8 <uxr_receive_best_effort_message>:
 80194a8:	b538      	push	{r3, r4, r5, lr}
 80194aa:	4604      	mov	r4, r0
 80194ac:	8800      	ldrh	r0, [r0, #0]
 80194ae:	460d      	mov	r5, r1
 80194b0:	f000 fd46 	bl	8019f40 <uxr_seq_num_cmp>
 80194b4:	4603      	mov	r3, r0
 80194b6:	0fc0      	lsrs	r0, r0, #31
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	bfb8      	it	lt
 80194bc:	8025      	strhlt	r5, [r4, #0]
 80194be:	bd38      	pop	{r3, r4, r5, pc}

080194c0 <on_full_input_buffer>:
 80194c0:	b570      	push	{r4, r5, r6, lr}
 80194c2:	460c      	mov	r4, r1
 80194c4:	4605      	mov	r5, r0
 80194c6:	8908      	ldrh	r0, [r1, #8]
 80194c8:	682b      	ldr	r3, [r5, #0]
 80194ca:	7d26      	ldrb	r6, [r4, #20]
 80194cc:	e9d1 1200 	ldrd	r1, r2, [r1]
 80194d0:	fbb2 f2f0 	udiv	r2, r2, r0
 80194d4:	eba3 0c01 	sub.w	ip, r3, r1
 80194d8:	fbbc fcf2 	udiv	ip, ip, r2
 80194dc:	f10c 0c01 	add.w	ip, ip, #1
 80194e0:	fa1f f38c 	uxth.w	r3, ip
 80194e4:	fbb3 fcf0 	udiv	ip, r3, r0
 80194e8:	fb00 331c 	mls	r3, r0, ip, r3
 80194ec:	b29b      	uxth	r3, r3
 80194ee:	fb02 f303 	mul.w	r3, r2, r3
 80194f2:	1d18      	adds	r0, r3, #4
 80194f4:	4408      	add	r0, r1
 80194f6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80194fa:	b116      	cbz	r6, 8019502 <on_full_input_buffer+0x42>
 80194fc:	2600      	movs	r6, #0
 80194fe:	f840 6c04 	str.w	r6, [r0, #-4]
 8019502:	2a03      	cmp	r2, #3
 8019504:	d801      	bhi.n	801950a <on_full_input_buffer+0x4a>
 8019506:	2001      	movs	r0, #1
 8019508:	bd70      	pop	{r4, r5, r6, pc}
 801950a:	3308      	adds	r3, #8
 801950c:	4628      	mov	r0, r5
 801950e:	3a04      	subs	r2, #4
 8019510:	4419      	add	r1, r3
 8019512:	692b      	ldr	r3, [r5, #16]
 8019514:	f7f5 fda0 	bl	800f058 <ucdr_init_buffer_origin>
 8019518:	4628      	mov	r0, r5
 801951a:	4622      	mov	r2, r4
 801951c:	4902      	ldr	r1, [pc, #8]	; (8019528 <on_full_input_buffer+0x68>)
 801951e:	f7f5 fd77 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 8019522:	2000      	movs	r0, #0
 8019524:	bd70      	pop	{r4, r5, r6, pc}
 8019526:	bf00      	nop
 8019528:	080194c1 	.word	0x080194c1

0801952c <uxr_init_input_reliable_stream>:
 801952c:	b510      	push	{r4, lr}
 801952e:	e9c0 1200 	strd	r1, r2, [r0]
 8019532:	2400      	movs	r4, #0
 8019534:	9a02      	ldr	r2, [sp, #8]
 8019536:	8103      	strh	r3, [r0, #8]
 8019538:	6102      	str	r2, [r0, #16]
 801953a:	7504      	strb	r4, [r0, #20]
 801953c:	b1c3      	cbz	r3, 8019570 <uxr_init_input_reliable_stream+0x44>
 801953e:	600c      	str	r4, [r1, #0]
 8019540:	8901      	ldrh	r1, [r0, #8]
 8019542:	2901      	cmp	r1, #1
 8019544:	d914      	bls.n	8019570 <uxr_init_input_reliable_stream+0x44>
 8019546:	f04f 0c01 	mov.w	ip, #1
 801954a:	6843      	ldr	r3, [r0, #4]
 801954c:	f10c 0e01 	add.w	lr, ip, #1
 8019550:	fbbc f2f1 	udiv	r2, ip, r1
 8019554:	fbb3 f3f1 	udiv	r3, r3, r1
 8019558:	fb01 c212 	mls	r2, r1, r2, ip
 801955c:	fa1f fc8e 	uxth.w	ip, lr
 8019560:	b292      	uxth	r2, r2
 8019562:	fb02 f303 	mul.w	r3, r2, r3
 8019566:	6802      	ldr	r2, [r0, #0]
 8019568:	50d4      	str	r4, [r2, r3]
 801956a:	8901      	ldrh	r1, [r0, #8]
 801956c:	4561      	cmp	r1, ip
 801956e:	d8ec      	bhi.n	801954a <uxr_init_input_reliable_stream+0x1e>
 8019570:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019574:	60c3      	str	r3, [r0, #12]
 8019576:	bd10      	pop	{r4, pc}

08019578 <uxr_reset_input_reliable_stream>:
 8019578:	8901      	ldrh	r1, [r0, #8]
 801957a:	b1d9      	cbz	r1, 80195b4 <uxr_reset_input_reliable_stream+0x3c>
 801957c:	b510      	push	{r4, lr}
 801957e:	f04f 0e00 	mov.w	lr, #0
 8019582:	46f4      	mov	ip, lr
 8019584:	4674      	mov	r4, lr
 8019586:	6843      	ldr	r3, [r0, #4]
 8019588:	f10e 0e01 	add.w	lr, lr, #1
 801958c:	fbbc f2f1 	udiv	r2, ip, r1
 8019590:	fbb3 f3f1 	udiv	r3, r3, r1
 8019594:	fb01 c212 	mls	r2, r1, r2, ip
 8019598:	fa1f fc8e 	uxth.w	ip, lr
 801959c:	b292      	uxth	r2, r2
 801959e:	fb02 f303 	mul.w	r3, r2, r3
 80195a2:	6802      	ldr	r2, [r0, #0]
 80195a4:	50d4      	str	r4, [r2, r3]
 80195a6:	8901      	ldrh	r1, [r0, #8]
 80195a8:	4561      	cmp	r1, ip
 80195aa:	d8ec      	bhi.n	8019586 <uxr_reset_input_reliable_stream+0xe>
 80195ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80195b0:	60c3      	str	r3, [r0, #12]
 80195b2:	bd10      	pop	{r4, pc}
 80195b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80195b8:	60c3      	str	r3, [r0, #12]
 80195ba:	4770      	bx	lr

080195bc <uxr_receive_reliable_message>:
 80195bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80195c0:	4604      	mov	r4, r0
 80195c2:	460d      	mov	r5, r1
 80195c4:	8901      	ldrh	r1, [r0, #8]
 80195c6:	4617      	mov	r7, r2
 80195c8:	8980      	ldrh	r0, [r0, #12]
 80195ca:	4698      	mov	r8, r3
 80195cc:	f000 fcb0 	bl	8019f30 <uxr_seq_num_add>
 80195d0:	4629      	mov	r1, r5
 80195d2:	4606      	mov	r6, r0
 80195d4:	89a0      	ldrh	r0, [r4, #12]
 80195d6:	f000 fcb3 	bl	8019f40 <uxr_seq_num_cmp>
 80195da:	2800      	cmp	r0, #0
 80195dc:	db0a      	blt.n	80195f4 <uxr_receive_reliable_message+0x38>
 80195de:	2600      	movs	r6, #0
 80195e0:	4629      	mov	r1, r5
 80195e2:	89e0      	ldrh	r0, [r4, #14]
 80195e4:	f000 fcac 	bl	8019f40 <uxr_seq_num_cmp>
 80195e8:	2800      	cmp	r0, #0
 80195ea:	da00      	bge.n	80195ee <uxr_receive_reliable_message+0x32>
 80195ec:	81e5      	strh	r5, [r4, #14]
 80195ee:	4630      	mov	r0, r6
 80195f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80195f4:	4630      	mov	r0, r6
 80195f6:	4629      	mov	r1, r5
 80195f8:	f000 fca2 	bl	8019f40 <uxr_seq_num_cmp>
 80195fc:	2800      	cmp	r0, #0
 80195fe:	dbee      	blt.n	80195de <uxr_receive_reliable_message+0x22>
 8019600:	6923      	ldr	r3, [r4, #16]
 8019602:	4638      	mov	r0, r7
 8019604:	4798      	blx	r3
 8019606:	4681      	mov	r9, r0
 8019608:	2101      	movs	r1, #1
 801960a:	89a0      	ldrh	r0, [r4, #12]
 801960c:	f000 fc90 	bl	8019f30 <uxr_seq_num_add>
 8019610:	f1b9 0f00 	cmp.w	r9, #0
 8019614:	bf08      	it	eq
 8019616:	4285      	cmpeq	r5, r0
 8019618:	bf0c      	ite	eq
 801961a:	2601      	moveq	r6, #1
 801961c:	2600      	movne	r6, #0
 801961e:	d104      	bne.n	801962a <uxr_receive_reliable_message+0x6e>
 8019620:	2300      	movs	r3, #0
 8019622:	9a08      	ldr	r2, [sp, #32]
 8019624:	81a0      	strh	r0, [r4, #12]
 8019626:	7013      	strb	r3, [r2, #0]
 8019628:	e7da      	b.n	80195e0 <uxr_receive_reliable_message+0x24>
 801962a:	8922      	ldrh	r2, [r4, #8]
 801962c:	6863      	ldr	r3, [r4, #4]
 801962e:	fbb5 f0f2 	udiv	r0, r5, r2
 8019632:	fbb3 f3f2 	udiv	r3, r3, r2
 8019636:	fb02 5010 	mls	r0, r2, r0, r5
 801963a:	b280      	uxth	r0, r0
 801963c:	fb03 f000 	mul.w	r0, r3, r0
 8019640:	6823      	ldr	r3, [r4, #0]
 8019642:	3004      	adds	r0, #4
 8019644:	4418      	add	r0, r3
 8019646:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801964a:	2b00      	cmp	r3, #0
 801964c:	d1c7      	bne.n	80195de <uxr_receive_reliable_message+0x22>
 801964e:	4639      	mov	r1, r7
 8019650:	4642      	mov	r2, r8
 8019652:	f001 fa38 	bl	801aac6 <memcpy>
 8019656:	8921      	ldrh	r1, [r4, #8]
 8019658:	6863      	ldr	r3, [r4, #4]
 801965a:	fbb5 f2f1 	udiv	r2, r5, r1
 801965e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019662:	fb01 5212 	mls	r2, r1, r2, r5
 8019666:	b292      	uxth	r2, r2
 8019668:	fb02 f303 	mul.w	r3, r2, r3
 801966c:	6822      	ldr	r2, [r4, #0]
 801966e:	f842 8003 	str.w	r8, [r2, r3]
 8019672:	2301      	movs	r3, #1
 8019674:	9a08      	ldr	r2, [sp, #32]
 8019676:	7013      	strb	r3, [r2, #0]
 8019678:	f1b9 0f00 	cmp.w	r9, #0
 801967c:	d0af      	beq.n	80195de <uxr_receive_reliable_message+0x22>
 801967e:	89a6      	ldrh	r6, [r4, #12]
 8019680:	2101      	movs	r1, #1
 8019682:	4630      	mov	r0, r6
 8019684:	f000 fc54 	bl	8019f30 <uxr_seq_num_add>
 8019688:	8921      	ldrh	r1, [r4, #8]
 801968a:	6863      	ldr	r3, [r4, #4]
 801968c:	4606      	mov	r6, r0
 801968e:	fbb0 f2f1 	udiv	r2, r0, r1
 8019692:	fbb3 f3f1 	udiv	r3, r3, r1
 8019696:	fb01 0212 	mls	r2, r1, r2, r0
 801969a:	6820      	ldr	r0, [r4, #0]
 801969c:	b292      	uxth	r2, r2
 801969e:	fb02 f303 	mul.w	r3, r2, r3
 80196a2:	3304      	adds	r3, #4
 80196a4:	4418      	add	r0, r3
 80196a6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80196aa:	2b00      	cmp	r3, #0
 80196ac:	d097      	beq.n	80195de <uxr_receive_reliable_message+0x22>
 80196ae:	6923      	ldr	r3, [r4, #16]
 80196b0:	4798      	blx	r3
 80196b2:	2802      	cmp	r0, #2
 80196b4:	d002      	beq.n	80196bc <uxr_receive_reliable_message+0x100>
 80196b6:	2801      	cmp	r0, #1
 80196b8:	d0e2      	beq.n	8019680 <uxr_receive_reliable_message+0xc4>
 80196ba:	e790      	b.n	80195de <uxr_receive_reliable_message+0x22>
 80196bc:	2601      	movs	r6, #1
 80196be:	e78f      	b.n	80195e0 <uxr_receive_reliable_message+0x24>

080196c0 <uxr_next_input_reliable_buffer_available>:
 80196c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80196c4:	4604      	mov	r4, r0
 80196c6:	460f      	mov	r7, r1
 80196c8:	8980      	ldrh	r0, [r0, #12]
 80196ca:	2101      	movs	r1, #1
 80196cc:	4690      	mov	r8, r2
 80196ce:	f000 fc2f 	bl	8019f30 <uxr_seq_num_add>
 80196d2:	8922      	ldrh	r2, [r4, #8]
 80196d4:	6866      	ldr	r6, [r4, #4]
 80196d6:	fbb0 f3f2 	udiv	r3, r0, r2
 80196da:	fbb6 f6f2 	udiv	r6, r6, r2
 80196de:	fb02 0313 	mls	r3, r2, r3, r0
 80196e2:	b29b      	uxth	r3, r3
 80196e4:	fb03 f606 	mul.w	r6, r3, r6
 80196e8:	6823      	ldr	r3, [r4, #0]
 80196ea:	3604      	adds	r6, #4
 80196ec:	441e      	add	r6, r3
 80196ee:	f856 9c04 	ldr.w	r9, [r6, #-4]
 80196f2:	f1b9 0f00 	cmp.w	r9, #0
 80196f6:	d023      	beq.n	8019740 <uxr_next_input_reliable_buffer_available+0x80>
 80196f8:	4605      	mov	r5, r0
 80196fa:	6923      	ldr	r3, [r4, #16]
 80196fc:	4630      	mov	r0, r6
 80196fe:	4798      	blx	r3
 8019700:	4682      	mov	sl, r0
 8019702:	b300      	cbz	r0, 8019746 <uxr_next_input_reliable_buffer_available+0x86>
 8019704:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019708:	2101      	movs	r1, #1
 801970a:	4650      	mov	r0, sl
 801970c:	f000 fc10 	bl	8019f30 <uxr_seq_num_add>
 8019710:	8921      	ldrh	r1, [r4, #8]
 8019712:	4682      	mov	sl, r0
 8019714:	6863      	ldr	r3, [r4, #4]
 8019716:	6820      	ldr	r0, [r4, #0]
 8019718:	fbba f2f1 	udiv	r2, sl, r1
 801971c:	fbb3 f3f1 	udiv	r3, r3, r1
 8019720:	fb01 a212 	mls	r2, r1, r2, sl
 8019724:	b292      	uxth	r2, r2
 8019726:	fb02 f303 	mul.w	r3, r2, r3
 801972a:	3304      	adds	r3, #4
 801972c:	4418      	add	r0, r3
 801972e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019732:	b12b      	cbz	r3, 8019740 <uxr_next_input_reliable_buffer_available+0x80>
 8019734:	6923      	ldr	r3, [r4, #16]
 8019736:	4798      	blx	r3
 8019738:	2802      	cmp	r0, #2
 801973a:	d01b      	beq.n	8019774 <uxr_next_input_reliable_buffer_available+0xb4>
 801973c:	2801      	cmp	r0, #1
 801973e:	d0e3      	beq.n	8019708 <uxr_next_input_reliable_buffer_available+0x48>
 8019740:	2000      	movs	r0, #0
 8019742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019746:	464a      	mov	r2, r9
 8019748:	4631      	mov	r1, r6
 801974a:	4638      	mov	r0, r7
 801974c:	f7f5 fc8c 	bl	800f068 <ucdr_init_buffer>
 8019750:	8921      	ldrh	r1, [r4, #8]
 8019752:	6863      	ldr	r3, [r4, #4]
 8019754:	2001      	movs	r0, #1
 8019756:	fbb5 f2f1 	udiv	r2, r5, r1
 801975a:	fbb3 f3f1 	udiv	r3, r3, r1
 801975e:	fb01 5212 	mls	r2, r1, r2, r5
 8019762:	b292      	uxth	r2, r2
 8019764:	fb02 f303 	mul.w	r3, r2, r3
 8019768:	6822      	ldr	r2, [r4, #0]
 801976a:	f842 a003 	str.w	sl, [r2, r3]
 801976e:	81a5      	strh	r5, [r4, #12]
 8019770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019774:	8920      	ldrh	r0, [r4, #8]
 8019776:	eb06 0108 	add.w	r1, r6, r8
 801977a:	6863      	ldr	r3, [r4, #4]
 801977c:	eba9 0208 	sub.w	r2, r9, r8
 8019780:	fbb5 f6f0 	udiv	r6, r5, r0
 8019784:	fbb3 f3f0 	udiv	r3, r3, r0
 8019788:	fb00 5516 	mls	r5, r0, r6, r5
 801978c:	2000      	movs	r0, #0
 801978e:	b2ad      	uxth	r5, r5
 8019790:	fb03 f505 	mul.w	r5, r3, r5
 8019794:	6823      	ldr	r3, [r4, #0]
 8019796:	5158      	str	r0, [r3, r5]
 8019798:	4638      	mov	r0, r7
 801979a:	f7f5 fc65 	bl	800f068 <ucdr_init_buffer>
 801979e:	4638      	mov	r0, r7
 80197a0:	4622      	mov	r2, r4
 80197a2:	4903      	ldr	r1, [pc, #12]	; (80197b0 <uxr_next_input_reliable_buffer_available+0xf0>)
 80197a4:	f7f5 fc34 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 80197a8:	2001      	movs	r0, #1
 80197aa:	f8a4 a00c 	strh.w	sl, [r4, #12]
 80197ae:	e7c8      	b.n	8019742 <uxr_next_input_reliable_buffer_available+0x82>
 80197b0:	080194c1 	.word	0x080194c1

080197b4 <uxr_process_heartbeat>:
 80197b4:	b538      	push	{r3, r4, r5, lr}
 80197b6:	4611      	mov	r1, r2
 80197b8:	4604      	mov	r4, r0
 80197ba:	89c0      	ldrh	r0, [r0, #14]
 80197bc:	4615      	mov	r5, r2
 80197be:	f000 fbbf 	bl	8019f40 <uxr_seq_num_cmp>
 80197c2:	2800      	cmp	r0, #0
 80197c4:	bfb8      	it	lt
 80197c6:	81e5      	strhlt	r5, [r4, #14]
 80197c8:	bd38      	pop	{r3, r4, r5, pc}
 80197ca:	bf00      	nop

080197cc <uxr_compute_acknack>:
 80197cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80197d0:	8903      	ldrh	r3, [r0, #8]
 80197d2:	4604      	mov	r4, r0
 80197d4:	460f      	mov	r7, r1
 80197d6:	8985      	ldrh	r5, [r0, #12]
 80197d8:	b1db      	cbz	r3, 8019812 <uxr_compute_acknack+0x46>
 80197da:	4628      	mov	r0, r5
 80197dc:	2601      	movs	r6, #1
 80197de:	e004      	b.n	80197ea <uxr_compute_acknack+0x1e>
 80197e0:	4566      	cmp	r6, ip
 80197e2:	f106 0601 	add.w	r6, r6, #1
 80197e6:	d214      	bcs.n	8019812 <uxr_compute_acknack+0x46>
 80197e8:	89a0      	ldrh	r0, [r4, #12]
 80197ea:	b2b1      	uxth	r1, r6
 80197ec:	f000 fba0 	bl	8019f30 <uxr_seq_num_add>
 80197f0:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80197f4:	fbb0 f2fc 	udiv	r2, r0, ip
 80197f8:	e9d4 1300 	ldrd	r1, r3, [r4]
 80197fc:	fb0c 0212 	mls	r2, ip, r2, r0
 8019800:	fbb3 f3fc 	udiv	r3, r3, ip
 8019804:	b292      	uxth	r2, r2
 8019806:	fb02 f303 	mul.w	r3, r2, r3
 801980a:	58cb      	ldr	r3, [r1, r3]
 801980c:	2b00      	cmp	r3, #0
 801980e:	d1e7      	bne.n	80197e0 <uxr_compute_acknack+0x14>
 8019810:	4605      	mov	r5, r0
 8019812:	803d      	strh	r5, [r7, #0]
 8019814:	2101      	movs	r1, #1
 8019816:	89e6      	ldrh	r6, [r4, #14]
 8019818:	4628      	mov	r0, r5
 801981a:	f000 fb8d 	bl	8019f38 <uxr_seq_num_sub>
 801981e:	4601      	mov	r1, r0
 8019820:	4630      	mov	r0, r6
 8019822:	f000 fb89 	bl	8019f38 <uxr_seq_num_sub>
 8019826:	4606      	mov	r6, r0
 8019828:	b328      	cbz	r0, 8019876 <uxr_compute_acknack+0xaa>
 801982a:	f04f 0900 	mov.w	r9, #0
 801982e:	f04f 0801 	mov.w	r8, #1
 8019832:	464d      	mov	r5, r9
 8019834:	fa1f f189 	uxth.w	r1, r9
 8019838:	8838      	ldrh	r0, [r7, #0]
 801983a:	f000 fb79 	bl	8019f30 <uxr_seq_num_add>
 801983e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019842:	6861      	ldr	r1, [r4, #4]
 8019844:	fa08 fe09 	lsl.w	lr, r8, r9
 8019848:	6822      	ldr	r2, [r4, #0]
 801984a:	f109 0901 	add.w	r9, r9, #1
 801984e:	ea4e 0e05 	orr.w	lr, lr, r5
 8019852:	fbb0 f3fc 	udiv	r3, r0, ip
 8019856:	fbb1 f1fc 	udiv	r1, r1, ip
 801985a:	fb03 001c 	mls	r0, r3, ip, r0
 801985e:	b283      	uxth	r3, r0
 8019860:	fb01 f303 	mul.w	r3, r1, r3
 8019864:	58d3      	ldr	r3, [r2, r3]
 8019866:	b90b      	cbnz	r3, 801986c <uxr_compute_acknack+0xa0>
 8019868:	fa1f f58e 	uxth.w	r5, lr
 801986c:	454e      	cmp	r6, r9
 801986e:	d1e1      	bne.n	8019834 <uxr_compute_acknack+0x68>
 8019870:	4628      	mov	r0, r5
 8019872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019876:	4605      	mov	r5, r0
 8019878:	4628      	mov	r0, r5
 801987a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801987e:	bf00      	nop

08019880 <uxr_init_output_best_effort_stream>:
 8019880:	f64f 7cff 	movw	ip, #65535	; 0xffff
 8019884:	6001      	str	r1, [r0, #0]
 8019886:	7303      	strb	r3, [r0, #12]
 8019888:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801988c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8019890:	4770      	bx	lr
 8019892:	bf00      	nop

08019894 <uxr_reset_output_best_effort_stream>:
 8019894:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019898:	7b03      	ldrb	r3, [r0, #12]
 801989a:	81c2      	strh	r2, [r0, #14]
 801989c:	6043      	str	r3, [r0, #4]
 801989e:	4770      	bx	lr

080198a0 <uxr_prepare_best_effort_buffer_to_write>:
 80198a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80198a2:	4604      	mov	r4, r0
 80198a4:	b083      	sub	sp, #12
 80198a6:	6840      	ldr	r0, [r0, #4]
 80198a8:	460d      	mov	r5, r1
 80198aa:	4616      	mov	r6, r2
 80198ac:	f7fd fe10 	bl	80174d0 <uxr_submessage_padding>
 80198b0:	6863      	ldr	r3, [r4, #4]
 80198b2:	4418      	add	r0, r3
 80198b4:	68a3      	ldr	r3, [r4, #8]
 80198b6:	1942      	adds	r2, r0, r5
 80198b8:	4293      	cmp	r3, r2
 80198ba:	bf2c      	ite	cs
 80198bc:	2701      	movcs	r7, #1
 80198be:	2700      	movcc	r7, #0
 80198c0:	d202      	bcs.n	80198c8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 80198c2:	4638      	mov	r0, r7
 80198c4:	b003      	add	sp, #12
 80198c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80198c8:	9000      	str	r0, [sp, #0]
 80198ca:	2300      	movs	r3, #0
 80198cc:	4630      	mov	r0, r6
 80198ce:	6821      	ldr	r1, [r4, #0]
 80198d0:	f7f5 fbb8 	bl	800f044 <ucdr_init_buffer_origin_offset>
 80198d4:	6861      	ldr	r1, [r4, #4]
 80198d6:	4638      	mov	r0, r7
 80198d8:	4429      	add	r1, r5
 80198da:	6061      	str	r1, [r4, #4]
 80198dc:	b003      	add	sp, #12
 80198de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080198e0 <uxr_prepare_best_effort_buffer_to_send>:
 80198e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198e4:	4604      	mov	r4, r0
 80198e6:	461d      	mov	r5, r3
 80198e8:	6840      	ldr	r0, [r0, #4]
 80198ea:	7b23      	ldrb	r3, [r4, #12]
 80198ec:	4298      	cmp	r0, r3
 80198ee:	bf8c      	ite	hi
 80198f0:	2601      	movhi	r6, #1
 80198f2:	2600      	movls	r6, #0
 80198f4:	d802      	bhi.n	80198fc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80198f6:	4630      	mov	r0, r6
 80198f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80198fc:	4688      	mov	r8, r1
 80198fe:	89e0      	ldrh	r0, [r4, #14]
 8019900:	2101      	movs	r1, #1
 8019902:	4617      	mov	r7, r2
 8019904:	f000 fb14 	bl	8019f30 <uxr_seq_num_add>
 8019908:	6823      	ldr	r3, [r4, #0]
 801990a:	81e0      	strh	r0, [r4, #14]
 801990c:	8028      	strh	r0, [r5, #0]
 801990e:	4630      	mov	r0, r6
 8019910:	f8c8 3000 	str.w	r3, [r8]
 8019914:	6863      	ldr	r3, [r4, #4]
 8019916:	603b      	str	r3, [r7, #0]
 8019918:	7b23      	ldrb	r3, [r4, #12]
 801991a:	6063      	str	r3, [r4, #4]
 801991c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019920 <on_full_output_buffer>:
 8019920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019922:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8019926:	460c      	mov	r4, r1
 8019928:	6803      	ldr	r3, [r0, #0]
 801992a:	4605      	mov	r5, r0
 801992c:	7b26      	ldrb	r6, [r4, #12]
 801992e:	e9d1 1200 	ldrd	r1, r2, [r1]
 8019932:	fbb2 f2fc 	udiv	r2, r2, ip
 8019936:	eba3 0e01 	sub.w	lr, r3, r1
 801993a:	6903      	ldr	r3, [r0, #16]
 801993c:	fbbe fef2 	udiv	lr, lr, r2
 8019940:	f10e 0e01 	add.w	lr, lr, #1
 8019944:	fa1f fe8e 	uxth.w	lr, lr
 8019948:	fbbe f7fc 	udiv	r7, lr, ip
 801994c:	fb0c ec17 	mls	ip, ip, r7, lr
 8019950:	fa1f fc8c 	uxth.w	ip, ip
 8019954:	fb02 fc0c 	mul.w	ip, r2, ip
 8019958:	f851 200c 	ldr.w	r2, [r1, ip]
 801995c:	44b4      	add	ip, r6
 801995e:	1b92      	subs	r2, r2, r6
 8019960:	f10c 0c08 	add.w	ip, ip, #8
 8019964:	3a04      	subs	r2, #4
 8019966:	4461      	add	r1, ip
 8019968:	f7f5 fb76 	bl	800f058 <ucdr_init_buffer_origin>
 801996c:	4628      	mov	r0, r5
 801996e:	4622      	mov	r2, r4
 8019970:	4902      	ldr	r1, [pc, #8]	; (801997c <on_full_output_buffer+0x5c>)
 8019972:	f7f5 fb4d 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 8019976:	2000      	movs	r0, #0
 8019978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801997a:	bf00      	nop
 801997c:	08019921 	.word	0x08019921

08019980 <uxr_init_output_reliable_stream>:
 8019980:	b530      	push	{r4, r5, lr}
 8019982:	f89d 400c 	ldrb.w	r4, [sp, #12]
 8019986:	8103      	strh	r3, [r0, #8]
 8019988:	7304      	strb	r4, [r0, #12]
 801998a:	e9c0 1200 	strd	r1, r2, [r0]
 801998e:	b1e3      	cbz	r3, 80199ca <uxr_init_output_reliable_stream+0x4a>
 8019990:	600c      	str	r4, [r1, #0]
 8019992:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019996:	f1bc 0f01 	cmp.w	ip, #1
 801999a:	d916      	bls.n	80199ca <uxr_init_output_reliable_stream+0x4a>
 801999c:	f04f 0e01 	mov.w	lr, #1
 80199a0:	6843      	ldr	r3, [r0, #4]
 80199a2:	f10e 0501 	add.w	r5, lr, #1
 80199a6:	7b04      	ldrb	r4, [r0, #12]
 80199a8:	6801      	ldr	r1, [r0, #0]
 80199aa:	fbbe f2fc 	udiv	r2, lr, ip
 80199ae:	fbb3 f3fc 	udiv	r3, r3, ip
 80199b2:	fb0c e212 	mls	r2, ip, r2, lr
 80199b6:	fa1f fe85 	uxth.w	lr, r5
 80199ba:	b292      	uxth	r2, r2
 80199bc:	fb02 f303 	mul.w	r3, r2, r3
 80199c0:	50cc      	str	r4, [r1, r3]
 80199c2:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80199c6:	45f4      	cmp	ip, lr
 80199c8:	d8ea      	bhi.n	80199a0 <uxr_init_output_reliable_stream+0x20>
 80199ca:	4b07      	ldr	r3, [pc, #28]	; (80199e8 <uxr_init_output_reliable_stream+0x68>)
 80199cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80199d0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80199d4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80199d8:	f8c0 300e 	str.w	r3, [r0, #14]
 80199dc:	2300      	movs	r3, #0
 80199de:	8242      	strh	r2, [r0, #18]
 80199e0:	8403      	strh	r3, [r0, #32]
 80199e2:	e9c0 4506 	strd	r4, r5, [r0, #24]
 80199e6:	bd30      	pop	{r4, r5, pc}
 80199e8:	ffff0000 	.word	0xffff0000
 80199ec:	00000000 	.word	0x00000000

080199f0 <uxr_reset_output_reliable_stream>:
 80199f0:	8901      	ldrh	r1, [r0, #8]
 80199f2:	b510      	push	{r4, lr}
 80199f4:	b1b1      	cbz	r1, 8019a24 <uxr_reset_output_reliable_stream+0x34>
 80199f6:	f04f 0e00 	mov.w	lr, #0
 80199fa:	46f4      	mov	ip, lr
 80199fc:	6843      	ldr	r3, [r0, #4]
 80199fe:	f10e 0e01 	add.w	lr, lr, #1
 8019a02:	7b04      	ldrb	r4, [r0, #12]
 8019a04:	fbbc f2f1 	udiv	r2, ip, r1
 8019a08:	fbb3 f3f1 	udiv	r3, r3, r1
 8019a0c:	fb01 c212 	mls	r2, r1, r2, ip
 8019a10:	fa1f fc8e 	uxth.w	ip, lr
 8019a14:	b292      	uxth	r2, r2
 8019a16:	fb02 f303 	mul.w	r3, r2, r3
 8019a1a:	6802      	ldr	r2, [r0, #0]
 8019a1c:	50d4      	str	r4, [r2, r3]
 8019a1e:	8901      	ldrh	r1, [r0, #8]
 8019a20:	4561      	cmp	r1, ip
 8019a22:	d8eb      	bhi.n	80199fc <uxr_reset_output_reliable_stream+0xc>
 8019a24:	4b08      	ldr	r3, [pc, #32]	; (8019a48 <uxr_reset_output_reliable_stream+0x58>)
 8019a26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019a2a:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8019a40 <uxr_reset_output_reliable_stream+0x50>
 8019a2e:	f8c0 300e 	str.w	r3, [r0, #14]
 8019a32:	2300      	movs	r3, #0
 8019a34:	8242      	strh	r2, [r0, #18]
 8019a36:	8403      	strh	r3, [r0, #32]
 8019a38:	ed80 7b06 	vstr	d7, [r0, #24]
 8019a3c:	bd10      	pop	{r4, pc}
 8019a3e:	bf00      	nop
 8019a40:	ffffffff 	.word	0xffffffff
 8019a44:	7fffffff 	.word	0x7fffffff
 8019a48:	ffff0000 	.word	0xffff0000

08019a4c <uxr_prepare_reliable_buffer_to_write>:
 8019a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a50:	4604      	mov	r4, r0
 8019a52:	b091      	sub	sp, #68	; 0x44
 8019a54:	8900      	ldrh	r0, [r0, #8]
 8019a56:	468b      	mov	fp, r1
 8019a58:	89e6      	ldrh	r6, [r4, #14]
 8019a5a:	9204      	str	r2, [sp, #16]
 8019a5c:	6865      	ldr	r5, [r4, #4]
 8019a5e:	6823      	ldr	r3, [r4, #0]
 8019a60:	f894 900c 	ldrb.w	r9, [r4, #12]
 8019a64:	fbb6 f2f0 	udiv	r2, r6, r0
 8019a68:	fbb5 f5f0 	udiv	r5, r5, r0
 8019a6c:	fb00 6212 	mls	r2, r0, r2, r6
 8019a70:	1f2f      	subs	r7, r5, #4
 8019a72:	b292      	uxth	r2, r2
 8019a74:	fb05 3202 	mla	r2, r5, r2, r3
 8019a78:	1d11      	adds	r1, r2, #4
 8019a7a:	f8d2 8000 	ldr.w	r8, [r2]
 8019a7e:	9103      	str	r1, [sp, #12]
 8019a80:	2800      	cmp	r0, #0
 8019a82:	f000 814a 	beq.w	8019d1a <uxr_prepare_reliable_buffer_to_write+0x2ce>
 8019a86:	f04f 0c00 	mov.w	ip, #0
 8019a8a:	46e2      	mov	sl, ip
 8019a8c:	4661      	mov	r1, ip
 8019a8e:	f10c 0c01 	add.w	ip, ip, #1
 8019a92:	fbb1 f2f0 	udiv	r2, r1, r0
 8019a96:	fb00 1212 	mls	r2, r0, r2, r1
 8019a9a:	fa1f f18c 	uxth.w	r1, ip
 8019a9e:	b292      	uxth	r2, r2
 8019aa0:	fb05 f202 	mul.w	r2, r5, r2
 8019aa4:	589a      	ldr	r2, [r3, r2]
 8019aa6:	454a      	cmp	r2, r9
 8019aa8:	d103      	bne.n	8019ab2 <uxr_prepare_reliable_buffer_to_write+0x66>
 8019aaa:	f10a 0a01 	add.w	sl, sl, #1
 8019aae:	fa1f fa8a 	uxth.w	sl, sl
 8019ab2:	4281      	cmp	r1, r0
 8019ab4:	d3eb      	bcc.n	8019a8e <uxr_prepare_reliable_buffer_to_write+0x42>
 8019ab6:	4640      	mov	r0, r8
 8019ab8:	2104      	movs	r1, #4
 8019aba:	f8cd a014 	str.w	sl, [sp, #20]
 8019abe:	f7f5 fad7 	bl	800f070 <ucdr_alignment>
 8019ac2:	4480      	add	r8, r0
 8019ac4:	eb08 020b 	add.w	r2, r8, fp
 8019ac8:	42ba      	cmp	r2, r7
 8019aca:	f240 80ca 	bls.w	8019c62 <uxr_prepare_reliable_buffer_to_write+0x216>
 8019ace:	7b22      	ldrb	r2, [r4, #12]
 8019ad0:	445a      	add	r2, fp
 8019ad2:	42ba      	cmp	r2, r7
 8019ad4:	f240 80b2 	bls.w	8019c3c <uxr_prepare_reliable_buffer_to_write+0x1f0>
 8019ad8:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8019adc:	b2bb      	uxth	r3, r7
 8019ade:	eba2 0209 	sub.w	r2, r2, r9
 8019ae2:	441a      	add	r2, r3
 8019ae4:	b292      	uxth	r2, r2
 8019ae6:	fb0a f902 	mul.w	r9, sl, r2
 8019aea:	9205      	str	r2, [sp, #20]
 8019aec:	45d9      	cmp	r9, fp
 8019aee:	9206      	str	r2, [sp, #24]
 8019af0:	f0c0 80b3 	bcc.w	8019c5a <uxr_prepare_reliable_buffer_to_write+0x20e>
 8019af4:	f108 0204 	add.w	r2, r8, #4
 8019af8:	42ba      	cmp	r2, r7
 8019afa:	f080 80da 	bcs.w	8019cb2 <uxr_prepare_reliable_buffer_to_write+0x266>
 8019afe:	f1a3 0904 	sub.w	r9, r3, #4
 8019b02:	9b05      	ldr	r3, [sp, #20]
 8019b04:	eba9 0908 	sub.w	r9, r9, r8
 8019b08:	fa1f f989 	uxth.w	r9, r9
 8019b0c:	ebab 0b09 	sub.w	fp, fp, r9
 8019b10:	fbbb f2f3 	udiv	r2, fp, r3
 8019b14:	fb03 b312 	mls	r3, r3, r2, fp
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	f040 80c4 	bne.w	8019ca6 <uxr_prepare_reliable_buffer_to_write+0x25a>
 8019b1e:	b293      	uxth	r3, r2
 8019b20:	4553      	cmp	r3, sl
 8019b22:	f200 809a 	bhi.w	8019c5a <uxr_prepare_reliable_buffer_to_write+0x20e>
 8019b26:	2b00      	cmp	r3, #0
 8019b28:	f000 80f9 	beq.w	8019d1e <uxr_prepare_reliable_buffer_to_write+0x2d2>
 8019b2c:	f8cd 801c 	str.w	r8, [sp, #28]
 8019b30:	f04f 0a00 	mov.w	sl, #0
 8019b34:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8019b38:	f10d 0b20 	add.w	fp, sp, #32
 8019b3c:	9505      	str	r5, [sp, #20]
 8019b3e:	461d      	mov	r5, r3
 8019b40:	e000      	b.n	8019b44 <uxr_prepare_reliable_buffer_to_write+0xf8>
 8019b42:	46c1      	mov	r9, r8
 8019b44:	8922      	ldrh	r2, [r4, #8]
 8019b46:	4658      	mov	r0, fp
 8019b48:	6863      	ldr	r3, [r4, #4]
 8019b4a:	f10a 0a01 	add.w	sl, sl, #1
 8019b4e:	fbb6 f1f2 	udiv	r1, r6, r2
 8019b52:	fbb3 f3f2 	udiv	r3, r3, r2
 8019b56:	fb02 6111 	mls	r1, r2, r1, r6
 8019b5a:	463a      	mov	r2, r7
 8019b5c:	b289      	uxth	r1, r1
 8019b5e:	fb03 f101 	mul.w	r1, r3, r1
 8019b62:	6823      	ldr	r3, [r4, #0]
 8019b64:	3104      	adds	r1, #4
 8019b66:	4419      	add	r1, r3
 8019b68:	2300      	movs	r3, #0
 8019b6a:	f851 cc04 	ldr.w	ip, [r1, #-4]
 8019b6e:	f8cd c000 	str.w	ip, [sp]
 8019b72:	f7f5 fa67 	bl	800f044 <ucdr_init_buffer_origin_offset>
 8019b76:	464a      	mov	r2, r9
 8019b78:	2300      	movs	r3, #0
 8019b7a:	210d      	movs	r1, #13
 8019b7c:	4658      	mov	r0, fp
 8019b7e:	f7fd fc67 	bl	8017450 <uxr_buffer_submessage_header>
 8019b82:	8921      	ldrh	r1, [r4, #8]
 8019b84:	6863      	ldr	r3, [r4, #4]
 8019b86:	4630      	mov	r0, r6
 8019b88:	fbb6 f2f1 	udiv	r2, r6, r1
 8019b8c:	fbb3 f3f1 	udiv	r3, r3, r1
 8019b90:	fb01 6212 	mls	r2, r1, r2, r6
 8019b94:	2101      	movs	r1, #1
 8019b96:	b292      	uxth	r2, r2
 8019b98:	fb02 f303 	mul.w	r3, r2, r3
 8019b9c:	6822      	ldr	r2, [r4, #0]
 8019b9e:	50d7      	str	r7, [r2, r3]
 8019ba0:	f000 f9c6 	bl	8019f30 <uxr_seq_num_add>
 8019ba4:	4606      	mov	r6, r0
 8019ba6:	fa1f f38a 	uxth.w	r3, sl
 8019baa:	429d      	cmp	r5, r3
 8019bac:	d8c9      	bhi.n	8019b42 <uxr_prepare_reliable_buffer_to_write+0xf6>
 8019bae:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8019bb2:	9d05      	ldr	r5, [sp, #20]
 8019bb4:	8920      	ldrh	r0, [r4, #8]
 8019bb6:	463a      	mov	r2, r7
 8019bb8:	6863      	ldr	r3, [r4, #4]
 8019bba:	fbb6 f1f0 	udiv	r1, r6, r0
 8019bbe:	fbb3 f3f0 	udiv	r3, r3, r0
 8019bc2:	fb00 6111 	mls	r1, r0, r1, r6
 8019bc6:	4658      	mov	r0, fp
 8019bc8:	b289      	uxth	r1, r1
 8019bca:	fb01 f303 	mul.w	r3, r1, r3
 8019bce:	6821      	ldr	r1, [r4, #0]
 8019bd0:	3304      	adds	r3, #4
 8019bd2:	4419      	add	r1, r3
 8019bd4:	2300      	movs	r3, #0
 8019bd6:	f851 7c04 	ldr.w	r7, [r1, #-4]
 8019bda:	9700      	str	r7, [sp, #0]
 8019bdc:	f7f5 fa32 	bl	800f044 <ucdr_init_buffer_origin_offset>
 8019be0:	9f06      	ldr	r7, [sp, #24]
 8019be2:	4658      	mov	r0, fp
 8019be4:	2302      	movs	r3, #2
 8019be6:	b2ba      	uxth	r2, r7
 8019be8:	210d      	movs	r1, #13
 8019bea:	f7fd fc31 	bl	8017450 <uxr_buffer_submessage_header>
 8019bee:	f108 0104 	add.w	r1, r8, #4
 8019bf2:	9b03      	ldr	r3, [sp, #12]
 8019bf4:	f1a5 0208 	sub.w	r2, r5, #8
 8019bf8:	8925      	ldrh	r5, [r4, #8]
 8019bfa:	440b      	add	r3, r1
 8019bfc:	eba2 0208 	sub.w	r2, r2, r8
 8019c00:	fbb6 f0f5 	udiv	r0, r6, r5
 8019c04:	4619      	mov	r1, r3
 8019c06:	6863      	ldr	r3, [r4, #4]
 8019c08:	fb05 6010 	mls	r0, r5, r0, r6
 8019c0c:	fbb3 f3f5 	udiv	r3, r3, r5
 8019c10:	b280      	uxth	r0, r0
 8019c12:	6825      	ldr	r5, [r4, #0]
 8019c14:	fb00 f303 	mul.w	r3, r0, r3
 8019c18:	7b20      	ldrb	r0, [r4, #12]
 8019c1a:	3004      	adds	r0, #4
 8019c1c:	4438      	add	r0, r7
 8019c1e:	50e8      	str	r0, [r5, r3]
 8019c20:	9d04      	ldr	r5, [sp, #16]
 8019c22:	4628      	mov	r0, r5
 8019c24:	f7f5 fa20 	bl	800f068 <ucdr_init_buffer>
 8019c28:	4628      	mov	r0, r5
 8019c2a:	4622      	mov	r2, r4
 8019c2c:	493d      	ldr	r1, [pc, #244]	; (8019d24 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 8019c2e:	f7f5 f9ef 	bl	800f010 <ucdr_set_on_full_buffer_callback>
 8019c32:	2001      	movs	r0, #1
 8019c34:	81e6      	strh	r6, [r4, #14]
 8019c36:	b011      	add	sp, #68	; 0x44
 8019c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c3c:	2101      	movs	r1, #1
 8019c3e:	89e0      	ldrh	r0, [r4, #14]
 8019c40:	f000 f976 	bl	8019f30 <uxr_seq_num_add>
 8019c44:	4605      	mov	r5, r0
 8019c46:	8921      	ldrh	r1, [r4, #8]
 8019c48:	8a60      	ldrh	r0, [r4, #18]
 8019c4a:	f000 f971 	bl	8019f30 <uxr_seq_num_add>
 8019c4e:	4601      	mov	r1, r0
 8019c50:	4628      	mov	r0, r5
 8019c52:	f000 f975 	bl	8019f40 <uxr_seq_num_cmp>
 8019c56:	2800      	cmp	r0, #0
 8019c58:	dd44      	ble.n	8019ce4 <uxr_prepare_reliable_buffer_to_write+0x298>
 8019c5a:	2000      	movs	r0, #0
 8019c5c:	b011      	add	sp, #68	; 0x44
 8019c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c62:	8921      	ldrh	r1, [r4, #8]
 8019c64:	8a60      	ldrh	r0, [r4, #18]
 8019c66:	9205      	str	r2, [sp, #20]
 8019c68:	f000 f962 	bl	8019f30 <uxr_seq_num_add>
 8019c6c:	4601      	mov	r1, r0
 8019c6e:	4630      	mov	r0, r6
 8019c70:	f000 f966 	bl	8019f40 <uxr_seq_num_cmp>
 8019c74:	2800      	cmp	r0, #0
 8019c76:	9a05      	ldr	r2, [sp, #20]
 8019c78:	dcef      	bgt.n	8019c5a <uxr_prepare_reliable_buffer_to_write+0x20e>
 8019c7a:	8925      	ldrh	r5, [r4, #8]
 8019c7c:	e9d4 7300 	ldrd	r7, r3, [r4]
 8019c80:	fbb6 f4f5 	udiv	r4, r6, r5
 8019c84:	fbb3 f3f5 	udiv	r3, r3, r5
 8019c88:	fb05 6414 	mls	r4, r5, r4, r6
 8019c8c:	b2a4      	uxth	r4, r4
 8019c8e:	fb04 f303 	mul.w	r3, r4, r3
 8019c92:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8019c96:	50fa      	str	r2, [r7, r3]
 8019c98:	2300      	movs	r3, #0
 8019c9a:	f8cd 8000 	str.w	r8, [sp]
 8019c9e:	f7f5 f9d1 	bl	800f044 <ucdr_init_buffer_origin_offset>
 8019ca2:	2001      	movs	r0, #1
 8019ca4:	e7da      	b.n	8019c5c <uxr_prepare_reliable_buffer_to_write+0x210>
 8019ca6:	3201      	adds	r2, #1
 8019ca8:	9306      	str	r3, [sp, #24]
 8019caa:	b293      	uxth	r3, r2
 8019cac:	4553      	cmp	r3, sl
 8019cae:	d8d4      	bhi.n	8019c5a <uxr_prepare_reliable_buffer_to_write+0x20e>
 8019cb0:	e739      	b.n	8019b26 <uxr_prepare_reliable_buffer_to_write+0xda>
 8019cb2:	4630      	mov	r0, r6
 8019cb4:	2101      	movs	r1, #1
 8019cb6:	9307      	str	r3, [sp, #28]
 8019cb8:	f000 f93a 	bl	8019f30 <uxr_seq_num_add>
 8019cbc:	4606      	mov	r6, r0
 8019cbe:	8920      	ldrh	r0, [r4, #8]
 8019cc0:	6862      	ldr	r2, [r4, #4]
 8019cc2:	fbb6 f1f0 	udiv	r1, r6, r0
 8019cc6:	fbb2 f2f0 	udiv	r2, r2, r0
 8019cca:	fb00 6111 	mls	r1, r0, r1, r6
 8019cce:	b289      	uxth	r1, r1
 8019cd0:	fb01 f202 	mul.w	r2, r1, r2
 8019cd4:	6821      	ldr	r1, [r4, #0]
 8019cd6:	3204      	adds	r2, #4
 8019cd8:	188b      	adds	r3, r1, r2
 8019cda:	f853 8c04 	ldr.w	r8, [r3, #-4]
 8019cde:	9303      	str	r3, [sp, #12]
 8019ce0:	9b07      	ldr	r3, [sp, #28]
 8019ce2:	e70c      	b.n	8019afe <uxr_prepare_reliable_buffer_to_write+0xb2>
 8019ce4:	8921      	ldrh	r1, [r4, #8]
 8019ce6:	6863      	ldr	r3, [r4, #4]
 8019ce8:	9804      	ldr	r0, [sp, #16]
 8019cea:	fbb5 f2f1 	udiv	r2, r5, r1
 8019cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8019cf2:	fb01 5212 	mls	r2, r1, r2, r5
 8019cf6:	6821      	ldr	r1, [r4, #0]
 8019cf8:	b292      	uxth	r2, r2
 8019cfa:	fb02 f303 	mul.w	r3, r2, r3
 8019cfe:	7b22      	ldrb	r2, [r4, #12]
 8019d00:	3304      	adds	r3, #4
 8019d02:	445a      	add	r2, fp
 8019d04:	4419      	add	r1, r3
 8019d06:	f841 2c04 	str.w	r2, [r1, #-4]
 8019d0a:	7b23      	ldrb	r3, [r4, #12]
 8019d0c:	9300      	str	r3, [sp, #0]
 8019d0e:	2300      	movs	r3, #0
 8019d10:	f7f5 f998 	bl	800f044 <ucdr_init_buffer_origin_offset>
 8019d14:	2001      	movs	r0, #1
 8019d16:	81e5      	strh	r5, [r4, #14]
 8019d18:	e7a0      	b.n	8019c5c <uxr_prepare_reliable_buffer_to_write+0x210>
 8019d1a:	4682      	mov	sl, r0
 8019d1c:	e6cb      	b.n	8019ab6 <uxr_prepare_reliable_buffer_to_write+0x6a>
 8019d1e:	f10d 0b20 	add.w	fp, sp, #32
 8019d22:	e747      	b.n	8019bb4 <uxr_prepare_reliable_buffer_to_write+0x168>
 8019d24:	08019921 	.word	0x08019921

08019d28 <uxr_prepare_next_reliable_buffer_to_send>:
 8019d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d2a:	4604      	mov	r4, r0
 8019d2c:	461d      	mov	r5, r3
 8019d2e:	460f      	mov	r7, r1
 8019d30:	8a00      	ldrh	r0, [r0, #16]
 8019d32:	2101      	movs	r1, #1
 8019d34:	4616      	mov	r6, r2
 8019d36:	f000 f8fb 	bl	8019f30 <uxr_seq_num_add>
 8019d3a:	8028      	strh	r0, [r5, #0]
 8019d3c:	8922      	ldrh	r2, [r4, #8]
 8019d3e:	6863      	ldr	r3, [r4, #4]
 8019d40:	fbb0 f1f2 	udiv	r1, r0, r2
 8019d44:	fbb3 f3f2 	udiv	r3, r3, r2
 8019d48:	fb02 0c11 	mls	ip, r2, r1, r0
 8019d4c:	89e1      	ldrh	r1, [r4, #14]
 8019d4e:	fa1f fc8c 	uxth.w	ip, ip
 8019d52:	fb0c fc03 	mul.w	ip, ip, r3
 8019d56:	6823      	ldr	r3, [r4, #0]
 8019d58:	f10c 0c04 	add.w	ip, ip, #4
 8019d5c:	4463      	add	r3, ip
 8019d5e:	603b      	str	r3, [r7, #0]
 8019d60:	6823      	ldr	r3, [r4, #0]
 8019d62:	449c      	add	ip, r3
 8019d64:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8019d68:	6033      	str	r3, [r6, #0]
 8019d6a:	f000 f8e9 	bl	8019f40 <uxr_seq_num_cmp>
 8019d6e:	2800      	cmp	r0, #0
 8019d70:	dd01      	ble.n	8019d76 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8019d72:	2000      	movs	r0, #0
 8019d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d76:	7b23      	ldrb	r3, [r4, #12]
 8019d78:	6832      	ldr	r2, [r6, #0]
 8019d7a:	429a      	cmp	r2, r3
 8019d7c:	d9f9      	bls.n	8019d72 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019d7e:	8a61      	ldrh	r1, [r4, #18]
 8019d80:	8a20      	ldrh	r0, [r4, #16]
 8019d82:	f000 f8d9 	bl	8019f38 <uxr_seq_num_sub>
 8019d86:	8923      	ldrh	r3, [r4, #8]
 8019d88:	4283      	cmp	r3, r0
 8019d8a:	d0f2      	beq.n	8019d72 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019d8c:	8828      	ldrh	r0, [r5, #0]
 8019d8e:	89e3      	ldrh	r3, [r4, #14]
 8019d90:	8220      	strh	r0, [r4, #16]
 8019d92:	4298      	cmp	r0, r3
 8019d94:	d001      	beq.n	8019d9a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8019d96:	2001      	movs	r0, #1
 8019d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d9a:	2101      	movs	r1, #1
 8019d9c:	f000 f8c8 	bl	8019f30 <uxr_seq_num_add>
 8019da0:	4603      	mov	r3, r0
 8019da2:	2001      	movs	r0, #1
 8019da4:	81e3      	strh	r3, [r4, #14]
 8019da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019da8 <uxr_update_output_stream_heartbeat_timestamp>:
 8019da8:	b570      	push	{r4, r5, r6, lr}
 8019daa:	8a01      	ldrh	r1, [r0, #16]
 8019dac:	4604      	mov	r4, r0
 8019dae:	8a40      	ldrh	r0, [r0, #18]
 8019db0:	4615      	mov	r5, r2
 8019db2:	461e      	mov	r6, r3
 8019db4:	f000 f8c4 	bl	8019f40 <uxr_seq_num_cmp>
 8019db8:	2800      	cmp	r0, #0
 8019dba:	db07      	blt.n	8019dcc <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8019dbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019dc0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8019dc4:	2000      	movs	r0, #0
 8019dc6:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8019dca:	bd70      	pop	{r4, r5, r6, pc}
 8019dcc:	f894 0020 	ldrb.w	r0, [r4, #32]
 8019dd0:	b940      	cbnz	r0, 8019de4 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 8019dd2:	2301      	movs	r3, #1
 8019dd4:	f884 3020 	strb.w	r3, [r4, #32]
 8019dd8:	3564      	adds	r5, #100	; 0x64
 8019dda:	f146 0600 	adc.w	r6, r6, #0
 8019dde:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019de2:	bd70      	pop	{r4, r5, r6, pc}
 8019de4:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8019de8:	4295      	cmp	r5, r2
 8019dea:	eb76 0303 	sbcs.w	r3, r6, r3
 8019dee:	db04      	blt.n	8019dfa <uxr_update_output_stream_heartbeat_timestamp+0x52>
 8019df0:	1c43      	adds	r3, r0, #1
 8019df2:	2001      	movs	r0, #1
 8019df4:	f884 3020 	strb.w	r3, [r4, #32]
 8019df8:	e7ee      	b.n	8019dd8 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8019dfa:	2000      	movs	r0, #0
 8019dfc:	e7ec      	b.n	8019dd8 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8019dfe:	bf00      	nop

08019e00 <uxr_begin_output_nack_buffer_it>:
 8019e00:	8a40      	ldrh	r0, [r0, #18]
 8019e02:	4770      	bx	lr

08019e04 <uxr_next_reliable_nack_buffer_to_send>:
 8019e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e08:	f890 7021 	ldrb.w	r7, [r0, #33]	; 0x21
 8019e0c:	b197      	cbz	r7, 8019e34 <uxr_next_reliable_nack_buffer_to_send+0x30>
 8019e0e:	4680      	mov	r8, r0
 8019e10:	460d      	mov	r5, r1
 8019e12:	4616      	mov	r6, r2
 8019e14:	461c      	mov	r4, r3
 8019e16:	8818      	ldrh	r0, [r3, #0]
 8019e18:	2101      	movs	r1, #1
 8019e1a:	f000 f889 	bl	8019f30 <uxr_seq_num_add>
 8019e1e:	8020      	strh	r0, [r4, #0]
 8019e20:	f8b8 1010 	ldrh.w	r1, [r8, #16]
 8019e24:	f000 f88c 	bl	8019f40 <uxr_seq_num_cmp>
 8019e28:	2800      	cmp	r0, #0
 8019e2a:	dd06      	ble.n	8019e3a <uxr_next_reliable_nack_buffer_to_send+0x36>
 8019e2c:	2300      	movs	r3, #0
 8019e2e:	461f      	mov	r7, r3
 8019e30:	f888 3021 	strb.w	r3, [r8, #33]	; 0x21
 8019e34:	4638      	mov	r0, r7
 8019e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e3a:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 8019e3e:	8820      	ldrh	r0, [r4, #0]
 8019e40:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8019e44:	fbb0 f3f2 	udiv	r3, r0, r2
 8019e48:	fbb1 fcf2 	udiv	ip, r1, r2
 8019e4c:	fb02 0313 	mls	r3, r2, r3, r0
 8019e50:	b29b      	uxth	r3, r3
 8019e52:	fb03 fc0c 	mul.w	ip, r3, ip
 8019e56:	f8d8 3000 	ldr.w	r3, [r8]
 8019e5a:	f10c 0c04 	add.w	ip, ip, #4
 8019e5e:	4463      	add	r3, ip
 8019e60:	602b      	str	r3, [r5, #0]
 8019e62:	f8d8 3000 	ldr.w	r3, [r8]
 8019e66:	4463      	add	r3, ip
 8019e68:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019e6c:	6033      	str	r3, [r6, #0]
 8019e6e:	f898 200c 	ldrb.w	r2, [r8, #12]
 8019e72:	429a      	cmp	r2, r3
 8019e74:	d0d0      	beq.n	8019e18 <uxr_next_reliable_nack_buffer_to_send+0x14>
 8019e76:	e7dd      	b.n	8019e34 <uxr_next_reliable_nack_buffer_to_send+0x30>

08019e78 <uxr_process_acknack>:
 8019e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e7a:	4604      	mov	r4, r0
 8019e7c:	460e      	mov	r6, r1
 8019e7e:	4610      	mov	r0, r2
 8019e80:	2101      	movs	r1, #1
 8019e82:	f000 f859 	bl	8019f38 <uxr_seq_num_sub>
 8019e86:	8a61      	ldrh	r1, [r4, #18]
 8019e88:	f000 f856 	bl	8019f38 <uxr_seq_num_sub>
 8019e8c:	b1c8      	cbz	r0, 8019ec2 <uxr_process_acknack+0x4a>
 8019e8e:	4605      	mov	r5, r0
 8019e90:	2700      	movs	r7, #0
 8019e92:	2101      	movs	r1, #1
 8019e94:	8a60      	ldrh	r0, [r4, #18]
 8019e96:	f000 f84b 	bl	8019f30 <uxr_seq_num_add>
 8019e9a:	8923      	ldrh	r3, [r4, #8]
 8019e9c:	6862      	ldr	r2, [r4, #4]
 8019e9e:	3701      	adds	r7, #1
 8019ea0:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8019ea4:	6821      	ldr	r1, [r4, #0]
 8019ea6:	42bd      	cmp	r5, r7
 8019ea8:	8260      	strh	r0, [r4, #18]
 8019eaa:	fbb0 fef3 	udiv	lr, r0, r3
 8019eae:	fbb2 f2f3 	udiv	r2, r2, r3
 8019eb2:	fb03 031e 	mls	r3, r3, lr, r0
 8019eb6:	b29b      	uxth	r3, r3
 8019eb8:	fb02 f303 	mul.w	r3, r2, r3
 8019ebc:	f841 c003 	str.w	ip, [r1, r3]
 8019ec0:	d1e7      	bne.n	8019e92 <uxr_process_acknack+0x1a>
 8019ec2:	3e00      	subs	r6, #0
 8019ec4:	f04f 0300 	mov.w	r3, #0
 8019ec8:	bf18      	it	ne
 8019eca:	2601      	movne	r6, #1
 8019ecc:	f884 3020 	strb.w	r3, [r4, #32]
 8019ed0:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 8019ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019ed6:	bf00      	nop

08019ed8 <uxr_is_output_up_to_date>:
 8019ed8:	8a01      	ldrh	r1, [r0, #16]
 8019eda:	8a40      	ldrh	r0, [r0, #18]
 8019edc:	b508      	push	{r3, lr}
 8019ede:	f000 f82f 	bl	8019f40 <uxr_seq_num_cmp>
 8019ee2:	fab0 f080 	clz	r0, r0
 8019ee6:	0940      	lsrs	r0, r0, #5
 8019ee8:	bd08      	pop	{r3, pc}
 8019eea:	bf00      	nop

08019eec <get_available_free_slots>:
 8019eec:	8901      	ldrh	r1, [r0, #8]
 8019eee:	b1e1      	cbz	r1, 8019f2a <get_available_free_slots+0x3e>
 8019ef0:	6843      	ldr	r3, [r0, #4]
 8019ef2:	f04f 0c00 	mov.w	ip, #0
 8019ef6:	b530      	push	{r4, r5, lr}
 8019ef8:	fbb3 fef1 	udiv	lr, r3, r1
 8019efc:	6805      	ldr	r5, [r0, #0]
 8019efe:	4662      	mov	r2, ip
 8019f00:	7b04      	ldrb	r4, [r0, #12]
 8019f02:	4660      	mov	r0, ip
 8019f04:	f10c 0c01 	add.w	ip, ip, #1
 8019f08:	fbb2 f3f1 	udiv	r3, r2, r1
 8019f0c:	fb01 2313 	mls	r3, r1, r3, r2
 8019f10:	fa1f f28c 	uxth.w	r2, ip
 8019f14:	b29b      	uxth	r3, r3
 8019f16:	fb0e f303 	mul.w	r3, lr, r3
 8019f1a:	58eb      	ldr	r3, [r5, r3]
 8019f1c:	429c      	cmp	r4, r3
 8019f1e:	d101      	bne.n	8019f24 <get_available_free_slots+0x38>
 8019f20:	3001      	adds	r0, #1
 8019f22:	b280      	uxth	r0, r0
 8019f24:	428a      	cmp	r2, r1
 8019f26:	d3ed      	bcc.n	8019f04 <get_available_free_slots+0x18>
 8019f28:	bd30      	pop	{r4, r5, pc}
 8019f2a:	4608      	mov	r0, r1
 8019f2c:	4770      	bx	lr
 8019f2e:	bf00      	nop

08019f30 <uxr_seq_num_add>:
 8019f30:	4408      	add	r0, r1
 8019f32:	b280      	uxth	r0, r0
 8019f34:	4770      	bx	lr
 8019f36:	bf00      	nop

08019f38 <uxr_seq_num_sub>:
 8019f38:	1a40      	subs	r0, r0, r1
 8019f3a:	b280      	uxth	r0, r0
 8019f3c:	4770      	bx	lr
 8019f3e:	bf00      	nop

08019f40 <uxr_seq_num_cmp>:
 8019f40:	4288      	cmp	r0, r1
 8019f42:	d011      	beq.n	8019f68 <uxr_seq_num_cmp+0x28>
 8019f44:	d309      	bcc.n	8019f5a <uxr_seq_num_cmp+0x1a>
 8019f46:	4288      	cmp	r0, r1
 8019f48:	d910      	bls.n	8019f6c <uxr_seq_num_cmp+0x2c>
 8019f4a:	1a40      	subs	r0, r0, r1
 8019f4c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8019f50:	bfd4      	ite	le
 8019f52:	2001      	movle	r0, #1
 8019f54:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 8019f58:	4770      	bx	lr
 8019f5a:	1a0b      	subs	r3, r1, r0
 8019f5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8019f60:	daf1      	bge.n	8019f46 <uxr_seq_num_cmp+0x6>
 8019f62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019f66:	4770      	bx	lr
 8019f68:	2000      	movs	r0, #0
 8019f6a:	4770      	bx	lr
 8019f6c:	2001      	movs	r0, #1
 8019f6e:	4770      	bx	lr

08019f70 <expf>:
 8019f70:	ee10 2a10 	vmov	r2, s0
 8019f74:	f240 412a 	movw	r1, #1066	; 0x42a
 8019f78:	f3c2 530a 	ubfx	r3, r2, #20, #11
 8019f7c:	428b      	cmp	r3, r1
 8019f7e:	b430      	push	{r4, r5}
 8019f80:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8019f84:	d92a      	bls.n	8019fdc <expf+0x6c>
 8019f86:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 8019f8a:	d058      	beq.n	801a03e <expf+0xce>
 8019f8c:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 8019f90:	d303      	bcc.n	8019f9a <expf+0x2a>
 8019f92:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019f96:	bc30      	pop	{r4, r5}
 8019f98:	4770      	bx	lr
 8019f9a:	eddf 7a2a 	vldr	s15, [pc, #168]	; 801a044 <expf+0xd4>
 8019f9e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8019fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fa6:	dd03      	ble.n	8019fb0 <expf+0x40>
 8019fa8:	bc30      	pop	{r4, r5}
 8019faa:	2000      	movs	r0, #0
 8019fac:	f000 b876 	b.w	801a09c <__math_oflowf>
 8019fb0:	eddf 7a25 	vldr	s15, [pc, #148]	; 801a048 <expf+0xd8>
 8019fb4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8019fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fbc:	d503      	bpl.n	8019fc6 <expf+0x56>
 8019fbe:	bc30      	pop	{r4, r5}
 8019fc0:	2000      	movs	r0, #0
 8019fc2:	f000 b85f 	b.w	801a084 <__math_uflowf>
 8019fc6:	eddf 7a21 	vldr	s15, [pc, #132]	; 801a04c <expf+0xdc>
 8019fca:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8019fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fd2:	d503      	bpl.n	8019fdc <expf+0x6c>
 8019fd4:	bc30      	pop	{r4, r5}
 8019fd6:	2000      	movs	r0, #0
 8019fd8:	f000 b85a 	b.w	801a090 <__math_may_uflowf>
 8019fdc:	4b1c      	ldr	r3, [pc, #112]	; (801a050 <expf+0xe0>)
 8019fde:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8019fe2:	ed93 5b4a 	vldr	d5, [r3, #296]	; 0x128
 8019fe6:	ed93 4b48 	vldr	d4, [r3, #288]	; 0x120
 8019fea:	eeb0 7b44 	vmov.f64	d7, d4
 8019fee:	eea5 7b06 	vfma.f64	d7, d5, d6
 8019ff2:	ee17 0a10 	vmov	r0, s14
 8019ff6:	ee37 7b44 	vsub.f64	d7, d7, d4
 8019ffa:	f000 021f 	and.w	r2, r0, #31
 8019ffe:	ee95 7b06 	vfnms.f64	d7, d5, d6
 801a002:	ed93 5b4c 	vldr	d5, [r3, #304]	; 0x130
 801a006:	ee27 4b07 	vmul.f64	d4, d7, d7
 801a00a:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 801a00e:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 801a012:	eea5 6b07 	vfma.f64	d6, d5, d7
 801a016:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 801a01a:	684d      	ldr	r5, [r1, #4]
 801a01c:	ed93 5b50 	vldr	d5, [r3, #320]	; 0x140
 801a020:	2100      	movs	r1, #0
 801a022:	190a      	adds	r2, r1, r4
 801a024:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 801a028:	eea5 0b07 	vfma.f64	d0, d5, d7
 801a02c:	ec43 2b17 	vmov	d7, r2, r3
 801a030:	eea6 0b04 	vfma.f64	d0, d6, d4
 801a034:	ee20 0b07 	vmul.f64	d0, d0, d7
 801a038:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a03c:	e7ab      	b.n	8019f96 <expf+0x26>
 801a03e:	ed9f 0a05 	vldr	s0, [pc, #20]	; 801a054 <expf+0xe4>
 801a042:	e7a8      	b.n	8019f96 <expf+0x26>
 801a044:	42b17217 	.word	0x42b17217
 801a048:	c2cff1b4 	.word	0xc2cff1b4
 801a04c:	c2ce8ecf 	.word	0xc2ce8ecf
 801a050:	0801d100 	.word	0x0801d100
 801a054:	00000000 	.word	0x00000000

0801a058 <with_errnof>:
 801a058:	b513      	push	{r0, r1, r4, lr}
 801a05a:	4604      	mov	r4, r0
 801a05c:	ed8d 0a01 	vstr	s0, [sp, #4]
 801a060:	f000 fcfc 	bl	801aa5c <__errno>
 801a064:	ed9d 0a01 	vldr	s0, [sp, #4]
 801a068:	6004      	str	r4, [r0, #0]
 801a06a:	b002      	add	sp, #8
 801a06c:	bd10      	pop	{r4, pc}

0801a06e <xflowf>:
 801a06e:	b130      	cbz	r0, 801a07e <xflowf+0x10>
 801a070:	eef1 7a40 	vneg.f32	s15, s0
 801a074:	ee27 0a80 	vmul.f32	s0, s15, s0
 801a078:	2022      	movs	r0, #34	; 0x22
 801a07a:	f7ff bfed 	b.w	801a058 <with_errnof>
 801a07e:	eef0 7a40 	vmov.f32	s15, s0
 801a082:	e7f7      	b.n	801a074 <xflowf+0x6>

0801a084 <__math_uflowf>:
 801a084:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801a08c <__math_uflowf+0x8>
 801a088:	f7ff bff1 	b.w	801a06e <xflowf>
 801a08c:	10000000 	.word	0x10000000

0801a090 <__math_may_uflowf>:
 801a090:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801a098 <__math_may_uflowf+0x8>
 801a094:	f7ff bfeb 	b.w	801a06e <xflowf>
 801a098:	1a200000 	.word	0x1a200000

0801a09c <__math_oflowf>:
 801a09c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801a0a4 <__math_oflowf+0x8>
 801a0a0:	f7ff bfe5 	b.w	801a06e <xflowf>
 801a0a4:	70000000 	.word	0x70000000

0801a0a8 <calloc>:
 801a0a8:	4b02      	ldr	r3, [pc, #8]	; (801a0b4 <calloc+0xc>)
 801a0aa:	460a      	mov	r2, r1
 801a0ac:	4601      	mov	r1, r0
 801a0ae:	6818      	ldr	r0, [r3, #0]
 801a0b0:	f000 b802 	b.w	801a0b8 <_calloc_r>
 801a0b4:	20001de8 	.word	0x20001de8

0801a0b8 <_calloc_r>:
 801a0b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a0ba:	fba1 2402 	umull	r2, r4, r1, r2
 801a0be:	b94c      	cbnz	r4, 801a0d4 <_calloc_r+0x1c>
 801a0c0:	4611      	mov	r1, r2
 801a0c2:	9201      	str	r2, [sp, #4]
 801a0c4:	f000 f886 	bl	801a1d4 <_malloc_r>
 801a0c8:	9a01      	ldr	r2, [sp, #4]
 801a0ca:	4605      	mov	r5, r0
 801a0cc:	b930      	cbnz	r0, 801a0dc <_calloc_r+0x24>
 801a0ce:	4628      	mov	r0, r5
 801a0d0:	b003      	add	sp, #12
 801a0d2:	bd30      	pop	{r4, r5, pc}
 801a0d4:	220c      	movs	r2, #12
 801a0d6:	6002      	str	r2, [r0, #0]
 801a0d8:	2500      	movs	r5, #0
 801a0da:	e7f8      	b.n	801a0ce <_calloc_r+0x16>
 801a0dc:	4621      	mov	r1, r4
 801a0de:	f000 fbc1 	bl	801a864 <memset>
 801a0e2:	e7f4      	b.n	801a0ce <_calloc_r+0x16>

0801a0e4 <getenv>:
 801a0e4:	b507      	push	{r0, r1, r2, lr}
 801a0e6:	4b04      	ldr	r3, [pc, #16]	; (801a0f8 <getenv+0x14>)
 801a0e8:	4601      	mov	r1, r0
 801a0ea:	aa01      	add	r2, sp, #4
 801a0ec:	6818      	ldr	r0, [r3, #0]
 801a0ee:	f000 f805 	bl	801a0fc <_findenv_r>
 801a0f2:	b003      	add	sp, #12
 801a0f4:	f85d fb04 	ldr.w	pc, [sp], #4
 801a0f8:	20001de8 	.word	0x20001de8

0801a0fc <_findenv_r>:
 801a0fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a100:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801a170 <_findenv_r+0x74>
 801a104:	4607      	mov	r7, r0
 801a106:	4689      	mov	r9, r1
 801a108:	4616      	mov	r6, r2
 801a10a:	f000 fd09 	bl	801ab20 <__env_lock>
 801a10e:	f8da 4000 	ldr.w	r4, [sl]
 801a112:	b134      	cbz	r4, 801a122 <_findenv_r+0x26>
 801a114:	464b      	mov	r3, r9
 801a116:	4698      	mov	r8, r3
 801a118:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a11c:	b13a      	cbz	r2, 801a12e <_findenv_r+0x32>
 801a11e:	2a3d      	cmp	r2, #61	; 0x3d
 801a120:	d1f9      	bne.n	801a116 <_findenv_r+0x1a>
 801a122:	4638      	mov	r0, r7
 801a124:	f000 fd02 	bl	801ab2c <__env_unlock>
 801a128:	2000      	movs	r0, #0
 801a12a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a12e:	eba8 0809 	sub.w	r8, r8, r9
 801a132:	46a3      	mov	fp, r4
 801a134:	f854 0b04 	ldr.w	r0, [r4], #4
 801a138:	2800      	cmp	r0, #0
 801a13a:	d0f2      	beq.n	801a122 <_findenv_r+0x26>
 801a13c:	4642      	mov	r2, r8
 801a13e:	4649      	mov	r1, r9
 801a140:	f000 fba5 	bl	801a88e <strncmp>
 801a144:	2800      	cmp	r0, #0
 801a146:	d1f4      	bne.n	801a132 <_findenv_r+0x36>
 801a148:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801a14c:	eb03 0508 	add.w	r5, r3, r8
 801a150:	f813 3008 	ldrb.w	r3, [r3, r8]
 801a154:	2b3d      	cmp	r3, #61	; 0x3d
 801a156:	d1ec      	bne.n	801a132 <_findenv_r+0x36>
 801a158:	f8da 3000 	ldr.w	r3, [sl]
 801a15c:	ebab 0303 	sub.w	r3, fp, r3
 801a160:	109b      	asrs	r3, r3, #2
 801a162:	4638      	mov	r0, r7
 801a164:	6033      	str	r3, [r6, #0]
 801a166:	f000 fce1 	bl	801ab2c <__env_unlock>
 801a16a:	1c68      	adds	r0, r5, #1
 801a16c:	e7dd      	b.n	801a12a <_findenv_r+0x2e>
 801a16e:	bf00      	nop
 801a170:	20000000 	.word	0x20000000

0801a174 <malloc>:
 801a174:	4b02      	ldr	r3, [pc, #8]	; (801a180 <malloc+0xc>)
 801a176:	4601      	mov	r1, r0
 801a178:	6818      	ldr	r0, [r3, #0]
 801a17a:	f000 b82b 	b.w	801a1d4 <_malloc_r>
 801a17e:	bf00      	nop
 801a180:	20001de8 	.word	0x20001de8

0801a184 <free>:
 801a184:	4b02      	ldr	r3, [pc, #8]	; (801a190 <free+0xc>)
 801a186:	4601      	mov	r1, r0
 801a188:	6818      	ldr	r0, [r3, #0]
 801a18a:	f000 bcd5 	b.w	801ab38 <_free_r>
 801a18e:	bf00      	nop
 801a190:	20001de8 	.word	0x20001de8

0801a194 <sbrk_aligned>:
 801a194:	b570      	push	{r4, r5, r6, lr}
 801a196:	4e0e      	ldr	r6, [pc, #56]	; (801a1d0 <sbrk_aligned+0x3c>)
 801a198:	460c      	mov	r4, r1
 801a19a:	6831      	ldr	r1, [r6, #0]
 801a19c:	4605      	mov	r5, r0
 801a19e:	b911      	cbnz	r1, 801a1a6 <sbrk_aligned+0x12>
 801a1a0:	f000 fc3a 	bl	801aa18 <_sbrk_r>
 801a1a4:	6030      	str	r0, [r6, #0]
 801a1a6:	4621      	mov	r1, r4
 801a1a8:	4628      	mov	r0, r5
 801a1aa:	f000 fc35 	bl	801aa18 <_sbrk_r>
 801a1ae:	1c43      	adds	r3, r0, #1
 801a1b0:	d00a      	beq.n	801a1c8 <sbrk_aligned+0x34>
 801a1b2:	1cc4      	adds	r4, r0, #3
 801a1b4:	f024 0403 	bic.w	r4, r4, #3
 801a1b8:	42a0      	cmp	r0, r4
 801a1ba:	d007      	beq.n	801a1cc <sbrk_aligned+0x38>
 801a1bc:	1a21      	subs	r1, r4, r0
 801a1be:	4628      	mov	r0, r5
 801a1c0:	f000 fc2a 	bl	801aa18 <_sbrk_r>
 801a1c4:	3001      	adds	r0, #1
 801a1c6:	d101      	bne.n	801a1cc <sbrk_aligned+0x38>
 801a1c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801a1cc:	4620      	mov	r0, r4
 801a1ce:	bd70      	pop	{r4, r5, r6, pc}
 801a1d0:	200106d0 	.word	0x200106d0

0801a1d4 <_malloc_r>:
 801a1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a1d8:	1ccd      	adds	r5, r1, #3
 801a1da:	f025 0503 	bic.w	r5, r5, #3
 801a1de:	3508      	adds	r5, #8
 801a1e0:	2d0c      	cmp	r5, #12
 801a1e2:	bf38      	it	cc
 801a1e4:	250c      	movcc	r5, #12
 801a1e6:	2d00      	cmp	r5, #0
 801a1e8:	4607      	mov	r7, r0
 801a1ea:	db01      	blt.n	801a1f0 <_malloc_r+0x1c>
 801a1ec:	42a9      	cmp	r1, r5
 801a1ee:	d905      	bls.n	801a1fc <_malloc_r+0x28>
 801a1f0:	230c      	movs	r3, #12
 801a1f2:	603b      	str	r3, [r7, #0]
 801a1f4:	2600      	movs	r6, #0
 801a1f6:	4630      	mov	r0, r6
 801a1f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a1fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801a2d0 <_malloc_r+0xfc>
 801a200:	f000 f868 	bl	801a2d4 <__malloc_lock>
 801a204:	f8d8 3000 	ldr.w	r3, [r8]
 801a208:	461c      	mov	r4, r3
 801a20a:	bb5c      	cbnz	r4, 801a264 <_malloc_r+0x90>
 801a20c:	4629      	mov	r1, r5
 801a20e:	4638      	mov	r0, r7
 801a210:	f7ff ffc0 	bl	801a194 <sbrk_aligned>
 801a214:	1c43      	adds	r3, r0, #1
 801a216:	4604      	mov	r4, r0
 801a218:	d155      	bne.n	801a2c6 <_malloc_r+0xf2>
 801a21a:	f8d8 4000 	ldr.w	r4, [r8]
 801a21e:	4626      	mov	r6, r4
 801a220:	2e00      	cmp	r6, #0
 801a222:	d145      	bne.n	801a2b0 <_malloc_r+0xdc>
 801a224:	2c00      	cmp	r4, #0
 801a226:	d048      	beq.n	801a2ba <_malloc_r+0xe6>
 801a228:	6823      	ldr	r3, [r4, #0]
 801a22a:	4631      	mov	r1, r6
 801a22c:	4638      	mov	r0, r7
 801a22e:	eb04 0903 	add.w	r9, r4, r3
 801a232:	f000 fbf1 	bl	801aa18 <_sbrk_r>
 801a236:	4581      	cmp	r9, r0
 801a238:	d13f      	bne.n	801a2ba <_malloc_r+0xe6>
 801a23a:	6821      	ldr	r1, [r4, #0]
 801a23c:	1a6d      	subs	r5, r5, r1
 801a23e:	4629      	mov	r1, r5
 801a240:	4638      	mov	r0, r7
 801a242:	f7ff ffa7 	bl	801a194 <sbrk_aligned>
 801a246:	3001      	adds	r0, #1
 801a248:	d037      	beq.n	801a2ba <_malloc_r+0xe6>
 801a24a:	6823      	ldr	r3, [r4, #0]
 801a24c:	442b      	add	r3, r5
 801a24e:	6023      	str	r3, [r4, #0]
 801a250:	f8d8 3000 	ldr.w	r3, [r8]
 801a254:	2b00      	cmp	r3, #0
 801a256:	d038      	beq.n	801a2ca <_malloc_r+0xf6>
 801a258:	685a      	ldr	r2, [r3, #4]
 801a25a:	42a2      	cmp	r2, r4
 801a25c:	d12b      	bne.n	801a2b6 <_malloc_r+0xe2>
 801a25e:	2200      	movs	r2, #0
 801a260:	605a      	str	r2, [r3, #4]
 801a262:	e00f      	b.n	801a284 <_malloc_r+0xb0>
 801a264:	6822      	ldr	r2, [r4, #0]
 801a266:	1b52      	subs	r2, r2, r5
 801a268:	d41f      	bmi.n	801a2aa <_malloc_r+0xd6>
 801a26a:	2a0b      	cmp	r2, #11
 801a26c:	d917      	bls.n	801a29e <_malloc_r+0xca>
 801a26e:	1961      	adds	r1, r4, r5
 801a270:	42a3      	cmp	r3, r4
 801a272:	6025      	str	r5, [r4, #0]
 801a274:	bf18      	it	ne
 801a276:	6059      	strne	r1, [r3, #4]
 801a278:	6863      	ldr	r3, [r4, #4]
 801a27a:	bf08      	it	eq
 801a27c:	f8c8 1000 	streq.w	r1, [r8]
 801a280:	5162      	str	r2, [r4, r5]
 801a282:	604b      	str	r3, [r1, #4]
 801a284:	4638      	mov	r0, r7
 801a286:	f104 060b 	add.w	r6, r4, #11
 801a28a:	f000 f829 	bl	801a2e0 <__malloc_unlock>
 801a28e:	f026 0607 	bic.w	r6, r6, #7
 801a292:	1d23      	adds	r3, r4, #4
 801a294:	1af2      	subs	r2, r6, r3
 801a296:	d0ae      	beq.n	801a1f6 <_malloc_r+0x22>
 801a298:	1b9b      	subs	r3, r3, r6
 801a29a:	50a3      	str	r3, [r4, r2]
 801a29c:	e7ab      	b.n	801a1f6 <_malloc_r+0x22>
 801a29e:	42a3      	cmp	r3, r4
 801a2a0:	6862      	ldr	r2, [r4, #4]
 801a2a2:	d1dd      	bne.n	801a260 <_malloc_r+0x8c>
 801a2a4:	f8c8 2000 	str.w	r2, [r8]
 801a2a8:	e7ec      	b.n	801a284 <_malloc_r+0xb0>
 801a2aa:	4623      	mov	r3, r4
 801a2ac:	6864      	ldr	r4, [r4, #4]
 801a2ae:	e7ac      	b.n	801a20a <_malloc_r+0x36>
 801a2b0:	4634      	mov	r4, r6
 801a2b2:	6876      	ldr	r6, [r6, #4]
 801a2b4:	e7b4      	b.n	801a220 <_malloc_r+0x4c>
 801a2b6:	4613      	mov	r3, r2
 801a2b8:	e7cc      	b.n	801a254 <_malloc_r+0x80>
 801a2ba:	230c      	movs	r3, #12
 801a2bc:	603b      	str	r3, [r7, #0]
 801a2be:	4638      	mov	r0, r7
 801a2c0:	f000 f80e 	bl	801a2e0 <__malloc_unlock>
 801a2c4:	e797      	b.n	801a1f6 <_malloc_r+0x22>
 801a2c6:	6025      	str	r5, [r4, #0]
 801a2c8:	e7dc      	b.n	801a284 <_malloc_r+0xb0>
 801a2ca:	605b      	str	r3, [r3, #4]
 801a2cc:	deff      	udf	#255	; 0xff
 801a2ce:	bf00      	nop
 801a2d0:	200106cc 	.word	0x200106cc

0801a2d4 <__malloc_lock>:
 801a2d4:	4801      	ldr	r0, [pc, #4]	; (801a2dc <__malloc_lock+0x8>)
 801a2d6:	f000 bbec 	b.w	801aab2 <__retarget_lock_acquire_recursive>
 801a2da:	bf00      	nop
 801a2dc:	20010815 	.word	0x20010815

0801a2e0 <__malloc_unlock>:
 801a2e0:	4801      	ldr	r0, [pc, #4]	; (801a2e8 <__malloc_unlock+0x8>)
 801a2e2:	f000 bbe7 	b.w	801aab4 <__retarget_lock_release_recursive>
 801a2e6:	bf00      	nop
 801a2e8:	20010815 	.word	0x20010815

0801a2ec <srand>:
 801a2ec:	b538      	push	{r3, r4, r5, lr}
 801a2ee:	4b10      	ldr	r3, [pc, #64]	; (801a330 <srand+0x44>)
 801a2f0:	681d      	ldr	r5, [r3, #0]
 801a2f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801a2f4:	4604      	mov	r4, r0
 801a2f6:	b9b3      	cbnz	r3, 801a326 <srand+0x3a>
 801a2f8:	2018      	movs	r0, #24
 801a2fa:	f7ff ff3b 	bl	801a174 <malloc>
 801a2fe:	4602      	mov	r2, r0
 801a300:	6328      	str	r0, [r5, #48]	; 0x30
 801a302:	b920      	cbnz	r0, 801a30e <srand+0x22>
 801a304:	4b0b      	ldr	r3, [pc, #44]	; (801a334 <srand+0x48>)
 801a306:	480c      	ldr	r0, [pc, #48]	; (801a338 <srand+0x4c>)
 801a308:	2146      	movs	r1, #70	; 0x46
 801a30a:	f000 fbeb 	bl	801aae4 <__assert_func>
 801a30e:	490b      	ldr	r1, [pc, #44]	; (801a33c <srand+0x50>)
 801a310:	4b0b      	ldr	r3, [pc, #44]	; (801a340 <srand+0x54>)
 801a312:	e9c0 1300 	strd	r1, r3, [r0]
 801a316:	4b0b      	ldr	r3, [pc, #44]	; (801a344 <srand+0x58>)
 801a318:	6083      	str	r3, [r0, #8]
 801a31a:	230b      	movs	r3, #11
 801a31c:	8183      	strh	r3, [r0, #12]
 801a31e:	2100      	movs	r1, #0
 801a320:	2001      	movs	r0, #1
 801a322:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801a326:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801a328:	2200      	movs	r2, #0
 801a32a:	611c      	str	r4, [r3, #16]
 801a32c:	615a      	str	r2, [r3, #20]
 801a32e:	bd38      	pop	{r3, r4, r5, pc}
 801a330:	20001de8 	.word	0x20001de8
 801a334:	0801d248 	.word	0x0801d248
 801a338:	0801d25f 	.word	0x0801d25f
 801a33c:	abcd330e 	.word	0xabcd330e
 801a340:	e66d1234 	.word	0xe66d1234
 801a344:	0005deec 	.word	0x0005deec

0801a348 <rand>:
 801a348:	4b16      	ldr	r3, [pc, #88]	; (801a3a4 <rand+0x5c>)
 801a34a:	b510      	push	{r4, lr}
 801a34c:	681c      	ldr	r4, [r3, #0]
 801a34e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801a350:	b9b3      	cbnz	r3, 801a380 <rand+0x38>
 801a352:	2018      	movs	r0, #24
 801a354:	f7ff ff0e 	bl	801a174 <malloc>
 801a358:	4602      	mov	r2, r0
 801a35a:	6320      	str	r0, [r4, #48]	; 0x30
 801a35c:	b920      	cbnz	r0, 801a368 <rand+0x20>
 801a35e:	4b12      	ldr	r3, [pc, #72]	; (801a3a8 <rand+0x60>)
 801a360:	4812      	ldr	r0, [pc, #72]	; (801a3ac <rand+0x64>)
 801a362:	2152      	movs	r1, #82	; 0x52
 801a364:	f000 fbbe 	bl	801aae4 <__assert_func>
 801a368:	4911      	ldr	r1, [pc, #68]	; (801a3b0 <rand+0x68>)
 801a36a:	4b12      	ldr	r3, [pc, #72]	; (801a3b4 <rand+0x6c>)
 801a36c:	e9c0 1300 	strd	r1, r3, [r0]
 801a370:	4b11      	ldr	r3, [pc, #68]	; (801a3b8 <rand+0x70>)
 801a372:	6083      	str	r3, [r0, #8]
 801a374:	230b      	movs	r3, #11
 801a376:	8183      	strh	r3, [r0, #12]
 801a378:	2100      	movs	r1, #0
 801a37a:	2001      	movs	r0, #1
 801a37c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801a380:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801a382:	480e      	ldr	r0, [pc, #56]	; (801a3bc <rand+0x74>)
 801a384:	690b      	ldr	r3, [r1, #16]
 801a386:	694c      	ldr	r4, [r1, #20]
 801a388:	4a0d      	ldr	r2, [pc, #52]	; (801a3c0 <rand+0x78>)
 801a38a:	4358      	muls	r0, r3
 801a38c:	fb02 0004 	mla	r0, r2, r4, r0
 801a390:	fba3 3202 	umull	r3, r2, r3, r2
 801a394:	3301      	adds	r3, #1
 801a396:	eb40 0002 	adc.w	r0, r0, r2
 801a39a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801a39e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801a3a2:	bd10      	pop	{r4, pc}
 801a3a4:	20001de8 	.word	0x20001de8
 801a3a8:	0801d248 	.word	0x0801d248
 801a3ac:	0801d25f 	.word	0x0801d25f
 801a3b0:	abcd330e 	.word	0xabcd330e
 801a3b4:	e66d1234 	.word	0xe66d1234
 801a3b8:	0005deec 	.word	0x0005deec
 801a3bc:	5851f42d 	.word	0x5851f42d
 801a3c0:	4c957f2d 	.word	0x4c957f2d

0801a3c4 <realloc>:
 801a3c4:	4b02      	ldr	r3, [pc, #8]	; (801a3d0 <realloc+0xc>)
 801a3c6:	460a      	mov	r2, r1
 801a3c8:	4601      	mov	r1, r0
 801a3ca:	6818      	ldr	r0, [r3, #0]
 801a3cc:	f000 b802 	b.w	801a3d4 <_realloc_r>
 801a3d0:	20001de8 	.word	0x20001de8

0801a3d4 <_realloc_r>:
 801a3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a3d8:	4680      	mov	r8, r0
 801a3da:	4614      	mov	r4, r2
 801a3dc:	460e      	mov	r6, r1
 801a3de:	b921      	cbnz	r1, 801a3ea <_realloc_r+0x16>
 801a3e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a3e4:	4611      	mov	r1, r2
 801a3e6:	f7ff bef5 	b.w	801a1d4 <_malloc_r>
 801a3ea:	b92a      	cbnz	r2, 801a3f8 <_realloc_r+0x24>
 801a3ec:	f000 fba4 	bl	801ab38 <_free_r>
 801a3f0:	4625      	mov	r5, r4
 801a3f2:	4628      	mov	r0, r5
 801a3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a3f8:	f000 fbea 	bl	801abd0 <_malloc_usable_size_r>
 801a3fc:	4284      	cmp	r4, r0
 801a3fe:	4607      	mov	r7, r0
 801a400:	d802      	bhi.n	801a408 <_realloc_r+0x34>
 801a402:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a406:	d812      	bhi.n	801a42e <_realloc_r+0x5a>
 801a408:	4621      	mov	r1, r4
 801a40a:	4640      	mov	r0, r8
 801a40c:	f7ff fee2 	bl	801a1d4 <_malloc_r>
 801a410:	4605      	mov	r5, r0
 801a412:	2800      	cmp	r0, #0
 801a414:	d0ed      	beq.n	801a3f2 <_realloc_r+0x1e>
 801a416:	42bc      	cmp	r4, r7
 801a418:	4622      	mov	r2, r4
 801a41a:	4631      	mov	r1, r6
 801a41c:	bf28      	it	cs
 801a41e:	463a      	movcs	r2, r7
 801a420:	f000 fb51 	bl	801aac6 <memcpy>
 801a424:	4631      	mov	r1, r6
 801a426:	4640      	mov	r0, r8
 801a428:	f000 fb86 	bl	801ab38 <_free_r>
 801a42c:	e7e1      	b.n	801a3f2 <_realloc_r+0x1e>
 801a42e:	4635      	mov	r5, r6
 801a430:	e7df      	b.n	801a3f2 <_realloc_r+0x1e>
	...

0801a434 <_strtoul_l.constprop.0>:
 801a434:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a438:	4f36      	ldr	r7, [pc, #216]	; (801a514 <_strtoul_l.constprop.0+0xe0>)
 801a43a:	4686      	mov	lr, r0
 801a43c:	460d      	mov	r5, r1
 801a43e:	4628      	mov	r0, r5
 801a440:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a444:	5d3e      	ldrb	r6, [r7, r4]
 801a446:	f016 0608 	ands.w	r6, r6, #8
 801a44a:	d1f8      	bne.n	801a43e <_strtoul_l.constprop.0+0xa>
 801a44c:	2c2d      	cmp	r4, #45	; 0x2d
 801a44e:	d130      	bne.n	801a4b2 <_strtoul_l.constprop.0+0x7e>
 801a450:	782c      	ldrb	r4, [r5, #0]
 801a452:	2601      	movs	r6, #1
 801a454:	1c85      	adds	r5, r0, #2
 801a456:	2b00      	cmp	r3, #0
 801a458:	d057      	beq.n	801a50a <_strtoul_l.constprop.0+0xd6>
 801a45a:	2b10      	cmp	r3, #16
 801a45c:	d109      	bne.n	801a472 <_strtoul_l.constprop.0+0x3e>
 801a45e:	2c30      	cmp	r4, #48	; 0x30
 801a460:	d107      	bne.n	801a472 <_strtoul_l.constprop.0+0x3e>
 801a462:	7828      	ldrb	r0, [r5, #0]
 801a464:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801a468:	2858      	cmp	r0, #88	; 0x58
 801a46a:	d149      	bne.n	801a500 <_strtoul_l.constprop.0+0xcc>
 801a46c:	786c      	ldrb	r4, [r5, #1]
 801a46e:	2310      	movs	r3, #16
 801a470:	3502      	adds	r5, #2
 801a472:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801a476:	2700      	movs	r7, #0
 801a478:	fbb8 f8f3 	udiv	r8, r8, r3
 801a47c:	fb03 f908 	mul.w	r9, r3, r8
 801a480:	ea6f 0909 	mvn.w	r9, r9
 801a484:	4638      	mov	r0, r7
 801a486:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801a48a:	f1bc 0f09 	cmp.w	ip, #9
 801a48e:	d815      	bhi.n	801a4bc <_strtoul_l.constprop.0+0x88>
 801a490:	4664      	mov	r4, ip
 801a492:	42a3      	cmp	r3, r4
 801a494:	dd23      	ble.n	801a4de <_strtoul_l.constprop.0+0xaa>
 801a496:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 801a49a:	d007      	beq.n	801a4ac <_strtoul_l.constprop.0+0x78>
 801a49c:	4580      	cmp	r8, r0
 801a49e:	d31b      	bcc.n	801a4d8 <_strtoul_l.constprop.0+0xa4>
 801a4a0:	d101      	bne.n	801a4a6 <_strtoul_l.constprop.0+0x72>
 801a4a2:	45a1      	cmp	r9, r4
 801a4a4:	db18      	blt.n	801a4d8 <_strtoul_l.constprop.0+0xa4>
 801a4a6:	fb00 4003 	mla	r0, r0, r3, r4
 801a4aa:	2701      	movs	r7, #1
 801a4ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a4b0:	e7e9      	b.n	801a486 <_strtoul_l.constprop.0+0x52>
 801a4b2:	2c2b      	cmp	r4, #43	; 0x2b
 801a4b4:	bf04      	itt	eq
 801a4b6:	782c      	ldrbeq	r4, [r5, #0]
 801a4b8:	1c85      	addeq	r5, r0, #2
 801a4ba:	e7cc      	b.n	801a456 <_strtoul_l.constprop.0+0x22>
 801a4bc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801a4c0:	f1bc 0f19 	cmp.w	ip, #25
 801a4c4:	d801      	bhi.n	801a4ca <_strtoul_l.constprop.0+0x96>
 801a4c6:	3c37      	subs	r4, #55	; 0x37
 801a4c8:	e7e3      	b.n	801a492 <_strtoul_l.constprop.0+0x5e>
 801a4ca:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801a4ce:	f1bc 0f19 	cmp.w	ip, #25
 801a4d2:	d804      	bhi.n	801a4de <_strtoul_l.constprop.0+0xaa>
 801a4d4:	3c57      	subs	r4, #87	; 0x57
 801a4d6:	e7dc      	b.n	801a492 <_strtoul_l.constprop.0+0x5e>
 801a4d8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801a4dc:	e7e6      	b.n	801a4ac <_strtoul_l.constprop.0+0x78>
 801a4de:	1c7b      	adds	r3, r7, #1
 801a4e0:	d106      	bne.n	801a4f0 <_strtoul_l.constprop.0+0xbc>
 801a4e2:	2322      	movs	r3, #34	; 0x22
 801a4e4:	f8ce 3000 	str.w	r3, [lr]
 801a4e8:	4638      	mov	r0, r7
 801a4ea:	b932      	cbnz	r2, 801a4fa <_strtoul_l.constprop.0+0xc6>
 801a4ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a4f0:	b106      	cbz	r6, 801a4f4 <_strtoul_l.constprop.0+0xc0>
 801a4f2:	4240      	negs	r0, r0
 801a4f4:	2a00      	cmp	r2, #0
 801a4f6:	d0f9      	beq.n	801a4ec <_strtoul_l.constprop.0+0xb8>
 801a4f8:	b107      	cbz	r7, 801a4fc <_strtoul_l.constprop.0+0xc8>
 801a4fa:	1e69      	subs	r1, r5, #1
 801a4fc:	6011      	str	r1, [r2, #0]
 801a4fe:	e7f5      	b.n	801a4ec <_strtoul_l.constprop.0+0xb8>
 801a500:	2430      	movs	r4, #48	; 0x30
 801a502:	2b00      	cmp	r3, #0
 801a504:	d1b5      	bne.n	801a472 <_strtoul_l.constprop.0+0x3e>
 801a506:	2308      	movs	r3, #8
 801a508:	e7b3      	b.n	801a472 <_strtoul_l.constprop.0+0x3e>
 801a50a:	2c30      	cmp	r4, #48	; 0x30
 801a50c:	d0a9      	beq.n	801a462 <_strtoul_l.constprop.0+0x2e>
 801a50e:	230a      	movs	r3, #10
 801a510:	e7af      	b.n	801a472 <_strtoul_l.constprop.0+0x3e>
 801a512:	bf00      	nop
 801a514:	0801d2b8 	.word	0x0801d2b8

0801a518 <strtoul>:
 801a518:	4613      	mov	r3, r2
 801a51a:	460a      	mov	r2, r1
 801a51c:	4601      	mov	r1, r0
 801a51e:	4802      	ldr	r0, [pc, #8]	; (801a528 <strtoul+0x10>)
 801a520:	6800      	ldr	r0, [r0, #0]
 801a522:	f7ff bf87 	b.w	801a434 <_strtoul_l.constprop.0>
 801a526:	bf00      	nop
 801a528:	20001de8 	.word	0x20001de8

0801a52c <std>:
 801a52c:	2300      	movs	r3, #0
 801a52e:	b510      	push	{r4, lr}
 801a530:	4604      	mov	r4, r0
 801a532:	e9c0 3300 	strd	r3, r3, [r0]
 801a536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a53a:	6083      	str	r3, [r0, #8]
 801a53c:	8181      	strh	r1, [r0, #12]
 801a53e:	6643      	str	r3, [r0, #100]	; 0x64
 801a540:	81c2      	strh	r2, [r0, #14]
 801a542:	6183      	str	r3, [r0, #24]
 801a544:	4619      	mov	r1, r3
 801a546:	2208      	movs	r2, #8
 801a548:	305c      	adds	r0, #92	; 0x5c
 801a54a:	f000 f98b 	bl	801a864 <memset>
 801a54e:	4b0d      	ldr	r3, [pc, #52]	; (801a584 <std+0x58>)
 801a550:	6263      	str	r3, [r4, #36]	; 0x24
 801a552:	4b0d      	ldr	r3, [pc, #52]	; (801a588 <std+0x5c>)
 801a554:	62a3      	str	r3, [r4, #40]	; 0x28
 801a556:	4b0d      	ldr	r3, [pc, #52]	; (801a58c <std+0x60>)
 801a558:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a55a:	4b0d      	ldr	r3, [pc, #52]	; (801a590 <std+0x64>)
 801a55c:	6323      	str	r3, [r4, #48]	; 0x30
 801a55e:	4b0d      	ldr	r3, [pc, #52]	; (801a594 <std+0x68>)
 801a560:	6224      	str	r4, [r4, #32]
 801a562:	429c      	cmp	r4, r3
 801a564:	d006      	beq.n	801a574 <std+0x48>
 801a566:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801a56a:	4294      	cmp	r4, r2
 801a56c:	d002      	beq.n	801a574 <std+0x48>
 801a56e:	33d0      	adds	r3, #208	; 0xd0
 801a570:	429c      	cmp	r4, r3
 801a572:	d105      	bne.n	801a580 <std+0x54>
 801a574:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a57c:	f000 ba98 	b.w	801aab0 <__retarget_lock_init_recursive>
 801a580:	bd10      	pop	{r4, pc}
 801a582:	bf00      	nop
 801a584:	0801a719 	.word	0x0801a719
 801a588:	0801a73b 	.word	0x0801a73b
 801a58c:	0801a773 	.word	0x0801a773
 801a590:	0801a797 	.word	0x0801a797
 801a594:	200106d4 	.word	0x200106d4

0801a598 <stdio_exit_handler>:
 801a598:	4a02      	ldr	r2, [pc, #8]	; (801a5a4 <stdio_exit_handler+0xc>)
 801a59a:	4903      	ldr	r1, [pc, #12]	; (801a5a8 <stdio_exit_handler+0x10>)
 801a59c:	4803      	ldr	r0, [pc, #12]	; (801a5ac <stdio_exit_handler+0x14>)
 801a59e:	f000 b869 	b.w	801a674 <_fwalk_sglue>
 801a5a2:	bf00      	nop
 801a5a4:	20001d90 	.word	0x20001d90
 801a5a8:	0801b2bd 	.word	0x0801b2bd
 801a5ac:	20001d9c 	.word	0x20001d9c

0801a5b0 <cleanup_stdio>:
 801a5b0:	6841      	ldr	r1, [r0, #4]
 801a5b2:	4b0c      	ldr	r3, [pc, #48]	; (801a5e4 <cleanup_stdio+0x34>)
 801a5b4:	4299      	cmp	r1, r3
 801a5b6:	b510      	push	{r4, lr}
 801a5b8:	4604      	mov	r4, r0
 801a5ba:	d001      	beq.n	801a5c0 <cleanup_stdio+0x10>
 801a5bc:	f000 fe7e 	bl	801b2bc <_fflush_r>
 801a5c0:	68a1      	ldr	r1, [r4, #8]
 801a5c2:	4b09      	ldr	r3, [pc, #36]	; (801a5e8 <cleanup_stdio+0x38>)
 801a5c4:	4299      	cmp	r1, r3
 801a5c6:	d002      	beq.n	801a5ce <cleanup_stdio+0x1e>
 801a5c8:	4620      	mov	r0, r4
 801a5ca:	f000 fe77 	bl	801b2bc <_fflush_r>
 801a5ce:	68e1      	ldr	r1, [r4, #12]
 801a5d0:	4b06      	ldr	r3, [pc, #24]	; (801a5ec <cleanup_stdio+0x3c>)
 801a5d2:	4299      	cmp	r1, r3
 801a5d4:	d004      	beq.n	801a5e0 <cleanup_stdio+0x30>
 801a5d6:	4620      	mov	r0, r4
 801a5d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a5dc:	f000 be6e 	b.w	801b2bc <_fflush_r>
 801a5e0:	bd10      	pop	{r4, pc}
 801a5e2:	bf00      	nop
 801a5e4:	200106d4 	.word	0x200106d4
 801a5e8:	2001073c 	.word	0x2001073c
 801a5ec:	200107a4 	.word	0x200107a4

0801a5f0 <global_stdio_init.part.0>:
 801a5f0:	b510      	push	{r4, lr}
 801a5f2:	4b0b      	ldr	r3, [pc, #44]	; (801a620 <global_stdio_init.part.0+0x30>)
 801a5f4:	4c0b      	ldr	r4, [pc, #44]	; (801a624 <global_stdio_init.part.0+0x34>)
 801a5f6:	4a0c      	ldr	r2, [pc, #48]	; (801a628 <global_stdio_init.part.0+0x38>)
 801a5f8:	601a      	str	r2, [r3, #0]
 801a5fa:	4620      	mov	r0, r4
 801a5fc:	2200      	movs	r2, #0
 801a5fe:	2104      	movs	r1, #4
 801a600:	f7ff ff94 	bl	801a52c <std>
 801a604:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801a608:	2201      	movs	r2, #1
 801a60a:	2109      	movs	r1, #9
 801a60c:	f7ff ff8e 	bl	801a52c <std>
 801a610:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801a614:	2202      	movs	r2, #2
 801a616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a61a:	2112      	movs	r1, #18
 801a61c:	f7ff bf86 	b.w	801a52c <std>
 801a620:	2001080c 	.word	0x2001080c
 801a624:	200106d4 	.word	0x200106d4
 801a628:	0801a599 	.word	0x0801a599

0801a62c <__sfp_lock_acquire>:
 801a62c:	4801      	ldr	r0, [pc, #4]	; (801a634 <__sfp_lock_acquire+0x8>)
 801a62e:	f000 ba40 	b.w	801aab2 <__retarget_lock_acquire_recursive>
 801a632:	bf00      	nop
 801a634:	20010816 	.word	0x20010816

0801a638 <__sfp_lock_release>:
 801a638:	4801      	ldr	r0, [pc, #4]	; (801a640 <__sfp_lock_release+0x8>)
 801a63a:	f000 ba3b 	b.w	801aab4 <__retarget_lock_release_recursive>
 801a63e:	bf00      	nop
 801a640:	20010816 	.word	0x20010816

0801a644 <__sinit>:
 801a644:	b510      	push	{r4, lr}
 801a646:	4604      	mov	r4, r0
 801a648:	f7ff fff0 	bl	801a62c <__sfp_lock_acquire>
 801a64c:	6a23      	ldr	r3, [r4, #32]
 801a64e:	b11b      	cbz	r3, 801a658 <__sinit+0x14>
 801a650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a654:	f7ff bff0 	b.w	801a638 <__sfp_lock_release>
 801a658:	4b04      	ldr	r3, [pc, #16]	; (801a66c <__sinit+0x28>)
 801a65a:	6223      	str	r3, [r4, #32]
 801a65c:	4b04      	ldr	r3, [pc, #16]	; (801a670 <__sinit+0x2c>)
 801a65e:	681b      	ldr	r3, [r3, #0]
 801a660:	2b00      	cmp	r3, #0
 801a662:	d1f5      	bne.n	801a650 <__sinit+0xc>
 801a664:	f7ff ffc4 	bl	801a5f0 <global_stdio_init.part.0>
 801a668:	e7f2      	b.n	801a650 <__sinit+0xc>
 801a66a:	bf00      	nop
 801a66c:	0801a5b1 	.word	0x0801a5b1
 801a670:	2001080c 	.word	0x2001080c

0801a674 <_fwalk_sglue>:
 801a674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a678:	4607      	mov	r7, r0
 801a67a:	4688      	mov	r8, r1
 801a67c:	4614      	mov	r4, r2
 801a67e:	2600      	movs	r6, #0
 801a680:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a684:	f1b9 0901 	subs.w	r9, r9, #1
 801a688:	d505      	bpl.n	801a696 <_fwalk_sglue+0x22>
 801a68a:	6824      	ldr	r4, [r4, #0]
 801a68c:	2c00      	cmp	r4, #0
 801a68e:	d1f7      	bne.n	801a680 <_fwalk_sglue+0xc>
 801a690:	4630      	mov	r0, r6
 801a692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a696:	89ab      	ldrh	r3, [r5, #12]
 801a698:	2b01      	cmp	r3, #1
 801a69a:	d907      	bls.n	801a6ac <_fwalk_sglue+0x38>
 801a69c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a6a0:	3301      	adds	r3, #1
 801a6a2:	d003      	beq.n	801a6ac <_fwalk_sglue+0x38>
 801a6a4:	4629      	mov	r1, r5
 801a6a6:	4638      	mov	r0, r7
 801a6a8:	47c0      	blx	r8
 801a6aa:	4306      	orrs	r6, r0
 801a6ac:	3568      	adds	r5, #104	; 0x68
 801a6ae:	e7e9      	b.n	801a684 <_fwalk_sglue+0x10>

0801a6b0 <sniprintf>:
 801a6b0:	b40c      	push	{r2, r3}
 801a6b2:	b530      	push	{r4, r5, lr}
 801a6b4:	4b17      	ldr	r3, [pc, #92]	; (801a714 <sniprintf+0x64>)
 801a6b6:	1e0c      	subs	r4, r1, #0
 801a6b8:	681d      	ldr	r5, [r3, #0]
 801a6ba:	b09d      	sub	sp, #116	; 0x74
 801a6bc:	da08      	bge.n	801a6d0 <sniprintf+0x20>
 801a6be:	238b      	movs	r3, #139	; 0x8b
 801a6c0:	602b      	str	r3, [r5, #0]
 801a6c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a6c6:	b01d      	add	sp, #116	; 0x74
 801a6c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a6cc:	b002      	add	sp, #8
 801a6ce:	4770      	bx	lr
 801a6d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 801a6d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a6d8:	bf14      	ite	ne
 801a6da:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801a6de:	4623      	moveq	r3, r4
 801a6e0:	9304      	str	r3, [sp, #16]
 801a6e2:	9307      	str	r3, [sp, #28]
 801a6e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801a6e8:	9002      	str	r0, [sp, #8]
 801a6ea:	9006      	str	r0, [sp, #24]
 801a6ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 801a6f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801a6f2:	ab21      	add	r3, sp, #132	; 0x84
 801a6f4:	a902      	add	r1, sp, #8
 801a6f6:	4628      	mov	r0, r5
 801a6f8:	9301      	str	r3, [sp, #4]
 801a6fa:	f000 facb 	bl	801ac94 <_svfiprintf_r>
 801a6fe:	1c43      	adds	r3, r0, #1
 801a700:	bfbc      	itt	lt
 801a702:	238b      	movlt	r3, #139	; 0x8b
 801a704:	602b      	strlt	r3, [r5, #0]
 801a706:	2c00      	cmp	r4, #0
 801a708:	d0dd      	beq.n	801a6c6 <sniprintf+0x16>
 801a70a:	9b02      	ldr	r3, [sp, #8]
 801a70c:	2200      	movs	r2, #0
 801a70e:	701a      	strb	r2, [r3, #0]
 801a710:	e7d9      	b.n	801a6c6 <sniprintf+0x16>
 801a712:	bf00      	nop
 801a714:	20001de8 	.word	0x20001de8

0801a718 <__sread>:
 801a718:	b510      	push	{r4, lr}
 801a71a:	460c      	mov	r4, r1
 801a71c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a720:	f000 f968 	bl	801a9f4 <_read_r>
 801a724:	2800      	cmp	r0, #0
 801a726:	bfab      	itete	ge
 801a728:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801a72a:	89a3      	ldrhlt	r3, [r4, #12]
 801a72c:	181b      	addge	r3, r3, r0
 801a72e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801a732:	bfac      	ite	ge
 801a734:	6563      	strge	r3, [r4, #84]	; 0x54
 801a736:	81a3      	strhlt	r3, [r4, #12]
 801a738:	bd10      	pop	{r4, pc}

0801a73a <__swrite>:
 801a73a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a73e:	461f      	mov	r7, r3
 801a740:	898b      	ldrh	r3, [r1, #12]
 801a742:	05db      	lsls	r3, r3, #23
 801a744:	4605      	mov	r5, r0
 801a746:	460c      	mov	r4, r1
 801a748:	4616      	mov	r6, r2
 801a74a:	d505      	bpl.n	801a758 <__swrite+0x1e>
 801a74c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a750:	2302      	movs	r3, #2
 801a752:	2200      	movs	r2, #0
 801a754:	f000 f93c 	bl	801a9d0 <_lseek_r>
 801a758:	89a3      	ldrh	r3, [r4, #12]
 801a75a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a75e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801a762:	81a3      	strh	r3, [r4, #12]
 801a764:	4632      	mov	r2, r6
 801a766:	463b      	mov	r3, r7
 801a768:	4628      	mov	r0, r5
 801a76a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a76e:	f000 b963 	b.w	801aa38 <_write_r>

0801a772 <__sseek>:
 801a772:	b510      	push	{r4, lr}
 801a774:	460c      	mov	r4, r1
 801a776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a77a:	f000 f929 	bl	801a9d0 <_lseek_r>
 801a77e:	1c43      	adds	r3, r0, #1
 801a780:	89a3      	ldrh	r3, [r4, #12]
 801a782:	bf15      	itete	ne
 801a784:	6560      	strne	r0, [r4, #84]	; 0x54
 801a786:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801a78a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801a78e:	81a3      	strheq	r3, [r4, #12]
 801a790:	bf18      	it	ne
 801a792:	81a3      	strhne	r3, [r4, #12]
 801a794:	bd10      	pop	{r4, pc}

0801a796 <__sclose>:
 801a796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a79a:	f000 b8b3 	b.w	801a904 <_close_r>

0801a79e <_vsniprintf_r>:
 801a79e:	b530      	push	{r4, r5, lr}
 801a7a0:	4614      	mov	r4, r2
 801a7a2:	2c00      	cmp	r4, #0
 801a7a4:	b09b      	sub	sp, #108	; 0x6c
 801a7a6:	4605      	mov	r5, r0
 801a7a8:	461a      	mov	r2, r3
 801a7aa:	da05      	bge.n	801a7b8 <_vsniprintf_r+0x1a>
 801a7ac:	238b      	movs	r3, #139	; 0x8b
 801a7ae:	6003      	str	r3, [r0, #0]
 801a7b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a7b4:	b01b      	add	sp, #108	; 0x6c
 801a7b6:	bd30      	pop	{r4, r5, pc}
 801a7b8:	f44f 7302 	mov.w	r3, #520	; 0x208
 801a7bc:	f8ad 300c 	strh.w	r3, [sp, #12]
 801a7c0:	bf14      	ite	ne
 801a7c2:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801a7c6:	4623      	moveq	r3, r4
 801a7c8:	9302      	str	r3, [sp, #8]
 801a7ca:	9305      	str	r3, [sp, #20]
 801a7cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801a7d0:	9100      	str	r1, [sp, #0]
 801a7d2:	9104      	str	r1, [sp, #16]
 801a7d4:	f8ad 300e 	strh.w	r3, [sp, #14]
 801a7d8:	4669      	mov	r1, sp
 801a7da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801a7dc:	f000 fa5a 	bl	801ac94 <_svfiprintf_r>
 801a7e0:	1c43      	adds	r3, r0, #1
 801a7e2:	bfbc      	itt	lt
 801a7e4:	238b      	movlt	r3, #139	; 0x8b
 801a7e6:	602b      	strlt	r3, [r5, #0]
 801a7e8:	2c00      	cmp	r4, #0
 801a7ea:	d0e3      	beq.n	801a7b4 <_vsniprintf_r+0x16>
 801a7ec:	9b00      	ldr	r3, [sp, #0]
 801a7ee:	2200      	movs	r2, #0
 801a7f0:	701a      	strb	r2, [r3, #0]
 801a7f2:	e7df      	b.n	801a7b4 <_vsniprintf_r+0x16>

0801a7f4 <vsniprintf>:
 801a7f4:	b507      	push	{r0, r1, r2, lr}
 801a7f6:	9300      	str	r3, [sp, #0]
 801a7f8:	4613      	mov	r3, r2
 801a7fa:	460a      	mov	r2, r1
 801a7fc:	4601      	mov	r1, r0
 801a7fe:	4803      	ldr	r0, [pc, #12]	; (801a80c <vsniprintf+0x18>)
 801a800:	6800      	ldr	r0, [r0, #0]
 801a802:	f7ff ffcc 	bl	801a79e <_vsniprintf_r>
 801a806:	b003      	add	sp, #12
 801a808:	f85d fb04 	ldr.w	pc, [sp], #4
 801a80c:	20001de8 	.word	0x20001de8

0801a810 <memcmp>:
 801a810:	b510      	push	{r4, lr}
 801a812:	3901      	subs	r1, #1
 801a814:	4402      	add	r2, r0
 801a816:	4290      	cmp	r0, r2
 801a818:	d101      	bne.n	801a81e <memcmp+0xe>
 801a81a:	2000      	movs	r0, #0
 801a81c:	e005      	b.n	801a82a <memcmp+0x1a>
 801a81e:	7803      	ldrb	r3, [r0, #0]
 801a820:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a824:	42a3      	cmp	r3, r4
 801a826:	d001      	beq.n	801a82c <memcmp+0x1c>
 801a828:	1b18      	subs	r0, r3, r4
 801a82a:	bd10      	pop	{r4, pc}
 801a82c:	3001      	adds	r0, #1
 801a82e:	e7f2      	b.n	801a816 <memcmp+0x6>

0801a830 <memmove>:
 801a830:	4288      	cmp	r0, r1
 801a832:	b510      	push	{r4, lr}
 801a834:	eb01 0402 	add.w	r4, r1, r2
 801a838:	d902      	bls.n	801a840 <memmove+0x10>
 801a83a:	4284      	cmp	r4, r0
 801a83c:	4623      	mov	r3, r4
 801a83e:	d807      	bhi.n	801a850 <memmove+0x20>
 801a840:	1e43      	subs	r3, r0, #1
 801a842:	42a1      	cmp	r1, r4
 801a844:	d008      	beq.n	801a858 <memmove+0x28>
 801a846:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a84a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a84e:	e7f8      	b.n	801a842 <memmove+0x12>
 801a850:	4402      	add	r2, r0
 801a852:	4601      	mov	r1, r0
 801a854:	428a      	cmp	r2, r1
 801a856:	d100      	bne.n	801a85a <memmove+0x2a>
 801a858:	bd10      	pop	{r4, pc}
 801a85a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a85e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a862:	e7f7      	b.n	801a854 <memmove+0x24>

0801a864 <memset>:
 801a864:	4402      	add	r2, r0
 801a866:	4603      	mov	r3, r0
 801a868:	4293      	cmp	r3, r2
 801a86a:	d100      	bne.n	801a86e <memset+0xa>
 801a86c:	4770      	bx	lr
 801a86e:	f803 1b01 	strb.w	r1, [r3], #1
 801a872:	e7f9      	b.n	801a868 <memset+0x4>

0801a874 <strchr>:
 801a874:	b2c9      	uxtb	r1, r1
 801a876:	4603      	mov	r3, r0
 801a878:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a87c:	b11a      	cbz	r2, 801a886 <strchr+0x12>
 801a87e:	428a      	cmp	r2, r1
 801a880:	d1f9      	bne.n	801a876 <strchr+0x2>
 801a882:	4618      	mov	r0, r3
 801a884:	4770      	bx	lr
 801a886:	2900      	cmp	r1, #0
 801a888:	bf18      	it	ne
 801a88a:	2300      	movne	r3, #0
 801a88c:	e7f9      	b.n	801a882 <strchr+0xe>

0801a88e <strncmp>:
 801a88e:	b510      	push	{r4, lr}
 801a890:	b16a      	cbz	r2, 801a8ae <strncmp+0x20>
 801a892:	3901      	subs	r1, #1
 801a894:	1884      	adds	r4, r0, r2
 801a896:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a89a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801a89e:	429a      	cmp	r2, r3
 801a8a0:	d103      	bne.n	801a8aa <strncmp+0x1c>
 801a8a2:	42a0      	cmp	r0, r4
 801a8a4:	d001      	beq.n	801a8aa <strncmp+0x1c>
 801a8a6:	2a00      	cmp	r2, #0
 801a8a8:	d1f5      	bne.n	801a896 <strncmp+0x8>
 801a8aa:	1ad0      	subs	r0, r2, r3
 801a8ac:	bd10      	pop	{r4, pc}
 801a8ae:	4610      	mov	r0, r2
 801a8b0:	e7fc      	b.n	801a8ac <strncmp+0x1e>

0801a8b2 <strncpy>:
 801a8b2:	b510      	push	{r4, lr}
 801a8b4:	3901      	subs	r1, #1
 801a8b6:	4603      	mov	r3, r0
 801a8b8:	b132      	cbz	r2, 801a8c8 <strncpy+0x16>
 801a8ba:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a8be:	f803 4b01 	strb.w	r4, [r3], #1
 801a8c2:	3a01      	subs	r2, #1
 801a8c4:	2c00      	cmp	r4, #0
 801a8c6:	d1f7      	bne.n	801a8b8 <strncpy+0x6>
 801a8c8:	441a      	add	r2, r3
 801a8ca:	2100      	movs	r1, #0
 801a8cc:	4293      	cmp	r3, r2
 801a8ce:	d100      	bne.n	801a8d2 <strncpy+0x20>
 801a8d0:	bd10      	pop	{r4, pc}
 801a8d2:	f803 1b01 	strb.w	r1, [r3], #1
 801a8d6:	e7f9      	b.n	801a8cc <strncpy+0x1a>

0801a8d8 <strstr>:
 801a8d8:	780a      	ldrb	r2, [r1, #0]
 801a8da:	b570      	push	{r4, r5, r6, lr}
 801a8dc:	b96a      	cbnz	r2, 801a8fa <strstr+0x22>
 801a8de:	bd70      	pop	{r4, r5, r6, pc}
 801a8e0:	429a      	cmp	r2, r3
 801a8e2:	d109      	bne.n	801a8f8 <strstr+0x20>
 801a8e4:	460c      	mov	r4, r1
 801a8e6:	4605      	mov	r5, r0
 801a8e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d0f6      	beq.n	801a8de <strstr+0x6>
 801a8f0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801a8f4:	429e      	cmp	r6, r3
 801a8f6:	d0f7      	beq.n	801a8e8 <strstr+0x10>
 801a8f8:	3001      	adds	r0, #1
 801a8fa:	7803      	ldrb	r3, [r0, #0]
 801a8fc:	2b00      	cmp	r3, #0
 801a8fe:	d1ef      	bne.n	801a8e0 <strstr+0x8>
 801a900:	4618      	mov	r0, r3
 801a902:	e7ec      	b.n	801a8de <strstr+0x6>

0801a904 <_close_r>:
 801a904:	b538      	push	{r3, r4, r5, lr}
 801a906:	4d06      	ldr	r5, [pc, #24]	; (801a920 <_close_r+0x1c>)
 801a908:	2300      	movs	r3, #0
 801a90a:	4604      	mov	r4, r0
 801a90c:	4608      	mov	r0, r1
 801a90e:	602b      	str	r3, [r5, #0]
 801a910:	f7e7 ff77 	bl	8002802 <_close>
 801a914:	1c43      	adds	r3, r0, #1
 801a916:	d102      	bne.n	801a91e <_close_r+0x1a>
 801a918:	682b      	ldr	r3, [r5, #0]
 801a91a:	b103      	cbz	r3, 801a91e <_close_r+0x1a>
 801a91c:	6023      	str	r3, [r4, #0]
 801a91e:	bd38      	pop	{r3, r4, r5, pc}
 801a920:	20010810 	.word	0x20010810

0801a924 <_reclaim_reent>:
 801a924:	4b29      	ldr	r3, [pc, #164]	; (801a9cc <_reclaim_reent+0xa8>)
 801a926:	681b      	ldr	r3, [r3, #0]
 801a928:	4283      	cmp	r3, r0
 801a92a:	b570      	push	{r4, r5, r6, lr}
 801a92c:	4604      	mov	r4, r0
 801a92e:	d04b      	beq.n	801a9c8 <_reclaim_reent+0xa4>
 801a930:	69c3      	ldr	r3, [r0, #28]
 801a932:	b143      	cbz	r3, 801a946 <_reclaim_reent+0x22>
 801a934:	68db      	ldr	r3, [r3, #12]
 801a936:	2b00      	cmp	r3, #0
 801a938:	d144      	bne.n	801a9c4 <_reclaim_reent+0xa0>
 801a93a:	69e3      	ldr	r3, [r4, #28]
 801a93c:	6819      	ldr	r1, [r3, #0]
 801a93e:	b111      	cbz	r1, 801a946 <_reclaim_reent+0x22>
 801a940:	4620      	mov	r0, r4
 801a942:	f000 f8f9 	bl	801ab38 <_free_r>
 801a946:	6961      	ldr	r1, [r4, #20]
 801a948:	b111      	cbz	r1, 801a950 <_reclaim_reent+0x2c>
 801a94a:	4620      	mov	r0, r4
 801a94c:	f000 f8f4 	bl	801ab38 <_free_r>
 801a950:	69e1      	ldr	r1, [r4, #28]
 801a952:	b111      	cbz	r1, 801a95a <_reclaim_reent+0x36>
 801a954:	4620      	mov	r0, r4
 801a956:	f000 f8ef 	bl	801ab38 <_free_r>
 801a95a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801a95c:	b111      	cbz	r1, 801a964 <_reclaim_reent+0x40>
 801a95e:	4620      	mov	r0, r4
 801a960:	f000 f8ea 	bl	801ab38 <_free_r>
 801a964:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a966:	b111      	cbz	r1, 801a96e <_reclaim_reent+0x4a>
 801a968:	4620      	mov	r0, r4
 801a96a:	f000 f8e5 	bl	801ab38 <_free_r>
 801a96e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801a970:	b111      	cbz	r1, 801a978 <_reclaim_reent+0x54>
 801a972:	4620      	mov	r0, r4
 801a974:	f000 f8e0 	bl	801ab38 <_free_r>
 801a978:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801a97a:	b111      	cbz	r1, 801a982 <_reclaim_reent+0x5e>
 801a97c:	4620      	mov	r0, r4
 801a97e:	f000 f8db 	bl	801ab38 <_free_r>
 801a982:	6c61      	ldr	r1, [r4, #68]	; 0x44
 801a984:	b111      	cbz	r1, 801a98c <_reclaim_reent+0x68>
 801a986:	4620      	mov	r0, r4
 801a988:	f000 f8d6 	bl	801ab38 <_free_r>
 801a98c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801a98e:	b111      	cbz	r1, 801a996 <_reclaim_reent+0x72>
 801a990:	4620      	mov	r0, r4
 801a992:	f000 f8d1 	bl	801ab38 <_free_r>
 801a996:	6a23      	ldr	r3, [r4, #32]
 801a998:	b1b3      	cbz	r3, 801a9c8 <_reclaim_reent+0xa4>
 801a99a:	4620      	mov	r0, r4
 801a99c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a9a0:	4718      	bx	r3
 801a9a2:	5949      	ldr	r1, [r1, r5]
 801a9a4:	b941      	cbnz	r1, 801a9b8 <_reclaim_reent+0x94>
 801a9a6:	3504      	adds	r5, #4
 801a9a8:	69e3      	ldr	r3, [r4, #28]
 801a9aa:	2d80      	cmp	r5, #128	; 0x80
 801a9ac:	68d9      	ldr	r1, [r3, #12]
 801a9ae:	d1f8      	bne.n	801a9a2 <_reclaim_reent+0x7e>
 801a9b0:	4620      	mov	r0, r4
 801a9b2:	f000 f8c1 	bl	801ab38 <_free_r>
 801a9b6:	e7c0      	b.n	801a93a <_reclaim_reent+0x16>
 801a9b8:	680e      	ldr	r6, [r1, #0]
 801a9ba:	4620      	mov	r0, r4
 801a9bc:	f000 f8bc 	bl	801ab38 <_free_r>
 801a9c0:	4631      	mov	r1, r6
 801a9c2:	e7ef      	b.n	801a9a4 <_reclaim_reent+0x80>
 801a9c4:	2500      	movs	r5, #0
 801a9c6:	e7ef      	b.n	801a9a8 <_reclaim_reent+0x84>
 801a9c8:	bd70      	pop	{r4, r5, r6, pc}
 801a9ca:	bf00      	nop
 801a9cc:	20001de8 	.word	0x20001de8

0801a9d0 <_lseek_r>:
 801a9d0:	b538      	push	{r3, r4, r5, lr}
 801a9d2:	4d07      	ldr	r5, [pc, #28]	; (801a9f0 <_lseek_r+0x20>)
 801a9d4:	4604      	mov	r4, r0
 801a9d6:	4608      	mov	r0, r1
 801a9d8:	4611      	mov	r1, r2
 801a9da:	2200      	movs	r2, #0
 801a9dc:	602a      	str	r2, [r5, #0]
 801a9de:	461a      	mov	r2, r3
 801a9e0:	f7e7 ff36 	bl	8002850 <_lseek>
 801a9e4:	1c43      	adds	r3, r0, #1
 801a9e6:	d102      	bne.n	801a9ee <_lseek_r+0x1e>
 801a9e8:	682b      	ldr	r3, [r5, #0]
 801a9ea:	b103      	cbz	r3, 801a9ee <_lseek_r+0x1e>
 801a9ec:	6023      	str	r3, [r4, #0]
 801a9ee:	bd38      	pop	{r3, r4, r5, pc}
 801a9f0:	20010810 	.word	0x20010810

0801a9f4 <_read_r>:
 801a9f4:	b538      	push	{r3, r4, r5, lr}
 801a9f6:	4d07      	ldr	r5, [pc, #28]	; (801aa14 <_read_r+0x20>)
 801a9f8:	4604      	mov	r4, r0
 801a9fa:	4608      	mov	r0, r1
 801a9fc:	4611      	mov	r1, r2
 801a9fe:	2200      	movs	r2, #0
 801aa00:	602a      	str	r2, [r5, #0]
 801aa02:	461a      	mov	r2, r3
 801aa04:	f7e7 fec4 	bl	8002790 <_read>
 801aa08:	1c43      	adds	r3, r0, #1
 801aa0a:	d102      	bne.n	801aa12 <_read_r+0x1e>
 801aa0c:	682b      	ldr	r3, [r5, #0]
 801aa0e:	b103      	cbz	r3, 801aa12 <_read_r+0x1e>
 801aa10:	6023      	str	r3, [r4, #0]
 801aa12:	bd38      	pop	{r3, r4, r5, pc}
 801aa14:	20010810 	.word	0x20010810

0801aa18 <_sbrk_r>:
 801aa18:	b538      	push	{r3, r4, r5, lr}
 801aa1a:	4d06      	ldr	r5, [pc, #24]	; (801aa34 <_sbrk_r+0x1c>)
 801aa1c:	2300      	movs	r3, #0
 801aa1e:	4604      	mov	r4, r0
 801aa20:	4608      	mov	r0, r1
 801aa22:	602b      	str	r3, [r5, #0]
 801aa24:	f7e7 ff22 	bl	800286c <_sbrk>
 801aa28:	1c43      	adds	r3, r0, #1
 801aa2a:	d102      	bne.n	801aa32 <_sbrk_r+0x1a>
 801aa2c:	682b      	ldr	r3, [r5, #0]
 801aa2e:	b103      	cbz	r3, 801aa32 <_sbrk_r+0x1a>
 801aa30:	6023      	str	r3, [r4, #0]
 801aa32:	bd38      	pop	{r3, r4, r5, pc}
 801aa34:	20010810 	.word	0x20010810

0801aa38 <_write_r>:
 801aa38:	b538      	push	{r3, r4, r5, lr}
 801aa3a:	4d07      	ldr	r5, [pc, #28]	; (801aa58 <_write_r+0x20>)
 801aa3c:	4604      	mov	r4, r0
 801aa3e:	4608      	mov	r0, r1
 801aa40:	4611      	mov	r1, r2
 801aa42:	2200      	movs	r2, #0
 801aa44:	602a      	str	r2, [r5, #0]
 801aa46:	461a      	mov	r2, r3
 801aa48:	f7e7 febf 	bl	80027ca <_write>
 801aa4c:	1c43      	adds	r3, r0, #1
 801aa4e:	d102      	bne.n	801aa56 <_write_r+0x1e>
 801aa50:	682b      	ldr	r3, [r5, #0]
 801aa52:	b103      	cbz	r3, 801aa56 <_write_r+0x1e>
 801aa54:	6023      	str	r3, [r4, #0]
 801aa56:	bd38      	pop	{r3, r4, r5, pc}
 801aa58:	20010810 	.word	0x20010810

0801aa5c <__errno>:
 801aa5c:	4b01      	ldr	r3, [pc, #4]	; (801aa64 <__errno+0x8>)
 801aa5e:	6818      	ldr	r0, [r3, #0]
 801aa60:	4770      	bx	lr
 801aa62:	bf00      	nop
 801aa64:	20001de8 	.word	0x20001de8

0801aa68 <__libc_init_array>:
 801aa68:	b570      	push	{r4, r5, r6, lr}
 801aa6a:	4d0d      	ldr	r5, [pc, #52]	; (801aaa0 <__libc_init_array+0x38>)
 801aa6c:	4c0d      	ldr	r4, [pc, #52]	; (801aaa4 <__libc_init_array+0x3c>)
 801aa6e:	1b64      	subs	r4, r4, r5
 801aa70:	10a4      	asrs	r4, r4, #2
 801aa72:	2600      	movs	r6, #0
 801aa74:	42a6      	cmp	r6, r4
 801aa76:	d109      	bne.n	801aa8c <__libc_init_array+0x24>
 801aa78:	4d0b      	ldr	r5, [pc, #44]	; (801aaa8 <__libc_init_array+0x40>)
 801aa7a:	4c0c      	ldr	r4, [pc, #48]	; (801aaac <__libc_init_array+0x44>)
 801aa7c:	f000 ff00 	bl	801b880 <_init>
 801aa80:	1b64      	subs	r4, r4, r5
 801aa82:	10a4      	asrs	r4, r4, #2
 801aa84:	2600      	movs	r6, #0
 801aa86:	42a6      	cmp	r6, r4
 801aa88:	d105      	bne.n	801aa96 <__libc_init_array+0x2e>
 801aa8a:	bd70      	pop	{r4, r5, r6, pc}
 801aa8c:	f855 3b04 	ldr.w	r3, [r5], #4
 801aa90:	4798      	blx	r3
 801aa92:	3601      	adds	r6, #1
 801aa94:	e7ee      	b.n	801aa74 <__libc_init_array+0xc>
 801aa96:	f855 3b04 	ldr.w	r3, [r5], #4
 801aa9a:	4798      	blx	r3
 801aa9c:	3601      	adds	r6, #1
 801aa9e:	e7f2      	b.n	801aa86 <__libc_init_array+0x1e>
 801aaa0:	0801d430 	.word	0x0801d430
 801aaa4:	0801d430 	.word	0x0801d430
 801aaa8:	0801d430 	.word	0x0801d430
 801aaac:	0801d444 	.word	0x0801d444

0801aab0 <__retarget_lock_init_recursive>:
 801aab0:	4770      	bx	lr

0801aab2 <__retarget_lock_acquire_recursive>:
 801aab2:	4770      	bx	lr

0801aab4 <__retarget_lock_release_recursive>:
 801aab4:	4770      	bx	lr

0801aab6 <strcpy>:
 801aab6:	4603      	mov	r3, r0
 801aab8:	f811 2b01 	ldrb.w	r2, [r1], #1
 801aabc:	f803 2b01 	strb.w	r2, [r3], #1
 801aac0:	2a00      	cmp	r2, #0
 801aac2:	d1f9      	bne.n	801aab8 <strcpy+0x2>
 801aac4:	4770      	bx	lr

0801aac6 <memcpy>:
 801aac6:	440a      	add	r2, r1
 801aac8:	4291      	cmp	r1, r2
 801aaca:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801aace:	d100      	bne.n	801aad2 <memcpy+0xc>
 801aad0:	4770      	bx	lr
 801aad2:	b510      	push	{r4, lr}
 801aad4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801aad8:	f803 4f01 	strb.w	r4, [r3, #1]!
 801aadc:	4291      	cmp	r1, r2
 801aade:	d1f9      	bne.n	801aad4 <memcpy+0xe>
 801aae0:	bd10      	pop	{r4, pc}
	...

0801aae4 <__assert_func>:
 801aae4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801aae6:	4614      	mov	r4, r2
 801aae8:	461a      	mov	r2, r3
 801aaea:	4b09      	ldr	r3, [pc, #36]	; (801ab10 <__assert_func+0x2c>)
 801aaec:	681b      	ldr	r3, [r3, #0]
 801aaee:	4605      	mov	r5, r0
 801aaf0:	68d8      	ldr	r0, [r3, #12]
 801aaf2:	b14c      	cbz	r4, 801ab08 <__assert_func+0x24>
 801aaf4:	4b07      	ldr	r3, [pc, #28]	; (801ab14 <__assert_func+0x30>)
 801aaf6:	9100      	str	r1, [sp, #0]
 801aaf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801aafc:	4906      	ldr	r1, [pc, #24]	; (801ab18 <__assert_func+0x34>)
 801aafe:	462b      	mov	r3, r5
 801ab00:	f000 fc04 	bl	801b30c <fiprintf>
 801ab04:	f000 fc14 	bl	801b330 <abort>
 801ab08:	4b04      	ldr	r3, [pc, #16]	; (801ab1c <__assert_func+0x38>)
 801ab0a:	461c      	mov	r4, r3
 801ab0c:	e7f3      	b.n	801aaf6 <__assert_func+0x12>
 801ab0e:	bf00      	nop
 801ab10:	20001de8 	.word	0x20001de8
 801ab14:	0801d3b8 	.word	0x0801d3b8
 801ab18:	0801d3c5 	.word	0x0801d3c5
 801ab1c:	0801d3f3 	.word	0x0801d3f3

0801ab20 <__env_lock>:
 801ab20:	4801      	ldr	r0, [pc, #4]	; (801ab28 <__env_lock+0x8>)
 801ab22:	f7ff bfc6 	b.w	801aab2 <__retarget_lock_acquire_recursive>
 801ab26:	bf00      	nop
 801ab28:	20010814 	.word	0x20010814

0801ab2c <__env_unlock>:
 801ab2c:	4801      	ldr	r0, [pc, #4]	; (801ab34 <__env_unlock+0x8>)
 801ab2e:	f7ff bfc1 	b.w	801aab4 <__retarget_lock_release_recursive>
 801ab32:	bf00      	nop
 801ab34:	20010814 	.word	0x20010814

0801ab38 <_free_r>:
 801ab38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ab3a:	2900      	cmp	r1, #0
 801ab3c:	d044      	beq.n	801abc8 <_free_r+0x90>
 801ab3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ab42:	9001      	str	r0, [sp, #4]
 801ab44:	2b00      	cmp	r3, #0
 801ab46:	f1a1 0404 	sub.w	r4, r1, #4
 801ab4a:	bfb8      	it	lt
 801ab4c:	18e4      	addlt	r4, r4, r3
 801ab4e:	f7ff fbc1 	bl	801a2d4 <__malloc_lock>
 801ab52:	4a1e      	ldr	r2, [pc, #120]	; (801abcc <_free_r+0x94>)
 801ab54:	9801      	ldr	r0, [sp, #4]
 801ab56:	6813      	ldr	r3, [r2, #0]
 801ab58:	b933      	cbnz	r3, 801ab68 <_free_r+0x30>
 801ab5a:	6063      	str	r3, [r4, #4]
 801ab5c:	6014      	str	r4, [r2, #0]
 801ab5e:	b003      	add	sp, #12
 801ab60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ab64:	f7ff bbbc 	b.w	801a2e0 <__malloc_unlock>
 801ab68:	42a3      	cmp	r3, r4
 801ab6a:	d908      	bls.n	801ab7e <_free_r+0x46>
 801ab6c:	6825      	ldr	r5, [r4, #0]
 801ab6e:	1961      	adds	r1, r4, r5
 801ab70:	428b      	cmp	r3, r1
 801ab72:	bf01      	itttt	eq
 801ab74:	6819      	ldreq	r1, [r3, #0]
 801ab76:	685b      	ldreq	r3, [r3, #4]
 801ab78:	1949      	addeq	r1, r1, r5
 801ab7a:	6021      	streq	r1, [r4, #0]
 801ab7c:	e7ed      	b.n	801ab5a <_free_r+0x22>
 801ab7e:	461a      	mov	r2, r3
 801ab80:	685b      	ldr	r3, [r3, #4]
 801ab82:	b10b      	cbz	r3, 801ab88 <_free_r+0x50>
 801ab84:	42a3      	cmp	r3, r4
 801ab86:	d9fa      	bls.n	801ab7e <_free_r+0x46>
 801ab88:	6811      	ldr	r1, [r2, #0]
 801ab8a:	1855      	adds	r5, r2, r1
 801ab8c:	42a5      	cmp	r5, r4
 801ab8e:	d10b      	bne.n	801aba8 <_free_r+0x70>
 801ab90:	6824      	ldr	r4, [r4, #0]
 801ab92:	4421      	add	r1, r4
 801ab94:	1854      	adds	r4, r2, r1
 801ab96:	42a3      	cmp	r3, r4
 801ab98:	6011      	str	r1, [r2, #0]
 801ab9a:	d1e0      	bne.n	801ab5e <_free_r+0x26>
 801ab9c:	681c      	ldr	r4, [r3, #0]
 801ab9e:	685b      	ldr	r3, [r3, #4]
 801aba0:	6053      	str	r3, [r2, #4]
 801aba2:	440c      	add	r4, r1
 801aba4:	6014      	str	r4, [r2, #0]
 801aba6:	e7da      	b.n	801ab5e <_free_r+0x26>
 801aba8:	d902      	bls.n	801abb0 <_free_r+0x78>
 801abaa:	230c      	movs	r3, #12
 801abac:	6003      	str	r3, [r0, #0]
 801abae:	e7d6      	b.n	801ab5e <_free_r+0x26>
 801abb0:	6825      	ldr	r5, [r4, #0]
 801abb2:	1961      	adds	r1, r4, r5
 801abb4:	428b      	cmp	r3, r1
 801abb6:	bf04      	itt	eq
 801abb8:	6819      	ldreq	r1, [r3, #0]
 801abba:	685b      	ldreq	r3, [r3, #4]
 801abbc:	6063      	str	r3, [r4, #4]
 801abbe:	bf04      	itt	eq
 801abc0:	1949      	addeq	r1, r1, r5
 801abc2:	6021      	streq	r1, [r4, #0]
 801abc4:	6054      	str	r4, [r2, #4]
 801abc6:	e7ca      	b.n	801ab5e <_free_r+0x26>
 801abc8:	b003      	add	sp, #12
 801abca:	bd30      	pop	{r4, r5, pc}
 801abcc:	200106cc 	.word	0x200106cc

0801abd0 <_malloc_usable_size_r>:
 801abd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801abd4:	1f18      	subs	r0, r3, #4
 801abd6:	2b00      	cmp	r3, #0
 801abd8:	bfbc      	itt	lt
 801abda:	580b      	ldrlt	r3, [r1, r0]
 801abdc:	18c0      	addlt	r0, r0, r3
 801abde:	4770      	bx	lr

0801abe0 <__ssputs_r>:
 801abe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801abe4:	688e      	ldr	r6, [r1, #8]
 801abe6:	461f      	mov	r7, r3
 801abe8:	42be      	cmp	r6, r7
 801abea:	680b      	ldr	r3, [r1, #0]
 801abec:	4682      	mov	sl, r0
 801abee:	460c      	mov	r4, r1
 801abf0:	4690      	mov	r8, r2
 801abf2:	d82c      	bhi.n	801ac4e <__ssputs_r+0x6e>
 801abf4:	898a      	ldrh	r2, [r1, #12]
 801abf6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801abfa:	d026      	beq.n	801ac4a <__ssputs_r+0x6a>
 801abfc:	6965      	ldr	r5, [r4, #20]
 801abfe:	6909      	ldr	r1, [r1, #16]
 801ac00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ac04:	eba3 0901 	sub.w	r9, r3, r1
 801ac08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ac0c:	1c7b      	adds	r3, r7, #1
 801ac0e:	444b      	add	r3, r9
 801ac10:	106d      	asrs	r5, r5, #1
 801ac12:	429d      	cmp	r5, r3
 801ac14:	bf38      	it	cc
 801ac16:	461d      	movcc	r5, r3
 801ac18:	0553      	lsls	r3, r2, #21
 801ac1a:	d527      	bpl.n	801ac6c <__ssputs_r+0x8c>
 801ac1c:	4629      	mov	r1, r5
 801ac1e:	f7ff fad9 	bl	801a1d4 <_malloc_r>
 801ac22:	4606      	mov	r6, r0
 801ac24:	b360      	cbz	r0, 801ac80 <__ssputs_r+0xa0>
 801ac26:	6921      	ldr	r1, [r4, #16]
 801ac28:	464a      	mov	r2, r9
 801ac2a:	f7ff ff4c 	bl	801aac6 <memcpy>
 801ac2e:	89a3      	ldrh	r3, [r4, #12]
 801ac30:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801ac34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ac38:	81a3      	strh	r3, [r4, #12]
 801ac3a:	6126      	str	r6, [r4, #16]
 801ac3c:	6165      	str	r5, [r4, #20]
 801ac3e:	444e      	add	r6, r9
 801ac40:	eba5 0509 	sub.w	r5, r5, r9
 801ac44:	6026      	str	r6, [r4, #0]
 801ac46:	60a5      	str	r5, [r4, #8]
 801ac48:	463e      	mov	r6, r7
 801ac4a:	42be      	cmp	r6, r7
 801ac4c:	d900      	bls.n	801ac50 <__ssputs_r+0x70>
 801ac4e:	463e      	mov	r6, r7
 801ac50:	6820      	ldr	r0, [r4, #0]
 801ac52:	4632      	mov	r2, r6
 801ac54:	4641      	mov	r1, r8
 801ac56:	f7ff fdeb 	bl	801a830 <memmove>
 801ac5a:	68a3      	ldr	r3, [r4, #8]
 801ac5c:	1b9b      	subs	r3, r3, r6
 801ac5e:	60a3      	str	r3, [r4, #8]
 801ac60:	6823      	ldr	r3, [r4, #0]
 801ac62:	4433      	add	r3, r6
 801ac64:	6023      	str	r3, [r4, #0]
 801ac66:	2000      	movs	r0, #0
 801ac68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac6c:	462a      	mov	r2, r5
 801ac6e:	f7ff fbb1 	bl	801a3d4 <_realloc_r>
 801ac72:	4606      	mov	r6, r0
 801ac74:	2800      	cmp	r0, #0
 801ac76:	d1e0      	bne.n	801ac3a <__ssputs_r+0x5a>
 801ac78:	6921      	ldr	r1, [r4, #16]
 801ac7a:	4650      	mov	r0, sl
 801ac7c:	f7ff ff5c 	bl	801ab38 <_free_r>
 801ac80:	230c      	movs	r3, #12
 801ac82:	f8ca 3000 	str.w	r3, [sl]
 801ac86:	89a3      	ldrh	r3, [r4, #12]
 801ac88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ac8c:	81a3      	strh	r3, [r4, #12]
 801ac8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ac92:	e7e9      	b.n	801ac68 <__ssputs_r+0x88>

0801ac94 <_svfiprintf_r>:
 801ac94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac98:	4698      	mov	r8, r3
 801ac9a:	898b      	ldrh	r3, [r1, #12]
 801ac9c:	061b      	lsls	r3, r3, #24
 801ac9e:	b09d      	sub	sp, #116	; 0x74
 801aca0:	4607      	mov	r7, r0
 801aca2:	460d      	mov	r5, r1
 801aca4:	4614      	mov	r4, r2
 801aca6:	d50e      	bpl.n	801acc6 <_svfiprintf_r+0x32>
 801aca8:	690b      	ldr	r3, [r1, #16]
 801acaa:	b963      	cbnz	r3, 801acc6 <_svfiprintf_r+0x32>
 801acac:	2140      	movs	r1, #64	; 0x40
 801acae:	f7ff fa91 	bl	801a1d4 <_malloc_r>
 801acb2:	6028      	str	r0, [r5, #0]
 801acb4:	6128      	str	r0, [r5, #16]
 801acb6:	b920      	cbnz	r0, 801acc2 <_svfiprintf_r+0x2e>
 801acb8:	230c      	movs	r3, #12
 801acba:	603b      	str	r3, [r7, #0]
 801acbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801acc0:	e0d0      	b.n	801ae64 <_svfiprintf_r+0x1d0>
 801acc2:	2340      	movs	r3, #64	; 0x40
 801acc4:	616b      	str	r3, [r5, #20]
 801acc6:	2300      	movs	r3, #0
 801acc8:	9309      	str	r3, [sp, #36]	; 0x24
 801acca:	2320      	movs	r3, #32
 801accc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801acd0:	f8cd 800c 	str.w	r8, [sp, #12]
 801acd4:	2330      	movs	r3, #48	; 0x30
 801acd6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801ae7c <_svfiprintf_r+0x1e8>
 801acda:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801acde:	f04f 0901 	mov.w	r9, #1
 801ace2:	4623      	mov	r3, r4
 801ace4:	469a      	mov	sl, r3
 801ace6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801acea:	b10a      	cbz	r2, 801acf0 <_svfiprintf_r+0x5c>
 801acec:	2a25      	cmp	r2, #37	; 0x25
 801acee:	d1f9      	bne.n	801ace4 <_svfiprintf_r+0x50>
 801acf0:	ebba 0b04 	subs.w	fp, sl, r4
 801acf4:	d00b      	beq.n	801ad0e <_svfiprintf_r+0x7a>
 801acf6:	465b      	mov	r3, fp
 801acf8:	4622      	mov	r2, r4
 801acfa:	4629      	mov	r1, r5
 801acfc:	4638      	mov	r0, r7
 801acfe:	f7ff ff6f 	bl	801abe0 <__ssputs_r>
 801ad02:	3001      	adds	r0, #1
 801ad04:	f000 80a9 	beq.w	801ae5a <_svfiprintf_r+0x1c6>
 801ad08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ad0a:	445a      	add	r2, fp
 801ad0c:	9209      	str	r2, [sp, #36]	; 0x24
 801ad0e:	f89a 3000 	ldrb.w	r3, [sl]
 801ad12:	2b00      	cmp	r3, #0
 801ad14:	f000 80a1 	beq.w	801ae5a <_svfiprintf_r+0x1c6>
 801ad18:	2300      	movs	r3, #0
 801ad1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801ad1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ad22:	f10a 0a01 	add.w	sl, sl, #1
 801ad26:	9304      	str	r3, [sp, #16]
 801ad28:	9307      	str	r3, [sp, #28]
 801ad2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ad2e:	931a      	str	r3, [sp, #104]	; 0x68
 801ad30:	4654      	mov	r4, sl
 801ad32:	2205      	movs	r2, #5
 801ad34:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ad38:	4850      	ldr	r0, [pc, #320]	; (801ae7c <_svfiprintf_r+0x1e8>)
 801ad3a:	f7e5 fa91 	bl	8000260 <memchr>
 801ad3e:	9a04      	ldr	r2, [sp, #16]
 801ad40:	b9d8      	cbnz	r0, 801ad7a <_svfiprintf_r+0xe6>
 801ad42:	06d0      	lsls	r0, r2, #27
 801ad44:	bf44      	itt	mi
 801ad46:	2320      	movmi	r3, #32
 801ad48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ad4c:	0711      	lsls	r1, r2, #28
 801ad4e:	bf44      	itt	mi
 801ad50:	232b      	movmi	r3, #43	; 0x2b
 801ad52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ad56:	f89a 3000 	ldrb.w	r3, [sl]
 801ad5a:	2b2a      	cmp	r3, #42	; 0x2a
 801ad5c:	d015      	beq.n	801ad8a <_svfiprintf_r+0xf6>
 801ad5e:	9a07      	ldr	r2, [sp, #28]
 801ad60:	4654      	mov	r4, sl
 801ad62:	2000      	movs	r0, #0
 801ad64:	f04f 0c0a 	mov.w	ip, #10
 801ad68:	4621      	mov	r1, r4
 801ad6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ad6e:	3b30      	subs	r3, #48	; 0x30
 801ad70:	2b09      	cmp	r3, #9
 801ad72:	d94d      	bls.n	801ae10 <_svfiprintf_r+0x17c>
 801ad74:	b1b0      	cbz	r0, 801ada4 <_svfiprintf_r+0x110>
 801ad76:	9207      	str	r2, [sp, #28]
 801ad78:	e014      	b.n	801ada4 <_svfiprintf_r+0x110>
 801ad7a:	eba0 0308 	sub.w	r3, r0, r8
 801ad7e:	fa09 f303 	lsl.w	r3, r9, r3
 801ad82:	4313      	orrs	r3, r2
 801ad84:	9304      	str	r3, [sp, #16]
 801ad86:	46a2      	mov	sl, r4
 801ad88:	e7d2      	b.n	801ad30 <_svfiprintf_r+0x9c>
 801ad8a:	9b03      	ldr	r3, [sp, #12]
 801ad8c:	1d19      	adds	r1, r3, #4
 801ad8e:	681b      	ldr	r3, [r3, #0]
 801ad90:	9103      	str	r1, [sp, #12]
 801ad92:	2b00      	cmp	r3, #0
 801ad94:	bfbb      	ittet	lt
 801ad96:	425b      	neglt	r3, r3
 801ad98:	f042 0202 	orrlt.w	r2, r2, #2
 801ad9c:	9307      	strge	r3, [sp, #28]
 801ad9e:	9307      	strlt	r3, [sp, #28]
 801ada0:	bfb8      	it	lt
 801ada2:	9204      	strlt	r2, [sp, #16]
 801ada4:	7823      	ldrb	r3, [r4, #0]
 801ada6:	2b2e      	cmp	r3, #46	; 0x2e
 801ada8:	d10c      	bne.n	801adc4 <_svfiprintf_r+0x130>
 801adaa:	7863      	ldrb	r3, [r4, #1]
 801adac:	2b2a      	cmp	r3, #42	; 0x2a
 801adae:	d134      	bne.n	801ae1a <_svfiprintf_r+0x186>
 801adb0:	9b03      	ldr	r3, [sp, #12]
 801adb2:	1d1a      	adds	r2, r3, #4
 801adb4:	681b      	ldr	r3, [r3, #0]
 801adb6:	9203      	str	r2, [sp, #12]
 801adb8:	2b00      	cmp	r3, #0
 801adba:	bfb8      	it	lt
 801adbc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801adc0:	3402      	adds	r4, #2
 801adc2:	9305      	str	r3, [sp, #20]
 801adc4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801ae8c <_svfiprintf_r+0x1f8>
 801adc8:	7821      	ldrb	r1, [r4, #0]
 801adca:	2203      	movs	r2, #3
 801adcc:	4650      	mov	r0, sl
 801adce:	f7e5 fa47 	bl	8000260 <memchr>
 801add2:	b138      	cbz	r0, 801ade4 <_svfiprintf_r+0x150>
 801add4:	9b04      	ldr	r3, [sp, #16]
 801add6:	eba0 000a 	sub.w	r0, r0, sl
 801adda:	2240      	movs	r2, #64	; 0x40
 801addc:	4082      	lsls	r2, r0
 801adde:	4313      	orrs	r3, r2
 801ade0:	3401      	adds	r4, #1
 801ade2:	9304      	str	r3, [sp, #16]
 801ade4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ade8:	4825      	ldr	r0, [pc, #148]	; (801ae80 <_svfiprintf_r+0x1ec>)
 801adea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801adee:	2206      	movs	r2, #6
 801adf0:	f7e5 fa36 	bl	8000260 <memchr>
 801adf4:	2800      	cmp	r0, #0
 801adf6:	d038      	beq.n	801ae6a <_svfiprintf_r+0x1d6>
 801adf8:	4b22      	ldr	r3, [pc, #136]	; (801ae84 <_svfiprintf_r+0x1f0>)
 801adfa:	bb1b      	cbnz	r3, 801ae44 <_svfiprintf_r+0x1b0>
 801adfc:	9b03      	ldr	r3, [sp, #12]
 801adfe:	3307      	adds	r3, #7
 801ae00:	f023 0307 	bic.w	r3, r3, #7
 801ae04:	3308      	adds	r3, #8
 801ae06:	9303      	str	r3, [sp, #12]
 801ae08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ae0a:	4433      	add	r3, r6
 801ae0c:	9309      	str	r3, [sp, #36]	; 0x24
 801ae0e:	e768      	b.n	801ace2 <_svfiprintf_r+0x4e>
 801ae10:	fb0c 3202 	mla	r2, ip, r2, r3
 801ae14:	460c      	mov	r4, r1
 801ae16:	2001      	movs	r0, #1
 801ae18:	e7a6      	b.n	801ad68 <_svfiprintf_r+0xd4>
 801ae1a:	2300      	movs	r3, #0
 801ae1c:	3401      	adds	r4, #1
 801ae1e:	9305      	str	r3, [sp, #20]
 801ae20:	4619      	mov	r1, r3
 801ae22:	f04f 0c0a 	mov.w	ip, #10
 801ae26:	4620      	mov	r0, r4
 801ae28:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ae2c:	3a30      	subs	r2, #48	; 0x30
 801ae2e:	2a09      	cmp	r2, #9
 801ae30:	d903      	bls.n	801ae3a <_svfiprintf_r+0x1a6>
 801ae32:	2b00      	cmp	r3, #0
 801ae34:	d0c6      	beq.n	801adc4 <_svfiprintf_r+0x130>
 801ae36:	9105      	str	r1, [sp, #20]
 801ae38:	e7c4      	b.n	801adc4 <_svfiprintf_r+0x130>
 801ae3a:	fb0c 2101 	mla	r1, ip, r1, r2
 801ae3e:	4604      	mov	r4, r0
 801ae40:	2301      	movs	r3, #1
 801ae42:	e7f0      	b.n	801ae26 <_svfiprintf_r+0x192>
 801ae44:	ab03      	add	r3, sp, #12
 801ae46:	9300      	str	r3, [sp, #0]
 801ae48:	462a      	mov	r2, r5
 801ae4a:	4b0f      	ldr	r3, [pc, #60]	; (801ae88 <_svfiprintf_r+0x1f4>)
 801ae4c:	a904      	add	r1, sp, #16
 801ae4e:	4638      	mov	r0, r7
 801ae50:	f3af 8000 	nop.w
 801ae54:	1c42      	adds	r2, r0, #1
 801ae56:	4606      	mov	r6, r0
 801ae58:	d1d6      	bne.n	801ae08 <_svfiprintf_r+0x174>
 801ae5a:	89ab      	ldrh	r3, [r5, #12]
 801ae5c:	065b      	lsls	r3, r3, #25
 801ae5e:	f53f af2d 	bmi.w	801acbc <_svfiprintf_r+0x28>
 801ae62:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ae64:	b01d      	add	sp, #116	; 0x74
 801ae66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae6a:	ab03      	add	r3, sp, #12
 801ae6c:	9300      	str	r3, [sp, #0]
 801ae6e:	462a      	mov	r2, r5
 801ae70:	4b05      	ldr	r3, [pc, #20]	; (801ae88 <_svfiprintf_r+0x1f4>)
 801ae72:	a904      	add	r1, sp, #16
 801ae74:	4638      	mov	r0, r7
 801ae76:	f000 f879 	bl	801af6c <_printf_i>
 801ae7a:	e7eb      	b.n	801ae54 <_svfiprintf_r+0x1c0>
 801ae7c:	0801d3f4 	.word	0x0801d3f4
 801ae80:	0801d3fe 	.word	0x0801d3fe
 801ae84:	00000000 	.word	0x00000000
 801ae88:	0801abe1 	.word	0x0801abe1
 801ae8c:	0801d3fa 	.word	0x0801d3fa

0801ae90 <_printf_common>:
 801ae90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ae94:	4616      	mov	r6, r2
 801ae96:	4699      	mov	r9, r3
 801ae98:	688a      	ldr	r2, [r1, #8]
 801ae9a:	690b      	ldr	r3, [r1, #16]
 801ae9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801aea0:	4293      	cmp	r3, r2
 801aea2:	bfb8      	it	lt
 801aea4:	4613      	movlt	r3, r2
 801aea6:	6033      	str	r3, [r6, #0]
 801aea8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801aeac:	4607      	mov	r7, r0
 801aeae:	460c      	mov	r4, r1
 801aeb0:	b10a      	cbz	r2, 801aeb6 <_printf_common+0x26>
 801aeb2:	3301      	adds	r3, #1
 801aeb4:	6033      	str	r3, [r6, #0]
 801aeb6:	6823      	ldr	r3, [r4, #0]
 801aeb8:	0699      	lsls	r1, r3, #26
 801aeba:	bf42      	ittt	mi
 801aebc:	6833      	ldrmi	r3, [r6, #0]
 801aebe:	3302      	addmi	r3, #2
 801aec0:	6033      	strmi	r3, [r6, #0]
 801aec2:	6825      	ldr	r5, [r4, #0]
 801aec4:	f015 0506 	ands.w	r5, r5, #6
 801aec8:	d106      	bne.n	801aed8 <_printf_common+0x48>
 801aeca:	f104 0a19 	add.w	sl, r4, #25
 801aece:	68e3      	ldr	r3, [r4, #12]
 801aed0:	6832      	ldr	r2, [r6, #0]
 801aed2:	1a9b      	subs	r3, r3, r2
 801aed4:	42ab      	cmp	r3, r5
 801aed6:	dc26      	bgt.n	801af26 <_printf_common+0x96>
 801aed8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801aedc:	1e13      	subs	r3, r2, #0
 801aede:	6822      	ldr	r2, [r4, #0]
 801aee0:	bf18      	it	ne
 801aee2:	2301      	movne	r3, #1
 801aee4:	0692      	lsls	r2, r2, #26
 801aee6:	d42b      	bmi.n	801af40 <_printf_common+0xb0>
 801aee8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801aeec:	4649      	mov	r1, r9
 801aeee:	4638      	mov	r0, r7
 801aef0:	47c0      	blx	r8
 801aef2:	3001      	adds	r0, #1
 801aef4:	d01e      	beq.n	801af34 <_printf_common+0xa4>
 801aef6:	6823      	ldr	r3, [r4, #0]
 801aef8:	6922      	ldr	r2, [r4, #16]
 801aefa:	f003 0306 	and.w	r3, r3, #6
 801aefe:	2b04      	cmp	r3, #4
 801af00:	bf02      	ittt	eq
 801af02:	68e5      	ldreq	r5, [r4, #12]
 801af04:	6833      	ldreq	r3, [r6, #0]
 801af06:	1aed      	subeq	r5, r5, r3
 801af08:	68a3      	ldr	r3, [r4, #8]
 801af0a:	bf0c      	ite	eq
 801af0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801af10:	2500      	movne	r5, #0
 801af12:	4293      	cmp	r3, r2
 801af14:	bfc4      	itt	gt
 801af16:	1a9b      	subgt	r3, r3, r2
 801af18:	18ed      	addgt	r5, r5, r3
 801af1a:	2600      	movs	r6, #0
 801af1c:	341a      	adds	r4, #26
 801af1e:	42b5      	cmp	r5, r6
 801af20:	d11a      	bne.n	801af58 <_printf_common+0xc8>
 801af22:	2000      	movs	r0, #0
 801af24:	e008      	b.n	801af38 <_printf_common+0xa8>
 801af26:	2301      	movs	r3, #1
 801af28:	4652      	mov	r2, sl
 801af2a:	4649      	mov	r1, r9
 801af2c:	4638      	mov	r0, r7
 801af2e:	47c0      	blx	r8
 801af30:	3001      	adds	r0, #1
 801af32:	d103      	bne.n	801af3c <_printf_common+0xac>
 801af34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801af38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801af3c:	3501      	adds	r5, #1
 801af3e:	e7c6      	b.n	801aece <_printf_common+0x3e>
 801af40:	18e1      	adds	r1, r4, r3
 801af42:	1c5a      	adds	r2, r3, #1
 801af44:	2030      	movs	r0, #48	; 0x30
 801af46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801af4a:	4422      	add	r2, r4
 801af4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801af50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801af54:	3302      	adds	r3, #2
 801af56:	e7c7      	b.n	801aee8 <_printf_common+0x58>
 801af58:	2301      	movs	r3, #1
 801af5a:	4622      	mov	r2, r4
 801af5c:	4649      	mov	r1, r9
 801af5e:	4638      	mov	r0, r7
 801af60:	47c0      	blx	r8
 801af62:	3001      	adds	r0, #1
 801af64:	d0e6      	beq.n	801af34 <_printf_common+0xa4>
 801af66:	3601      	adds	r6, #1
 801af68:	e7d9      	b.n	801af1e <_printf_common+0x8e>
	...

0801af6c <_printf_i>:
 801af6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801af70:	7e0f      	ldrb	r7, [r1, #24]
 801af72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801af74:	2f78      	cmp	r7, #120	; 0x78
 801af76:	4691      	mov	r9, r2
 801af78:	4680      	mov	r8, r0
 801af7a:	460c      	mov	r4, r1
 801af7c:	469a      	mov	sl, r3
 801af7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801af82:	d807      	bhi.n	801af94 <_printf_i+0x28>
 801af84:	2f62      	cmp	r7, #98	; 0x62
 801af86:	d80a      	bhi.n	801af9e <_printf_i+0x32>
 801af88:	2f00      	cmp	r7, #0
 801af8a:	f000 80d4 	beq.w	801b136 <_printf_i+0x1ca>
 801af8e:	2f58      	cmp	r7, #88	; 0x58
 801af90:	f000 80c0 	beq.w	801b114 <_printf_i+0x1a8>
 801af94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801af98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801af9c:	e03a      	b.n	801b014 <_printf_i+0xa8>
 801af9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801afa2:	2b15      	cmp	r3, #21
 801afa4:	d8f6      	bhi.n	801af94 <_printf_i+0x28>
 801afa6:	a101      	add	r1, pc, #4	; (adr r1, 801afac <_printf_i+0x40>)
 801afa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801afac:	0801b005 	.word	0x0801b005
 801afb0:	0801b019 	.word	0x0801b019
 801afb4:	0801af95 	.word	0x0801af95
 801afb8:	0801af95 	.word	0x0801af95
 801afbc:	0801af95 	.word	0x0801af95
 801afc0:	0801af95 	.word	0x0801af95
 801afc4:	0801b019 	.word	0x0801b019
 801afc8:	0801af95 	.word	0x0801af95
 801afcc:	0801af95 	.word	0x0801af95
 801afd0:	0801af95 	.word	0x0801af95
 801afd4:	0801af95 	.word	0x0801af95
 801afd8:	0801b11d 	.word	0x0801b11d
 801afdc:	0801b045 	.word	0x0801b045
 801afe0:	0801b0d7 	.word	0x0801b0d7
 801afe4:	0801af95 	.word	0x0801af95
 801afe8:	0801af95 	.word	0x0801af95
 801afec:	0801b13f 	.word	0x0801b13f
 801aff0:	0801af95 	.word	0x0801af95
 801aff4:	0801b045 	.word	0x0801b045
 801aff8:	0801af95 	.word	0x0801af95
 801affc:	0801af95 	.word	0x0801af95
 801b000:	0801b0df 	.word	0x0801b0df
 801b004:	682b      	ldr	r3, [r5, #0]
 801b006:	1d1a      	adds	r2, r3, #4
 801b008:	681b      	ldr	r3, [r3, #0]
 801b00a:	602a      	str	r2, [r5, #0]
 801b00c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b010:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b014:	2301      	movs	r3, #1
 801b016:	e09f      	b.n	801b158 <_printf_i+0x1ec>
 801b018:	6820      	ldr	r0, [r4, #0]
 801b01a:	682b      	ldr	r3, [r5, #0]
 801b01c:	0607      	lsls	r7, r0, #24
 801b01e:	f103 0104 	add.w	r1, r3, #4
 801b022:	6029      	str	r1, [r5, #0]
 801b024:	d501      	bpl.n	801b02a <_printf_i+0xbe>
 801b026:	681e      	ldr	r6, [r3, #0]
 801b028:	e003      	b.n	801b032 <_printf_i+0xc6>
 801b02a:	0646      	lsls	r6, r0, #25
 801b02c:	d5fb      	bpl.n	801b026 <_printf_i+0xba>
 801b02e:	f9b3 6000 	ldrsh.w	r6, [r3]
 801b032:	2e00      	cmp	r6, #0
 801b034:	da03      	bge.n	801b03e <_printf_i+0xd2>
 801b036:	232d      	movs	r3, #45	; 0x2d
 801b038:	4276      	negs	r6, r6
 801b03a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b03e:	485a      	ldr	r0, [pc, #360]	; (801b1a8 <_printf_i+0x23c>)
 801b040:	230a      	movs	r3, #10
 801b042:	e012      	b.n	801b06a <_printf_i+0xfe>
 801b044:	682b      	ldr	r3, [r5, #0]
 801b046:	6820      	ldr	r0, [r4, #0]
 801b048:	1d19      	adds	r1, r3, #4
 801b04a:	6029      	str	r1, [r5, #0]
 801b04c:	0605      	lsls	r5, r0, #24
 801b04e:	d501      	bpl.n	801b054 <_printf_i+0xe8>
 801b050:	681e      	ldr	r6, [r3, #0]
 801b052:	e002      	b.n	801b05a <_printf_i+0xee>
 801b054:	0641      	lsls	r1, r0, #25
 801b056:	d5fb      	bpl.n	801b050 <_printf_i+0xe4>
 801b058:	881e      	ldrh	r6, [r3, #0]
 801b05a:	4853      	ldr	r0, [pc, #332]	; (801b1a8 <_printf_i+0x23c>)
 801b05c:	2f6f      	cmp	r7, #111	; 0x6f
 801b05e:	bf0c      	ite	eq
 801b060:	2308      	moveq	r3, #8
 801b062:	230a      	movne	r3, #10
 801b064:	2100      	movs	r1, #0
 801b066:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b06a:	6865      	ldr	r5, [r4, #4]
 801b06c:	60a5      	str	r5, [r4, #8]
 801b06e:	2d00      	cmp	r5, #0
 801b070:	bfa2      	ittt	ge
 801b072:	6821      	ldrge	r1, [r4, #0]
 801b074:	f021 0104 	bicge.w	r1, r1, #4
 801b078:	6021      	strge	r1, [r4, #0]
 801b07a:	b90e      	cbnz	r6, 801b080 <_printf_i+0x114>
 801b07c:	2d00      	cmp	r5, #0
 801b07e:	d04b      	beq.n	801b118 <_printf_i+0x1ac>
 801b080:	4615      	mov	r5, r2
 801b082:	fbb6 f1f3 	udiv	r1, r6, r3
 801b086:	fb03 6711 	mls	r7, r3, r1, r6
 801b08a:	5dc7      	ldrb	r7, [r0, r7]
 801b08c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801b090:	4637      	mov	r7, r6
 801b092:	42bb      	cmp	r3, r7
 801b094:	460e      	mov	r6, r1
 801b096:	d9f4      	bls.n	801b082 <_printf_i+0x116>
 801b098:	2b08      	cmp	r3, #8
 801b09a:	d10b      	bne.n	801b0b4 <_printf_i+0x148>
 801b09c:	6823      	ldr	r3, [r4, #0]
 801b09e:	07de      	lsls	r6, r3, #31
 801b0a0:	d508      	bpl.n	801b0b4 <_printf_i+0x148>
 801b0a2:	6923      	ldr	r3, [r4, #16]
 801b0a4:	6861      	ldr	r1, [r4, #4]
 801b0a6:	4299      	cmp	r1, r3
 801b0a8:	bfde      	ittt	le
 801b0aa:	2330      	movle	r3, #48	; 0x30
 801b0ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 801b0b0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801b0b4:	1b52      	subs	r2, r2, r5
 801b0b6:	6122      	str	r2, [r4, #16]
 801b0b8:	f8cd a000 	str.w	sl, [sp]
 801b0bc:	464b      	mov	r3, r9
 801b0be:	aa03      	add	r2, sp, #12
 801b0c0:	4621      	mov	r1, r4
 801b0c2:	4640      	mov	r0, r8
 801b0c4:	f7ff fee4 	bl	801ae90 <_printf_common>
 801b0c8:	3001      	adds	r0, #1
 801b0ca:	d14a      	bne.n	801b162 <_printf_i+0x1f6>
 801b0cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b0d0:	b004      	add	sp, #16
 801b0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b0d6:	6823      	ldr	r3, [r4, #0]
 801b0d8:	f043 0320 	orr.w	r3, r3, #32
 801b0dc:	6023      	str	r3, [r4, #0]
 801b0de:	4833      	ldr	r0, [pc, #204]	; (801b1ac <_printf_i+0x240>)
 801b0e0:	2778      	movs	r7, #120	; 0x78
 801b0e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801b0e6:	6823      	ldr	r3, [r4, #0]
 801b0e8:	6829      	ldr	r1, [r5, #0]
 801b0ea:	061f      	lsls	r7, r3, #24
 801b0ec:	f851 6b04 	ldr.w	r6, [r1], #4
 801b0f0:	d402      	bmi.n	801b0f8 <_printf_i+0x18c>
 801b0f2:	065f      	lsls	r7, r3, #25
 801b0f4:	bf48      	it	mi
 801b0f6:	b2b6      	uxthmi	r6, r6
 801b0f8:	07df      	lsls	r7, r3, #31
 801b0fa:	bf48      	it	mi
 801b0fc:	f043 0320 	orrmi.w	r3, r3, #32
 801b100:	6029      	str	r1, [r5, #0]
 801b102:	bf48      	it	mi
 801b104:	6023      	strmi	r3, [r4, #0]
 801b106:	b91e      	cbnz	r6, 801b110 <_printf_i+0x1a4>
 801b108:	6823      	ldr	r3, [r4, #0]
 801b10a:	f023 0320 	bic.w	r3, r3, #32
 801b10e:	6023      	str	r3, [r4, #0]
 801b110:	2310      	movs	r3, #16
 801b112:	e7a7      	b.n	801b064 <_printf_i+0xf8>
 801b114:	4824      	ldr	r0, [pc, #144]	; (801b1a8 <_printf_i+0x23c>)
 801b116:	e7e4      	b.n	801b0e2 <_printf_i+0x176>
 801b118:	4615      	mov	r5, r2
 801b11a:	e7bd      	b.n	801b098 <_printf_i+0x12c>
 801b11c:	682b      	ldr	r3, [r5, #0]
 801b11e:	6826      	ldr	r6, [r4, #0]
 801b120:	6961      	ldr	r1, [r4, #20]
 801b122:	1d18      	adds	r0, r3, #4
 801b124:	6028      	str	r0, [r5, #0]
 801b126:	0635      	lsls	r5, r6, #24
 801b128:	681b      	ldr	r3, [r3, #0]
 801b12a:	d501      	bpl.n	801b130 <_printf_i+0x1c4>
 801b12c:	6019      	str	r1, [r3, #0]
 801b12e:	e002      	b.n	801b136 <_printf_i+0x1ca>
 801b130:	0670      	lsls	r0, r6, #25
 801b132:	d5fb      	bpl.n	801b12c <_printf_i+0x1c0>
 801b134:	8019      	strh	r1, [r3, #0]
 801b136:	2300      	movs	r3, #0
 801b138:	6123      	str	r3, [r4, #16]
 801b13a:	4615      	mov	r5, r2
 801b13c:	e7bc      	b.n	801b0b8 <_printf_i+0x14c>
 801b13e:	682b      	ldr	r3, [r5, #0]
 801b140:	1d1a      	adds	r2, r3, #4
 801b142:	602a      	str	r2, [r5, #0]
 801b144:	681d      	ldr	r5, [r3, #0]
 801b146:	6862      	ldr	r2, [r4, #4]
 801b148:	2100      	movs	r1, #0
 801b14a:	4628      	mov	r0, r5
 801b14c:	f7e5 f888 	bl	8000260 <memchr>
 801b150:	b108      	cbz	r0, 801b156 <_printf_i+0x1ea>
 801b152:	1b40      	subs	r0, r0, r5
 801b154:	6060      	str	r0, [r4, #4]
 801b156:	6863      	ldr	r3, [r4, #4]
 801b158:	6123      	str	r3, [r4, #16]
 801b15a:	2300      	movs	r3, #0
 801b15c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b160:	e7aa      	b.n	801b0b8 <_printf_i+0x14c>
 801b162:	6923      	ldr	r3, [r4, #16]
 801b164:	462a      	mov	r2, r5
 801b166:	4649      	mov	r1, r9
 801b168:	4640      	mov	r0, r8
 801b16a:	47d0      	blx	sl
 801b16c:	3001      	adds	r0, #1
 801b16e:	d0ad      	beq.n	801b0cc <_printf_i+0x160>
 801b170:	6823      	ldr	r3, [r4, #0]
 801b172:	079b      	lsls	r3, r3, #30
 801b174:	d413      	bmi.n	801b19e <_printf_i+0x232>
 801b176:	68e0      	ldr	r0, [r4, #12]
 801b178:	9b03      	ldr	r3, [sp, #12]
 801b17a:	4298      	cmp	r0, r3
 801b17c:	bfb8      	it	lt
 801b17e:	4618      	movlt	r0, r3
 801b180:	e7a6      	b.n	801b0d0 <_printf_i+0x164>
 801b182:	2301      	movs	r3, #1
 801b184:	4632      	mov	r2, r6
 801b186:	4649      	mov	r1, r9
 801b188:	4640      	mov	r0, r8
 801b18a:	47d0      	blx	sl
 801b18c:	3001      	adds	r0, #1
 801b18e:	d09d      	beq.n	801b0cc <_printf_i+0x160>
 801b190:	3501      	adds	r5, #1
 801b192:	68e3      	ldr	r3, [r4, #12]
 801b194:	9903      	ldr	r1, [sp, #12]
 801b196:	1a5b      	subs	r3, r3, r1
 801b198:	42ab      	cmp	r3, r5
 801b19a:	dcf2      	bgt.n	801b182 <_printf_i+0x216>
 801b19c:	e7eb      	b.n	801b176 <_printf_i+0x20a>
 801b19e:	2500      	movs	r5, #0
 801b1a0:	f104 0619 	add.w	r6, r4, #25
 801b1a4:	e7f5      	b.n	801b192 <_printf_i+0x226>
 801b1a6:	bf00      	nop
 801b1a8:	0801d405 	.word	0x0801d405
 801b1ac:	0801d416 	.word	0x0801d416

0801b1b0 <__sflush_r>:
 801b1b0:	898a      	ldrh	r2, [r1, #12]
 801b1b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b1b6:	4605      	mov	r5, r0
 801b1b8:	0710      	lsls	r0, r2, #28
 801b1ba:	460c      	mov	r4, r1
 801b1bc:	d458      	bmi.n	801b270 <__sflush_r+0xc0>
 801b1be:	684b      	ldr	r3, [r1, #4]
 801b1c0:	2b00      	cmp	r3, #0
 801b1c2:	dc05      	bgt.n	801b1d0 <__sflush_r+0x20>
 801b1c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b1c6:	2b00      	cmp	r3, #0
 801b1c8:	dc02      	bgt.n	801b1d0 <__sflush_r+0x20>
 801b1ca:	2000      	movs	r0, #0
 801b1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b1d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b1d2:	2e00      	cmp	r6, #0
 801b1d4:	d0f9      	beq.n	801b1ca <__sflush_r+0x1a>
 801b1d6:	2300      	movs	r3, #0
 801b1d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b1dc:	682f      	ldr	r7, [r5, #0]
 801b1de:	6a21      	ldr	r1, [r4, #32]
 801b1e0:	602b      	str	r3, [r5, #0]
 801b1e2:	d032      	beq.n	801b24a <__sflush_r+0x9a>
 801b1e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b1e6:	89a3      	ldrh	r3, [r4, #12]
 801b1e8:	075a      	lsls	r2, r3, #29
 801b1ea:	d505      	bpl.n	801b1f8 <__sflush_r+0x48>
 801b1ec:	6863      	ldr	r3, [r4, #4]
 801b1ee:	1ac0      	subs	r0, r0, r3
 801b1f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b1f2:	b10b      	cbz	r3, 801b1f8 <__sflush_r+0x48>
 801b1f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b1f6:	1ac0      	subs	r0, r0, r3
 801b1f8:	2300      	movs	r3, #0
 801b1fa:	4602      	mov	r2, r0
 801b1fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b1fe:	6a21      	ldr	r1, [r4, #32]
 801b200:	4628      	mov	r0, r5
 801b202:	47b0      	blx	r6
 801b204:	1c43      	adds	r3, r0, #1
 801b206:	89a3      	ldrh	r3, [r4, #12]
 801b208:	d106      	bne.n	801b218 <__sflush_r+0x68>
 801b20a:	6829      	ldr	r1, [r5, #0]
 801b20c:	291d      	cmp	r1, #29
 801b20e:	d82b      	bhi.n	801b268 <__sflush_r+0xb8>
 801b210:	4a29      	ldr	r2, [pc, #164]	; (801b2b8 <__sflush_r+0x108>)
 801b212:	410a      	asrs	r2, r1
 801b214:	07d6      	lsls	r6, r2, #31
 801b216:	d427      	bmi.n	801b268 <__sflush_r+0xb8>
 801b218:	2200      	movs	r2, #0
 801b21a:	6062      	str	r2, [r4, #4]
 801b21c:	04d9      	lsls	r1, r3, #19
 801b21e:	6922      	ldr	r2, [r4, #16]
 801b220:	6022      	str	r2, [r4, #0]
 801b222:	d504      	bpl.n	801b22e <__sflush_r+0x7e>
 801b224:	1c42      	adds	r2, r0, #1
 801b226:	d101      	bne.n	801b22c <__sflush_r+0x7c>
 801b228:	682b      	ldr	r3, [r5, #0]
 801b22a:	b903      	cbnz	r3, 801b22e <__sflush_r+0x7e>
 801b22c:	6560      	str	r0, [r4, #84]	; 0x54
 801b22e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b230:	602f      	str	r7, [r5, #0]
 801b232:	2900      	cmp	r1, #0
 801b234:	d0c9      	beq.n	801b1ca <__sflush_r+0x1a>
 801b236:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b23a:	4299      	cmp	r1, r3
 801b23c:	d002      	beq.n	801b244 <__sflush_r+0x94>
 801b23e:	4628      	mov	r0, r5
 801b240:	f7ff fc7a 	bl	801ab38 <_free_r>
 801b244:	2000      	movs	r0, #0
 801b246:	6360      	str	r0, [r4, #52]	; 0x34
 801b248:	e7c0      	b.n	801b1cc <__sflush_r+0x1c>
 801b24a:	2301      	movs	r3, #1
 801b24c:	4628      	mov	r0, r5
 801b24e:	47b0      	blx	r6
 801b250:	1c41      	adds	r1, r0, #1
 801b252:	d1c8      	bne.n	801b1e6 <__sflush_r+0x36>
 801b254:	682b      	ldr	r3, [r5, #0]
 801b256:	2b00      	cmp	r3, #0
 801b258:	d0c5      	beq.n	801b1e6 <__sflush_r+0x36>
 801b25a:	2b1d      	cmp	r3, #29
 801b25c:	d001      	beq.n	801b262 <__sflush_r+0xb2>
 801b25e:	2b16      	cmp	r3, #22
 801b260:	d101      	bne.n	801b266 <__sflush_r+0xb6>
 801b262:	602f      	str	r7, [r5, #0]
 801b264:	e7b1      	b.n	801b1ca <__sflush_r+0x1a>
 801b266:	89a3      	ldrh	r3, [r4, #12]
 801b268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b26c:	81a3      	strh	r3, [r4, #12]
 801b26e:	e7ad      	b.n	801b1cc <__sflush_r+0x1c>
 801b270:	690f      	ldr	r7, [r1, #16]
 801b272:	2f00      	cmp	r7, #0
 801b274:	d0a9      	beq.n	801b1ca <__sflush_r+0x1a>
 801b276:	0793      	lsls	r3, r2, #30
 801b278:	680e      	ldr	r6, [r1, #0]
 801b27a:	bf08      	it	eq
 801b27c:	694b      	ldreq	r3, [r1, #20]
 801b27e:	600f      	str	r7, [r1, #0]
 801b280:	bf18      	it	ne
 801b282:	2300      	movne	r3, #0
 801b284:	eba6 0807 	sub.w	r8, r6, r7
 801b288:	608b      	str	r3, [r1, #8]
 801b28a:	f1b8 0f00 	cmp.w	r8, #0
 801b28e:	dd9c      	ble.n	801b1ca <__sflush_r+0x1a>
 801b290:	6a21      	ldr	r1, [r4, #32]
 801b292:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b294:	4643      	mov	r3, r8
 801b296:	463a      	mov	r2, r7
 801b298:	4628      	mov	r0, r5
 801b29a:	47b0      	blx	r6
 801b29c:	2800      	cmp	r0, #0
 801b29e:	dc06      	bgt.n	801b2ae <__sflush_r+0xfe>
 801b2a0:	89a3      	ldrh	r3, [r4, #12]
 801b2a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b2a6:	81a3      	strh	r3, [r4, #12]
 801b2a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b2ac:	e78e      	b.n	801b1cc <__sflush_r+0x1c>
 801b2ae:	4407      	add	r7, r0
 801b2b0:	eba8 0800 	sub.w	r8, r8, r0
 801b2b4:	e7e9      	b.n	801b28a <__sflush_r+0xda>
 801b2b6:	bf00      	nop
 801b2b8:	dfbffffe 	.word	0xdfbffffe

0801b2bc <_fflush_r>:
 801b2bc:	b538      	push	{r3, r4, r5, lr}
 801b2be:	690b      	ldr	r3, [r1, #16]
 801b2c0:	4605      	mov	r5, r0
 801b2c2:	460c      	mov	r4, r1
 801b2c4:	b913      	cbnz	r3, 801b2cc <_fflush_r+0x10>
 801b2c6:	2500      	movs	r5, #0
 801b2c8:	4628      	mov	r0, r5
 801b2ca:	bd38      	pop	{r3, r4, r5, pc}
 801b2cc:	b118      	cbz	r0, 801b2d6 <_fflush_r+0x1a>
 801b2ce:	6a03      	ldr	r3, [r0, #32]
 801b2d0:	b90b      	cbnz	r3, 801b2d6 <_fflush_r+0x1a>
 801b2d2:	f7ff f9b7 	bl	801a644 <__sinit>
 801b2d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b2da:	2b00      	cmp	r3, #0
 801b2dc:	d0f3      	beq.n	801b2c6 <_fflush_r+0xa>
 801b2de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b2e0:	07d0      	lsls	r0, r2, #31
 801b2e2:	d404      	bmi.n	801b2ee <_fflush_r+0x32>
 801b2e4:	0599      	lsls	r1, r3, #22
 801b2e6:	d402      	bmi.n	801b2ee <_fflush_r+0x32>
 801b2e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b2ea:	f7ff fbe2 	bl	801aab2 <__retarget_lock_acquire_recursive>
 801b2ee:	4628      	mov	r0, r5
 801b2f0:	4621      	mov	r1, r4
 801b2f2:	f7ff ff5d 	bl	801b1b0 <__sflush_r>
 801b2f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b2f8:	07da      	lsls	r2, r3, #31
 801b2fa:	4605      	mov	r5, r0
 801b2fc:	d4e4      	bmi.n	801b2c8 <_fflush_r+0xc>
 801b2fe:	89a3      	ldrh	r3, [r4, #12]
 801b300:	059b      	lsls	r3, r3, #22
 801b302:	d4e1      	bmi.n	801b2c8 <_fflush_r+0xc>
 801b304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b306:	f7ff fbd5 	bl	801aab4 <__retarget_lock_release_recursive>
 801b30a:	e7dd      	b.n	801b2c8 <_fflush_r+0xc>

0801b30c <fiprintf>:
 801b30c:	b40e      	push	{r1, r2, r3}
 801b30e:	b503      	push	{r0, r1, lr}
 801b310:	4601      	mov	r1, r0
 801b312:	ab03      	add	r3, sp, #12
 801b314:	4805      	ldr	r0, [pc, #20]	; (801b32c <fiprintf+0x20>)
 801b316:	f853 2b04 	ldr.w	r2, [r3], #4
 801b31a:	6800      	ldr	r0, [r0, #0]
 801b31c:	9301      	str	r3, [sp, #4]
 801b31e:	f000 f837 	bl	801b390 <_vfiprintf_r>
 801b322:	b002      	add	sp, #8
 801b324:	f85d eb04 	ldr.w	lr, [sp], #4
 801b328:	b003      	add	sp, #12
 801b32a:	4770      	bx	lr
 801b32c:	20001de8 	.word	0x20001de8

0801b330 <abort>:
 801b330:	b508      	push	{r3, lr}
 801b332:	2006      	movs	r0, #6
 801b334:	f000 fa04 	bl	801b740 <raise>
 801b338:	2001      	movs	r0, #1
 801b33a:	f7e7 fa1f 	bl	800277c <_exit>

0801b33e <__sfputc_r>:
 801b33e:	6893      	ldr	r3, [r2, #8]
 801b340:	3b01      	subs	r3, #1
 801b342:	2b00      	cmp	r3, #0
 801b344:	b410      	push	{r4}
 801b346:	6093      	str	r3, [r2, #8]
 801b348:	da08      	bge.n	801b35c <__sfputc_r+0x1e>
 801b34a:	6994      	ldr	r4, [r2, #24]
 801b34c:	42a3      	cmp	r3, r4
 801b34e:	db01      	blt.n	801b354 <__sfputc_r+0x16>
 801b350:	290a      	cmp	r1, #10
 801b352:	d103      	bne.n	801b35c <__sfputc_r+0x1e>
 801b354:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b358:	f000 b934 	b.w	801b5c4 <__swbuf_r>
 801b35c:	6813      	ldr	r3, [r2, #0]
 801b35e:	1c58      	adds	r0, r3, #1
 801b360:	6010      	str	r0, [r2, #0]
 801b362:	7019      	strb	r1, [r3, #0]
 801b364:	4608      	mov	r0, r1
 801b366:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b36a:	4770      	bx	lr

0801b36c <__sfputs_r>:
 801b36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b36e:	4606      	mov	r6, r0
 801b370:	460f      	mov	r7, r1
 801b372:	4614      	mov	r4, r2
 801b374:	18d5      	adds	r5, r2, r3
 801b376:	42ac      	cmp	r4, r5
 801b378:	d101      	bne.n	801b37e <__sfputs_r+0x12>
 801b37a:	2000      	movs	r0, #0
 801b37c:	e007      	b.n	801b38e <__sfputs_r+0x22>
 801b37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b382:	463a      	mov	r2, r7
 801b384:	4630      	mov	r0, r6
 801b386:	f7ff ffda 	bl	801b33e <__sfputc_r>
 801b38a:	1c43      	adds	r3, r0, #1
 801b38c:	d1f3      	bne.n	801b376 <__sfputs_r+0xa>
 801b38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801b390 <_vfiprintf_r>:
 801b390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b394:	460d      	mov	r5, r1
 801b396:	b09d      	sub	sp, #116	; 0x74
 801b398:	4614      	mov	r4, r2
 801b39a:	4698      	mov	r8, r3
 801b39c:	4606      	mov	r6, r0
 801b39e:	b118      	cbz	r0, 801b3a8 <_vfiprintf_r+0x18>
 801b3a0:	6a03      	ldr	r3, [r0, #32]
 801b3a2:	b90b      	cbnz	r3, 801b3a8 <_vfiprintf_r+0x18>
 801b3a4:	f7ff f94e 	bl	801a644 <__sinit>
 801b3a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b3aa:	07d9      	lsls	r1, r3, #31
 801b3ac:	d405      	bmi.n	801b3ba <_vfiprintf_r+0x2a>
 801b3ae:	89ab      	ldrh	r3, [r5, #12]
 801b3b0:	059a      	lsls	r2, r3, #22
 801b3b2:	d402      	bmi.n	801b3ba <_vfiprintf_r+0x2a>
 801b3b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b3b6:	f7ff fb7c 	bl	801aab2 <__retarget_lock_acquire_recursive>
 801b3ba:	89ab      	ldrh	r3, [r5, #12]
 801b3bc:	071b      	lsls	r3, r3, #28
 801b3be:	d501      	bpl.n	801b3c4 <_vfiprintf_r+0x34>
 801b3c0:	692b      	ldr	r3, [r5, #16]
 801b3c2:	b99b      	cbnz	r3, 801b3ec <_vfiprintf_r+0x5c>
 801b3c4:	4629      	mov	r1, r5
 801b3c6:	4630      	mov	r0, r6
 801b3c8:	f000 f93a 	bl	801b640 <__swsetup_r>
 801b3cc:	b170      	cbz	r0, 801b3ec <_vfiprintf_r+0x5c>
 801b3ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b3d0:	07dc      	lsls	r4, r3, #31
 801b3d2:	d504      	bpl.n	801b3de <_vfiprintf_r+0x4e>
 801b3d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b3d8:	b01d      	add	sp, #116	; 0x74
 801b3da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b3de:	89ab      	ldrh	r3, [r5, #12]
 801b3e0:	0598      	lsls	r0, r3, #22
 801b3e2:	d4f7      	bmi.n	801b3d4 <_vfiprintf_r+0x44>
 801b3e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b3e6:	f7ff fb65 	bl	801aab4 <__retarget_lock_release_recursive>
 801b3ea:	e7f3      	b.n	801b3d4 <_vfiprintf_r+0x44>
 801b3ec:	2300      	movs	r3, #0
 801b3ee:	9309      	str	r3, [sp, #36]	; 0x24
 801b3f0:	2320      	movs	r3, #32
 801b3f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b3f6:	f8cd 800c 	str.w	r8, [sp, #12]
 801b3fa:	2330      	movs	r3, #48	; 0x30
 801b3fc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801b5b0 <_vfiprintf_r+0x220>
 801b400:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b404:	f04f 0901 	mov.w	r9, #1
 801b408:	4623      	mov	r3, r4
 801b40a:	469a      	mov	sl, r3
 801b40c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b410:	b10a      	cbz	r2, 801b416 <_vfiprintf_r+0x86>
 801b412:	2a25      	cmp	r2, #37	; 0x25
 801b414:	d1f9      	bne.n	801b40a <_vfiprintf_r+0x7a>
 801b416:	ebba 0b04 	subs.w	fp, sl, r4
 801b41a:	d00b      	beq.n	801b434 <_vfiprintf_r+0xa4>
 801b41c:	465b      	mov	r3, fp
 801b41e:	4622      	mov	r2, r4
 801b420:	4629      	mov	r1, r5
 801b422:	4630      	mov	r0, r6
 801b424:	f7ff ffa2 	bl	801b36c <__sfputs_r>
 801b428:	3001      	adds	r0, #1
 801b42a:	f000 80a9 	beq.w	801b580 <_vfiprintf_r+0x1f0>
 801b42e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b430:	445a      	add	r2, fp
 801b432:	9209      	str	r2, [sp, #36]	; 0x24
 801b434:	f89a 3000 	ldrb.w	r3, [sl]
 801b438:	2b00      	cmp	r3, #0
 801b43a:	f000 80a1 	beq.w	801b580 <_vfiprintf_r+0x1f0>
 801b43e:	2300      	movs	r3, #0
 801b440:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801b444:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b448:	f10a 0a01 	add.w	sl, sl, #1
 801b44c:	9304      	str	r3, [sp, #16]
 801b44e:	9307      	str	r3, [sp, #28]
 801b450:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b454:	931a      	str	r3, [sp, #104]	; 0x68
 801b456:	4654      	mov	r4, sl
 801b458:	2205      	movs	r2, #5
 801b45a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b45e:	4854      	ldr	r0, [pc, #336]	; (801b5b0 <_vfiprintf_r+0x220>)
 801b460:	f7e4 fefe 	bl	8000260 <memchr>
 801b464:	9a04      	ldr	r2, [sp, #16]
 801b466:	b9d8      	cbnz	r0, 801b4a0 <_vfiprintf_r+0x110>
 801b468:	06d1      	lsls	r1, r2, #27
 801b46a:	bf44      	itt	mi
 801b46c:	2320      	movmi	r3, #32
 801b46e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b472:	0713      	lsls	r3, r2, #28
 801b474:	bf44      	itt	mi
 801b476:	232b      	movmi	r3, #43	; 0x2b
 801b478:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b47c:	f89a 3000 	ldrb.w	r3, [sl]
 801b480:	2b2a      	cmp	r3, #42	; 0x2a
 801b482:	d015      	beq.n	801b4b0 <_vfiprintf_r+0x120>
 801b484:	9a07      	ldr	r2, [sp, #28]
 801b486:	4654      	mov	r4, sl
 801b488:	2000      	movs	r0, #0
 801b48a:	f04f 0c0a 	mov.w	ip, #10
 801b48e:	4621      	mov	r1, r4
 801b490:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b494:	3b30      	subs	r3, #48	; 0x30
 801b496:	2b09      	cmp	r3, #9
 801b498:	d94d      	bls.n	801b536 <_vfiprintf_r+0x1a6>
 801b49a:	b1b0      	cbz	r0, 801b4ca <_vfiprintf_r+0x13a>
 801b49c:	9207      	str	r2, [sp, #28]
 801b49e:	e014      	b.n	801b4ca <_vfiprintf_r+0x13a>
 801b4a0:	eba0 0308 	sub.w	r3, r0, r8
 801b4a4:	fa09 f303 	lsl.w	r3, r9, r3
 801b4a8:	4313      	orrs	r3, r2
 801b4aa:	9304      	str	r3, [sp, #16]
 801b4ac:	46a2      	mov	sl, r4
 801b4ae:	e7d2      	b.n	801b456 <_vfiprintf_r+0xc6>
 801b4b0:	9b03      	ldr	r3, [sp, #12]
 801b4b2:	1d19      	adds	r1, r3, #4
 801b4b4:	681b      	ldr	r3, [r3, #0]
 801b4b6:	9103      	str	r1, [sp, #12]
 801b4b8:	2b00      	cmp	r3, #0
 801b4ba:	bfbb      	ittet	lt
 801b4bc:	425b      	neglt	r3, r3
 801b4be:	f042 0202 	orrlt.w	r2, r2, #2
 801b4c2:	9307      	strge	r3, [sp, #28]
 801b4c4:	9307      	strlt	r3, [sp, #28]
 801b4c6:	bfb8      	it	lt
 801b4c8:	9204      	strlt	r2, [sp, #16]
 801b4ca:	7823      	ldrb	r3, [r4, #0]
 801b4cc:	2b2e      	cmp	r3, #46	; 0x2e
 801b4ce:	d10c      	bne.n	801b4ea <_vfiprintf_r+0x15a>
 801b4d0:	7863      	ldrb	r3, [r4, #1]
 801b4d2:	2b2a      	cmp	r3, #42	; 0x2a
 801b4d4:	d134      	bne.n	801b540 <_vfiprintf_r+0x1b0>
 801b4d6:	9b03      	ldr	r3, [sp, #12]
 801b4d8:	1d1a      	adds	r2, r3, #4
 801b4da:	681b      	ldr	r3, [r3, #0]
 801b4dc:	9203      	str	r2, [sp, #12]
 801b4de:	2b00      	cmp	r3, #0
 801b4e0:	bfb8      	it	lt
 801b4e2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801b4e6:	3402      	adds	r4, #2
 801b4e8:	9305      	str	r3, [sp, #20]
 801b4ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801b5c0 <_vfiprintf_r+0x230>
 801b4ee:	7821      	ldrb	r1, [r4, #0]
 801b4f0:	2203      	movs	r2, #3
 801b4f2:	4650      	mov	r0, sl
 801b4f4:	f7e4 feb4 	bl	8000260 <memchr>
 801b4f8:	b138      	cbz	r0, 801b50a <_vfiprintf_r+0x17a>
 801b4fa:	9b04      	ldr	r3, [sp, #16]
 801b4fc:	eba0 000a 	sub.w	r0, r0, sl
 801b500:	2240      	movs	r2, #64	; 0x40
 801b502:	4082      	lsls	r2, r0
 801b504:	4313      	orrs	r3, r2
 801b506:	3401      	adds	r4, #1
 801b508:	9304      	str	r3, [sp, #16]
 801b50a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b50e:	4829      	ldr	r0, [pc, #164]	; (801b5b4 <_vfiprintf_r+0x224>)
 801b510:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b514:	2206      	movs	r2, #6
 801b516:	f7e4 fea3 	bl	8000260 <memchr>
 801b51a:	2800      	cmp	r0, #0
 801b51c:	d03f      	beq.n	801b59e <_vfiprintf_r+0x20e>
 801b51e:	4b26      	ldr	r3, [pc, #152]	; (801b5b8 <_vfiprintf_r+0x228>)
 801b520:	bb1b      	cbnz	r3, 801b56a <_vfiprintf_r+0x1da>
 801b522:	9b03      	ldr	r3, [sp, #12]
 801b524:	3307      	adds	r3, #7
 801b526:	f023 0307 	bic.w	r3, r3, #7
 801b52a:	3308      	adds	r3, #8
 801b52c:	9303      	str	r3, [sp, #12]
 801b52e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b530:	443b      	add	r3, r7
 801b532:	9309      	str	r3, [sp, #36]	; 0x24
 801b534:	e768      	b.n	801b408 <_vfiprintf_r+0x78>
 801b536:	fb0c 3202 	mla	r2, ip, r2, r3
 801b53a:	460c      	mov	r4, r1
 801b53c:	2001      	movs	r0, #1
 801b53e:	e7a6      	b.n	801b48e <_vfiprintf_r+0xfe>
 801b540:	2300      	movs	r3, #0
 801b542:	3401      	adds	r4, #1
 801b544:	9305      	str	r3, [sp, #20]
 801b546:	4619      	mov	r1, r3
 801b548:	f04f 0c0a 	mov.w	ip, #10
 801b54c:	4620      	mov	r0, r4
 801b54e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b552:	3a30      	subs	r2, #48	; 0x30
 801b554:	2a09      	cmp	r2, #9
 801b556:	d903      	bls.n	801b560 <_vfiprintf_r+0x1d0>
 801b558:	2b00      	cmp	r3, #0
 801b55a:	d0c6      	beq.n	801b4ea <_vfiprintf_r+0x15a>
 801b55c:	9105      	str	r1, [sp, #20]
 801b55e:	e7c4      	b.n	801b4ea <_vfiprintf_r+0x15a>
 801b560:	fb0c 2101 	mla	r1, ip, r1, r2
 801b564:	4604      	mov	r4, r0
 801b566:	2301      	movs	r3, #1
 801b568:	e7f0      	b.n	801b54c <_vfiprintf_r+0x1bc>
 801b56a:	ab03      	add	r3, sp, #12
 801b56c:	9300      	str	r3, [sp, #0]
 801b56e:	462a      	mov	r2, r5
 801b570:	4b12      	ldr	r3, [pc, #72]	; (801b5bc <_vfiprintf_r+0x22c>)
 801b572:	a904      	add	r1, sp, #16
 801b574:	4630      	mov	r0, r6
 801b576:	f3af 8000 	nop.w
 801b57a:	4607      	mov	r7, r0
 801b57c:	1c78      	adds	r0, r7, #1
 801b57e:	d1d6      	bne.n	801b52e <_vfiprintf_r+0x19e>
 801b580:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b582:	07d9      	lsls	r1, r3, #31
 801b584:	d405      	bmi.n	801b592 <_vfiprintf_r+0x202>
 801b586:	89ab      	ldrh	r3, [r5, #12]
 801b588:	059a      	lsls	r2, r3, #22
 801b58a:	d402      	bmi.n	801b592 <_vfiprintf_r+0x202>
 801b58c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b58e:	f7ff fa91 	bl	801aab4 <__retarget_lock_release_recursive>
 801b592:	89ab      	ldrh	r3, [r5, #12]
 801b594:	065b      	lsls	r3, r3, #25
 801b596:	f53f af1d 	bmi.w	801b3d4 <_vfiprintf_r+0x44>
 801b59a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b59c:	e71c      	b.n	801b3d8 <_vfiprintf_r+0x48>
 801b59e:	ab03      	add	r3, sp, #12
 801b5a0:	9300      	str	r3, [sp, #0]
 801b5a2:	462a      	mov	r2, r5
 801b5a4:	4b05      	ldr	r3, [pc, #20]	; (801b5bc <_vfiprintf_r+0x22c>)
 801b5a6:	a904      	add	r1, sp, #16
 801b5a8:	4630      	mov	r0, r6
 801b5aa:	f7ff fcdf 	bl	801af6c <_printf_i>
 801b5ae:	e7e4      	b.n	801b57a <_vfiprintf_r+0x1ea>
 801b5b0:	0801d3f4 	.word	0x0801d3f4
 801b5b4:	0801d3fe 	.word	0x0801d3fe
 801b5b8:	00000000 	.word	0x00000000
 801b5bc:	0801b36d 	.word	0x0801b36d
 801b5c0:	0801d3fa 	.word	0x0801d3fa

0801b5c4 <__swbuf_r>:
 801b5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b5c6:	460e      	mov	r6, r1
 801b5c8:	4614      	mov	r4, r2
 801b5ca:	4605      	mov	r5, r0
 801b5cc:	b118      	cbz	r0, 801b5d6 <__swbuf_r+0x12>
 801b5ce:	6a03      	ldr	r3, [r0, #32]
 801b5d0:	b90b      	cbnz	r3, 801b5d6 <__swbuf_r+0x12>
 801b5d2:	f7ff f837 	bl	801a644 <__sinit>
 801b5d6:	69a3      	ldr	r3, [r4, #24]
 801b5d8:	60a3      	str	r3, [r4, #8]
 801b5da:	89a3      	ldrh	r3, [r4, #12]
 801b5dc:	071a      	lsls	r2, r3, #28
 801b5de:	d525      	bpl.n	801b62c <__swbuf_r+0x68>
 801b5e0:	6923      	ldr	r3, [r4, #16]
 801b5e2:	b31b      	cbz	r3, 801b62c <__swbuf_r+0x68>
 801b5e4:	6823      	ldr	r3, [r4, #0]
 801b5e6:	6922      	ldr	r2, [r4, #16]
 801b5e8:	1a98      	subs	r0, r3, r2
 801b5ea:	6963      	ldr	r3, [r4, #20]
 801b5ec:	b2f6      	uxtb	r6, r6
 801b5ee:	4283      	cmp	r3, r0
 801b5f0:	4637      	mov	r7, r6
 801b5f2:	dc04      	bgt.n	801b5fe <__swbuf_r+0x3a>
 801b5f4:	4621      	mov	r1, r4
 801b5f6:	4628      	mov	r0, r5
 801b5f8:	f7ff fe60 	bl	801b2bc <_fflush_r>
 801b5fc:	b9e0      	cbnz	r0, 801b638 <__swbuf_r+0x74>
 801b5fe:	68a3      	ldr	r3, [r4, #8]
 801b600:	3b01      	subs	r3, #1
 801b602:	60a3      	str	r3, [r4, #8]
 801b604:	6823      	ldr	r3, [r4, #0]
 801b606:	1c5a      	adds	r2, r3, #1
 801b608:	6022      	str	r2, [r4, #0]
 801b60a:	701e      	strb	r6, [r3, #0]
 801b60c:	6962      	ldr	r2, [r4, #20]
 801b60e:	1c43      	adds	r3, r0, #1
 801b610:	429a      	cmp	r2, r3
 801b612:	d004      	beq.n	801b61e <__swbuf_r+0x5a>
 801b614:	89a3      	ldrh	r3, [r4, #12]
 801b616:	07db      	lsls	r3, r3, #31
 801b618:	d506      	bpl.n	801b628 <__swbuf_r+0x64>
 801b61a:	2e0a      	cmp	r6, #10
 801b61c:	d104      	bne.n	801b628 <__swbuf_r+0x64>
 801b61e:	4621      	mov	r1, r4
 801b620:	4628      	mov	r0, r5
 801b622:	f7ff fe4b 	bl	801b2bc <_fflush_r>
 801b626:	b938      	cbnz	r0, 801b638 <__swbuf_r+0x74>
 801b628:	4638      	mov	r0, r7
 801b62a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b62c:	4621      	mov	r1, r4
 801b62e:	4628      	mov	r0, r5
 801b630:	f000 f806 	bl	801b640 <__swsetup_r>
 801b634:	2800      	cmp	r0, #0
 801b636:	d0d5      	beq.n	801b5e4 <__swbuf_r+0x20>
 801b638:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b63c:	e7f4      	b.n	801b628 <__swbuf_r+0x64>
	...

0801b640 <__swsetup_r>:
 801b640:	b538      	push	{r3, r4, r5, lr}
 801b642:	4b2a      	ldr	r3, [pc, #168]	; (801b6ec <__swsetup_r+0xac>)
 801b644:	4605      	mov	r5, r0
 801b646:	6818      	ldr	r0, [r3, #0]
 801b648:	460c      	mov	r4, r1
 801b64a:	b118      	cbz	r0, 801b654 <__swsetup_r+0x14>
 801b64c:	6a03      	ldr	r3, [r0, #32]
 801b64e:	b90b      	cbnz	r3, 801b654 <__swsetup_r+0x14>
 801b650:	f7fe fff8 	bl	801a644 <__sinit>
 801b654:	89a3      	ldrh	r3, [r4, #12]
 801b656:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b65a:	0718      	lsls	r0, r3, #28
 801b65c:	d422      	bmi.n	801b6a4 <__swsetup_r+0x64>
 801b65e:	06d9      	lsls	r1, r3, #27
 801b660:	d407      	bmi.n	801b672 <__swsetup_r+0x32>
 801b662:	2309      	movs	r3, #9
 801b664:	602b      	str	r3, [r5, #0]
 801b666:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b66a:	81a3      	strh	r3, [r4, #12]
 801b66c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b670:	e034      	b.n	801b6dc <__swsetup_r+0x9c>
 801b672:	0758      	lsls	r0, r3, #29
 801b674:	d512      	bpl.n	801b69c <__swsetup_r+0x5c>
 801b676:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b678:	b141      	cbz	r1, 801b68c <__swsetup_r+0x4c>
 801b67a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b67e:	4299      	cmp	r1, r3
 801b680:	d002      	beq.n	801b688 <__swsetup_r+0x48>
 801b682:	4628      	mov	r0, r5
 801b684:	f7ff fa58 	bl	801ab38 <_free_r>
 801b688:	2300      	movs	r3, #0
 801b68a:	6363      	str	r3, [r4, #52]	; 0x34
 801b68c:	89a3      	ldrh	r3, [r4, #12]
 801b68e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b692:	81a3      	strh	r3, [r4, #12]
 801b694:	2300      	movs	r3, #0
 801b696:	6063      	str	r3, [r4, #4]
 801b698:	6923      	ldr	r3, [r4, #16]
 801b69a:	6023      	str	r3, [r4, #0]
 801b69c:	89a3      	ldrh	r3, [r4, #12]
 801b69e:	f043 0308 	orr.w	r3, r3, #8
 801b6a2:	81a3      	strh	r3, [r4, #12]
 801b6a4:	6923      	ldr	r3, [r4, #16]
 801b6a6:	b94b      	cbnz	r3, 801b6bc <__swsetup_r+0x7c>
 801b6a8:	89a3      	ldrh	r3, [r4, #12]
 801b6aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b6ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b6b2:	d003      	beq.n	801b6bc <__swsetup_r+0x7c>
 801b6b4:	4621      	mov	r1, r4
 801b6b6:	4628      	mov	r0, r5
 801b6b8:	f000 f884 	bl	801b7c4 <__smakebuf_r>
 801b6bc:	89a0      	ldrh	r0, [r4, #12]
 801b6be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b6c2:	f010 0301 	ands.w	r3, r0, #1
 801b6c6:	d00a      	beq.n	801b6de <__swsetup_r+0x9e>
 801b6c8:	2300      	movs	r3, #0
 801b6ca:	60a3      	str	r3, [r4, #8]
 801b6cc:	6963      	ldr	r3, [r4, #20]
 801b6ce:	425b      	negs	r3, r3
 801b6d0:	61a3      	str	r3, [r4, #24]
 801b6d2:	6923      	ldr	r3, [r4, #16]
 801b6d4:	b943      	cbnz	r3, 801b6e8 <__swsetup_r+0xa8>
 801b6d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b6da:	d1c4      	bne.n	801b666 <__swsetup_r+0x26>
 801b6dc:	bd38      	pop	{r3, r4, r5, pc}
 801b6de:	0781      	lsls	r1, r0, #30
 801b6e0:	bf58      	it	pl
 801b6e2:	6963      	ldrpl	r3, [r4, #20]
 801b6e4:	60a3      	str	r3, [r4, #8]
 801b6e6:	e7f4      	b.n	801b6d2 <__swsetup_r+0x92>
 801b6e8:	2000      	movs	r0, #0
 801b6ea:	e7f7      	b.n	801b6dc <__swsetup_r+0x9c>
 801b6ec:	20001de8 	.word	0x20001de8

0801b6f0 <_raise_r>:
 801b6f0:	291f      	cmp	r1, #31
 801b6f2:	b538      	push	{r3, r4, r5, lr}
 801b6f4:	4604      	mov	r4, r0
 801b6f6:	460d      	mov	r5, r1
 801b6f8:	d904      	bls.n	801b704 <_raise_r+0x14>
 801b6fa:	2316      	movs	r3, #22
 801b6fc:	6003      	str	r3, [r0, #0]
 801b6fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b702:	bd38      	pop	{r3, r4, r5, pc}
 801b704:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801b706:	b112      	cbz	r2, 801b70e <_raise_r+0x1e>
 801b708:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b70c:	b94b      	cbnz	r3, 801b722 <_raise_r+0x32>
 801b70e:	4620      	mov	r0, r4
 801b710:	f000 f830 	bl	801b774 <_getpid_r>
 801b714:	462a      	mov	r2, r5
 801b716:	4601      	mov	r1, r0
 801b718:	4620      	mov	r0, r4
 801b71a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b71e:	f000 b817 	b.w	801b750 <_kill_r>
 801b722:	2b01      	cmp	r3, #1
 801b724:	d00a      	beq.n	801b73c <_raise_r+0x4c>
 801b726:	1c59      	adds	r1, r3, #1
 801b728:	d103      	bne.n	801b732 <_raise_r+0x42>
 801b72a:	2316      	movs	r3, #22
 801b72c:	6003      	str	r3, [r0, #0]
 801b72e:	2001      	movs	r0, #1
 801b730:	e7e7      	b.n	801b702 <_raise_r+0x12>
 801b732:	2400      	movs	r4, #0
 801b734:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b738:	4628      	mov	r0, r5
 801b73a:	4798      	blx	r3
 801b73c:	2000      	movs	r0, #0
 801b73e:	e7e0      	b.n	801b702 <_raise_r+0x12>

0801b740 <raise>:
 801b740:	4b02      	ldr	r3, [pc, #8]	; (801b74c <raise+0xc>)
 801b742:	4601      	mov	r1, r0
 801b744:	6818      	ldr	r0, [r3, #0]
 801b746:	f7ff bfd3 	b.w	801b6f0 <_raise_r>
 801b74a:	bf00      	nop
 801b74c:	20001de8 	.word	0x20001de8

0801b750 <_kill_r>:
 801b750:	b538      	push	{r3, r4, r5, lr}
 801b752:	4d07      	ldr	r5, [pc, #28]	; (801b770 <_kill_r+0x20>)
 801b754:	2300      	movs	r3, #0
 801b756:	4604      	mov	r4, r0
 801b758:	4608      	mov	r0, r1
 801b75a:	4611      	mov	r1, r2
 801b75c:	602b      	str	r3, [r5, #0]
 801b75e:	f7e6 fffd 	bl	800275c <_kill>
 801b762:	1c43      	adds	r3, r0, #1
 801b764:	d102      	bne.n	801b76c <_kill_r+0x1c>
 801b766:	682b      	ldr	r3, [r5, #0]
 801b768:	b103      	cbz	r3, 801b76c <_kill_r+0x1c>
 801b76a:	6023      	str	r3, [r4, #0]
 801b76c:	bd38      	pop	{r3, r4, r5, pc}
 801b76e:	bf00      	nop
 801b770:	20010810 	.word	0x20010810

0801b774 <_getpid_r>:
 801b774:	f7e6 bfea 	b.w	800274c <_getpid>

0801b778 <__swhatbuf_r>:
 801b778:	b570      	push	{r4, r5, r6, lr}
 801b77a:	460c      	mov	r4, r1
 801b77c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b780:	2900      	cmp	r1, #0
 801b782:	b096      	sub	sp, #88	; 0x58
 801b784:	4615      	mov	r5, r2
 801b786:	461e      	mov	r6, r3
 801b788:	da0d      	bge.n	801b7a6 <__swhatbuf_r+0x2e>
 801b78a:	89a3      	ldrh	r3, [r4, #12]
 801b78c:	f013 0f80 	tst.w	r3, #128	; 0x80
 801b790:	f04f 0100 	mov.w	r1, #0
 801b794:	bf0c      	ite	eq
 801b796:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801b79a:	2340      	movne	r3, #64	; 0x40
 801b79c:	2000      	movs	r0, #0
 801b79e:	6031      	str	r1, [r6, #0]
 801b7a0:	602b      	str	r3, [r5, #0]
 801b7a2:	b016      	add	sp, #88	; 0x58
 801b7a4:	bd70      	pop	{r4, r5, r6, pc}
 801b7a6:	466a      	mov	r2, sp
 801b7a8:	f000 f848 	bl	801b83c <_fstat_r>
 801b7ac:	2800      	cmp	r0, #0
 801b7ae:	dbec      	blt.n	801b78a <__swhatbuf_r+0x12>
 801b7b0:	9901      	ldr	r1, [sp, #4]
 801b7b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801b7b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801b7ba:	4259      	negs	r1, r3
 801b7bc:	4159      	adcs	r1, r3
 801b7be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b7c2:	e7eb      	b.n	801b79c <__swhatbuf_r+0x24>

0801b7c4 <__smakebuf_r>:
 801b7c4:	898b      	ldrh	r3, [r1, #12]
 801b7c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b7c8:	079d      	lsls	r5, r3, #30
 801b7ca:	4606      	mov	r6, r0
 801b7cc:	460c      	mov	r4, r1
 801b7ce:	d507      	bpl.n	801b7e0 <__smakebuf_r+0x1c>
 801b7d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b7d4:	6023      	str	r3, [r4, #0]
 801b7d6:	6123      	str	r3, [r4, #16]
 801b7d8:	2301      	movs	r3, #1
 801b7da:	6163      	str	r3, [r4, #20]
 801b7dc:	b002      	add	sp, #8
 801b7de:	bd70      	pop	{r4, r5, r6, pc}
 801b7e0:	ab01      	add	r3, sp, #4
 801b7e2:	466a      	mov	r2, sp
 801b7e4:	f7ff ffc8 	bl	801b778 <__swhatbuf_r>
 801b7e8:	9900      	ldr	r1, [sp, #0]
 801b7ea:	4605      	mov	r5, r0
 801b7ec:	4630      	mov	r0, r6
 801b7ee:	f7fe fcf1 	bl	801a1d4 <_malloc_r>
 801b7f2:	b948      	cbnz	r0, 801b808 <__smakebuf_r+0x44>
 801b7f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b7f8:	059a      	lsls	r2, r3, #22
 801b7fa:	d4ef      	bmi.n	801b7dc <__smakebuf_r+0x18>
 801b7fc:	f023 0303 	bic.w	r3, r3, #3
 801b800:	f043 0302 	orr.w	r3, r3, #2
 801b804:	81a3      	strh	r3, [r4, #12]
 801b806:	e7e3      	b.n	801b7d0 <__smakebuf_r+0xc>
 801b808:	89a3      	ldrh	r3, [r4, #12]
 801b80a:	6020      	str	r0, [r4, #0]
 801b80c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b810:	81a3      	strh	r3, [r4, #12]
 801b812:	9b00      	ldr	r3, [sp, #0]
 801b814:	6163      	str	r3, [r4, #20]
 801b816:	9b01      	ldr	r3, [sp, #4]
 801b818:	6120      	str	r0, [r4, #16]
 801b81a:	b15b      	cbz	r3, 801b834 <__smakebuf_r+0x70>
 801b81c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b820:	4630      	mov	r0, r6
 801b822:	f000 f81d 	bl	801b860 <_isatty_r>
 801b826:	b128      	cbz	r0, 801b834 <__smakebuf_r+0x70>
 801b828:	89a3      	ldrh	r3, [r4, #12]
 801b82a:	f023 0303 	bic.w	r3, r3, #3
 801b82e:	f043 0301 	orr.w	r3, r3, #1
 801b832:	81a3      	strh	r3, [r4, #12]
 801b834:	89a3      	ldrh	r3, [r4, #12]
 801b836:	431d      	orrs	r5, r3
 801b838:	81a5      	strh	r5, [r4, #12]
 801b83a:	e7cf      	b.n	801b7dc <__smakebuf_r+0x18>

0801b83c <_fstat_r>:
 801b83c:	b538      	push	{r3, r4, r5, lr}
 801b83e:	4d07      	ldr	r5, [pc, #28]	; (801b85c <_fstat_r+0x20>)
 801b840:	2300      	movs	r3, #0
 801b842:	4604      	mov	r4, r0
 801b844:	4608      	mov	r0, r1
 801b846:	4611      	mov	r1, r2
 801b848:	602b      	str	r3, [r5, #0]
 801b84a:	f7e6 ffe6 	bl	800281a <_fstat>
 801b84e:	1c43      	adds	r3, r0, #1
 801b850:	d102      	bne.n	801b858 <_fstat_r+0x1c>
 801b852:	682b      	ldr	r3, [r5, #0]
 801b854:	b103      	cbz	r3, 801b858 <_fstat_r+0x1c>
 801b856:	6023      	str	r3, [r4, #0]
 801b858:	bd38      	pop	{r3, r4, r5, pc}
 801b85a:	bf00      	nop
 801b85c:	20010810 	.word	0x20010810

0801b860 <_isatty_r>:
 801b860:	b538      	push	{r3, r4, r5, lr}
 801b862:	4d06      	ldr	r5, [pc, #24]	; (801b87c <_isatty_r+0x1c>)
 801b864:	2300      	movs	r3, #0
 801b866:	4604      	mov	r4, r0
 801b868:	4608      	mov	r0, r1
 801b86a:	602b      	str	r3, [r5, #0]
 801b86c:	f7e6 ffe5 	bl	800283a <_isatty>
 801b870:	1c43      	adds	r3, r0, #1
 801b872:	d102      	bne.n	801b87a <_isatty_r+0x1a>
 801b874:	682b      	ldr	r3, [r5, #0]
 801b876:	b103      	cbz	r3, 801b87a <_isatty_r+0x1a>
 801b878:	6023      	str	r3, [r4, #0]
 801b87a:	bd38      	pop	{r3, r4, r5, pc}
 801b87c:	20010810 	.word	0x20010810

0801b880 <_init>:
 801b880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b882:	bf00      	nop
 801b884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b886:	bc08      	pop	{r3}
 801b888:	469e      	mov	lr, r3
 801b88a:	4770      	bx	lr

0801b88c <_fini>:
 801b88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b88e:	bf00      	nop
 801b890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b892:	bc08      	pop	{r3}
 801b894:	469e      	mov	lr, r3
 801b896:	4770      	bx	lr
