  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/liuut/Desktop/Project/test/hls_test/hls_test 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=mat_mul.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/liuut/Desktop/Project/test/hls_test/mat_mul.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=mat_mul_tb.cpp' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/liuut/Desktop/Project/test/hls_test/mat_mul_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=mat_mul' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcu50-fsvh2104-2-e' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=300MHz' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.4ns' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.4ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/liuut/Desktop/Project/test/hls_test/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.487 seconds; current allocated memory: 274.059 MB.
INFO: [HLS 200-10] Analyzing design file 'mat_mul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 276.676 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_3' (mat_mul.cpp:12:30) in function 'mat_mul' completely with a factor of 4 (mat_mul.cpp:3:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_9_1> at mat_mul.cpp:9:18 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_2' is marked as complete unroll implied by the pipeline pragma (mat_mul.cpp:10:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_2' (mat_mul.cpp:10:26) in function 'mat_mul' completely with a factor of 4 (mat_mul.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.266 seconds; current allocated memory: 278.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 278.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 282.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 283.852 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'mat_mul' (mat_mul.cpp:3:18)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 304.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 307.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mat_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat_mul_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
WARNING: [HLS 200-885] The II Violation in module 'mat_mul_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation 32 bit ('in1_load_1', mat_mul.cpp:9) on array 'in1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in1'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 311.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 312.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 312.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 312.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat_mul_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mat_mul_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul_Pipeline_VITIS_LOOP_9_1/in1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul_Pipeline_VITIS_LOOP_9_1/in1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul_Pipeline_VITIS_LOOP_9_1/in1_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul_Pipeline_VITIS_LOOP_9_1/in1_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat_mul_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 314.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mat_mul/in1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mat_mul/in2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mat_mul/out_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mat_mul' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in1_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in1_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in2_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mat_mul/in2_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 317.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 321.734 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 326.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mat_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mat_mul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 432.90 MHz
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.357 seconds; peak allocated memory: 326.570 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 20s
