INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:42:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 buffer13/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.083ns (17.364%)  route 5.154ns (82.636%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3637, unset)         0.508     0.508    buffer13/clk
                         FDRE                                         r  buffer13/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer13/dataReg_reg[2]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer13/control/outs_reg[4]_5[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.269 r  buffer13/control/result__9_carry_i_3__2/O
                         net (fo=8, unplaced)         0.743     2.012    buffer13/control/dataReg_reg[2]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.055 f  buffer13/control/outs[4]_i_12/O
                         net (fo=18, unplaced)        0.434     2.489    fork21/control/generateBlocks[1].regblock/dataReg[0]_i_2__5
                         LUT6 (Prop_lut6_I1_O)        0.043     2.532 f  fork21/control/generateBlocks[1].regblock/start_ready_INST_0_i_4/O
                         net (fo=14, unplaced)        0.295     2.827    control_merge5/tehb/control/dataReg_reg[4]_2
                         LUT6 (Prop_lut6_I4_O)        0.043     2.870 f  control_merge5/tehb/control/fullReg_i_2__12/O
                         net (fo=11, unplaced)        0.290     3.160    buffer37/control/fullReg_reg_2
                         LUT4 (Prop_lut4_I2_O)        0.043     3.203 f  buffer37/control/fullReg_i_4__12/O
                         net (fo=9, unplaced)         0.285     3.488    buffer37/control/transmitValue_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.531 r  buffer37/control/Full_i_2__1/O
                         net (fo=4, unplaced)         0.268     3.799    buffer24/fifo/Full_reg_2
                         LUT2 (Prop_lut2_I1_O)        0.047     3.846 f  buffer24/fifo/Empty_i_3__0/O
                         net (fo=24, unplaced)        0.308     4.154    lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.197 r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q[31]_i_4__0/O
                         net (fo=3, unplaced)         0.477     4.674    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     4.938 f  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0/O[2]
                         net (fo=1, unplaced)         0.705     5.643    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_01[2]
                         LUT6 (Prop_lut6_I1_O)        0.126     5.769 r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_2__0/O
                         net (fo=34, unplaced)        0.317     6.086    lsq4/handshake_lsq_lsq4_core/stq_data_wen_2
                         LUT2 (Prop_lut2_I0_O)        0.043     6.129 r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_1__0/O
                         net (fo=32, unplaced)        0.616     6.745    lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_1__0_n_0
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=3637, unset)         0.483    11.683    lsq4/handshake_lsq_lsq4_core/clk
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_R)       -0.294    11.353    lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.353    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  4.608    




