// Seed: 407474560
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule : id_17
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5
    , id_23,
    input wor id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wor id_9,
    output wire id_10,
    output wand id_11,
    input logic id_12,
    inout logic id_13,
    input tri id_14,
    input uwire id_15,
    output uwire id_16,
    input wor id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20,
    input wand id_21
);
  always_latch id_13 <= id_12;
  module_0(
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
  final id_2 = ~1;
  wire id_24;
endmodule
