--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0004
-- 	RAMB:	03
-- 	CONJ:	B
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0004_B3 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0004_B3;

architecture FRAME0004_B3 of FRAME0004_B3 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0004_RAMB07 instantiation
	FRAME0004_RAMB07 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"B1FE677A3B0966C53C937572F333AFA436299D383B499237D9612ED7A1A7D896",
		INIT_01 => x"0C6699502438EF5057C449386F42E15D98186A7CCA3DDAB106546203E9586CB8",
		INIT_02 => x"777C06BD21923417F9B48A8CC2A38CF96441B6B29CC4F303E755F958782AB7F6",
		INIT_03 => x"3D340E643D385C1C24A3C20DFDAB2C341C49FED2E0CCEC6BE2972F46830E9260",
		INIT_04 => x"79D52EE86EFBC3FCBD44FF411BDD1F507D28C9EF84D82E793406C66146705B78",
		INIT_05 => x"355FCBD0E94119041ABA6C12FD7112A222F91033B0266A88269AFA31B0050401",
		INIT_06 => x"4D86B998835EC82B02BC58A7A0CC73DA07A4F18A4DF7BA43EFAB5C78DB7E186B",
		INIT_07 => x"1E9A3C2E448DB7A1E484CA20251DCBE71FECA0E971DF012B716FA1311C929D89",
		INIT_08 => x"E717196F214FFDAA90DC763B4E2419EE2A485464DBF714A150407AA33A285DD9",
		INIT_09 => x"DBD36680B612EC4B672239D60A5ACD4D9E52D083E164368082CC34FD2515E765",
		INIT_0A => x"AF68A6A23CB0B1BE64CE92996A21B35976FC637C899AB58209C65A491B6E0BCE",
		INIT_0B => x"9E4B20B788FA886E0CEAC647F17E13BCE3C8BAFEF5647936A0B6C36EF0FF0BFB",
		INIT_0C => x"42F6C490626432CA54363E5E33B22F425607989F753CD2E8D15B6108B01442E1",
		INIT_0D => x"26E800EF19F52151AC8CAC8F5FCCCA5125856D35715F30F9AD597675C3ADF9B7",
		INIT_0E => x"98A97B8B4FC8FB37BD87A75BB71A12CF4AC9CFFBA58991C7284D1FD41A2769AE",
		INIT_0F => x"CDD87E32EC93D287D2E7659A134A207D6D1DD301E7184A7985DE4DC580AAE399",
		INIT_10 => x"AB383E04FA76FFD64EFB8BC7541629067D24659A6D47FBB35752F305D4DC5C37",
		INIT_11 => x"AE8F21D68B0BA46F1EAA0F542BFBA97DF33695FEE09BEF9945A39337194AC392",
		INIT_12 => x"9400363E8BE2C5FDB797AD310E125794A11AAD1B14819541DC3FB2BDEF540A2A",
		INIT_13 => x"675B7EE9F8A721F32476FA5026EFDA3CF1007E6CF13E20EDB1EB749A4FAB294F",
		INIT_14 => x"7756DC69F019EB0B43550D8311A12C16A68126BAE42EEFE2B0B1B50FE51E167D",
		INIT_15 => x"11BF4CE8570CE3D8691D7E5EB39AB856BACB1AFD36DE026859A0CC45CE06A108",
		INIT_16 => x"6207D72ADEE7E5BBEAC81D799452C029B7DFA40918FF1B3BE16A1BA5952D5065",
		INIT_17 => x"E0C5E0DCB52C209C0B5E044F96D96DE87781780D8DDDADD899D3E46073F46885",
		INIT_18 => x"5419462E6094C7A0EC08D3D6225A323C01885575712F0568C45DAC434A0CCB0C",
		INIT_19 => x"ED5F289C47D87E787E65B4AFB99D0AF4AAD0118AAB5AFABAE8FF44594FC822EC",
		INIT_1A => x"05959368C7ED90751CDE657A7BFED230C298602027FB3A1652E7CB4C59BF4AD6",
		INIT_1B => x"3D7B872C0E39C8DBC094A2F5EB0B6E2076E656025F3ABB0910CAE65C7D26252F",
		INIT_1C => x"FAD81AEDD60F8C21802F5097E203B5F5F55A6F054B86E676527EF6F33D100657",
		INIT_1D => x"AC6A9A06F0C2DB54C6AD30CEE86A48526F336C68B67FE4D1BF6DD42923065EF6",
		INIT_1E => x"97F094A6E4C8E81DCEDE3E5EC03CBE6A0A392BFB7CA18483F2B88493E834F29C",
		INIT_1F => x"5D3F87017B1E445E287C2A7D6B56C568A60E3C2CEE20591BF5F4F22A51B28512",
		INIT_20 => x"A5484C87FA8E87164BF38552E870EB45D20F0BAF452C9B17469B6AEAB69031F8",
		INIT_21 => x"C620D12B72AD50A31207FD6B8B793236496DD47EAA78D2455248E0C9FFBDCC26",
		INIT_22 => x"AA289AFC57A963EEDAB1E29EAEC40FD28C4AD2BB73811A8D53F0504CB9D6FFD4",
		INIT_23 => x"8676124950B0E73B8A937F30432155757147A9B6B3D1B27067AE1022A0D12F78",
		INIT_24 => x"4BB364B58986D8D75BDE706B56389DC03CBFA09ADB82234B671116B1DC02F7FA",
		INIT_25 => x"7EE6F31C9E71CF6609759635BFADDF277BFDBB67858A8B9D83E21FA9EB6DBED6",
		INIT_26 => x"0D789C8DC5853DE65CB808265FCFE19D966BAD242A37DB7C910F6B5B55C32F32",
		INIT_27 => x"BFBB9B9B55F5244FB9765457ABF0D8CD0804A8EFD836FF18FA5FD366CAF6287F",
		INIT_28 => x"A0AE4FD922511EE46AA294B02B1120BC8AF579B471D98329F58479468C0B57B0",
		INIT_29 => x"3DAE898409DCB9314A958AFFCE67C6FA745B4F76F53E282A0BEC5EA8B3135065",
		INIT_2A => x"560E1347111AB5A7F4C3EBA67AC4FF736A437438911DCE7E02C4B26FBC9D598B",
		INIT_2B => x"5FECE40D800335DCB6A53A238509208EB151958EB7E80CEB495274DF21C4E567",
		INIT_2C => x"C1B743E0AB3F4968D0FC17812A663B1EB1ED44E39CF8652FEE05DF440DE98831",
		INIT_2D => x"C3347AC2FD766FB8116B45891C2D3045EE92F2B9DB91EAB08311D6E0AB69F428",
		INIT_2E => x"A684296F9E1E6A8E5C6E107AAE3D34E2B6425EF499722CE2B7D8A2E51FE732A5",
		INIT_2F => x"1E635C34CC2C393CA626B6637BEE7021365B31CE8672EDD5336250090FB46037",
		INIT_30 => x"223D2EA791E4A7830634FA003E60758FB730C40F5C5EE8B5130322E03143EA1A",
		INIT_31 => x"3A822B17F79F8030D19413EA16D075BA8D961420ED8B4A278AF8E442F82B32AD",
		INIT_32 => x"D6ABEDC1946139240FA595CD51928EB5F00250236E5040902D261FE1190B55F1",
		INIT_33 => x"7CD1E0658FF1193884315620650974DBFE33B11B8CD32CAE0C40E39FB2DCC643",
		INIT_34 => x"CFF475E60E2A8BBE31264B9888195B0B335B578BBEE86B40B3A022BF516DE320",
		INIT_35 => x"AD666B4951E68D66DC56795D329ABD053A46E09225A45ED8A2ECAA721270D182",
		INIT_36 => x"BC8AB4B0D30BF7B7CAFA241EC5AD69E5A134CD44FC5698C3BAD30FF4B3C22D03",
		INIT_37 => x"D61EDDE9FCD5D1073958B8F2A4BA1D9D9F22D4E7E5570BB9A723E88DF39193D4",
		INIT_38 => x"9F54C5E29ECEBB495B189E1F09F3E84815ED7982AFF0187C137C5531CAF6F180",
		INIT_39 => x"5EDC99896997CAB08943C18EEDEE3ADD7AB9047FCA87CFD03F8EA2676216B7CD",
		INIT_3A => x"D393CA27565F90CBC1F612A4FEB65B737CBC98033C58A63F90E1A7C4C3289654",
		INIT_3B => x"6668D30CF11229EA61030AF2E02209CD9A5CC10492593E2667FA61FC2427305D",
		INIT_3C => x"457D00A83382F47183AEF00CBC1A34CDF86C51DACF9D3EAC25E8DC1BC5F5347C",
		INIT_3D => x"AD27EEB83F13484A13024733BC00A68B41A1A3DCEF33D9FC850D0FD3A827ED80",
		INIT_3E => x"1566E9499EFF873C1880ECF8165727B71B82B399CAF5D7DB7A1EC80BF1A4C878",
		INIT_3F => x"11111111111111111111111111111111CA494F0AF8AC36443730464607A38C61"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0004_RAMB07 instantiation

end FRAME0004_B3;