{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 15:22:04 2010 " "Info: Processing started: Tue Mar 30 15:22:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HMB_MAX -c HMB_MAX " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HMB_MAX -c HMB_MAX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_DATA_DECODE.v(307) " "Warning (10268): Verilog HDL information at LCD_DATA_DECODE.v(307): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 307 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_data_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_data_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DATA_DECODE " "Info: Found entity 1: LCD_DATA_DECODE" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_i2cbir_bus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file terasic_i2cbir_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Terasic_I2CBir_bus " "Info: Found entity 1: Terasic_I2CBir_bus" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_DATA_DECODE.v(235) " "Warning (10268): Verilog HDL information at VGA_DATA_DECODE.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_data_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DATA_DECODE " "Info: Found entity 1: VGA_DATA_DECODE" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LCD_poweron_seq LCD_poweron_seq.v(8) " "Warning (10238): Verilog Module Declaration warning at LCD_poweron_seq.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LCD_poweron_seq\"" {  } { { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_poweron_seq.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_poweron_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_poweron_seq " "Info: Found entity 1: LCD_poweron_seq" {  } { { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_interval Terasic_I2CBir_bus.v(148) " "Warning (10236): Verilog HDL Implicit Net warning at Terasic_I2CBir_bus.v(148): created implicit net for \"ack_interval\"" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "hmb_max.v(471) " "Warning (10275): Verilog HDL Module Instantiation warning at hmb_max.v(471): ignored dangling comma in List of Port Connections" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 471 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "HMB_MAX hmb_max.v(189) " "Warning (10238): Verilog Module Declaration warning at hmb_max.v(189): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"HMB_MAX\"" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 189 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hmb_max.v 1 1 " "Warning: Using design file hmb_max.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HMB_MAX " "Info: Found entity 1: HMB_MAX" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HMB_MAX " "Info: Elaborating entity \"HMB_MAX\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hmb_max.v(399) " "Warning (10230): Verilog HDL assignment warning at hmb_max.v(399): truncated value with size 32 to match size of target (8)" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC hmb_max.v(280) " "Warning (10034): Output port \"VGA_SYNC\" at hmb_max.v(280) has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MD_SD_CMD hmb_max.v(287) " "Warning (10034): Output port \"MD_SD_CMD\" at hmb_max.v(287) has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MD_SD_DAT3 hmb_max.v(288) " "Warning (10034): Output port \"MD_SD_DAT3\" at hmb_max.v(288) has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HM_SD_DAT hmb_max.v(221) " "Warning (10034): Output port \"HM_SD_DAT\" at hmb_max.v(221) has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DATA_DECODE VGA_DATA_DECODE:u1 " "Info: Elaborating entity \"VGA_DATA_DECODE\" for hierarchy \"VGA_DATA_DECODE:u1\"" {  } { { "hmb_max.v" "u1" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 381 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA_DATA_DECODE.v(244) " "Warning (10230): Verilog HDL assignment warning at VGA_DATA_DECODE.v(244): truncated value with size 32 to match size of target (2)" {  } { { "VGA_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_I2CBir_bus Terasic_I2CBir_bus:u2 " "Info: Elaborating entity \"Terasic_I2CBir_bus\" for hierarchy \"Terasic_I2CBir_bus:u2\"" {  } { { "hmb_max.v" "u2" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 410 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Terasic_I2CBir_bus.v(122) " "Warning (10230): Verilog HDL assignment warning at Terasic_I2CBir_bus.v(122): truncated value with size 32 to match size of target (8)" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Terasic_I2CBir_bus.v(148) " "Warning (10230): Verilog HDL assignment warning at Terasic_I2CBir_bus.v(148): truncated value with size 32 to match size of target (1)" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Terasic_I2CBir_bus.v(155) " "Warning (10230): Verilog HDL assignment warning at Terasic_I2CBir_bus.v(155): truncated value with size 32 to match size of target (1)" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ack Terasic_I2CBir_bus.v(59) " "Warning (10034): Output port \"ack\" at Terasic_I2CBir_bus.v(59) has no driver" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DATA_DECODE LCD_DATA_DECODE:u3 " "Info: Elaborating entity \"LCD_DATA_DECODE\" for hierarchy \"LCD_DATA_DECODE:u3\"" {  } { { "hmb_max.v" "u3" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 464 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_DATA_DECODE.v(316) " "Warning (10230): Verilog HDL assignment warning at LCD_DATA_DECODE.v(316): truncated value with size 32 to match size of target (2)" {  } { { "LCD_DATA_DECODE.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_poweron_seq LCD_poweron_seq:u4 " "Info: Elaborating entity \"LCD_poweron_seq\" for hierarchy \"LCD_poweron_seq:u4\"" {  } { { "hmb_max.v" "u4" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 471 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_poweron_seq.v(43) " "Warning (10230): Verilog HDL assignment warning at LCD_poweron_seq.v(43): truncated value with size 32 to match size of target (18)" {  } { { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_poweron_seq.v(56) " "Warning (10230): Verilog HDL assignment warning at LCD_poweron_seq.v(56): truncated value with size 32 to match size of target (2)" {  } { { "LCD_poweron_seq.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MD_I2C_SDAT " "Warning: Bidir \"MD_I2C_SDAT\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 262 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MD_PS2_CLK " "Warning: Bidir \"MD_PS2_CLK\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 294 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MD_PS2_DAT " "Warning: Bidir \"MD_PS2_DAT\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 295 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MD_MDIO " "Warning: Bidir \"MD_MDIO\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 304 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MD_SDA " "Warning: Bidir \"MD_SDA\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 325 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HM_I2C_SDAT " "Warning: Bidir \"HM_I2C_SDAT\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 196 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HM_PS2_CLK " "Warning: Bidir \"HM_PS2_CLK\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 226 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HM_PS2_DAT " "Warning: Bidir \"HM_PS2_DAT\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 227 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HM_MDIO " "Warning: Bidir \"HM_MDIO\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 236 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HM_SDA " "Warning: Bidir \"HM_SDA\" has no driver" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 255 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MD_SD_CMD GND " "Warning (13410): Pin \"MD_SD_CMD\" is stuck at GND" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MD_SD_DAT3 GND " "Warning (13410): Pin \"MD_SD_DAT3\" is stuck at GND" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HM_SD_DAT GND " "Warning (13410): Pin \"HM_SD_DAT\" is stuck at GND" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SAMPLE_CLK\[6\] " "Info: Register \"SAMPLE_CLK\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SAMPLE_CLK\[7\] " "Info: Register \"SAMPLE_CLK\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MD_SD_DAT " "Warning (15610): No output dependent on input pin \"MD_SD_DAT\"" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 289 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HC_VGA_SYNC " "Warning (15610): No output dependent on input pin \"HC_VGA_SYNC\"" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 215 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HM_SD_CMD " "Warning (15610): No output dependent on input pin \"HM_SD_CMD\"" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 219 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HM_SD_DAT3 " "Warning (15610): No output dependent on input pin \"HM_SD_DAT3\"" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 220 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "419 " "Info: Implemented 419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "79 " "Info: Implemented 79 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Info: Implemented 114 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Info: Implemented 12 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Info: Implemented 214 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/HMB_MAX.map.smsg " "Info: Generated suppressed messages file D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/HMB_MAX.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 15:22:06 2010 " "Info: Processing ended: Tue Mar 30 15:22:06 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
