
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-8TOPF9L

Implementation : FPGA_code

# Written on Fri Nov 13 12:52:58 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                     Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------
0 -       data_out_fpga|CLK_SYS     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     3090 
==========================================================================================================


Clock Load Summary
******************

                          Clock     Source            Clock Pin             Non-clock Pin     Non-clock Pin           
Clock                     Load      Pin               Seq Example           Seq Example       Comb Example            
----------------------------------------------------------------------------------------------------------------------
data_out_fpga|CLK_SYS     3090      CLK_SYS(port)     Mcu_mark_en_reg.C     -                 loutif.un1_clk.I[0](inv)
======================================================================================================================
