// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer8_out_dout,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer8_out_empty_n,
        layer8_out_read,
        layer9_out_din,
        layer9_out_num_data_valid,
        layer9_out_fifo_cap,
        layer9_out_full_n,
        layer9_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [69:0] layer8_out_dout;
input  [5:0] layer8_out_num_data_valid;
input  [5:0] layer8_out_fifo_cap;
input   layer8_out_empty_n;
output   layer8_out_read;
output  [111:0] layer9_out_din;
input  [3:0] layer9_out_num_data_valid;
input  [3:0] layer9_out_fifo_cap;
input   layer9_out_full_n;
output   layer9_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer8_out_read;
reg layer9_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln55_reg_1085;
reg   [0:0] icmp_ln55_reg_1085_pp0_iter1_reg;
reg   [0:0] and_ln55_1_reg_1107;
reg    ap_predicate_op166_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_176_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [9:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2;
reg   [9:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1;
reg   [9:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_q0;
reg    layer8_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer9_out_blk_n;
reg   [0:0] icmp_ln109_reg_1081;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_192_p2;
wire   [0:0] icmp_ln55_2_fu_206_p2;
reg   [0:0] icmp_ln55_2_reg_1089;
wire   [0:0] icmp_ln55_3_fu_212_p2;
reg   [0:0] icmp_ln55_3_reg_1094;
wire   [0:0] icmp_ln76_fu_224_p2;
reg   [0:0] icmp_ln76_reg_1099;
wire   [0:0] icmp_ln80_fu_278_p2;
reg   [0:0] icmp_ln80_reg_1103;
wire   [0:0] and_ln55_1_fu_589_p2;
wire   [9:0] select_ln65_2_fu_647_p3;
reg   [9:0] select_ln65_2_reg_1111;
wire   [9:0] select_ln65_5_fu_707_p3;
reg   [9:0] select_ln65_5_reg_1116;
wire   [9:0] select_ln65_8_fu_767_p3;
reg   [9:0] select_ln65_8_reg_1121;
wire   [9:0] select_ln65_11_fu_827_p3;
reg   [9:0] select_ln65_11_reg_1126;
wire   [9:0] select_ln65_14_fu_887_p3;
reg   [9:0] select_ln65_14_reg_1131;
wire   [9:0] select_ln65_17_fu_947_p3;
reg   [9:0] select_ln65_17_reg_1136;
wire   [9:0] select_ln65_20_fu_1007_p3;
reg   [9:0] select_ln65_20_reg_1141;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_161_p4;
wire   [31:0] add_ln86_fu_1033_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_157;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_157;
wire   [31:0] add_ln80_fu_272_p2;
wire   [31:0] add_ln76_fu_218_p2;
wire   [31:0] add_ln91_fu_244_p2;
wire   [9:0] trunc_ln115_fu_301_p1;
wire   [9:0] trunc_ln115_8_fu_325_p4;
wire   [9:0] trunc_ln115_9_fu_335_p4;
wire   [9:0] trunc_ln115_s_fu_345_p4;
wire   [9:0] trunc_ln115_1_fu_355_p4;
wire   [9:0] trunc_ln115_5_fu_305_p4;
wire   [9:0] trunc_ln115_6_fu_315_p4;
reg   [4:0] indvar_flatten_fu_140;
wire   [4:0] add_ln109_fu_182_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_236_p3;
wire   [0:0] and_ln55_fu_585_p2;
wire   [0:0] icmp_ln55_1_fu_579_p2;
wire   [0:0] icmp_ln65_fu_595_p2;
wire   [0:0] xor_ln65_fu_601_p2;
wire   [0:0] icmp_ln65_1_fu_615_p2;
wire   [0:0] xor_ln65_1_fu_621_p2;
wire   [9:0] select_ln65_fu_607_p3;
wire   [9:0] select_ln65_1_fu_627_p3;
wire   [0:0] icmp_ln65_2_fu_635_p2;
wire   [0:0] xor_ln65_2_fu_641_p2;
wire   [0:0] icmp_ln65_3_fu_655_p2;
wire   [0:0] xor_ln65_3_fu_661_p2;
wire   [0:0] icmp_ln65_4_fu_675_p2;
wire   [0:0] xor_ln65_4_fu_681_p2;
wire   [9:0] select_ln65_3_fu_667_p3;
wire   [9:0] select_ln65_4_fu_687_p3;
wire   [0:0] icmp_ln65_5_fu_695_p2;
wire   [0:0] xor_ln65_5_fu_701_p2;
wire   [0:0] icmp_ln65_6_fu_715_p2;
wire   [0:0] xor_ln65_6_fu_721_p2;
wire   [0:0] icmp_ln65_7_fu_735_p2;
wire   [0:0] xor_ln65_7_fu_741_p2;
wire   [9:0] select_ln65_6_fu_727_p3;
wire   [9:0] select_ln65_7_fu_747_p3;
wire   [0:0] icmp_ln65_8_fu_755_p2;
wire   [0:0] xor_ln65_8_fu_761_p2;
wire   [0:0] icmp_ln65_9_fu_775_p2;
wire   [0:0] xor_ln65_9_fu_781_p2;
wire   [0:0] icmp_ln65_10_fu_795_p2;
wire   [0:0] xor_ln65_10_fu_801_p2;
wire   [9:0] select_ln65_9_fu_787_p3;
wire   [9:0] select_ln65_10_fu_807_p3;
wire   [0:0] icmp_ln65_11_fu_815_p2;
wire   [0:0] xor_ln65_11_fu_821_p2;
wire   [0:0] icmp_ln65_12_fu_835_p2;
wire   [0:0] xor_ln65_12_fu_841_p2;
wire   [0:0] icmp_ln65_13_fu_855_p2;
wire   [0:0] xor_ln65_13_fu_861_p2;
wire   [9:0] select_ln65_12_fu_847_p3;
wire   [9:0] select_ln65_13_fu_867_p3;
wire   [0:0] icmp_ln65_14_fu_875_p2;
wire   [0:0] xor_ln65_14_fu_881_p2;
wire   [0:0] icmp_ln65_15_fu_895_p2;
wire   [0:0] xor_ln65_15_fu_901_p2;
wire   [0:0] icmp_ln65_16_fu_915_p2;
wire   [0:0] xor_ln65_16_fu_921_p2;
wire   [9:0] select_ln65_15_fu_907_p3;
wire   [9:0] select_ln65_16_fu_927_p3;
wire   [0:0] icmp_ln65_17_fu_935_p2;
wire   [0:0] xor_ln65_17_fu_941_p2;
wire   [0:0] icmp_ln65_18_fu_955_p2;
wire   [0:0] xor_ln65_18_fu_961_p2;
wire   [0:0] icmp_ln65_19_fu_975_p2;
wire   [0:0] xor_ln65_19_fu_981_p2;
wire   [9:0] select_ln65_18_fu_967_p3;
wire   [9:0] select_ln65_19_fu_987_p3;
wire   [0:0] icmp_ln65_20_fu_995_p2;
wire   [0:0] xor_ln65_20_fu_1001_p2;
wire   [0:0] icmp_ln86_fu_1019_p2;
wire   [31:0] select_ln86_fu_1025_p3;
wire   [105:0] tmp_7_fu_1046_p14;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_252;
reg    ap_condition_250;
reg    ap_condition_335;
reg    ap_condition_276;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 = 10'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 = 10'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a = 10'd0;
end

myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_we0),
    .d0(trunc_ln115_fu_301_p1),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_q0)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if ((1'b1 == ap_condition_252)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_157 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_157 <= ap_phi_reg_pp0_iter0_storemerge_reg_157;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if ((icmp_ln109_fu_176_p2 == 1'd0)) begin
            indvar_flatten_fu_140 <= add_ln109_fu_182_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_140 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_335)) begin
        if ((icmp_ln76_fu_224_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln76_fu_224_p2 == 1'd0)) begin
            pX <= add_ln76_fu_218_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_276)) begin
        if ((icmp_ln80_fu_278_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln80_fu_278_p2 == 1'd0)) begin
            pY <= add_ln80_fu_272_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_335)) begin
        if ((icmp_ln76_fu_224_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln76_fu_224_p2 == 1'd0)) begin
            sX <= add_ln91_fu_244_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_1085 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_1_reg_1107 <= and_ln55_1_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln109_reg_1081 <= icmp_ln109_fu_176_p2;
        icmp_ln55_reg_1085_pp0_iter1_reg <= icmp_ln55_reg_1085;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_176_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln55_fu_192_p2 == 1'd1))) begin
        icmp_ln55_2_reg_1089 <= icmp_ln55_2_fu_206_p2;
        icmp_ln55_3_reg_1094 <= icmp_ln55_3_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_176_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_1085 <= icmp_ln55_fu_192_p2;
        icmp_ln76_reg_1099 <= icmp_ln76_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_176_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_224_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_1103 <= icmp_ln80_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a <= {{layer8_out_dout[69:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 <= {{layer8_out_dout[59:50]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 <= void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 <= {{layer8_out_dout[49:40]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 <= {{layer8_out_dout[39:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 <= {{layer8_out_dout[29:20]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 <= {{layer8_out_dout[19:10]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 <= trunc_ln115_fu_301_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 <= void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 <= void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 <= void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_q0;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_q0;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_q0;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 <= void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln76_reg_1099 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY <= ap_phi_mux_storemerge_phi_fu_161_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_1_fu_589_p2) & (icmp_ln55_reg_1085 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln65_11_reg_1126 <= select_ln65_11_fu_827_p3;
        select_ln65_14_reg_1131 <= select_ln65_14_fu_887_p3;
        select_ln65_17_reg_1136 <= select_ln65_17_fu_947_p3;
        select_ln65_20_reg_1141 <= select_ln65_20_fu_1007_p3;
        select_ln65_2_reg_1111 <= select_ln65_2_fu_647_p3;
        select_ln65_5_reg_1116 <= select_ln65_5_fu_707_p3;
        select_ln65_8_reg_1121 <= select_ln65_8_fu_767_p3;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_176_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_1103 == 1'd0) & (icmp_ln76_reg_1099 == 1'd1) & (icmp_ln109_reg_1081 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_161_p4 = add_ln86_fu_1033_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_161_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_157;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_blk_n = layer8_out_empty_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_read = 1'b1;
    end else begin
        layer8_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op166_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_blk_n = layer9_out_full_n;
    end else begin
        layer9_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op166_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_write = 1'b1;
    end else begin
        layer9_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_182_p2 = (ap_sig_allocacmp_indvar_flatten_load + 5'd1);

assign add_ln76_fu_218_p2 = (pX + 32'd1);

assign add_ln80_fu_272_p2 = (pY + 32'd1);

assign add_ln86_fu_1033_p2 = (sY + select_ln86_fu_1025_p3);

assign add_ln91_fu_244_p2 = (sX + select_ln91_fu_236_p3);

assign and_ln55_1_fu_589_p2 = (icmp_ln55_1_fu_579_p2 & and_ln55_fu_585_p2);

assign and_ln55_fu_585_p2 = (icmp_ln55_3_reg_1094 & icmp_ln55_2_reg_1089);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op166_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op166_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op166_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer8_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op166_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_250 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_252 = ((icmp_ln109_fu_176_p2 == 1'd0) & (icmp_ln80_fu_278_p2 == 1'd1) & (icmp_ln76_fu_224_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_276 = ((icmp_ln109_fu_176_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (icmp_ln76_fu_224_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_335 = ((icmp_ln109_fu_176_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_157 = 'bx;

always @ (*) begin
    ap_predicate_op166_write_state3 = ((1'd1 == and_ln55_1_reg_1107) & (icmp_ln55_reg_1085_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_176_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_579_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_206_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_212_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_192_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln65_10_fu_795_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 < trunc_ln115_s_fu_345_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_11_fu_815_p2 = ((select_ln65_9_fu_787_p3 < select_ln65_10_fu_807_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_12_fu_835_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 < void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_13_fu_855_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 < trunc_ln115_1_fu_355_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_14_fu_875_p2 = ((select_ln65_12_fu_847_p3 < select_ln65_13_fu_867_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_15_fu_895_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 < void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_16_fu_915_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 < trunc_ln115_5_fu_305_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_17_fu_935_p2 = ((select_ln65_15_fu_907_p3 < select_ln65_16_fu_927_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_18_fu_955_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 < void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_19_fu_975_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a < trunc_ln115_6_fu_315_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_1_fu_615_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 < trunc_ln115_fu_301_p1) ? 1'b1 : 1'b0);

assign icmp_ln65_20_fu_995_p2 = ((select_ln65_18_fu_967_p3 < select_ln65_19_fu_987_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_2_fu_635_p2 = ((select_ln65_fu_607_p3 < select_ln65_1_fu_627_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_3_fu_655_p2 = ((void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 < void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_4_fu_675_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 < trunc_ln115_8_fu_325_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_5_fu_695_p2 = ((select_ln65_3_fu_667_p3 < select_ln65_4_fu_687_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_6_fu_715_p2 = ((void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel < void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_7_fu_735_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 < trunc_ln115_9_fu_335_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_8_fu_755_p2 = ((select_ln65_6_fu_727_p3 < select_ln65_7_fu_747_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_9_fu_775_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 < void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_595_p2 = ((void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 < void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_q0) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_224_p2 = ((add_ln76_fu_218_p2 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_278_p2 = ((add_ln80_fu_272_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1019_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign layer9_out_din = tmp_7_fu_1046_p14;

assign select_ln65_10_fu_807_p3 = ((xor_ln65_10_fu_801_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 : trunc_ln115_s_fu_345_p4);

assign select_ln65_11_fu_827_p3 = ((xor_ln65_11_fu_821_p2[0:0] == 1'b1) ? select_ln65_9_fu_787_p3 : select_ln65_10_fu_807_p3);

assign select_ln65_12_fu_847_p3 = ((xor_ln65_12_fu_841_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_q0);

assign select_ln65_13_fu_867_p3 = ((xor_ln65_13_fu_861_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 : trunc_ln115_1_fu_355_p4);

assign select_ln65_14_fu_887_p3 = ((xor_ln65_14_fu_881_p2[0:0] == 1'b1) ? select_ln65_12_fu_847_p3 : select_ln65_13_fu_867_p3);

assign select_ln65_15_fu_907_p3 = ((xor_ln65_15_fu_901_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_q0);

assign select_ln65_16_fu_927_p3 = ((xor_ln65_16_fu_921_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 : trunc_ln115_5_fu_305_p4);

assign select_ln65_17_fu_947_p3 = ((xor_ln65_17_fu_941_p2[0:0] == 1'b1) ? select_ln65_15_fu_907_p3 : select_ln65_16_fu_927_p3);

assign select_ln65_18_fu_967_p3 = ((xor_ln65_18_fu_961_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_q0);

assign select_ln65_19_fu_987_p3 = ((xor_ln65_19_fu_981_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a : trunc_ln115_6_fu_315_p4);

assign select_ln65_1_fu_627_p3 = ((xor_ln65_1_fu_621_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 : trunc_ln115_fu_301_p1);

assign select_ln65_20_fu_1007_p3 = ((xor_ln65_20_fu_1001_p2[0:0] == 1'b1) ? select_ln65_18_fu_967_p3 : select_ln65_19_fu_987_p3);

assign select_ln65_2_fu_647_p3 = ((xor_ln65_2_fu_641_p2[0:0] == 1'b1) ? select_ln65_fu_607_p3 : select_ln65_1_fu_627_p3);

assign select_ln65_3_fu_667_p3 = ((xor_ln65_3_fu_661_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_q0);

assign select_ln65_4_fu_687_p3 = ((xor_ln65_4_fu_681_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 : trunc_ln115_8_fu_325_p4);

assign select_ln65_5_fu_707_p3 = ((xor_ln65_5_fu_701_p2[0:0] == 1'b1) ? select_ln65_3_fu_667_p3 : select_ln65_4_fu_687_p3);

assign select_ln65_6_fu_727_p3 = ((xor_ln65_6_fu_721_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_q0);

assign select_ln65_7_fu_747_p3 = ((xor_ln65_7_fu_741_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 : trunc_ln115_9_fu_335_p4);

assign select_ln65_8_fu_767_p3 = ((xor_ln65_8_fu_761_p2[0:0] == 1'b1) ? select_ln65_6_fu_727_p3 : select_ln65_7_fu_747_p3);

assign select_ln65_9_fu_787_p3 = ((xor_ln65_9_fu_781_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_q0);

assign select_ln65_fu_607_p3 = ((xor_ln65_fu_601_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6_q0);

assign select_ln86_fu_1025_p3 = ((icmp_ln86_fu_1019_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_236_p3 = ((icmp_ln55_fu_192_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign start_out = real_start;

assign tmp_7_fu_1046_p14 = {{{{{{{{{{{{{select_ln65_20_reg_1141}, {6'd0}}, {select_ln65_17_reg_1136}}, {6'd0}}, {select_ln65_14_reg_1131}}, {6'd0}}, {select_ln65_11_reg_1126}}, {6'd0}}, {select_ln65_8_reg_1121}}, {6'd0}}, {select_ln65_5_reg_1116}}, {6'd0}}, {select_ln65_2_reg_1111}};

assign trunc_ln115_1_fu_355_p4 = {{layer8_out_dout[49:40]}};

assign trunc_ln115_5_fu_305_p4 = {{layer8_out_dout[59:50]}};

assign trunc_ln115_6_fu_315_p4 = {{layer8_out_dout[69:60]}};

assign trunc_ln115_8_fu_325_p4 = {{layer8_out_dout[19:10]}};

assign trunc_ln115_9_fu_335_p4 = {{layer8_out_dout[29:20]}};

assign trunc_ln115_fu_301_p1 = layer8_out_dout[9:0];

assign trunc_ln115_s_fu_345_p4 = {{layer8_out_dout[39:30]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1_d0 = {{layer8_out_dout[59:50]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2_d0 = {{layer8_out_dout[49:40]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3_d0 = {{layer8_out_dout[39:30]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4_d0 = {{layer8_out_dout[29:20]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5_d0 = {{layer8_out_dout[19:10]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_d0 = {{layer8_out_dout[69:60]}};

assign xor_ln65_10_fu_801_p2 = (icmp_ln65_10_fu_795_p2 ^ 1'd1);

assign xor_ln65_11_fu_821_p2 = (icmp_ln65_11_fu_815_p2 ^ 1'd1);

assign xor_ln65_12_fu_841_p2 = (icmp_ln65_12_fu_835_p2 ^ 1'd1);

assign xor_ln65_13_fu_861_p2 = (icmp_ln65_13_fu_855_p2 ^ 1'd1);

assign xor_ln65_14_fu_881_p2 = (icmp_ln65_14_fu_875_p2 ^ 1'd1);

assign xor_ln65_15_fu_901_p2 = (icmp_ln65_15_fu_895_p2 ^ 1'd1);

assign xor_ln65_16_fu_921_p2 = (icmp_ln65_16_fu_915_p2 ^ 1'd1);

assign xor_ln65_17_fu_941_p2 = (icmp_ln65_17_fu_935_p2 ^ 1'd1);

assign xor_ln65_18_fu_961_p2 = (icmp_ln65_18_fu_955_p2 ^ 1'd1);

assign xor_ln65_19_fu_981_p2 = (icmp_ln65_19_fu_975_p2 ^ 1'd1);

assign xor_ln65_1_fu_621_p2 = (icmp_ln65_1_fu_615_p2 ^ 1'd1);

assign xor_ln65_20_fu_1001_p2 = (icmp_ln65_20_fu_995_p2 ^ 1'd1);

assign xor_ln65_2_fu_641_p2 = (icmp_ln65_2_fu_635_p2 ^ 1'd1);

assign xor_ln65_3_fu_661_p2 = (icmp_ln65_3_fu_655_p2 ^ 1'd1);

assign xor_ln65_4_fu_681_p2 = (icmp_ln65_4_fu_675_p2 ^ 1'd1);

assign xor_ln65_5_fu_701_p2 = (icmp_ln65_5_fu_695_p2 ^ 1'd1);

assign xor_ln65_6_fu_721_p2 = (icmp_ln65_6_fu_715_p2 ^ 1'd1);

assign xor_ln65_7_fu_741_p2 = (icmp_ln65_7_fu_735_p2 ^ 1'd1);

assign xor_ln65_8_fu_761_p2 = (icmp_ln65_8_fu_755_p2 ^ 1'd1);

assign xor_ln65_9_fu_781_p2 = (icmp_ln65_9_fu_775_p2 ^ 1'd1);

assign xor_ln65_fu_601_p2 = (icmp_ln65_fu_595_p2 ^ 1'd1);

endmodule //myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s
