
NUCLEO_F401RE_SIMPLE_OSCILLOSCOPE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08009670  08009670  00019670  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009aac  08009aac  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  08009aac  08009aac  00019aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ab4  08009ab4  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ab4  08009ab4  00019ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ab8  08009ab8  00019ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08009abc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00017430  20000208  08009cc4  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20017638  08009cc4  00027638  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001777c  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d13  00000000  00000000  000379b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  0003a6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001068  00000000  00000000  0003b838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199ec  00000000  00000000  0003c8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000142ee  00000000  00000000  0005628c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d98c  00000000  00000000  0006a57a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00107f06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b6c  00000000  00000000  00107f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000208 	.word	0x20000208
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009654 	.word	0x08009654

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000020c 	.word	0x2000020c
 80001dc:	08009654 	.word	0x08009654

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f58:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f5c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d013      	beq.n	8000f90 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f68:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f6c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000f70:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d00b      	beq.n	8000f90 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f78:	e000      	b.n	8000f7c <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f7a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f7c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0f9      	beq.n	8000f7a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f86:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	b2d2      	uxtb	r2, r2
 8000f8e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f90:	687b      	ldr	r3, [r7, #4]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
	...

08000fa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa4:	f001 f99c 	bl	80022e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa8:	f000 f83e 	bl	8001028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fac:	f000 faba 	bl	8001524 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fb0:	f000 fa66 	bl	8001480 <MX_USART2_UART_Init>
  MX_DMA_Init();
 8000fb4:	f000 fa8e 	bl	80014d4 <MX_DMA_Init>
  MX_SPI1_Init();
 8000fb8:	f000 f916 	bl	80011e8 <MX_SPI1_Init>

  MX_ADC1_Init();
 8000fbc:	f000 f8a0 	bl	8001100 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000fc0:	f000 f948 	bl	8001254 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fc4:	f000 f9a0 	bl	8001308 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000fc8:	f000 f9f8 	bl	80013bc <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  hadc1.Instance->CR1 &=  ~(ADC_CR1_AWDIE);
 8000fcc:	4b11      	ldr	r3, [pc, #68]	; (8001014 <main+0x74>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	685a      	ldr	r2, [r3, #4]
 8000fd2:	4b10      	ldr	r3, [pc, #64]	; (8001014 <main+0x74>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000fda:	605a      	str	r2, [r3, #4]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  LCD_Init();
 8000fdc:	f005 f912 	bl	8006204 <LCD_Init>
  }
  drawGraph(data, 100);
#endif

  //HAL_ADC_Start_DMA(&hadc1, adc_dr_dma, 5);
  HAL_ADC_Start_DMA(&hadc1, adc_dr_dma, ADC_BUF_SIZE);
 8000fe0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000fe4:	490c      	ldr	r1, [pc, #48]	; (8001018 <main+0x78>)
 8000fe6:	480b      	ldr	r0, [pc, #44]	; (8001014 <main+0x74>)
 8000fe8:	f001 fb94 	bl	8002714 <HAL_ADC_Start_DMA>

  //10kHzPWM  @PCLK2(84MHz)
  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3);
 8000fec:	2108      	movs	r1, #8
 8000fee:	480b      	ldr	r0, [pc, #44]	; (800101c <main+0x7c>)
 8000ff0:	f003 fe8a 	bl	8004d08 <HAL_TIM_OC_Start>

  //Rate(MAX) = PCLK2(84MHz) / 4div / 15(12bit ADC) = 1.4MHz
  //200kHz1ms(200)  @PCLK2(84MHz)
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	480a      	ldr	r0, [pc, #40]	; (8001020 <main+0x80>)
 8000ff8:	f003 fe86 	bl	8004d08 <HAL_TIM_OC_Start>

  //drawGraph(NULL, 0, 0);

  while (1)
  {
	  HAL_Delay(100);
 8000ffc:	2064      	movs	r0, #100	; 0x64
 8000ffe:	f001 f9e1 	bl	80023c4 <HAL_Delay>
	  //if(g_is_trig_stop == FALSE){
	  	  //htim3.Instance->CR1 &= ~(TIM_CR1_CEN);
		  showAdcData(hdma_adc1.Instance->NDTR, SHOW_SIZE);
 8001002:	4b08      	ldr	r3, [pc, #32]	; (8001024 <main+0x84>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	21fa      	movs	r1, #250	; 0xfa
 800100a:	4618      	mov	r0, r3
 800100c:	f000 fd24 	bl	8001a58 <showAdcData>
	  HAL_Delay(100);
 8001010:	e7f4      	b.n	8000ffc <main+0x5c>
 8001012:	bf00      	nop
 8001014:	20000c28 	.word	0x20000c28
 8001018:	20000224 	.word	0x20000224
 800101c:	20000d28 	.word	0x20000d28
 8001020:	20000be0 	.word	0x20000be0
 8001024:	20000c70 	.word	0x20000c70

08001028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b094      	sub	sp, #80	; 0x50
 800102c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102e:	f107 0320 	add.w	r3, r7, #32
 8001032:	2230      	movs	r2, #48	; 0x30
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f005 fbf8 	bl	800682c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	4b29      	ldr	r3, [pc, #164]	; (80010f8 <SystemClock_Config+0xd0>)
 8001052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001054:	4a28      	ldr	r2, [pc, #160]	; (80010f8 <SystemClock_Config+0xd0>)
 8001056:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105a:	6413      	str	r3, [r2, #64]	; 0x40
 800105c:	4b26      	ldr	r3, [pc, #152]	; (80010f8 <SystemClock_Config+0xd0>)
 800105e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	4b23      	ldr	r3, [pc, #140]	; (80010fc <SystemClock_Config+0xd4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001074:	4a21      	ldr	r2, [pc, #132]	; (80010fc <SystemClock_Config+0xd4>)
 8001076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800107a:	6013      	str	r3, [r2, #0]
 800107c:	4b1f      	ldr	r3, [pc, #124]	; (80010fc <SystemClock_Config+0xd4>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001088:	2302      	movs	r3, #2
 800108a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108c:	2301      	movs	r3, #1
 800108e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001090:	2310      	movs	r3, #16
 8001092:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001094:	2302      	movs	r3, #2
 8001096:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001098:	2300      	movs	r3, #0
 800109a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800109c:	2310      	movs	r3, #16
 800109e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80010a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010a6:	2304      	movs	r3, #4
 80010a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010aa:	2307      	movs	r3, #7
 80010ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ae:	f107 0320 	add.w	r3, r7, #32
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 fd7e 	bl	8003bb4 <HAL_RCC_OscConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010be:	f000 fda1 	bl	8001c04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c2:	230f      	movs	r3, #15
 80010c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c6:	2302      	movs	r3, #2
 80010c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	2102      	movs	r1, #2
 80010de:	4618      	mov	r0, r3
 80010e0:	f002 ffe0 	bl	80040a4 <HAL_RCC_ClockConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80010ea:	f000 fd8b 	bl	8001c04 <Error_Handler>
  }
}
 80010ee:	bf00      	nop
 80010f0:	3750      	adds	r7, #80	; 0x50
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40007000 	.word	0x40007000

08001100 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08a      	sub	sp, #40	; 0x28
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
 8001114:	611a      	str	r2, [r3, #16]
 8001116:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001118:	463b      	mov	r3, r7
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001124:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001126:	4a2e      	ldr	r2, [pc, #184]	; (80011e0 <MX_ADC1_Init+0xe0>)
 8001128:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800112a:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <MX_ADC1_Init+0xdc>)
 800112c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001130:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001132:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001138:	4b28      	ldr	r3, [pc, #160]	; (80011dc <MX_ADC1_Init+0xdc>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800113e:	4b27      	ldr	r3, [pc, #156]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001140:	2200      	movs	r2, #0
 8001142:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001144:	4b25      	ldr	r3, [pc, #148]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001146:	2200      	movs	r2, #0
 8001148:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800114c:	4b23      	ldr	r3, [pc, #140]	; (80011dc <MX_ADC1_Init+0xdc>)
 800114e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001152:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_CC1;
 8001154:	4b21      	ldr	r3, [pc, #132]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001156:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
 800115a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800115c:	4b1f      	ldr	r3, [pc, #124]	; (80011dc <MX_ADC1_Init+0xdc>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001162:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001164:	2201      	movs	r2, #1
 8001166:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001168:	4b1c      	ldr	r3, [pc, #112]	; (80011dc <MX_ADC1_Init+0xdc>)
 800116a:	2201      	movs	r2, #1
 800116c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001170:	4b1a      	ldr	r3, [pc, #104]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001172:	2201      	movs	r2, #1
 8001174:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001176:	4819      	ldr	r0, [pc, #100]	; (80011dc <MX_ADC1_Init+0xdc>)
 8001178:	f001 f948 	bl	800240c <HAL_ADC_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001182:	f000 fd3f 	bl	8001c04 <Error_Handler>
  }
  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8001186:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <MX_ADC1_Init+0xe4>)
 8001188:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 2048;
 800118a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800118e:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 8001194:	2300      	movs	r3, #0
 8001196:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = ENABLE;
 8001198:	2301      	movs	r3, #1
 800119a:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800119e:	f107 0310 	add.w	r3, r7, #16
 80011a2:	4619      	mov	r1, r3
 80011a4:	480d      	ldr	r0, [pc, #52]	; (80011dc <MX_ADC1_Init+0xdc>)
 80011a6:	f001 fce5 	bl	8002b74 <HAL_ADC_AnalogWDGConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80011b0:	f000 fd28 	bl	8001c04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011b8:	2301      	movs	r3, #1
 80011ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011bc:	2300      	movs	r3, #0
 80011be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011c0:	463b      	mov	r3, r7
 80011c2:	4619      	mov	r1, r3
 80011c4:	4805      	ldr	r0, [pc, #20]	; (80011dc <MX_ADC1_Init+0xdc>)
 80011c6:	f001 fbb3 	bl	8002930 <HAL_ADC_ConfigChannel>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80011d0:	f000 fd18 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011d4:	bf00      	nop
 80011d6:	3728      	adds	r7, #40	; 0x28
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000c28 	.word	0x20000c28
 80011e0:	40012000 	.word	0x40012000
 80011e4:	00800200 	.word	0x00800200

080011e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011ec:	4b17      	ldr	r3, [pc, #92]	; (800124c <MX_SPI1_Init+0x64>)
 80011ee:	4a18      	ldr	r2, [pc, #96]	; (8001250 <MX_SPI1_Init+0x68>)
 80011f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011f2:	4b16      	ldr	r3, [pc, #88]	; (800124c <MX_SPI1_Init+0x64>)
 80011f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011fa:	4b14      	ldr	r3, [pc, #80]	; (800124c <MX_SPI1_Init+0x64>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001200:	4b12      	ldr	r3, [pc, #72]	; (800124c <MX_SPI1_Init+0x64>)
 8001202:	2200      	movs	r2, #0
 8001204:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001206:	4b11      	ldr	r3, [pc, #68]	; (800124c <MX_SPI1_Init+0x64>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800120c:	4b0f      	ldr	r3, [pc, #60]	; (800124c <MX_SPI1_Init+0x64>)
 800120e:	2200      	movs	r2, #0
 8001210:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <MX_SPI1_Init+0x64>)
 8001214:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001218:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800121a:	4b0c      	ldr	r3, [pc, #48]	; (800124c <MX_SPI1_Init+0x64>)
 800121c:	2200      	movs	r2, #0
 800121e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <MX_SPI1_Init+0x64>)
 8001222:	2200      	movs	r2, #0
 8001224:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <MX_SPI1_Init+0x64>)
 8001228:	2200      	movs	r2, #0
 800122a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800122c:	4b07      	ldr	r3, [pc, #28]	; (800124c <MX_SPI1_Init+0x64>)
 800122e:	2200      	movs	r2, #0
 8001230:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <MX_SPI1_Init+0x64>)
 8001234:	220a      	movs	r2, #10
 8001236:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001238:	4804      	ldr	r0, [pc, #16]	; (800124c <MX_SPI1_Init+0x64>)
 800123a:	f003 f92f 	bl	800449c <HAL_SPI_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001244:	f000 fcde 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000cd0 	.word	0x20000cd0
 8001250:	40013000 	.word	0x40013000

08001254 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08a      	sub	sp, #40	; 0x28
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125a:	f107 0320 	add.w	r3, r7, #32
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	611a      	str	r2, [r3, #16]
 8001272:	615a      	str	r2, [r3, #20]
 8001274:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001276:	4b23      	ldr	r3, [pc, #140]	; (8001304 <MX_TIM2_Init+0xb0>)
 8001278:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800127c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800127e:	4b21      	ldr	r3, [pc, #132]	; (8001304 <MX_TIM2_Init+0xb0>)
 8001280:	2200      	movs	r2, #0
 8001282:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001284:	4b1f      	ldr	r3, [pc, #124]	; (8001304 <MX_TIM2_Init+0xb0>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8800;
 800128a:	4b1e      	ldr	r3, [pc, #120]	; (8001304 <MX_TIM2_Init+0xb0>)
 800128c:	f242 2260 	movw	r2, #8800	; 0x2260
 8001290:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001292:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <MX_TIM2_Init+0xb0>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001298:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <MX_TIM2_Init+0xb0>)
 800129a:	2280      	movs	r2, #128	; 0x80
 800129c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800129e:	4819      	ldr	r0, [pc, #100]	; (8001304 <MX_TIM2_Init+0xb0>)
 80012a0:	f003 fee0 	bl	8005064 <HAL_TIM_PWM_Init>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80012aa:	f000 fcab 	bl	8001c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b2:	2300      	movs	r3, #0
 80012b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012b6:	f107 0320 	add.w	r3, r7, #32
 80012ba:	4619      	mov	r1, r3
 80012bc:	4811      	ldr	r0, [pc, #68]	; (8001304 <MX_TIM2_Init+0xb0>)
 80012be:	f004 fbfb 	bl	8005ab8 <HAL_TIMEx_MasterConfigSynchronization>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80012c8:	f000 fc9c 	bl	8001c04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012cc:	2360      	movs	r3, #96	; 0x60
 80012ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4400;
 80012d0:	f241 1330 	movw	r3, #4400	; 0x1130
 80012d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	2208      	movs	r2, #8
 80012e2:	4619      	mov	r1, r3
 80012e4:	4807      	ldr	r0, [pc, #28]	; (8001304 <MX_TIM2_Init+0xb0>)
 80012e6:	f004 f8cb 	bl	8005480 <HAL_TIM_PWM_ConfigChannel>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80012f0:	f000 fc88 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012f4:	4803      	ldr	r0, [pc, #12]	; (8001304 <MX_TIM2_Init+0xb0>)
 80012f6:	f000 fe0b 	bl	8001f10 <HAL_TIM_MspPostInit>

}
 80012fa:	bf00      	nop
 80012fc:	3728      	adds	r7, #40	; 0x28
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000d28 	.word	0x20000d28

08001308 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	; 0x28
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130e:	f107 0320 	add.w	r3, r7, #32
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]
 8001324:	611a      	str	r2, [r3, #16]
 8001326:	615a      	str	r2, [r3, #20]
 8001328:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800132a:	4b22      	ldr	r3, [pc, #136]	; (80013b4 <MX_TIM3_Init+0xac>)
 800132c:	4a22      	ldr	r2, [pc, #136]	; (80013b8 <MX_TIM3_Init+0xb0>)
 800132e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001330:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <MX_TIM3_Init+0xac>)
 8001332:	2200      	movs	r2, #0
 8001334:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	4b1f      	ldr	r3, [pc, #124]	; (80013b4 <MX_TIM3_Init+0xac>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 440;
 800133c:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <MX_TIM3_Init+0xac>)
 800133e:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8001342:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001344:	4b1b      	ldr	r3, [pc, #108]	; (80013b4 <MX_TIM3_Init+0xac>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800134a:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <MX_TIM3_Init+0xac>)
 800134c:	2280      	movs	r2, #128	; 0x80
 800134e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001350:	4818      	ldr	r0, [pc, #96]	; (80013b4 <MX_TIM3_Init+0xac>)
 8001352:	f003 fe87 	bl	8005064 <HAL_TIM_PWM_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800135c:	f000 fc52 	bl	8001c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001364:	2300      	movs	r3, #0
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001368:	f107 0320 	add.w	r3, r7, #32
 800136c:	4619      	mov	r1, r3
 800136e:	4811      	ldr	r0, [pc, #68]	; (80013b4 <MX_TIM3_Init+0xac>)
 8001370:	f004 fba2 	bl	8005ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800137a:	f000 fc43 	bl	8001c04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800137e:	2360      	movs	r3, #96	; 0x60
 8001380:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 220;
 8001382:	23dc      	movs	r3, #220	; 0xdc
 8001384:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	2200      	movs	r2, #0
 8001392:	4619      	mov	r1, r3
 8001394:	4807      	ldr	r0, [pc, #28]	; (80013b4 <MX_TIM3_Init+0xac>)
 8001396:	f004 f873 	bl	8005480 <HAL_TIM_PWM_ConfigChannel>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80013a0:	f000 fc30 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013a4:	4803      	ldr	r0, [pc, #12]	; (80013b4 <MX_TIM3_Init+0xac>)
 80013a6:	f000 fdb3 	bl	8001f10 <HAL_TIM_MspPostInit>

}
 80013aa:	bf00      	nop
 80013ac:	3728      	adds	r7, #40	; 0x28
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000be0 	.word	0x20000be0
 80013b8:	40000400 	.word	0x40000400

080013bc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	; 0x28
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c2:	f107 0320 	add.w	r3, r7, #32
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]
 80013d8:	611a      	str	r2, [r3, #16]
 80013da:	615a      	str	r2, [r3, #20]
 80013dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013de:	4b24      	ldr	r3, [pc, #144]	; (8001470 <MX_TIM5_Init+0xb4>)
 80013e0:	4a24      	ldr	r2, [pc, #144]	; (8001474 <MX_TIM5_Init+0xb8>)
 80013e2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013e4:	4b22      	ldr	r3, [pc, #136]	; (8001470 <MX_TIM5_Init+0xb4>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ea:	4b21      	ldr	r3, [pc, #132]	; (8001470 <MX_TIM5_Init+0xb4>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 168000;
 80013f0:	4b1f      	ldr	r3, [pc, #124]	; (8001470 <MX_TIM5_Init+0xb4>)
 80013f2:	4a21      	ldr	r2, [pc, #132]	; (8001478 <MX_TIM5_Init+0xbc>)
 80013f4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f6:	4b1e      	ldr	r3, [pc, #120]	; (8001470 <MX_TIM5_Init+0xb4>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fc:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <MX_TIM5_Init+0xb4>)
 80013fe:	2200      	movs	r2, #0
 8001400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001402:	481b      	ldr	r0, [pc, #108]	; (8001470 <MX_TIM5_Init+0xb4>)
 8001404:	f003 fc30 	bl	8004c68 <HAL_TIM_OC_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 800140e:	f000 fbf9 	bl	8001c04 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim5, TIM_OPMODE_SINGLE) != HAL_OK)
 8001412:	2108      	movs	r1, #8
 8001414:	4816      	ldr	r0, [pc, #88]	; (8001470 <MX_TIM5_Init+0xb4>)
 8001416:	f003 fe74 	bl	8005102 <HAL_TIM_OnePulse_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001420:	f000 fbf0 	bl	8001c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800142c:	f107 0320 	add.w	r3, r7, #32
 8001430:	4619      	mov	r1, r3
 8001432:	480f      	ldr	r0, [pc, #60]	; (8001470 <MX_TIM5_Init+0xb4>)
 8001434:	f004 fb40 	bl	8005ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM5_Init+0x86>
  {
    Error_Handler();
 800143e:	f000 fbe1 	bl	8001c04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001442:	2310      	movs	r3, #16
 8001444:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 84000;
 8001446:	4b0d      	ldr	r3, [pc, #52]	; (800147c <MX_TIM5_Init+0xc0>)
 8001448:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	2204      	movs	r2, #4
 8001456:	4619      	mov	r1, r3
 8001458:	4805      	ldr	r0, [pc, #20]	; (8001470 <MX_TIM5_Init+0xb4>)
 800145a:	f003 ffb5 	bl	80053c8 <HAL_TIM_OC_ConfigChannel>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 8001464:	f000 fbce 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001468:	bf00      	nop
 800146a:	3728      	adds	r7, #40	; 0x28
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000b98 	.word	0x20000b98
 8001474:	40000c00 	.word	0x40000c00
 8001478:	00029040 	.word	0x00029040
 800147c:	00014820 	.word	0x00014820

08001480 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001484:	4b11      	ldr	r3, [pc, #68]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 8001486:	4a12      	ldr	r2, [pc, #72]	; (80014d0 <MX_USART2_UART_Init+0x50>)
 8001488:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800148a:	4b10      	ldr	r3, [pc, #64]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 800148c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001490:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001492:	4b0e      	ldr	r3, [pc, #56]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001498:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800149e:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014a4:	4b09      	ldr	r3, [pc, #36]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 80014a6:	220c      	movs	r2, #12
 80014a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014aa:	4b08      	ldr	r3, [pc, #32]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014b6:	4805      	ldr	r0, [pc, #20]	; (80014cc <MX_USART2_UART_Init+0x4c>)
 80014b8:	f004 fb80 	bl	8005bbc <HAL_UART_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014c2:	f000 fb9f 	bl	8001c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000d70 	.word	0x20000d70
 80014d0:	40004400 	.word	0x40004400

080014d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <MX_DMA_Init+0x4c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a0f      	ldr	r2, [pc, #60]	; (8001520 <MX_DMA_Init+0x4c>)
 80014e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <MX_DMA_Init+0x4c>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	2100      	movs	r1, #0
 80014fa:	2038      	movs	r0, #56	; 0x38
 80014fc:	f001 fdfd 	bl	80030fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001500:	2038      	movs	r0, #56	; 0x38
 8001502:	f001 fe16 	bl	8003132 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2100      	movs	r1, #0
 800150a:	203b      	movs	r0, #59	; 0x3b
 800150c:	f001 fdf5 	bl	80030fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001510:	203b      	movs	r0, #59	; 0x3b
 8001512:	f001 fe0e 	bl	8003132 <HAL_NVIC_EnableIRQ>

}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40023800 	.word	0x40023800

08001524 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08a      	sub	sp, #40	; 0x28
 8001528:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
 8001538:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	4b45      	ldr	r3, [pc, #276]	; (8001654 <MX_GPIO_Init+0x130>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a44      	ldr	r2, [pc, #272]	; (8001654 <MX_GPIO_Init+0x130>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b42      	ldr	r3, [pc, #264]	; (8001654 <MX_GPIO_Init+0x130>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	4b3e      	ldr	r3, [pc, #248]	; (8001654 <MX_GPIO_Init+0x130>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	4a3d      	ldr	r2, [pc, #244]	; (8001654 <MX_GPIO_Init+0x130>)
 8001560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001564:	6313      	str	r3, [r2, #48]	; 0x30
 8001566:	4b3b      	ldr	r3, [pc, #236]	; (8001654 <MX_GPIO_Init+0x130>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	4b37      	ldr	r3, [pc, #220]	; (8001654 <MX_GPIO_Init+0x130>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a36      	ldr	r2, [pc, #216]	; (8001654 <MX_GPIO_Init+0x130>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b34      	ldr	r3, [pc, #208]	; (8001654 <MX_GPIO_Init+0x130>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	4b30      	ldr	r3, [pc, #192]	; (8001654 <MX_GPIO_Init+0x130>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a2f      	ldr	r2, [pc, #188]	; (8001654 <MX_GPIO_Init+0x130>)
 8001598:	f043 0302 	orr.w	r3, r3, #2
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b2d      	ldr	r3, [pc, #180]	; (8001654 <MX_GPIO_Init+0x130>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2180      	movs	r1, #128	; 0x80
 80015ae:	482a      	ldr	r0, [pc, #168]	; (8001658 <MX_GPIO_Init+0x134>)
 80015b0:	f002 face 	bl	8003b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 80015b4:	2201      	movs	r2, #1
 80015b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015ba:	4828      	ldr	r0, [pc, #160]	; (800165c <MX_GPIO_Init+0x138>)
 80015bc:	f002 fac8 	bl	8003b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80015c0:	2201      	movs	r2, #1
 80015c2:	2140      	movs	r1, #64	; 0x40
 80015c4:	4826      	ldr	r0, [pc, #152]	; (8001660 <MX_GPIO_Init+0x13c>)
 80015c6:	f002 fac3 	bl	8003b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015d0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	481d      	ldr	r0, [pc, #116]	; (8001658 <MX_GPIO_Init+0x134>)
 80015e2:	f002 f931 	bl	8003848 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	4816      	ldr	r0, [pc, #88]	; (8001658 <MX_GPIO_Init+0x134>)
 80015fe:	f002 f923 	bl	8003848 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RESET_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin;
 8001602:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RESET_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4810      	ldr	r0, [pc, #64]	; (800165c <MX_GPIO_Init+0x138>)
 800161c:	f002 f914 	bl	8003848 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001620:	2340      	movs	r3, #64	; 0x40
 8001622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001624:	2301      	movs	r3, #1
 8001626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4619      	mov	r1, r3
 8001636:	480a      	ldr	r0, [pc, #40]	; (8001660 <MX_GPIO_Init+0x13c>)
 8001638:	f002 f906 	bl	8003848 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	2100      	movs	r1, #0
 8001640:	2028      	movs	r0, #40	; 0x28
 8001642:	f001 fd5a 	bl	80030fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001646:	2028      	movs	r0, #40	; 0x28
 8001648:	f001 fd73 	bl	8003132 <HAL_NVIC_EnableIRQ>

}
 800164c:	bf00      	nop
 800164e:	3728      	adds	r7, #40	; 0x28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40023800 	.word	0x40023800
 8001658:	40020800 	.word	0x40020800
 800165c:	40020000 	.word	0x40020000
 8001660:	40020400 	.word	0x40020400

08001664 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	e009      	b.n	800168a <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	1c5a      	adds	r2, r3, #1
 800167a:	60ba      	str	r2, [r7, #8]
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fc66 	bl	8000f50 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	3301      	adds	r3, #1
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	429a      	cmp	r2, r3
 8001690:	dbf1      	blt.n	8001676 <_write+0x12>
  }
  return len;
 8001692:	687b      	ldr	r3, [r7, #4]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	0000      	movs	r0, r0
	...

080016a0 <drawGraph>:
	  LCD_CS_SET;
}
#endif

void drawGraph(float *data, int32_t len, float dt)
{
 80016a0:	b5b0      	push	{r4, r5, r7, lr}
 80016a2:	b0b0      	sub	sp, #192	; 0xc0
 80016a4:	af02      	add	r7, sp, #8
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	ed87 0a01 	vstr	s0, [r7, #4]
	int32_t px, py, old_px, old_py;
	int8_t div_info[128];
	uint16_t color_idx;


	LCD_Clear2(1);
 80016ae:	2001      	movs	r0, #1
 80016b0:	f004 ff72 	bl	8006598 <LCD_Clear2>

	// Draw graph area window
	//POINT_COLOR = WHITE;
	color_idx = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae

	LCD_DrawLine2(ORIGIN_PX, ORIGIN_PY - MAX_RANGE_PY , ORIGIN_PX, ORIGIN_PY, color_idx);
 80016ba:	4b81      	ldr	r3, [pc, #516]	; (80018c0 <drawGraph+0x220>)
 80016bc:	885b      	ldrh	r3, [r3, #2]
 80016be:	3be6      	subs	r3, #230	; 0xe6
 80016c0:	b299      	uxth	r1, r3
 80016c2:	4b7f      	ldr	r3, [pc, #508]	; (80018c0 <drawGraph+0x220>)
 80016c4:	885b      	ldrh	r3, [r3, #2]
 80016c6:	3b1e      	subs	r3, #30
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	4613      	mov	r3, r2
 80016d2:	221e      	movs	r2, #30
 80016d4:	201e      	movs	r0, #30
 80016d6:	f004 ff71 	bl	80065bc <LCD_DrawLine2>
	LCD_DrawLine2(ORIGIN_PX + MAX_RANGE_PX, ORIGIN_PY - MAX_RANGE_PY , ORIGIN_PX + MAX_RANGE_PX, ORIGIN_PY, color_idx);
 80016da:	4b79      	ldr	r3, [pc, #484]	; (80018c0 <drawGraph+0x220>)
 80016dc:	885b      	ldrh	r3, [r3, #2]
 80016de:	3be6      	subs	r3, #230	; 0xe6
 80016e0:	b299      	uxth	r1, r3
 80016e2:	4b77      	ldr	r3, [pc, #476]	; (80018c0 <drawGraph+0x220>)
 80016e4:	885b      	ldrh	r3, [r3, #2]
 80016e6:	3b1e      	subs	r3, #30
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	4613      	mov	r3, r2
 80016f2:	f44f 729b 	mov.w	r2, #310	; 0x136
 80016f6:	f44f 709b 	mov.w	r0, #310	; 0x136
 80016fa:	f004 ff5f 	bl	80065bc <LCD_DrawLine2>
	LCD_DrawLine2(ORIGIN_PX, ORIGIN_PY - MAX_RANGE_PY , ORIGIN_PX + MAX_RANGE_PX, ORIGIN_PY - MAX_RANGE_PY, color_idx);
 80016fe:	4b70      	ldr	r3, [pc, #448]	; (80018c0 <drawGraph+0x220>)
 8001700:	885b      	ldrh	r3, [r3, #2]
 8001702:	3be6      	subs	r3, #230	; 0xe6
 8001704:	b299      	uxth	r1, r3
 8001706:	4b6e      	ldr	r3, [pc, #440]	; (80018c0 <drawGraph+0x220>)
 8001708:	885b      	ldrh	r3, [r3, #2]
 800170a:	3be6      	subs	r3, #230	; 0xe6
 800170c:	b29a      	uxth	r2, r3
 800170e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	4613      	mov	r3, r2
 8001716:	f44f 729b 	mov.w	r2, #310	; 0x136
 800171a:	201e      	movs	r0, #30
 800171c:	f004 ff4e 	bl	80065bc <LCD_DrawLine2>
	LCD_DrawLine2(ORIGIN_PX, ORIGIN_PY , ORIGIN_PX + MAX_RANGE_PX, ORIGIN_PY, color_idx);
 8001720:	4b67      	ldr	r3, [pc, #412]	; (80018c0 <drawGraph+0x220>)
 8001722:	885b      	ldrh	r3, [r3, #2]
 8001724:	3b1e      	subs	r3, #30
 8001726:	b299      	uxth	r1, r3
 8001728:	4b65      	ldr	r3, [pc, #404]	; (80018c0 <drawGraph+0x220>)
 800172a:	885b      	ldrh	r3, [r3, #2]
 800172c:	3b1e      	subs	r3, #30
 800172e:	b29a      	uxth	r2, r3
 8001730:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8001734:	9300      	str	r3, [sp, #0]
 8001736:	4613      	mov	r3, r2
 8001738:	f44f 729b 	mov.w	r2, #310	; 0x136
 800173c:	201e      	movs	r0, #30
 800173e:	f004 ff3d 	bl	80065bc <LCD_DrawLine2>


	// Draw gridline
	//POINT_COLOR = GRAYBLUE;
	color_idx = 16;
 8001742:	2310      	movs	r3, #16
 8001744:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae

	for(int i=1; i<10; i++){
 8001748:	2301      	movs	r3, #1
 800174a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800174e:	e029      	b.n	80017a4 <drawGraph+0x104>
		LCD_DrawLine2(ORIGIN_PX, ORIGIN_PY - MAX_RANGE_PY + DIV_PY * i, ORIGIN_PX + MAX_RANGE_PX, ORIGIN_PY - MAX_RANGE_PY + DIV_PY * i, color_idx);
 8001750:	4b5b      	ldr	r3, [pc, #364]	; (80018c0 <drawGraph+0x220>)
 8001752:	885a      	ldrh	r2, [r3, #2]
 8001754:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001758:	b29b      	uxth	r3, r3
 800175a:	4619      	mov	r1, r3
 800175c:	0089      	lsls	r1, r1, #2
 800175e:	440b      	add	r3, r1
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	b29b      	uxth	r3, r3
 8001764:	4413      	add	r3, r2
 8001766:	b29b      	uxth	r3, r3
 8001768:	3be6      	subs	r3, #230	; 0xe6
 800176a:	b299      	uxth	r1, r3
 800176c:	4b54      	ldr	r3, [pc, #336]	; (80018c0 <drawGraph+0x220>)
 800176e:	885a      	ldrh	r2, [r3, #2]
 8001770:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001774:	b29b      	uxth	r3, r3
 8001776:	4618      	mov	r0, r3
 8001778:	0080      	lsls	r0, r0, #2
 800177a:	4403      	add	r3, r0
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	b29b      	uxth	r3, r3
 8001780:	4413      	add	r3, r2
 8001782:	b29b      	uxth	r3, r3
 8001784:	3be6      	subs	r3, #230	; 0xe6
 8001786:	b29a      	uxth	r2, r3
 8001788:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	4613      	mov	r3, r2
 8001790:	f44f 729b 	mov.w	r2, #310	; 0x136
 8001794:	201e      	movs	r0, #30
 8001796:	f004 ff11 	bl	80065bc <LCD_DrawLine2>
	for(int i=1; i<10; i++){
 800179a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800179e:	3301      	adds	r3, #1
 80017a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80017a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80017a8:	2b09      	cmp	r3, #9
 80017aa:	ddd1      	ble.n	8001750 <drawGraph+0xb0>
	}

	for(int i=1; i<14; i++){
 80017ac:	2301      	movs	r3, #1
 80017ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80017b2:	e026      	b.n	8001802 <drawGraph+0x162>
		LCD_DrawLine2(ORIGIN_PX + DIV_PX * i, ORIGIN_PY - MAX_RANGE_PY , ORIGIN_PX + DIV_PX * i, ORIGIN_PY, color_idx);
 80017b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	461a      	mov	r2, r3
 80017bc:	0092      	lsls	r2, r2, #2
 80017be:	4413      	add	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	331e      	adds	r3, #30
 80017c6:	b298      	uxth	r0, r3
 80017c8:	4b3d      	ldr	r3, [pc, #244]	; (80018c0 <drawGraph+0x220>)
 80017ca:	885b      	ldrh	r3, [r3, #2]
 80017cc:	3be6      	subs	r3, #230	; 0xe6
 80017ce:	b299      	uxth	r1, r3
 80017d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	461a      	mov	r2, r3
 80017d8:	0092      	lsls	r2, r2, #2
 80017da:	4413      	add	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	b29b      	uxth	r3, r3
 80017e0:	331e      	adds	r3, #30
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	4b36      	ldr	r3, [pc, #216]	; (80018c0 <drawGraph+0x220>)
 80017e6:	885b      	ldrh	r3, [r3, #2]
 80017e8:	3b1e      	subs	r3, #30
 80017ea:	b29c      	uxth	r4, r3
 80017ec:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	4623      	mov	r3, r4
 80017f4:	f004 fee2 	bl	80065bc <LCD_DrawLine2>
	for(int i=1; i<14; i++){
 80017f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80017fc:	3301      	adds	r3, #1
 80017fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001802:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001806:	2b0d      	cmp	r3, #13
 8001808:	ddd4      	ble.n	80017b4 <drawGraph+0x114>
	}


	sprintf(div_info,"%0.2f V/div   %0.2f ms/div", DIV_VOLT, DIV_TIME);
 800180a:	f107 0010 	add.w	r0, r7, #16
 800180e:	a32a      	add	r3, pc, #168	; (adr r3, 80018b8 <drawGraph+0x218>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	e9cd 2300 	strd	r2, r3, [sp]
 8001818:	f04f 0200 	mov.w	r2, #0
 800181c:	4b29      	ldr	r3, [pc, #164]	; (80018c4 <drawGraph+0x224>)
 800181e:	492a      	ldr	r1, [pc, #168]	; (80018c8 <drawGraph+0x228>)
 8001820:	f005 fcec 	bl	80071fc <siprintf>
	//Gui_StrCenter(30, 220, WHITE, BLACK, div_info, 16, 1);

	if(len > 0){
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	2b00      	cmp	r3, #0
 8001828:	f340 80cf 	ble.w	80019ca <drawGraph+0x32a>
		// Draw data point
		//POINT_COLOR = YELLOW;
		color_idx = 10;
 800182c:	230a      	movs	r3, #10
 800182e:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae

		axis_px = PX_PER_TIME * dt * 0;
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7fe fe90 	bl	8000558 <__aeabi_f2d>
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	4b23      	ldr	r3, [pc, #140]	; (80018cc <drawGraph+0x22c>)
 800183e:	f7fe fee3 	bl	8000608 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	f7fe fed9 	bl	8000608 <__aeabi_dmul>
 8001856:	4602      	mov	r2, r0
 8001858:	460b      	mov	r3, r1
 800185a:	4610      	mov	r0, r2
 800185c:	4619      	mov	r1, r3
 800185e:	f7ff f983 	bl	8000b68 <__aeabi_d2iz>
 8001862:	4603      	mov	r3, r0
 8001864:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		axis_py = PY_PER_VOLT * data[0];
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4618      	mov	r0, r3
 800186e:	f7fe fe73 	bl	8000558 <__aeabi_f2d>
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	4b16      	ldr	r3, [pc, #88]	; (80018d0 <drawGraph+0x230>)
 8001878:	f7fe fec6 	bl	8000608 <__aeabi_dmul>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f970 	bl	8000b68 <__aeabi_d2iz>
 8001888:	4603      	mov	r3, r0
 800188a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		old_px = ORIGIN_PX + axis_px;
 800188e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001892:	331e      	adds	r3, #30
 8001894:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		old_py = ZERO_V_PY - axis_py;
 8001898:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <drawGraph+0x220>)
 800189a:	885b      	ldrh	r3, [r3, #2]
 800189c:	f1a3 025a 	sub.w	r2, r3, #90	; 0x5a
 80018a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		for(int i=1; i<len; i++){
 80018aa:	2301      	movs	r3, #1
 80018ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80018b0:	e086      	b.n	80019c0 <drawGraph+0x320>
 80018b2:	bf00      	nop
 80018b4:	f3af 8000 	nop.w
 80018b8:	9999999a 	.word	0x9999999a
 80018bc:	3fb99999 	.word	0x3fb99999
 80018c0:	20000e18 	.word	0x20000e18
 80018c4:	3fe00000 	.word	0x3fe00000
 80018c8:	08009670 	.word	0x08009670
 80018cc:	40690000 	.word	0x40690000
 80018d0:	40440000 	.word	0x40440000
			axis_px = PX_PER_TIME * dt * i;
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7fe fe3f 	bl	8000558 <__aeabi_f2d>
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	4b57      	ldr	r3, [pc, #348]	; (8001a3c <drawGraph+0x39c>)
 80018e0:	f7fe fe92 	bl	8000608 <__aeabi_dmul>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4614      	mov	r4, r2
 80018ea:	461d      	mov	r5, r3
 80018ec:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80018f0:	f7fe fe20 	bl	8000534 <__aeabi_i2d>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4620      	mov	r0, r4
 80018fa:	4629      	mov	r1, r5
 80018fc:	f7fe fe84 	bl	8000608 <__aeabi_dmul>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f92e 	bl	8000b68 <__aeabi_d2iz>
 800190c:	4603      	mov	r3, r0
 800190e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			axis_py = PY_PER_VOLT * data[i];
 8001912:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	4413      	add	r3, r2
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fe1a 	bl	8000558 <__aeabi_f2d>
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	4b45      	ldr	r3, [pc, #276]	; (8001a40 <drawGraph+0x3a0>)
 800192a:	f7fe fe6d 	bl	8000608 <__aeabi_dmul>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4610      	mov	r0, r2
 8001934:	4619      	mov	r1, r3
 8001936:	f7ff f917 	bl	8000b68 <__aeabi_d2iz>
 800193a:	4603      	mov	r3, r0
 800193c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			px = ORIGIN_PX + axis_px;
 8001940:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001944:	331e      	adds	r3, #30
 8001946:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			py = ZERO_V_PY - axis_py;
 800194a:	4b3e      	ldr	r3, [pc, #248]	; (8001a44 <drawGraph+0x3a4>)
 800194c:	885b      	ldrh	r3, [r3, #2]
 800194e:	f1a3 025a 	sub.w	r2, r3, #90	; 0x5a
 8001952:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			if((px <= ORIGIN_PX + MAX_RANGE_PX) && (ORIGIN_PY - MAX_RANGE_PY <= py) && (py <= ORIGIN_PY)){
 800195c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001960:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8001964:	dc27      	bgt.n	80019b6 <drawGraph+0x316>
 8001966:	4b37      	ldr	r3, [pc, #220]	; (8001a44 <drawGraph+0x3a4>)
 8001968:	885b      	ldrh	r3, [r3, #2]
 800196a:	3be6      	subs	r3, #230	; 0xe6
 800196c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001970:	429a      	cmp	r2, r3
 8001972:	db20      	blt.n	80019b6 <drawGraph+0x316>
 8001974:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <drawGraph+0x3a4>)
 8001976:	885b      	ldrh	r3, [r3, #2]
 8001978:	3b1d      	subs	r3, #29
 800197a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800197e:	429a      	cmp	r2, r3
 8001980:	da19      	bge.n	80019b6 <drawGraph+0x316>
				//LCD_DrawPoint(px_x, px_y);
				LCD_DrawLine2(old_px, old_py , px, py, color_idx);
 8001982:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001986:	b298      	uxth	r0, r3
 8001988:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800198c:	b299      	uxth	r1, r3
 800198e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001992:	b29a      	uxth	r2, r3
 8001994:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001998:	b29c      	uxth	r4, r3
 800199a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	4623      	mov	r3, r4
 80019a2:	f004 fe0b 	bl	80065bc <LCD_DrawLine2>
				old_px = px;
 80019a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80019aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				old_py = py;
 80019ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for(int i=1; i<len; i++){
 80019b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80019ba:	3301      	adds	r3, #1
 80019bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80019c0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	db84      	blt.n	80018d4 <drawGraph+0x234>
	else{
		//Gui_StrCenter(30, 120, BLACK, YELLOW, "Running", 16, 1);
	}

	// Draw 0V marker
	LCD_DrawLine2(ORIGIN_PX, ZERO_V_PY, ORIGIN_PX - 8, ZERO_V_PY - 4, color_idx);
 80019ca:	4b1e      	ldr	r3, [pc, #120]	; (8001a44 <drawGraph+0x3a4>)
 80019cc:	885b      	ldrh	r3, [r3, #2]
 80019ce:	3b5a      	subs	r3, #90	; 0x5a
 80019d0:	b299      	uxth	r1, r3
 80019d2:	4b1c      	ldr	r3, [pc, #112]	; (8001a44 <drawGraph+0x3a4>)
 80019d4:	885b      	ldrh	r3, [r3, #2]
 80019d6:	3b5e      	subs	r3, #94	; 0x5e
 80019d8:	b29a      	uxth	r2, r3
 80019da:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	4613      	mov	r3, r2
 80019e2:	2216      	movs	r2, #22
 80019e4:	201e      	movs	r0, #30
 80019e6:	f004 fde9 	bl	80065bc <LCD_DrawLine2>
	LCD_DrawLine2(ORIGIN_PX - 8, ZERO_V_PY - 4, ORIGIN_PX - 8, ZERO_V_PY + 4, color_idx);
 80019ea:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <drawGraph+0x3a4>)
 80019ec:	885b      	ldrh	r3, [r3, #2]
 80019ee:	3b5e      	subs	r3, #94	; 0x5e
 80019f0:	b299      	uxth	r1, r3
 80019f2:	4b14      	ldr	r3, [pc, #80]	; (8001a44 <drawGraph+0x3a4>)
 80019f4:	885b      	ldrh	r3, [r3, #2]
 80019f6:	3b56      	subs	r3, #86	; 0x56
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	4613      	mov	r3, r2
 8001a02:	2216      	movs	r2, #22
 8001a04:	2016      	movs	r0, #22
 8001a06:	f004 fdd9 	bl	80065bc <LCD_DrawLine2>
	LCD_DrawLine2(ORIGIN_PX - 8, ZERO_V_PY + 4, ORIGIN_PX, ZERO_V_PY, color_idx);
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <drawGraph+0x3a4>)
 8001a0c:	885b      	ldrh	r3, [r3, #2]
 8001a0e:	3b56      	subs	r3, #86	; 0x56
 8001a10:	b299      	uxth	r1, r3
 8001a12:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <drawGraph+0x3a4>)
 8001a14:	885b      	ldrh	r3, [r3, #2]
 8001a16:	3b5a      	subs	r3, #90	; 0x5a
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	4613      	mov	r3, r2
 8001a22:	221e      	movs	r2, #30
 8001a24:	2016      	movs	r0, #22
 8001a26:	f004 fdc9 	bl	80065bc <LCD_DrawLine2>

	LCD_SendBuffer(&hspi1, &hdma_spi1_tx, &htim3);
 8001a2a:	4a07      	ldr	r2, [pc, #28]	; (8001a48 <drawGraph+0x3a8>)
 8001a2c:	4907      	ldr	r1, [pc, #28]	; (8001a4c <drawGraph+0x3ac>)
 8001a2e:	4808      	ldr	r0, [pc, #32]	; (8001a50 <drawGraph+0x3b0>)
 8001a30:	f004 fe68 	bl	8006704 <LCD_SendBuffer>

}
 8001a34:	bf00      	nop
 8001a36:	37b8      	adds	r7, #184	; 0xb8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a3c:	40690000 	.word	0x40690000
 8001a40:	40440000 	.word	0x40440000
 8001a44:	20000e18 	.word	0x20000e18
 8001a48:	20000be0 	.word	0x20000be0
 8001a4c:	20000db4 	.word	0x20000db4
 8001a50:	20000cd0 	.word	0x20000cd0
 8001a54:	00000000 	.word	0x00000000

08001a58 <showAdcData>:

void showAdcData(uint32_t ndtr, uint32_t offset)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	int32_t start, end, idx;

	start = ADC_BUF_SIZE - ndtr - offset;
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	4413      	add	r3, r2
 8001a68:	f5c3 7396 	rsb	r3, r3, #300	; 0x12c
 8001a6c:	617b      	str	r3, [r7, #20]

	if(start < 0){
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	da03      	bge.n	8001a7c <showAdcData+0x24>
		start = ADC_BUF_SIZE + start;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8001a7a:	617b      	str	r3, [r7, #20]
	}

	end = start + SHOW_SIZE;
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	33fa      	adds	r3, #250	; 0xfa
 8001a80:	60bb      	str	r3, [r7, #8]

	if(end >= ADC_BUF_SIZE){
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001a88:	db03      	blt.n	8001a92 <showAdcData+0x3a>
		end = end - ADC_BUF_SIZE;
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001a90:	60bb      	str	r3, [r7, #8]
	}


	for(int i=0; i<SHOW_SIZE; i++){
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	e02f      	b.n	8001af8 <showAdcData+0xa0>
		idx = start + i;
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
		if(idx >= ADC_BUF_SIZE){
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001aa6:	db03      	blt.n	8001ab0 <showAdcData+0x58>
			idx = idx - ADC_BUF_SIZE;
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001aae:	613b      	str	r3, [r7, #16]
		}

		adc_phy[i] = adc_dr_dma[idx] * 3.3 / 4096;
 8001ab0:	4a1b      	ldr	r2, [pc, #108]	; (8001b20 <showAdcData+0xc8>)
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7fe fd2b 	bl	8000514 <__aeabi_ui2d>
 8001abe:	a316      	add	r3, pc, #88	; (adr r3, 8001b18 <showAdcData+0xc0>)
 8001ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac4:	f7fe fda0 	bl	8000608 <__aeabi_dmul>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4610      	mov	r0, r2
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	4b13      	ldr	r3, [pc, #76]	; (8001b24 <showAdcData+0xcc>)
 8001ad6:	f7fe fec1 	bl	800085c <__aeabi_ddiv>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4610      	mov	r0, r2
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	f7ff f869 	bl	8000bb8 <__aeabi_d2f>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	490f      	ldr	r1, [pc, #60]	; (8001b28 <showAdcData+0xd0>)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	440b      	add	r3, r1
 8001af0:	601a      	str	r2, [r3, #0]
	for(int i=0; i<SHOW_SIZE; i++){
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	3301      	adds	r3, #1
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2bf9      	cmp	r3, #249	; 0xf9
 8001afc:	ddcc      	ble.n	8001a98 <showAdcData+0x40>
	}
	drawGraph(adc_phy, SHOW_SIZE, 0.005);
 8001afe:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8001b2c <showAdcData+0xd4>
 8001b02:	21fa      	movs	r1, #250	; 0xfa
 8001b04:	4808      	ldr	r0, [pc, #32]	; (8001b28 <showAdcData+0xd0>)
 8001b06:	f7ff fdcb 	bl	80016a0 <drawGraph>
}
 8001b0a:	bf00      	nop
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	f3af 8000 	nop.w
 8001b18:	66666666 	.word	0x66666666
 8001b1c:	400a6666 	.word	0x400a6666
 8001b20:	20000224 	.word	0x20000224
 8001b24:	40b00000 	.word	0x40b00000
 8001b28:	200006d4 	.word	0x200006d4
 8001b2c:	3ba3d70a 	.word	0x3ba3d70a

08001b30 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	80fb      	strh	r3, [r7, #6]
	printf("B1 pin is pushed (main.c)\n");
 8001b3a:	480d      	ldr	r0, [pc, #52]	; (8001b70 <HAL_GPIO_EXTI_Callback+0x40>)
 8001b3c:	f005 fb56 	bl	80071ec <puts>

	/* Set AWDEN bits */
	hadc1.Instance->CR1 |=  ADC_CR1_AWDIE;
 8001b40:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <HAL_GPIO_EXTI_Callback+0x44>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <HAL_GPIO_EXTI_Callback+0x44>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b4e:	605a      	str	r2, [r3, #4]

	/* Start timer for ADC trigger */
	htim3.Instance->CR1 |= TIM_CR1_CEN;
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <HAL_GPIO_EXTI_Callback+0x48>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <HAL_GPIO_EXTI_Callback+0x48>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f042 0201 	orr.w	r2, r2, #1
 8001b5e:	601a      	str	r2, [r3, #0]

	g_is_trig_stop = FALSE;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]

}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	0800968c 	.word	0x0800968c
 8001b74:	20000c28 	.word	0x20000c28
 8001b78:	20000be0 	.word	0x20000be0
 8001b7c:	20000b88 	.word	0x20000b88

08001b80 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	trig_ndtr = hdma_adc1.Instance->NDTR;
 8001b88:	4b0e      	ldr	r3, [pc, #56]	; (8001bc4 <HAL_ADC_LevelOutOfWindowCallback+0x44>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <HAL_ADC_LevelOutOfWindowCallback+0x48>)
 8001b92:	601a      	str	r2, [r3, #0]

	// 1ms(200)????????
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_2);
 8001b94:	2104      	movs	r1, #4
 8001b96:	480d      	ldr	r0, [pc, #52]	; (8001bcc <HAL_ADC_LevelOutOfWindowCallback+0x4c>)
 8001b98:	f003 f966 	bl	8004e68 <HAL_TIM_OC_Start_IT>
	htim5.Instance->CR1 |= TIM_CR1_CEN;
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <HAL_ADC_LevelOutOfWindowCallback+0x4c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <HAL_ADC_LevelOutOfWindowCallback+0x4c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f042 0201 	orr.w	r2, r2, #1
 8001baa:	601a      	str	r2, [r3, #0]

	/* Clear AWDEN bits */
	hadc->Instance->CR1 &=  ~(ADC_CR1_AWDIE);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bba:	605a      	str	r2, [r3, #4]

	//printf("Analog Watchdog (main.c)\n");
	//printf("DMA NDT: %d\n", hdma_adc1.Instance->NDTR);

}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000c70 	.word	0x20000c70
 8001bc8:	20000b84 	.word	0x20000b84
 8001bcc:	20000b98 	.word	0x20000b98

08001bd0 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
	htim3.Instance->CR1 &= ~(TIM_CR1_CEN);
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <HAL_TIM_OC_DelayElapsedCallback+0x2c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <HAL_TIM_OC_DelayElapsedCallback+0x2c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f022 0201 	bic.w	r2, r2, #1
 8001be6:	601a      	str	r2, [r3, #0]
	g_is_trig_stop = TRUE;
 8001be8:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <HAL_TIM_OC_DelayElapsedCallback+0x30>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]
	for(int i=0; i<ADC_BUF_SIZE; i++){
		adc_phy[i] = adc_dr_dma[i] * 3.3 / 4096;
	}
	drawGraph(adc_phy, ADC_BUF_SIZE, 0.005);
#endif
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	20000be0 	.word	0x20000be0
 8001c00:	20000b88 	.word	0x20000b88

08001c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c08:	b672      	cpsid	i
}
 8001c0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c0c:	e7fe      	b.n	8001c0c <Error_Handler+0x8>
	...

08001c10 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	607b      	str	r3, [r7, #4]
 8001c1a:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <HAL_MspInit+0x4c>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1e:	4a0f      	ldr	r2, [pc, #60]	; (8001c5c <HAL_MspInit+0x4c>)
 8001c20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c24:	6453      	str	r3, [r2, #68]	; 0x44
 8001c26:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <HAL_MspInit+0x4c>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c2e:	607b      	str	r3, [r7, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	603b      	str	r3, [r7, #0]
 8001c36:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <HAL_MspInit+0x4c>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	4a08      	ldr	r2, [pc, #32]	; (8001c5c <HAL_MspInit+0x4c>)
 8001c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c40:	6413      	str	r3, [r2, #64]	; 0x40
 8001c42:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <HAL_MspInit+0x4c>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4a:	603b      	str	r3, [r7, #0]
 8001c4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c4e:	2007      	movs	r0, #7
 8001c50:	f001 fa48 	bl	80030e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c54:	bf00      	nop
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40023800 	.word	0x40023800

08001c60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08a      	sub	sp, #40	; 0x28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a33      	ldr	r2, [pc, #204]	; (8001d4c <HAL_ADC_MspInit+0xec>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d160      	bne.n	8001d44 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b32      	ldr	r3, [pc, #200]	; (8001d50 <HAL_ADC_MspInit+0xf0>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	4a31      	ldr	r2, [pc, #196]	; (8001d50 <HAL_ADC_MspInit+0xf0>)
 8001c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c90:	6453      	str	r3, [r2, #68]	; 0x44
 8001c92:	4b2f      	ldr	r3, [pc, #188]	; (8001d50 <HAL_ADC_MspInit+0xf0>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b2b      	ldr	r3, [pc, #172]	; (8001d50 <HAL_ADC_MspInit+0xf0>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	4a2a      	ldr	r2, [pc, #168]	; (8001d50 <HAL_ADC_MspInit+0xf0>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6313      	str	r3, [r2, #48]	; 0x30
 8001cae:	4b28      	ldr	r3, [pc, #160]	; (8001d50 <HAL_ADC_MspInit+0xf0>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc6:	f107 0314 	add.w	r3, r7, #20
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4821      	ldr	r0, [pc, #132]	; (8001d54 <HAL_ADC_MspInit+0xf4>)
 8001cce:	f001 fdbb 	bl	8003848 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001cd2:	4b21      	ldr	r3, [pc, #132]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001cd4:	4a21      	ldr	r2, [pc, #132]	; (8001d5c <HAL_ADC_MspInit+0xfc>)
 8001cd6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001cd8:	4b1f      	ldr	r3, [pc, #124]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cde:	4b1e      	ldr	r3, [pc, #120]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ce4:	4b1c      	ldr	r3, [pc, #112]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cea:	4b1b      	ldr	r3, [pc, #108]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001cec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cf0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cf2:	4b19      	ldr	r3, [pc, #100]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001cf4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cf8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cfa:	4b17      	ldr	r3, [pc, #92]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001cfc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d00:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d02:	4b15      	ldr	r3, [pc, #84]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001d04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d08:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001d0a:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001d0c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d10:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d12:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d18:	480f      	ldr	r0, [pc, #60]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001d1a:	f001 fa25 	bl	8003168 <HAL_DMA_Init>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001d24:	f7ff ff6e 	bl	8001c04 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a0b      	ldr	r2, [pc, #44]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001d2c:	639a      	str	r2, [r3, #56]	; 0x38
 8001d2e:	4a0a      	ldr	r2, [pc, #40]	; (8001d58 <HAL_ADC_MspInit+0xf8>)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001d34:	2200      	movs	r2, #0
 8001d36:	2100      	movs	r1, #0
 8001d38:	2012      	movs	r0, #18
 8001d3a:	f001 f9de 	bl	80030fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001d3e:	2012      	movs	r0, #18
 8001d40:	f001 f9f7 	bl	8003132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d44:	bf00      	nop
 8001d46:	3728      	adds	r7, #40	; 0x28
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40012000 	.word	0x40012000
 8001d50:	40023800 	.word	0x40023800
 8001d54:	40020000 	.word	0x40020000
 8001d58:	20000c70 	.word	0x20000c70
 8001d5c:	40026410 	.word	0x40026410

08001d60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	; 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a30      	ldr	r2, [pc, #192]	; (8001e40 <HAL_SPI_MspInit+0xe0>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d15a      	bne.n	8001e38 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	4b2f      	ldr	r3, [pc, #188]	; (8001e44 <HAL_SPI_MspInit+0xe4>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	4a2e      	ldr	r2, [pc, #184]	; (8001e44 <HAL_SPI_MspInit+0xe4>)
 8001d8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d90:	6453      	str	r3, [r2, #68]	; 0x44
 8001d92:	4b2c      	ldr	r3, [pc, #176]	; (8001e44 <HAL_SPI_MspInit+0xe4>)
 8001d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <HAL_SPI_MspInit+0xe4>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a27      	ldr	r2, [pc, #156]	; (8001e44 <HAL_SPI_MspInit+0xe4>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <HAL_SPI_MspInit+0xe4>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001dba:	23e0      	movs	r3, #224	; 0xe0
 8001dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dca:	2305      	movs	r3, #5
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	481c      	ldr	r0, [pc, #112]	; (8001e48 <HAL_SPI_MspInit+0xe8>)
 8001dd6:	f001 fd37 	bl	8003848 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001dda:	4b1c      	ldr	r3, [pc, #112]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001ddc:	4a1c      	ldr	r2, [pc, #112]	; (8001e50 <HAL_SPI_MspInit+0xf0>)
 8001dde:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001de0:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001de2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001de6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001de8:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001dea:	2240      	movs	r2, #64	; 0x40
 8001dec:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dee:	4b17      	ldr	r3, [pc, #92]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001df4:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001df6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dfa:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dfc:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001e08:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001e10:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e14:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e16:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e1c:	480b      	ldr	r0, [pc, #44]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001e1e:	f001 f9a3 	bl	8003168 <HAL_DMA_Init>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001e28:	f7ff feec 	bl	8001c04 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a07      	ldr	r2, [pc, #28]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001e30:	649a      	str	r2, [r3, #72]	; 0x48
 8001e32:	4a06      	ldr	r2, [pc, #24]	; (8001e4c <HAL_SPI_MspInit+0xec>)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e38:	bf00      	nop
 8001e3a:	3728      	adds	r7, #40	; 0x28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40013000 	.word	0x40013000
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	20000db4 	.word	0x20000db4
 8001e50:	40026458 	.word	0x40026458

08001e54 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e64:	d10e      	bne.n	8001e84 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	4b13      	ldr	r3, [pc, #76]	; (8001eb8 <HAL_TIM_PWM_MspInit+0x64>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	4a12      	ldr	r2, [pc, #72]	; (8001eb8 <HAL_TIM_PWM_MspInit+0x64>)
 8001e70:	f043 0301 	orr.w	r3, r3, #1
 8001e74:	6413      	str	r3, [r2, #64]	; 0x40
 8001e76:	4b10      	ldr	r3, [pc, #64]	; (8001eb8 <HAL_TIM_PWM_MspInit+0x64>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e82:	e012      	b.n	8001eaa <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a0c      	ldr	r2, [pc, #48]	; (8001ebc <HAL_TIM_PWM_MspInit+0x68>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d10d      	bne.n	8001eaa <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <HAL_TIM_PWM_MspInit+0x64>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	4a08      	ldr	r2, [pc, #32]	; (8001eb8 <HAL_TIM_PWM_MspInit+0x64>)
 8001e98:	f043 0302 	orr.w	r3, r3, #2
 8001e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9e:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <HAL_TIM_PWM_MspInit+0x64>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	60bb      	str	r3, [r7, #8]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
}
 8001eaa:	bf00      	nop
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40000400 	.word	0x40000400

08001ec0 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM5)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a0e      	ldr	r2, [pc, #56]	; (8001f08 <HAL_TIM_OC_MspInit+0x48>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d115      	bne.n	8001efe <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b0d      	ldr	r3, [pc, #52]	; (8001f0c <HAL_TIM_OC_MspInit+0x4c>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	4a0c      	ldr	r2, [pc, #48]	; (8001f0c <HAL_TIM_OC_MspInit+0x4c>)
 8001edc:	f043 0308 	orr.w	r3, r3, #8
 8001ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <HAL_TIM_OC_MspInit+0x4c>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee6:	f003 0308 	and.w	r3, r3, #8
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	2032      	movs	r0, #50	; 0x32
 8001ef4:	f001 f901 	bl	80030fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001ef8:	2032      	movs	r0, #50	; 0x32
 8001efa:	f001 f91a 	bl	8003132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001efe:	bf00      	nop
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40000c00 	.word	0x40000c00
 8001f0c:	40023800 	.word	0x40023800

08001f10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	; 0x28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f30:	d11f      	bne.n	8001f72 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
 8001f36:	4b22      	ldr	r3, [pc, #136]	; (8001fc0 <HAL_TIM_MspPostInit+0xb0>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	4a21      	ldr	r2, [pc, #132]	; (8001fc0 <HAL_TIM_MspPostInit+0xb0>)
 8001f3c:	f043 0302 	orr.w	r3, r3, #2
 8001f40:	6313      	str	r3, [r2, #48]	; 0x30
 8001f42:	4b1f      	ldr	r3, [pc, #124]	; (8001fc0 <HAL_TIM_MspPostInit+0xb0>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f60:	2301      	movs	r3, #1
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4816      	ldr	r0, [pc, #88]	; (8001fc4 <HAL_TIM_MspPostInit+0xb4>)
 8001f6c:	f001 fc6c 	bl	8003848 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f70:	e022      	b.n	8001fb8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a14      	ldr	r2, [pc, #80]	; (8001fc8 <HAL_TIM_MspPostInit+0xb8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d11d      	bne.n	8001fb8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	4b0f      	ldr	r3, [pc, #60]	; (8001fc0 <HAL_TIM_MspPostInit+0xb0>)
 8001f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f84:	4a0e      	ldr	r2, [pc, #56]	; (8001fc0 <HAL_TIM_MspPostInit+0xb0>)
 8001f86:	f043 0304 	orr.w	r3, r3, #4
 8001f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8c:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <HAL_TIM_MspPostInit+0xb0>)
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f98:	2340      	movs	r3, #64	; 0x40
 8001f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4806      	ldr	r0, [pc, #24]	; (8001fcc <HAL_TIM_MspPostInit+0xbc>)
 8001fb4:	f001 fc48 	bl	8003848 <HAL_GPIO_Init>
}
 8001fb8:	bf00      	nop
 8001fba:	3728      	adds	r7, #40	; 0x28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020400 	.word	0x40020400
 8001fc8:	40000400 	.word	0x40000400
 8001fcc:	40020800 	.word	0x40020800

08001fd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	; 0x28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a19      	ldr	r2, [pc, #100]	; (8002054 <HAL_UART_MspInit+0x84>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d12b      	bne.n	800204a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	4b18      	ldr	r3, [pc, #96]	; (8002058 <HAL_UART_MspInit+0x88>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	4a17      	ldr	r2, [pc, #92]	; (8002058 <HAL_UART_MspInit+0x88>)
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002000:	6413      	str	r3, [r2, #64]	; 0x40
 8002002:	4b15      	ldr	r3, [pc, #84]	; (8002058 <HAL_UART_MspInit+0x88>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	4b11      	ldr	r3, [pc, #68]	; (8002058 <HAL_UART_MspInit+0x88>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	4a10      	ldr	r2, [pc, #64]	; (8002058 <HAL_UART_MspInit+0x88>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6313      	str	r3, [r2, #48]	; 0x30
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <HAL_UART_MspInit+0x88>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800202a:	230c      	movs	r3, #12
 800202c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002036:	2300      	movs	r3, #0
 8002038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800203a:	2307      	movs	r3, #7
 800203c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	4619      	mov	r1, r3
 8002044:	4805      	ldr	r0, [pc, #20]	; (800205c <HAL_UART_MspInit+0x8c>)
 8002046:	f001 fbff 	bl	8003848 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800204a:	bf00      	nop
 800204c:	3728      	adds	r7, #40	; 0x28
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40004400 	.word	0x40004400
 8002058:	40023800 	.word	0x40023800
 800205c:	40020000 	.word	0x40020000

08002060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002064:	e7fe      	b.n	8002064 <NMI_Handler+0x4>

08002066 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800206a:	e7fe      	b.n	800206a <HardFault_Handler+0x4>

0800206c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002070:	e7fe      	b.n	8002070 <MemManage_Handler+0x4>

08002072 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002072:	b480      	push	{r7}
 8002074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002076:	e7fe      	b.n	8002076 <BusFault_Handler+0x4>

08002078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800207c:	e7fe      	b.n	800207c <UsageFault_Handler+0x4>

0800207e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800207e:	b480      	push	{r7}
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ac:	f000 f96a 	bl	8002384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80020b8:	4802      	ldr	r0, [pc, #8]	; (80020c4 <ADC_IRQHandler+0x10>)
 80020ba:	f000 f9ea 	bl	8002492 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	20000c28 	.word	0x20000c28

080020c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80020cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80020d0:	f001 fd58 	bl	8003b84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80020dc:	4802      	ldr	r0, [pc, #8]	; (80020e8 <TIM5_IRQHandler+0x10>)
 80020de:	f003 f86a 	bl	80051b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000b98 	.word	0x20000b98

080020ec <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80020f0:	4802      	ldr	r0, [pc, #8]	; (80020fc <DMA2_Stream0_IRQHandler+0x10>)
 80020f2:	f001 f93f 	bl	8003374 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000c70 	.word	0x20000c70

08002100 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002104:	4802      	ldr	r0, [pc, #8]	; (8002110 <DMA2_Stream3_IRQHandler+0x10>)
 8002106:	f001 f935 	bl	8003374 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000db4 	.word	0x20000db4

08002114 <_getpid>:
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
 8002118:	2301      	movs	r3, #1
 800211a:	4618      	mov	r0, r3
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <_kill>:
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
 800212e:	f004 fb53 	bl	80067d8 <__errno>
 8002132:	4603      	mov	r3, r0
 8002134:	2216      	movs	r2, #22
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	f04f 33ff 	mov.w	r3, #4294967295
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <_exit>:
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	f04f 31ff 	mov.w	r1, #4294967295
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7ff ffe7 	bl	8002124 <_kill>
 8002156:	e7fe      	b.n	8002156 <_exit+0x12>

08002158 <_read>:
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	e00a      	b.n	8002180 <_read+0x28>
 800216a:	f3af 8000 	nop.w
 800216e:	4601      	mov	r1, r0
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	1c5a      	adds	r2, r3, #1
 8002174:	60ba      	str	r2, [r7, #8]
 8002176:	b2ca      	uxtb	r2, r1
 8002178:	701a      	strb	r2, [r3, #0]
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	3301      	adds	r3, #1
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	697a      	ldr	r2, [r7, #20]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	429a      	cmp	r2, r3
 8002186:	dbf0      	blt.n	800216a <_read+0x12>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <_close>:
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	4618      	mov	r0, r3
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <_fstat>:
 80021aa:	b480      	push	{r7}
 80021ac:	b083      	sub	sp, #12
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
 80021b2:	6039      	str	r1, [r7, #0]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	2300      	movs	r3, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <_isatty>:
 80021ca:	b480      	push	{r7}
 80021cc:	b083      	sub	sp, #12
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	2301      	movs	r3, #1
 80021d4:	4618      	mov	r0, r3
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <_lseek>:
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	2300      	movs	r3, #0
 80021ee:	4618      	mov	r0, r3
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <_sbrk>:
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	4a14      	ldr	r2, [pc, #80]	; (8002258 <_sbrk+0x5c>)
 8002206:	4b15      	ldr	r3, [pc, #84]	; (800225c <_sbrk+0x60>)
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	4b13      	ldr	r3, [pc, #76]	; (8002260 <_sbrk+0x64>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d102      	bne.n	800221e <_sbrk+0x22>
 8002218:	4b11      	ldr	r3, [pc, #68]	; (8002260 <_sbrk+0x64>)
 800221a:	4a12      	ldr	r2, [pc, #72]	; (8002264 <_sbrk+0x68>)
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	4b10      	ldr	r3, [pc, #64]	; (8002260 <_sbrk+0x64>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4413      	add	r3, r2
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	429a      	cmp	r2, r3
 800222a:	d207      	bcs.n	800223c <_sbrk+0x40>
 800222c:	f004 fad4 	bl	80067d8 <__errno>
 8002230:	4603      	mov	r3, r0
 8002232:	220c      	movs	r2, #12
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	f04f 33ff 	mov.w	r3, #4294967295
 800223a:	e009      	b.n	8002250 <_sbrk+0x54>
 800223c:	4b08      	ldr	r3, [pc, #32]	; (8002260 <_sbrk+0x64>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	4b07      	ldr	r3, [pc, #28]	; (8002260 <_sbrk+0x64>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	4a05      	ldr	r2, [pc, #20]	; (8002260 <_sbrk+0x64>)
 800224c:	6013      	str	r3, [r2, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20018000 	.word	0x20018000
 800225c:	00000400 	.word	0x00000400
 8002260:	20000b8c 	.word	0x20000b8c
 8002264:	20017638 	.word	0x20017638

08002268 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800226c:	4b06      	ldr	r3, [pc, #24]	; (8002288 <SystemInit+0x20>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002272:	4a05      	ldr	r2, [pc, #20]	; (8002288 <SystemInit+0x20>)
 8002274:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002278:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <Reset_Handler>:
 800228c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022c4 <LoopFillZerobss+0x12>
 8002290:	480d      	ldr	r0, [pc, #52]	; (80022c8 <LoopFillZerobss+0x16>)
 8002292:	490e      	ldr	r1, [pc, #56]	; (80022cc <LoopFillZerobss+0x1a>)
 8002294:	4a0e      	ldr	r2, [pc, #56]	; (80022d0 <LoopFillZerobss+0x1e>)
 8002296:	2300      	movs	r3, #0
 8002298:	e002      	b.n	80022a0 <LoopCopyDataInit>

0800229a <CopyDataInit>:
 800229a:	58d4      	ldr	r4, [r2, r3]
 800229c:	50c4      	str	r4, [r0, r3]
 800229e:	3304      	adds	r3, #4

080022a0 <LoopCopyDataInit>:
 80022a0:	18c4      	adds	r4, r0, r3
 80022a2:	428c      	cmp	r4, r1
 80022a4:	d3f9      	bcc.n	800229a <CopyDataInit>
 80022a6:	4a0b      	ldr	r2, [pc, #44]	; (80022d4 <LoopFillZerobss+0x22>)
 80022a8:	4c0b      	ldr	r4, [pc, #44]	; (80022d8 <LoopFillZerobss+0x26>)
 80022aa:	2300      	movs	r3, #0
 80022ac:	e001      	b.n	80022b2 <LoopFillZerobss>

080022ae <FillZerobss>:
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	3204      	adds	r2, #4

080022b2 <LoopFillZerobss>:
 80022b2:	42a2      	cmp	r2, r4
 80022b4:	d3fb      	bcc.n	80022ae <FillZerobss>
 80022b6:	f7ff ffd7 	bl	8002268 <SystemInit>
 80022ba:	f004 fa93 	bl	80067e4 <__libc_init_array>
 80022be:	f7fe fe6f 	bl	8000fa0 <main>
 80022c2:	4770      	bx	lr
 80022c4:	20018000 	.word	0x20018000
 80022c8:	20000000 	.word	0x20000000
 80022cc:	20000208 	.word	0x20000208
 80022d0:	08009abc 	.word	0x08009abc
 80022d4:	20000208 	.word	0x20000208
 80022d8:	20017638 	.word	0x20017638

080022dc <DMA1_Stream0_IRQHandler>:
 80022dc:	e7fe      	b.n	80022dc <DMA1_Stream0_IRQHandler>
	...

080022e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022e4:	4b0e      	ldr	r3, [pc, #56]	; (8002320 <HAL_Init+0x40>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a0d      	ldr	r2, [pc, #52]	; (8002320 <HAL_Init+0x40>)
 80022ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <HAL_Init+0x40>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0a      	ldr	r2, [pc, #40]	; (8002320 <HAL_Init+0x40>)
 80022f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022fc:	4b08      	ldr	r3, [pc, #32]	; (8002320 <HAL_Init+0x40>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a07      	ldr	r2, [pc, #28]	; (8002320 <HAL_Init+0x40>)
 8002302:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002306:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002308:	2003      	movs	r0, #3
 800230a:	f000 feeb 	bl	80030e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800230e:	2000      	movs	r0, #0
 8002310:	f000 f808 	bl	8002324 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002314:	f7ff fc7c 	bl	8001c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40023c00 	.word	0x40023c00

08002324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800232c:	4b12      	ldr	r3, [pc, #72]	; (8002378 <HAL_InitTick+0x54>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_InitTick+0x58>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	4619      	mov	r1, r3
 8002336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800233a:	fbb3 f3f1 	udiv	r3, r3, r1
 800233e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002342:	4618      	mov	r0, r3
 8002344:	f000 ff03 	bl	800314e <HAL_SYSTICK_Config>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e00e      	b.n	8002370 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b0f      	cmp	r3, #15
 8002356:	d80a      	bhi.n	800236e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002358:	2200      	movs	r2, #0
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	f04f 30ff 	mov.w	r0, #4294967295
 8002360:	f000 fecb 	bl	80030fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002364:	4a06      	ldr	r2, [pc, #24]	; (8002380 <HAL_InitTick+0x5c>)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800236a:	2300      	movs	r3, #0
 800236c:	e000      	b.n	8002370 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
}
 8002370:	4618      	mov	r0, r3
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20000000 	.word	0x20000000
 800237c:	20000008 	.word	0x20000008
 8002380:	20000004 	.word	0x20000004

08002384 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <HAL_IncTick+0x20>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	461a      	mov	r2, r3
 800238e:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <HAL_IncTick+0x24>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4413      	add	r3, r2
 8002394:	4a04      	ldr	r2, [pc, #16]	; (80023a8 <HAL_IncTick+0x24>)
 8002396:	6013      	str	r3, [r2, #0]
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	20000008 	.word	0x20000008
 80023a8:	20000e14 	.word	0x20000e14

080023ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  return uwTick;
 80023b0:	4b03      	ldr	r3, [pc, #12]	; (80023c0 <HAL_GetTick+0x14>)
 80023b2:	681b      	ldr	r3, [r3, #0]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	20000e14 	.word	0x20000e14

080023c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023cc:	f7ff ffee 	bl	80023ac <HAL_GetTick>
 80023d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023dc:	d005      	beq.n	80023ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023de:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <HAL_Delay+0x44>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	461a      	mov	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4413      	add	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ea:	bf00      	nop
 80023ec:	f7ff ffde 	bl	80023ac <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d8f7      	bhi.n	80023ec <HAL_Delay+0x28>
  {
  }
}
 80023fc:	bf00      	nop
 80023fe:	bf00      	nop
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	20000008 	.word	0x20000008

0800240c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e033      	b.n	800248a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	2b00      	cmp	r3, #0
 8002428:	d109      	bne.n	800243e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7ff fc18 	bl	8001c60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	f003 0310 	and.w	r3, r3, #16
 8002446:	2b00      	cmp	r3, #0
 8002448:	d118      	bne.n	800247c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002452:	f023 0302 	bic.w	r3, r3, #2
 8002456:	f043 0202 	orr.w	r2, r3, #2
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 fbe8 	bl	8002c34 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f023 0303 	bic.w	r3, r3, #3
 8002472:	f043 0201 	orr.w	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	641a      	str	r2, [r3, #64]	; 0x40
 800247a:	e001      	b.n	8002480 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002488:	7bfb      	ldrb	r3, [r7, #15]
}
 800248a:	4618      	mov	r0, r3
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b084      	sub	sp, #16
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800249a:	2300      	movs	r3, #0
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	bf0c      	ite	eq
 80024b0:	2301      	moveq	r3, #1
 80024b2:	2300      	movne	r3, #0
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 0320 	and.w	r3, r3, #32
 80024c2:	2b20      	cmp	r3, #32
 80024c4:	bf0c      	ite	eq
 80024c6:	2301      	moveq	r3, #1
 80024c8:	2300      	movne	r3, #0
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d049      	beq.n	8002568 <HAL_ADC_IRQHandler+0xd6>
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d046      	beq.n	8002568 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d105      	bne.n	80024f2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d12b      	bne.n	8002558 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002504:	2b00      	cmp	r3, #0
 8002506:	d127      	bne.n	8002558 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002512:	2b00      	cmp	r3, #0
 8002514:	d006      	beq.n	8002524 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002520:	2b00      	cmp	r3, #0
 8002522:	d119      	bne.n	8002558 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0220 	bic.w	r2, r2, #32
 8002532:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d105      	bne.n	8002558 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	f043 0201 	orr.w	r2, r3, #1
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 f9cb 	bl	80028f4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f06f 0212 	mvn.w	r2, #18
 8002566:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	2b04      	cmp	r3, #4
 8002574:	bf0c      	ite	eq
 8002576:	2301      	moveq	r3, #1
 8002578:	2300      	movne	r3, #0
 800257a:	b2db      	uxtb	r3, r3
 800257c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002588:	2b80      	cmp	r3, #128	; 0x80
 800258a:	bf0c      	ite	eq
 800258c:	2301      	moveq	r3, #1
 800258e:	2300      	movne	r3, #0
 8002590:	b2db      	uxtb	r3, r3
 8002592:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d057      	beq.n	800264a <HAL_ADC_IRQHandler+0x1b8>
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d054      	beq.n	800264a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a4:	f003 0310 	and.w	r3, r3, #16
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d105      	bne.n	80025b8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d139      	bne.n	800263a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d006      	beq.n	80025e2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d12b      	bne.n	800263a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d124      	bne.n	800263a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d11d      	bne.n	800263a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002602:	2b00      	cmp	r3, #0
 8002604:	d119      	bne.n	800263a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002614:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800262a:	2b00      	cmp	r3, #0
 800262c:	d105      	bne.n	800263a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	f043 0201 	orr.w	r2, r3, #1
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fc78 	bl	8002f30 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f06f 020c 	mvn.w	r2, #12
 8002648:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b01      	cmp	r3, #1
 8002656:	bf0c      	ite	eq
 8002658:	2301      	moveq	r3, #1
 800265a:	2300      	movne	r3, #0
 800265c:	b2db      	uxtb	r3, r3
 800265e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800266a:	2b40      	cmp	r3, #64	; 0x40
 800266c:	bf0c      	ite	eq
 800266e:	2301      	moveq	r3, #1
 8002670:	2300      	movne	r3, #0
 8002672:	b2db      	uxtb	r3, r3
 8002674:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d017      	beq.n	80026ac <HAL_ADC_IRQHandler+0x21a>
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d014      	beq.n	80026ac <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b01      	cmp	r3, #1
 800268e:	d10d      	bne.n	80026ac <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002694:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f7ff fa6f 	bl	8001b80 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f06f 0201 	mvn.w	r2, #1
 80026aa:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0320 	and.w	r3, r3, #32
 80026b6:	2b20      	cmp	r3, #32
 80026b8:	bf0c      	ite	eq
 80026ba:	2301      	moveq	r3, #1
 80026bc:	2300      	movne	r3, #0
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80026d0:	bf0c      	ite	eq
 80026d2:	2301      	moveq	r3, #1
 80026d4:	2300      	movne	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d015      	beq.n	800270c <HAL_ADC_IRQHandler+0x27a>
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d012      	beq.n	800270c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ea:	f043 0202 	orr.w	r2, r3, #2
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f06f 0220 	mvn.w	r2, #32
 80026fa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f90d 	bl	800291c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f06f 0220 	mvn.w	r2, #32
 800270a:	601a      	str	r2, [r3, #0]
  }
}
 800270c:	bf00      	nop
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800272a:	2b01      	cmp	r3, #1
 800272c:	d101      	bne.n	8002732 <HAL_ADC_Start_DMA+0x1e>
 800272e:	2302      	movs	r3, #2
 8002730:	e0ce      	b.n	80028d0 <HAL_ADC_Start_DMA+0x1bc>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b01      	cmp	r3, #1
 8002746:	d018      	beq.n	800277a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689a      	ldr	r2, [r3, #8]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0201 	orr.w	r2, r2, #1
 8002756:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002758:	4b5f      	ldr	r3, [pc, #380]	; (80028d8 <HAL_ADC_Start_DMA+0x1c4>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a5f      	ldr	r2, [pc, #380]	; (80028dc <HAL_ADC_Start_DMA+0x1c8>)
 800275e:	fba2 2303 	umull	r2, r3, r2, r3
 8002762:	0c9a      	lsrs	r2, r3, #18
 8002764:	4613      	mov	r3, r2
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	4413      	add	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800276c:	e002      	b.n	8002774 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	3b01      	subs	r3, #1
 8002772:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f9      	bne.n	800276e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002784:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002788:	d107      	bne.n	800279a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002798:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	f040 8086 	bne.w	80028b6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027b2:	f023 0301 	bic.w	r3, r3, #1
 80027b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d007      	beq.n	80027dc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027d4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027e8:	d106      	bne.n	80027f8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ee:	f023 0206 	bic.w	r2, r3, #6
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	645a      	str	r2, [r3, #68]	; 0x44
 80027f6:	e002      	b.n	80027fe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002806:	4b36      	ldr	r3, [pc, #216]	; (80028e0 <HAL_ADC_Start_DMA+0x1cc>)
 8002808:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800280e:	4a35      	ldr	r2, [pc, #212]	; (80028e4 <HAL_ADC_Start_DMA+0x1d0>)
 8002810:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002816:	4a34      	ldr	r2, [pc, #208]	; (80028e8 <HAL_ADC_Start_DMA+0x1d4>)
 8002818:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800281e:	4a33      	ldr	r2, [pc, #204]	; (80028ec <HAL_ADC_Start_DMA+0x1d8>)
 8002820:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800282a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800283a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800284a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	334c      	adds	r3, #76	; 0x4c
 8002856:	4619      	mov	r1, r3
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f000 fd32 	bl	80032c4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f003 031f 	and.w	r3, r3, #31
 8002868:	2b00      	cmp	r3, #0
 800286a:	d10f      	bne.n	800288c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d129      	bne.n	80028ce <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002888:	609a      	str	r2, [r3, #8]
 800288a:	e020      	b.n	80028ce <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a17      	ldr	r2, [pc, #92]	; (80028f0 <HAL_ADC_Start_DMA+0x1dc>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d11b      	bne.n	80028ce <HAL_ADC_Start_DMA+0x1ba>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d114      	bne.n	80028ce <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	e00b      	b.n	80028ce <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f043 0210 	orr.w	r2, r3, #16
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c6:	f043 0201 	orr.w	r2, r3, #1
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000000 	.word	0x20000000
 80028dc:	431bde83 	.word	0x431bde83
 80028e0:	40012300 	.word	0x40012300
 80028e4:	08002e2d 	.word	0x08002e2d
 80028e8:	08002ee7 	.word	0x08002ee7
 80028ec:	08002f03 	.word	0x08002f03
 80028f0:	40012000 	.word	0x40012000

080028f4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800293a:	2300      	movs	r3, #0
 800293c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002944:	2b01      	cmp	r3, #1
 8002946:	d101      	bne.n	800294c <HAL_ADC_ConfigChannel+0x1c>
 8002948:	2302      	movs	r3, #2
 800294a:	e105      	b.n	8002b58 <HAL_ADC_ConfigChannel+0x228>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b09      	cmp	r3, #9
 800295a:	d925      	bls.n	80029a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68d9      	ldr	r1, [r3, #12]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	b29b      	uxth	r3, r3
 8002968:	461a      	mov	r2, r3
 800296a:	4613      	mov	r3, r2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	4413      	add	r3, r2
 8002970:	3b1e      	subs	r3, #30
 8002972:	2207      	movs	r2, #7
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43da      	mvns	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	400a      	ands	r2, r1
 8002980:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68d9      	ldr	r1, [r3, #12]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	b29b      	uxth	r3, r3
 8002992:	4618      	mov	r0, r3
 8002994:	4603      	mov	r3, r0
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	4403      	add	r3, r0
 800299a:	3b1e      	subs	r3, #30
 800299c:	409a      	lsls	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	e022      	b.n	80029ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6919      	ldr	r1, [r3, #16]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	461a      	mov	r2, r3
 80029b6:	4613      	mov	r3, r2
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	4413      	add	r3, r2
 80029bc:	2207      	movs	r2, #7
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43da      	mvns	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	400a      	ands	r2, r1
 80029ca:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6919      	ldr	r1, [r3, #16]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	4618      	mov	r0, r3
 80029de:	4603      	mov	r3, r0
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	4403      	add	r3, r0
 80029e4:	409a      	lsls	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b06      	cmp	r3, #6
 80029f4:	d824      	bhi.n	8002a40 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	4613      	mov	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	4413      	add	r3, r2
 8002a06:	3b05      	subs	r3, #5
 8002a08:	221f      	movs	r2, #31
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43da      	mvns	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	400a      	ands	r2, r1
 8002a16:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	4618      	mov	r0, r3
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	3b05      	subs	r3, #5
 8002a32:	fa00 f203 	lsl.w	r2, r0, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	635a      	str	r2, [r3, #52]	; 0x34
 8002a3e:	e04c      	b.n	8002ada <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	2b0c      	cmp	r3, #12
 8002a46:	d824      	bhi.n	8002a92 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	4413      	add	r3, r2
 8002a58:	3b23      	subs	r3, #35	; 0x23
 8002a5a:	221f      	movs	r2, #31
 8002a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a60:	43da      	mvns	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	400a      	ands	r2, r1
 8002a68:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	4618      	mov	r0, r3
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	3b23      	subs	r3, #35	; 0x23
 8002a84:	fa00 f203 	lsl.w	r2, r0, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	631a      	str	r2, [r3, #48]	; 0x30
 8002a90:	e023      	b.n	8002ada <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4413      	add	r3, r2
 8002aa2:	3b41      	subs	r3, #65	; 0x41
 8002aa4:	221f      	movs	r2, #31
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43da      	mvns	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	400a      	ands	r2, r1
 8002ab2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	3b41      	subs	r3, #65	; 0x41
 8002ace:	fa00 f203 	lsl.w	r2, r0, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ada:	4b22      	ldr	r3, [pc, #136]	; (8002b64 <HAL_ADC_ConfigChannel+0x234>)
 8002adc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a21      	ldr	r2, [pc, #132]	; (8002b68 <HAL_ADC_ConfigChannel+0x238>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d109      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x1cc>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b12      	cmp	r3, #18
 8002aee:	d105      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a19      	ldr	r2, [pc, #100]	; (8002b68 <HAL_ADC_ConfigChannel+0x238>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d123      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x21e>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2b10      	cmp	r3, #16
 8002b0c:	d003      	beq.n	8002b16 <HAL_ADC_ConfigChannel+0x1e6>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2b11      	cmp	r3, #17
 8002b14:	d11b      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b10      	cmp	r3, #16
 8002b28:	d111      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b2a:	4b10      	ldr	r3, [pc, #64]	; (8002b6c <HAL_ADC_ConfigChannel+0x23c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a10      	ldr	r2, [pc, #64]	; (8002b70 <HAL_ADC_ConfigChannel+0x240>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	0c9a      	lsrs	r2, r3, #18
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b40:	e002      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1f9      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	40012300 	.word	0x40012300
 8002b68:	40012000 	.word	0x40012000
 8002b6c:	20000000 	.word	0x20000000
 8002b70:	431bde83 	.word	0x431bde83

08002b74 <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure 
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status	  
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d101      	bne.n	8002b8c <HAL_ADC_AnalogWDGConfig+0x18>
 8002b88:	2302      	movs	r3, #2
 8002b8a:	e04d      	b.n	8002c28 <HAL_ADC_AnalogWDGConfig+0xb4>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  if(AnalogWDGConfig->ITMode == ENABLE)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	7c1b      	ldrb	r3, [r3, #16]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d108      	bne.n	8002bae <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002baa:	605a      	str	r2, [r3, #4]
 8002bac:	e007      	b.n	8002bbe <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bbc:	605a      	str	r2, [r3, #4]
  }
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002bcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002bd0:	6053      	str	r3, [r2, #4]
  
  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6859      	ldr	r1, [r3, #4]
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	605a      	str	r2, [r3, #4]
  
  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	6852      	ldr	r2, [r2, #4]
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	6892      	ldr	r2, [r2, #8]
 8002bf6:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 021f 	bic.w	r2, r2, #31
 8002c06:	605a      	str	r2, [r3, #4]
  
  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	4619      	mov	r1, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c3c:	4b79      	ldr	r3, [pc, #484]	; (8002e24 <ADC_Init+0x1f0>)
 8002c3e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	431a      	orrs	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6859      	ldr	r1, [r3, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	021a      	lsls	r2, r3, #8
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6859      	ldr	r1, [r3, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6899      	ldr	r1, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68da      	ldr	r2, [r3, #12]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc6:	4a58      	ldr	r2, [pc, #352]	; (8002e28 <ADC_Init+0x1f4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d022      	beq.n	8002d12 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689a      	ldr	r2, [r3, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002cda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6899      	ldr	r1, [r3, #8]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6899      	ldr	r1, [r3, #8]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	e00f      	b.n	8002d32 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d30:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0202 	bic.w	r2, r2, #2
 8002d40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6899      	ldr	r1, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	7e1b      	ldrb	r3, [r3, #24]
 8002d4c:	005a      	lsls	r2, r3, #1
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d01b      	beq.n	8002d98 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d6e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6859      	ldr	r1, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	035a      	lsls	r2, r3, #13
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	e007      	b.n	8002da8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002da6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002db6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	051a      	lsls	r2, r3, #20
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ddc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6899      	ldr	r1, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002dea:	025a      	lsls	r2, r3, #9
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689a      	ldr	r2, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6899      	ldr	r1, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	029a      	lsls	r2, r3, #10
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	609a      	str	r2, [r3, #8]
}
 8002e18:	bf00      	nop
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	40012300 	.word	0x40012300
 8002e28:	0f000001 	.word	0x0f000001

08002e2c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e38:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d13c      	bne.n	8002ec0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d12b      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d127      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d006      	beq.n	8002e84 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d119      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 0220 	bic.w	r2, r2, #32
 8002e92:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d105      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7ff fd1b 	bl	80028f4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ebe:	e00e      	b.n	8002ede <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec4:	f003 0310 	and.w	r3, r3, #16
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d003      	beq.n	8002ed4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f7ff fd25 	bl	800291c <HAL_ADC_ErrorCallback>
}
 8002ed2:	e004      	b.n	8002ede <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	4798      	blx	r3
}
 8002ede:	bf00      	nop
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b084      	sub	sp, #16
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f7ff fd07 	bl	8002908 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002efa:	bf00      	nop
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b084      	sub	sp, #16
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2240      	movs	r2, #64	; 0x40
 8002f14:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	f043 0204 	orr.w	r2, r3, #4
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f7ff fcfa 	bl	800291c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f28:	bf00      	nop
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <__NVIC_SetPriorityGrouping>:
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f54:	4b0c      	ldr	r3, [pc, #48]	; (8002f88 <__NVIC_SetPriorityGrouping+0x44>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f60:	4013      	ands	r3, r2
 8002f62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f76:	4a04      	ldr	r2, [pc, #16]	; (8002f88 <__NVIC_SetPriorityGrouping+0x44>)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	60d3      	str	r3, [r2, #12]
}
 8002f7c:	bf00      	nop
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <__NVIC_GetPriorityGrouping>:
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	f003 0307 	and.w	r3, r3, #7
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <__NVIC_EnableIRQ>:
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	db0b      	blt.n	8002fd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	f003 021f 	and.w	r2, r3, #31
 8002fc0:	4907      	ldr	r1, [pc, #28]	; (8002fe0 <__NVIC_EnableIRQ+0x38>)
 8002fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc6:	095b      	lsrs	r3, r3, #5
 8002fc8:	2001      	movs	r0, #1
 8002fca:	fa00 f202 	lsl.w	r2, r0, r2
 8002fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	e000e100 	.word	0xe000e100

08002fe4 <__NVIC_SetPriority>:
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	6039      	str	r1, [r7, #0]
 8002fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	db0a      	blt.n	800300e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	490c      	ldr	r1, [pc, #48]	; (8003030 <__NVIC_SetPriority+0x4c>)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	0112      	lsls	r2, r2, #4
 8003004:	b2d2      	uxtb	r2, r2
 8003006:	440b      	add	r3, r1
 8003008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800300c:	e00a      	b.n	8003024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	b2da      	uxtb	r2, r3
 8003012:	4908      	ldr	r1, [pc, #32]	; (8003034 <__NVIC_SetPriority+0x50>)
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	3b04      	subs	r3, #4
 800301c:	0112      	lsls	r2, r2, #4
 800301e:	b2d2      	uxtb	r2, r2
 8003020:	440b      	add	r3, r1
 8003022:	761a      	strb	r2, [r3, #24]
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000e100 	.word	0xe000e100
 8003034:	e000ed00 	.word	0xe000ed00

08003038 <NVIC_EncodePriority>:
{
 8003038:	b480      	push	{r7}
 800303a:	b089      	sub	sp, #36	; 0x24
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f1c3 0307 	rsb	r3, r3, #7
 8003052:	2b04      	cmp	r3, #4
 8003054:	bf28      	it	cs
 8003056:	2304      	movcs	r3, #4
 8003058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3304      	adds	r3, #4
 800305e:	2b06      	cmp	r3, #6
 8003060:	d902      	bls.n	8003068 <NVIC_EncodePriority+0x30>
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	3b03      	subs	r3, #3
 8003066:	e000      	b.n	800306a <NVIC_EncodePriority+0x32>
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800306c:	f04f 32ff 	mov.w	r2, #4294967295
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43da      	mvns	r2, r3
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	401a      	ands	r2, r3
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003080:	f04f 31ff 	mov.w	r1, #4294967295
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	fa01 f303 	lsl.w	r3, r1, r3
 800308a:	43d9      	mvns	r1, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003090:	4313      	orrs	r3, r2
}
 8003092:	4618      	mov	r0, r3
 8003094:	3724      	adds	r7, #36	; 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <SysTick_Config>:
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030b0:	d301      	bcc.n	80030b6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80030b2:	2301      	movs	r3, #1
 80030b4:	e00f      	b.n	80030d6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030b6:	4a0a      	ldr	r2, [pc, #40]	; (80030e0 <SysTick_Config+0x40>)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030be:	210f      	movs	r1, #15
 80030c0:	f04f 30ff 	mov.w	r0, #4294967295
 80030c4:	f7ff ff8e 	bl	8002fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c8:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <SysTick_Config+0x40>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ce:	4b04      	ldr	r3, [pc, #16]	; (80030e0 <SysTick_Config+0x40>)
 80030d0:	2207      	movs	r2, #7
 80030d2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	e000e010 	.word	0xe000e010

080030e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f7ff ff29 	bl	8002f44 <__NVIC_SetPriorityGrouping>
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b086      	sub	sp, #24
 80030fe:	af00      	add	r7, sp, #0
 8003100:	4603      	mov	r3, r0
 8003102:	60b9      	str	r1, [r7, #8]
 8003104:	607a      	str	r2, [r7, #4]
 8003106:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800310c:	f7ff ff3e 	bl	8002f8c <__NVIC_GetPriorityGrouping>
 8003110:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	6978      	ldr	r0, [r7, #20]
 8003118:	f7ff ff8e 	bl	8003038 <NVIC_EncodePriority>
 800311c:	4602      	mov	r2, r0
 800311e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ff5d 	bl	8002fe4 <__NVIC_SetPriority>
}
 800312a:	bf00      	nop
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800313c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff31 	bl	8002fa8 <__NVIC_EnableIRQ>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff ffa2 	bl	80030a0 <SysTick_Config>
 800315c:	4603      	mov	r3, r0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003174:	f7ff f91a 	bl	80023ac <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e099      	b.n	80032b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031a4:	e00f      	b.n	80031c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031a6:	f7ff f901 	bl	80023ac <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b05      	cmp	r3, #5
 80031b2:	d908      	bls.n	80031c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2203      	movs	r2, #3
 80031be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e078      	b.n	80032b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e8      	bne.n	80031a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4b38      	ldr	r3, [pc, #224]	; (80032c0 <HAL_DMA_Init+0x158>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800320a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4313      	orrs	r3, r2
 8003216:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	2b04      	cmp	r3, #4
 800321e:	d107      	bne.n	8003230 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	4313      	orrs	r3, r2
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	f023 0307 	bic.w	r3, r3, #7
 8003246:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	4313      	orrs	r3, r2
 8003250:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	2b04      	cmp	r3, #4
 8003258:	d117      	bne.n	800328a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	4313      	orrs	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00e      	beq.n	800328a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 fa6f 	bl	8003750 <DMA_CheckFifoParam>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d008      	beq.n	800328a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2240      	movs	r2, #64	; 0x40
 800327c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003286:	2301      	movs	r3, #1
 8003288:	e016      	b.n	80032b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fa26 	bl	80036e4 <DMA_CalcBaseAndBitshift>
 8003298:	4603      	mov	r3, r0
 800329a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a0:	223f      	movs	r2, #63	; 0x3f
 80032a2:	409a      	lsls	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	f010803f 	.word	0xf010803f

080032c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
 80032d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032d2:	2300      	movs	r3, #0
 80032d4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032da:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_DMA_Start_IT+0x26>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e040      	b.n	800336c <HAL_DMA_Start_IT+0xa8>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d12f      	bne.n	800335e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2202      	movs	r2, #2
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 f9b8 	bl	8003688 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331c:	223f      	movs	r2, #63	; 0x3f
 800331e:	409a      	lsls	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 0216 	orr.w	r2, r2, #22
 8003332:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0208 	orr.w	r2, r2, #8
 800334a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	e005      	b.n	800336a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003366:	2302      	movs	r3, #2
 8003368:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800336a:	7dfb      	ldrb	r3, [r7, #23]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800337c:	2300      	movs	r3, #0
 800337e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003380:	4b92      	ldr	r3, [pc, #584]	; (80035cc <HAL_DMA_IRQHandler+0x258>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a92      	ldr	r2, [pc, #584]	; (80035d0 <HAL_DMA_IRQHandler+0x25c>)
 8003386:	fba2 2303 	umull	r2, r3, r2, r3
 800338a:	0a9b      	lsrs	r3, r3, #10
 800338c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003392:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800339e:	2208      	movs	r2, #8
 80033a0:	409a      	lsls	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	4013      	ands	r3, r2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d01a      	beq.n	80033e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d013      	beq.n	80033e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0204 	bic.w	r2, r2, #4
 80033c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033cc:	2208      	movs	r2, #8
 80033ce:	409a      	lsls	r2, r3
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d8:	f043 0201 	orr.w	r2, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e4:	2201      	movs	r2, #1
 80033e6:	409a      	lsls	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d012      	beq.n	8003416 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00b      	beq.n	8003416 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003402:	2201      	movs	r2, #1
 8003404:	409a      	lsls	r2, r3
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800340e:	f043 0202 	orr.w	r2, r3, #2
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341a:	2204      	movs	r2, #4
 800341c:	409a      	lsls	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	4013      	ands	r3, r2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d012      	beq.n	800344c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00b      	beq.n	800344c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003438:	2204      	movs	r2, #4
 800343a:	409a      	lsls	r2, r3
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003444:	f043 0204 	orr.w	r2, r3, #4
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003450:	2210      	movs	r2, #16
 8003452:	409a      	lsls	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	4013      	ands	r3, r2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d043      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	2b00      	cmp	r3, #0
 8003468:	d03c      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346e:	2210      	movs	r2, #16
 8003470:	409a      	lsls	r2, r3
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d018      	beq.n	80034b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d108      	bne.n	80034a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	2b00      	cmp	r3, #0
 8003498:	d024      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4798      	blx	r3
 80034a2:	e01f      	b.n	80034e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d01b      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	4798      	blx	r3
 80034b4:	e016      	b.n	80034e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d107      	bne.n	80034d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0208 	bic.w	r2, r2, #8
 80034d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e8:	2220      	movs	r2, #32
 80034ea:	409a      	lsls	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4013      	ands	r3, r2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 808e 	beq.w	8003612 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0310 	and.w	r3, r3, #16
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 8086 	beq.w	8003612 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800350a:	2220      	movs	r2, #32
 800350c:	409a      	lsls	r2, r3
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b05      	cmp	r3, #5
 800351c:	d136      	bne.n	800358c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0216 	bic.w	r2, r2, #22
 800352c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695a      	ldr	r2, [r3, #20]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800353c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	2b00      	cmp	r3, #0
 8003544:	d103      	bne.n	800354e <HAL_DMA_IRQHandler+0x1da>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800354a:	2b00      	cmp	r3, #0
 800354c:	d007      	beq.n	800355e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f022 0208 	bic.w	r2, r2, #8
 800355c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003562:	223f      	movs	r2, #63	; 0x3f
 8003564:	409a      	lsls	r2, r3
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800357e:	2b00      	cmp	r3, #0
 8003580:	d07d      	beq.n	800367e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	4798      	blx	r3
        }
        return;
 800358a:	e078      	b.n	800367e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d01c      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d108      	bne.n	80035ba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d030      	beq.n	8003612 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	4798      	blx	r3
 80035b8:	e02b      	b.n	8003612 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d027      	beq.n	8003612 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	4798      	blx	r3
 80035ca:	e022      	b.n	8003612 <HAL_DMA_IRQHandler+0x29e>
 80035cc:	20000000 	.word	0x20000000
 80035d0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10f      	bne.n	8003602 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0210 	bic.w	r2, r2, #16
 80035f0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003616:	2b00      	cmp	r3, #0
 8003618:	d032      	beq.n	8003680 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d022      	beq.n	800366c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2205      	movs	r2, #5
 800362a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0201 	bic.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	3301      	adds	r3, #1
 8003642:	60bb      	str	r3, [r7, #8]
 8003644:	697a      	ldr	r2, [r7, #20]
 8003646:	429a      	cmp	r2, r3
 8003648:	d307      	bcc.n	800365a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1f2      	bne.n	800363e <HAL_DMA_IRQHandler+0x2ca>
 8003658:	e000      	b.n	800365c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800365a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003670:	2b00      	cmp	r3, #0
 8003672:	d005      	beq.n	8003680 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	4798      	blx	r3
 800367c:	e000      	b.n	8003680 <HAL_DMA_IRQHandler+0x30c>
        return;
 800367e:	bf00      	nop
    }
  }
}
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop

08003688 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
 8003694:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2b40      	cmp	r3, #64	; 0x40
 80036b4:	d108      	bne.n	80036c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68ba      	ldr	r2, [r7, #8]
 80036c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036c6:	e007      	b.n	80036d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68ba      	ldr	r2, [r7, #8]
 80036ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	60da      	str	r2, [r3, #12]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	3b10      	subs	r3, #16
 80036f4:	4a14      	ldr	r2, [pc, #80]	; (8003748 <DMA_CalcBaseAndBitshift+0x64>)
 80036f6:	fba2 2303 	umull	r2, r3, r2, r3
 80036fa:	091b      	lsrs	r3, r3, #4
 80036fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036fe:	4a13      	ldr	r2, [pc, #76]	; (800374c <DMA_CalcBaseAndBitshift+0x68>)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	4413      	add	r3, r2
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2b03      	cmp	r3, #3
 8003710:	d909      	bls.n	8003726 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800371a:	f023 0303 	bic.w	r3, r3, #3
 800371e:	1d1a      	adds	r2, r3, #4
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	659a      	str	r2, [r3, #88]	; 0x58
 8003724:	e007      	b.n	8003736 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800372e:	f023 0303 	bic.w	r3, r3, #3
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	aaaaaaab 	.word	0xaaaaaaab
 800374c:	080096c0 	.word	0x080096c0

08003750 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003758:	2300      	movs	r3, #0
 800375a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003760:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d11f      	bne.n	80037aa <DMA_CheckFifoParam+0x5a>
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	2b03      	cmp	r3, #3
 800376e:	d856      	bhi.n	800381e <DMA_CheckFifoParam+0xce>
 8003770:	a201      	add	r2, pc, #4	; (adr r2, 8003778 <DMA_CheckFifoParam+0x28>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	08003789 	.word	0x08003789
 800377c:	0800379b 	.word	0x0800379b
 8003780:	08003789 	.word	0x08003789
 8003784:	0800381f 	.word	0x0800381f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d046      	beq.n	8003822 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003798:	e043      	b.n	8003822 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037a2:	d140      	bne.n	8003826 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a8:	e03d      	b.n	8003826 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037b2:	d121      	bne.n	80037f8 <DMA_CheckFifoParam+0xa8>
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	2b03      	cmp	r3, #3
 80037b8:	d837      	bhi.n	800382a <DMA_CheckFifoParam+0xda>
 80037ba:	a201      	add	r2, pc, #4	; (adr r2, 80037c0 <DMA_CheckFifoParam+0x70>)
 80037bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c0:	080037d1 	.word	0x080037d1
 80037c4:	080037d7 	.word	0x080037d7
 80037c8:	080037d1 	.word	0x080037d1
 80037cc:	080037e9 	.word	0x080037e9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	73fb      	strb	r3, [r7, #15]
      break;
 80037d4:	e030      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d025      	beq.n	800382e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037e6:	e022      	b.n	800382e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037f0:	d11f      	bne.n	8003832 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037f6:	e01c      	b.n	8003832 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d903      	bls.n	8003806 <DMA_CheckFifoParam+0xb6>
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	2b03      	cmp	r3, #3
 8003802:	d003      	beq.n	800380c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003804:	e018      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	73fb      	strb	r3, [r7, #15]
      break;
 800380a:	e015      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003810:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00e      	beq.n	8003836 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	73fb      	strb	r3, [r7, #15]
      break;
 800381c:	e00b      	b.n	8003836 <DMA_CheckFifoParam+0xe6>
      break;
 800381e:	bf00      	nop
 8003820:	e00a      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      break;
 8003822:	bf00      	nop
 8003824:	e008      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      break;
 8003826:	bf00      	nop
 8003828:	e006      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      break;
 800382a:	bf00      	nop
 800382c:	e004      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      break;
 800382e:	bf00      	nop
 8003830:	e002      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      break;   
 8003832:	bf00      	nop
 8003834:	e000      	b.n	8003838 <DMA_CheckFifoParam+0xe8>
      break;
 8003836:	bf00      	nop
    }
  } 
  
  return status; 
 8003838:	7bfb      	ldrb	r3, [r7, #15]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop

08003848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003848:	b480      	push	{r7}
 800384a:	b089      	sub	sp, #36	; 0x24
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003852:	2300      	movs	r3, #0
 8003854:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003856:	2300      	movs	r3, #0
 8003858:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800385a:	2300      	movs	r3, #0
 800385c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800385e:	2300      	movs	r3, #0
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	e159      	b.n	8003b18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003864:	2201      	movs	r2, #1
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	4013      	ands	r3, r2
 8003876:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	429a      	cmp	r2, r3
 800387e:	f040 8148 	bne.w	8003b12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	2b01      	cmp	r3, #1
 800388c:	d005      	beq.n	800389a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003896:	2b02      	cmp	r3, #2
 8003898:	d130      	bne.n	80038fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	2203      	movs	r2, #3
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	43db      	mvns	r3, r3
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	4013      	ands	r3, r2
 80038b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038d0:	2201      	movs	r2, #1
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	43db      	mvns	r3, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	091b      	lsrs	r3, r3, #4
 80038e6:	f003 0201 	and.w	r2, r3, #1
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	2b03      	cmp	r3, #3
 8003906:	d017      	beq.n	8003938 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	2203      	movs	r2, #3
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	43db      	mvns	r3, r3
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4013      	ands	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	4313      	orrs	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0303 	and.w	r3, r3, #3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d123      	bne.n	800398c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	08da      	lsrs	r2, r3, #3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3208      	adds	r2, #8
 800394c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003950:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	220f      	movs	r2, #15
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	691a      	ldr	r2, [r3, #16]
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f003 0307 	and.w	r3, r3, #7
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4313      	orrs	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	08da      	lsrs	r2, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	3208      	adds	r2, #8
 8003986:	69b9      	ldr	r1, [r7, #24]
 8003988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	2203      	movs	r2, #3
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4013      	ands	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 0203 	and.w	r2, r3, #3
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f000 80a2 	beq.w	8003b12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ce:	2300      	movs	r3, #0
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	4b57      	ldr	r3, [pc, #348]	; (8003b30 <HAL_GPIO_Init+0x2e8>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d6:	4a56      	ldr	r2, [pc, #344]	; (8003b30 <HAL_GPIO_Init+0x2e8>)
 80039d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039dc:	6453      	str	r3, [r2, #68]	; 0x44
 80039de:	4b54      	ldr	r3, [pc, #336]	; (8003b30 <HAL_GPIO_Init+0x2e8>)
 80039e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039e6:	60fb      	str	r3, [r7, #12]
 80039e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039ea:	4a52      	ldr	r2, [pc, #328]	; (8003b34 <HAL_GPIO_Init+0x2ec>)
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	089b      	lsrs	r3, r3, #2
 80039f0:	3302      	adds	r3, #2
 80039f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f003 0303 	and.w	r3, r3, #3
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	220f      	movs	r2, #15
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a49      	ldr	r2, [pc, #292]	; (8003b38 <HAL_GPIO_Init+0x2f0>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d019      	beq.n	8003a4a <HAL_GPIO_Init+0x202>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a48      	ldr	r2, [pc, #288]	; (8003b3c <HAL_GPIO_Init+0x2f4>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d013      	beq.n	8003a46 <HAL_GPIO_Init+0x1fe>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a47      	ldr	r2, [pc, #284]	; (8003b40 <HAL_GPIO_Init+0x2f8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00d      	beq.n	8003a42 <HAL_GPIO_Init+0x1fa>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a46      	ldr	r2, [pc, #280]	; (8003b44 <HAL_GPIO_Init+0x2fc>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d007      	beq.n	8003a3e <HAL_GPIO_Init+0x1f6>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a45      	ldr	r2, [pc, #276]	; (8003b48 <HAL_GPIO_Init+0x300>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d101      	bne.n	8003a3a <HAL_GPIO_Init+0x1f2>
 8003a36:	2304      	movs	r3, #4
 8003a38:	e008      	b.n	8003a4c <HAL_GPIO_Init+0x204>
 8003a3a:	2307      	movs	r3, #7
 8003a3c:	e006      	b.n	8003a4c <HAL_GPIO_Init+0x204>
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e004      	b.n	8003a4c <HAL_GPIO_Init+0x204>
 8003a42:	2302      	movs	r3, #2
 8003a44:	e002      	b.n	8003a4c <HAL_GPIO_Init+0x204>
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <HAL_GPIO_Init+0x204>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	69fa      	ldr	r2, [r7, #28]
 8003a4e:	f002 0203 	and.w	r2, r2, #3
 8003a52:	0092      	lsls	r2, r2, #2
 8003a54:	4093      	lsls	r3, r2
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a5c:	4935      	ldr	r1, [pc, #212]	; (8003b34 <HAL_GPIO_Init+0x2ec>)
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	089b      	lsrs	r3, r3, #2
 8003a62:	3302      	adds	r3, #2
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a6a:	4b38      	ldr	r3, [pc, #224]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a8e:	4a2f      	ldr	r2, [pc, #188]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a94:	4b2d      	ldr	r3, [pc, #180]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	69ba      	ldr	r2, [r7, #24]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ab8:	4a24      	ldr	r2, [pc, #144]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003abe:	4b23      	ldr	r3, [pc, #140]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ae2:	4a1a      	ldr	r2, [pc, #104]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ae8:	4b18      	ldr	r3, [pc, #96]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	43db      	mvns	r3, r3
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4013      	ands	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b0c:	4a0f      	ldr	r2, [pc, #60]	; (8003b4c <HAL_GPIO_Init+0x304>)
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	3301      	adds	r3, #1
 8003b16:	61fb      	str	r3, [r7, #28]
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	2b0f      	cmp	r3, #15
 8003b1c:	f67f aea2 	bls.w	8003864 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b20:	bf00      	nop
 8003b22:	bf00      	nop
 8003b24:	3724      	adds	r7, #36	; 0x24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	40023800 	.word	0x40023800
 8003b34:	40013800 	.word	0x40013800
 8003b38:	40020000 	.word	0x40020000
 8003b3c:	40020400 	.word	0x40020400
 8003b40:	40020800 	.word	0x40020800
 8003b44:	40020c00 	.word	0x40020c00
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	40013c00 	.word	0x40013c00

08003b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	460b      	mov	r3, r1
 8003b5a:	807b      	strh	r3, [r7, #2]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b60:	787b      	ldrb	r3, [r7, #1]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b66:	887a      	ldrh	r2, [r7, #2]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b6c:	e003      	b.n	8003b76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b6e:	887b      	ldrh	r3, [r7, #2]
 8003b70:	041a      	lsls	r2, r3, #16
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	619a      	str	r2, [r3, #24]
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
	...

08003b84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b8e:	4b08      	ldr	r3, [pc, #32]	; (8003bb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b90:	695a      	ldr	r2, [r3, #20]
 8003b92:	88fb      	ldrh	r3, [r7, #6]
 8003b94:	4013      	ands	r3, r2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d006      	beq.n	8003ba8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b9a:	4a05      	ldr	r2, [pc, #20]	; (8003bb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b9c:	88fb      	ldrh	r3, [r7, #6]
 8003b9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ba0:	88fb      	ldrh	r3, [r7, #6]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fd ffc4 	bl	8001b30 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ba8:	bf00      	nop
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40013c00 	.word	0x40013c00

08003bb4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e264      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d075      	beq.n	8003cbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bd2:	4ba3      	ldr	r3, [pc, #652]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f003 030c 	and.w	r3, r3, #12
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d00c      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bde:	4ba0      	ldr	r3, [pc, #640]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003be6:	2b08      	cmp	r3, #8
 8003be8:	d112      	bne.n	8003c10 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bea:	4b9d      	ldr	r3, [pc, #628]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bf2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bf6:	d10b      	bne.n	8003c10 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf8:	4b99      	ldr	r3, [pc, #612]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d05b      	beq.n	8003cbc <HAL_RCC_OscConfig+0x108>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d157      	bne.n	8003cbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e23f      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c18:	d106      	bne.n	8003c28 <HAL_RCC_OscConfig+0x74>
 8003c1a:	4b91      	ldr	r3, [pc, #580]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a90      	ldr	r2, [pc, #576]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c24:	6013      	str	r3, [r2, #0]
 8003c26:	e01d      	b.n	8003c64 <HAL_RCC_OscConfig+0xb0>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c30:	d10c      	bne.n	8003c4c <HAL_RCC_OscConfig+0x98>
 8003c32:	4b8b      	ldr	r3, [pc, #556]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a8a      	ldr	r2, [pc, #552]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	4b88      	ldr	r3, [pc, #544]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a87      	ldr	r2, [pc, #540]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c48:	6013      	str	r3, [r2, #0]
 8003c4a:	e00b      	b.n	8003c64 <HAL_RCC_OscConfig+0xb0>
 8003c4c:	4b84      	ldr	r3, [pc, #528]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a83      	ldr	r2, [pc, #524]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c56:	6013      	str	r3, [r2, #0]
 8003c58:	4b81      	ldr	r3, [pc, #516]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a80      	ldr	r2, [pc, #512]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d013      	beq.n	8003c94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6c:	f7fe fb9e 	bl	80023ac <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c74:	f7fe fb9a 	bl	80023ac <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b64      	cmp	r3, #100	; 0x64
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e204      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c86:	4b76      	ldr	r3, [pc, #472]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0f0      	beq.n	8003c74 <HAL_RCC_OscConfig+0xc0>
 8003c92:	e014      	b.n	8003cbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c94:	f7fe fb8a 	bl	80023ac <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c9c:	f7fe fb86 	bl	80023ac <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b64      	cmp	r3, #100	; 0x64
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e1f0      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cae:	4b6c      	ldr	r3, [pc, #432]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0xe8>
 8003cba:	e000      	b.n	8003cbe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d063      	beq.n	8003d92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cca:	4b65      	ldr	r3, [pc, #404]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 030c 	and.w	r3, r3, #12
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00b      	beq.n	8003cee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cd6:	4b62      	ldr	r3, [pc, #392]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cde:	2b08      	cmp	r3, #8
 8003ce0:	d11c      	bne.n	8003d1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ce2:	4b5f      	ldr	r3, [pc, #380]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d116      	bne.n	8003d1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cee:	4b5c      	ldr	r3, [pc, #368]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d005      	beq.n	8003d06 <HAL_RCC_OscConfig+0x152>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d001      	beq.n	8003d06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e1c4      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d06:	4b56      	ldr	r3, [pc, #344]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	4952      	ldr	r1, [pc, #328]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d1a:	e03a      	b.n	8003d92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d020      	beq.n	8003d66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d24:	4b4f      	ldr	r3, [pc, #316]	; (8003e64 <HAL_RCC_OscConfig+0x2b0>)
 8003d26:	2201      	movs	r2, #1
 8003d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2a:	f7fe fb3f 	bl	80023ac <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d30:	e008      	b.n	8003d44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d32:	f7fe fb3b 	bl	80023ac <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e1a5      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d44:	4b46      	ldr	r3, [pc, #280]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0f0      	beq.n	8003d32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d50:	4b43      	ldr	r3, [pc, #268]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	4940      	ldr	r1, [pc, #256]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	600b      	str	r3, [r1, #0]
 8003d64:	e015      	b.n	8003d92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d66:	4b3f      	ldr	r3, [pc, #252]	; (8003e64 <HAL_RCC_OscConfig+0x2b0>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6c:	f7fe fb1e 	bl	80023ac <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d74:	f7fe fb1a 	bl	80023ac <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e184      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d86:	4b36      	ldr	r3, [pc, #216]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1f0      	bne.n	8003d74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d030      	beq.n	8003e00 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d016      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003da6:	4b30      	ldr	r3, [pc, #192]	; (8003e68 <HAL_RCC_OscConfig+0x2b4>)
 8003da8:	2201      	movs	r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dac:	f7fe fafe 	bl	80023ac <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003db4:	f7fe fafa 	bl	80023ac <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e164      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dc6:	4b26      	ldr	r3, [pc, #152]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003dc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0f0      	beq.n	8003db4 <HAL_RCC_OscConfig+0x200>
 8003dd2:	e015      	b.n	8003e00 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dd4:	4b24      	ldr	r3, [pc, #144]	; (8003e68 <HAL_RCC_OscConfig+0x2b4>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dda:	f7fe fae7 	bl	80023ac <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003de2:	f7fe fae3 	bl	80023ac <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e14d      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df4:	4b1a      	ldr	r3, [pc, #104]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1f0      	bne.n	8003de2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0304 	and.w	r3, r3, #4
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80a0 	beq.w	8003f4e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e12:	4b13      	ldr	r3, [pc, #76]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10f      	bne.n	8003e3e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	4b0f      	ldr	r3, [pc, #60]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	4a0e      	ldr	r2, [pc, #56]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e2e:	4b0c      	ldr	r3, [pc, #48]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e36:	60bb      	str	r3, [r7, #8]
 8003e38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3e:	4b0b      	ldr	r3, [pc, #44]	; (8003e6c <HAL_RCC_OscConfig+0x2b8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d121      	bne.n	8003e8e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e4a:	4b08      	ldr	r3, [pc, #32]	; (8003e6c <HAL_RCC_OscConfig+0x2b8>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a07      	ldr	r2, [pc, #28]	; (8003e6c <HAL_RCC_OscConfig+0x2b8>)
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e56:	f7fe faa9 	bl	80023ac <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5c:	e011      	b.n	8003e82 <HAL_RCC_OscConfig+0x2ce>
 8003e5e:	bf00      	nop
 8003e60:	40023800 	.word	0x40023800
 8003e64:	42470000 	.word	0x42470000
 8003e68:	42470e80 	.word	0x42470e80
 8003e6c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e70:	f7fe fa9c 	bl	80023ac <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e106      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e82:	4b85      	ldr	r3, [pc, #532]	; (8004098 <HAL_RCC_OscConfig+0x4e4>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d0f0      	beq.n	8003e70 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d106      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x2f0>
 8003e96:	4b81      	ldr	r3, [pc, #516]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9a:	4a80      	ldr	r2, [pc, #512]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ea2:	e01c      	b.n	8003ede <HAL_RCC_OscConfig+0x32a>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b05      	cmp	r3, #5
 8003eaa:	d10c      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x312>
 8003eac:	4b7b      	ldr	r3, [pc, #492]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb0:	4a7a      	ldr	r2, [pc, #488]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003eb2:	f043 0304 	orr.w	r3, r3, #4
 8003eb6:	6713      	str	r3, [r2, #112]	; 0x70
 8003eb8:	4b78      	ldr	r3, [pc, #480]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebc:	4a77      	ldr	r2, [pc, #476]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003ebe:	f043 0301 	orr.w	r3, r3, #1
 8003ec2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec4:	e00b      	b.n	8003ede <HAL_RCC_OscConfig+0x32a>
 8003ec6:	4b75      	ldr	r3, [pc, #468]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eca:	4a74      	ldr	r2, [pc, #464]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003ecc:	f023 0301 	bic.w	r3, r3, #1
 8003ed0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ed2:	4b72      	ldr	r3, [pc, #456]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003ed4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed6:	4a71      	ldr	r2, [pc, #452]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003ed8:	f023 0304 	bic.w	r3, r3, #4
 8003edc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d015      	beq.n	8003f12 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee6:	f7fe fa61 	bl	80023ac <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eec:	e00a      	b.n	8003f04 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eee:	f7fe fa5d 	bl	80023ac <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d901      	bls.n	8003f04 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e0c5      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f04:	4b65      	ldr	r3, [pc, #404]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0ee      	beq.n	8003eee <HAL_RCC_OscConfig+0x33a>
 8003f10:	e014      	b.n	8003f3c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f12:	f7fe fa4b 	bl	80023ac <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f18:	e00a      	b.n	8003f30 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f1a:	f7fe fa47 	bl	80023ac <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e0af      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f30:	4b5a      	ldr	r3, [pc, #360]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1ee      	bne.n	8003f1a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d105      	bne.n	8003f4e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f42:	4b56      	ldr	r3, [pc, #344]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	4a55      	ldr	r2, [pc, #340]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f000 809b 	beq.w	800408e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f58:	4b50      	ldr	r3, [pc, #320]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f003 030c 	and.w	r3, r3, #12
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d05c      	beq.n	800401e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d141      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f6c:	4b4c      	ldr	r3, [pc, #304]	; (80040a0 <HAL_RCC_OscConfig+0x4ec>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f72:	f7fe fa1b 	bl	80023ac <HAL_GetTick>
 8003f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f78:	e008      	b.n	8003f8c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f7a:	f7fe fa17 	bl	80023ac <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e081      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f8c:	4b43      	ldr	r3, [pc, #268]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1f0      	bne.n	8003f7a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	69da      	ldr	r2, [r3, #28]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa6:	019b      	lsls	r3, r3, #6
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fae:	085b      	lsrs	r3, r3, #1
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	041b      	lsls	r3, r3, #16
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fba:	061b      	lsls	r3, r3, #24
 8003fbc:	4937      	ldr	r1, [pc, #220]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fc2:	4b37      	ldr	r3, [pc, #220]	; (80040a0 <HAL_RCC_OscConfig+0x4ec>)
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc8:	f7fe f9f0 	bl	80023ac <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fd0:	f7fe f9ec 	bl	80023ac <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e056      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fe2:	4b2e      	ldr	r3, [pc, #184]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0f0      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x41c>
 8003fee:	e04e      	b.n	800408e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ff0:	4b2b      	ldr	r3, [pc, #172]	; (80040a0 <HAL_RCC_OscConfig+0x4ec>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff6:	f7fe f9d9 	bl	80023ac <HAL_GetTick>
 8003ffa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ffc:	e008      	b.n	8004010 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ffe:	f7fe f9d5 	bl	80023ac <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d901      	bls.n	8004010 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e03f      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004010:	4b22      	ldr	r3, [pc, #136]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1f0      	bne.n	8003ffe <HAL_RCC_OscConfig+0x44a>
 800401c:	e037      	b.n	800408e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d101      	bne.n	800402a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e032      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800402a:	4b1c      	ldr	r3, [pc, #112]	; (800409c <HAL_RCC_OscConfig+0x4e8>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d028      	beq.n	800408a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004042:	429a      	cmp	r2, r3
 8004044:	d121      	bne.n	800408a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004050:	429a      	cmp	r2, r3
 8004052:	d11a      	bne.n	800408a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800405a:	4013      	ands	r3, r2
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004060:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004062:	4293      	cmp	r3, r2
 8004064:	d111      	bne.n	800408a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004070:	085b      	lsrs	r3, r3, #1
 8004072:	3b01      	subs	r3, #1
 8004074:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004076:	429a      	cmp	r2, r3
 8004078:	d107      	bne.n	800408a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004084:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004086:	429a      	cmp	r2, r3
 8004088:	d001      	beq.n	800408e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e000      	b.n	8004090 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40007000 	.word	0x40007000
 800409c:	40023800 	.word	0x40023800
 80040a0:	42470060 	.word	0x42470060

080040a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d101      	bne.n	80040b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0cc      	b.n	8004252 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040b8:	4b68      	ldr	r3, [pc, #416]	; (800425c <HAL_RCC_ClockConfig+0x1b8>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d90c      	bls.n	80040e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040c6:	4b65      	ldr	r3, [pc, #404]	; (800425c <HAL_RCC_ClockConfig+0x1b8>)
 80040c8:	683a      	ldr	r2, [r7, #0]
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ce:	4b63      	ldr	r3, [pc, #396]	; (800425c <HAL_RCC_ClockConfig+0x1b8>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0307 	and.w	r3, r3, #7
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d001      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e0b8      	b.n	8004252 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d020      	beq.n	800412e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d005      	beq.n	8004104 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040f8:	4b59      	ldr	r3, [pc, #356]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	4a58      	ldr	r2, [pc, #352]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 80040fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004102:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0308 	and.w	r3, r3, #8
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004110:	4b53      	ldr	r3, [pc, #332]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	4a52      	ldr	r2, [pc, #328]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004116:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800411a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800411c:	4b50      	ldr	r3, [pc, #320]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	494d      	ldr	r1, [pc, #308]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 800412a:	4313      	orrs	r3, r2
 800412c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d044      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d107      	bne.n	8004152 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004142:	4b47      	ldr	r3, [pc, #284]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d119      	bne.n	8004182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e07f      	b.n	8004252 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b02      	cmp	r3, #2
 8004158:	d003      	beq.n	8004162 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800415e:	2b03      	cmp	r3, #3
 8004160:	d107      	bne.n	8004172 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004162:	4b3f      	ldr	r3, [pc, #252]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d109      	bne.n	8004182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e06f      	b.n	8004252 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004172:	4b3b      	ldr	r3, [pc, #236]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e067      	b.n	8004252 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004182:	4b37      	ldr	r3, [pc, #220]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f023 0203 	bic.w	r2, r3, #3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	4934      	ldr	r1, [pc, #208]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004190:	4313      	orrs	r3, r2
 8004192:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004194:	f7fe f90a 	bl	80023ac <HAL_GetTick>
 8004198:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800419a:	e00a      	b.n	80041b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800419c:	f7fe f906 	bl	80023ac <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e04f      	b.n	8004252 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041b2:	4b2b      	ldr	r3, [pc, #172]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 020c 	and.w	r2, r3, #12
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d1eb      	bne.n	800419c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041c4:	4b25      	ldr	r3, [pc, #148]	; (800425c <HAL_RCC_ClockConfig+0x1b8>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0307 	and.w	r3, r3, #7
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d20c      	bcs.n	80041ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d2:	4b22      	ldr	r3, [pc, #136]	; (800425c <HAL_RCC_ClockConfig+0x1b8>)
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	b2d2      	uxtb	r2, r2
 80041d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041da:	4b20      	ldr	r3, [pc, #128]	; (800425c <HAL_RCC_ClockConfig+0x1b8>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0307 	and.w	r3, r3, #7
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d001      	beq.n	80041ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e032      	b.n	8004252 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d008      	beq.n	800420a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041f8:	4b19      	ldr	r3, [pc, #100]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	4916      	ldr	r1, [pc, #88]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004206:	4313      	orrs	r3, r2
 8004208:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0308 	and.w	r3, r3, #8
 8004212:	2b00      	cmp	r3, #0
 8004214:	d009      	beq.n	800422a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004216:	4b12      	ldr	r3, [pc, #72]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	490e      	ldr	r1, [pc, #56]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004226:	4313      	orrs	r3, r2
 8004228:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800422a:	f000 f821 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 800422e:	4602      	mov	r2, r0
 8004230:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <HAL_RCC_ClockConfig+0x1bc>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	091b      	lsrs	r3, r3, #4
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	490a      	ldr	r1, [pc, #40]	; (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 800423c:	5ccb      	ldrb	r3, [r1, r3]
 800423e:	fa22 f303 	lsr.w	r3, r2, r3
 8004242:	4a09      	ldr	r2, [pc, #36]	; (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004244:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004246:	4b09      	ldr	r3, [pc, #36]	; (800426c <HAL_RCC_ClockConfig+0x1c8>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f7fe f86a 	bl	8002324 <HAL_InitTick>

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40023c00 	.word	0x40023c00
 8004260:	40023800 	.word	0x40023800
 8004264:	080096a8 	.word	0x080096a8
 8004268:	20000000 	.word	0x20000000
 800426c:	20000004 	.word	0x20000004

08004270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004270:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004274:	b084      	sub	sp, #16
 8004276:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	2300      	movs	r3, #0
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	2300      	movs	r3, #0
 8004282:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004284:	2300      	movs	r3, #0
 8004286:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004288:	4b67      	ldr	r3, [pc, #412]	; (8004428 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f003 030c 	and.w	r3, r3, #12
 8004290:	2b08      	cmp	r3, #8
 8004292:	d00d      	beq.n	80042b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004294:	2b08      	cmp	r3, #8
 8004296:	f200 80bd 	bhi.w	8004414 <HAL_RCC_GetSysClockFreq+0x1a4>
 800429a:	2b00      	cmp	r3, #0
 800429c:	d002      	beq.n	80042a4 <HAL_RCC_GetSysClockFreq+0x34>
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d003      	beq.n	80042aa <HAL_RCC_GetSysClockFreq+0x3a>
 80042a2:	e0b7      	b.n	8004414 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042a4:	4b61      	ldr	r3, [pc, #388]	; (800442c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80042a6:	60bb      	str	r3, [r7, #8]
       break;
 80042a8:	e0b7      	b.n	800441a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042aa:	4b61      	ldr	r3, [pc, #388]	; (8004430 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80042ac:	60bb      	str	r3, [r7, #8]
      break;
 80042ae:	e0b4      	b.n	800441a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042b0:	4b5d      	ldr	r3, [pc, #372]	; (8004428 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042b8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042ba:	4b5b      	ldr	r3, [pc, #364]	; (8004428 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d04d      	beq.n	8004362 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042c6:	4b58      	ldr	r3, [pc, #352]	; (8004428 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	099b      	lsrs	r3, r3, #6
 80042cc:	461a      	mov	r2, r3
 80042ce:	f04f 0300 	mov.w	r3, #0
 80042d2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042d6:	f04f 0100 	mov.w	r1, #0
 80042da:	ea02 0800 	and.w	r8, r2, r0
 80042de:	ea03 0901 	and.w	r9, r3, r1
 80042e2:	4640      	mov	r0, r8
 80042e4:	4649      	mov	r1, r9
 80042e6:	f04f 0200 	mov.w	r2, #0
 80042ea:	f04f 0300 	mov.w	r3, #0
 80042ee:	014b      	lsls	r3, r1, #5
 80042f0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042f4:	0142      	lsls	r2, r0, #5
 80042f6:	4610      	mov	r0, r2
 80042f8:	4619      	mov	r1, r3
 80042fa:	ebb0 0008 	subs.w	r0, r0, r8
 80042fe:	eb61 0109 	sbc.w	r1, r1, r9
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	f04f 0300 	mov.w	r3, #0
 800430a:	018b      	lsls	r3, r1, #6
 800430c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004310:	0182      	lsls	r2, r0, #6
 8004312:	1a12      	subs	r2, r2, r0
 8004314:	eb63 0301 	sbc.w	r3, r3, r1
 8004318:	f04f 0000 	mov.w	r0, #0
 800431c:	f04f 0100 	mov.w	r1, #0
 8004320:	00d9      	lsls	r1, r3, #3
 8004322:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004326:	00d0      	lsls	r0, r2, #3
 8004328:	4602      	mov	r2, r0
 800432a:	460b      	mov	r3, r1
 800432c:	eb12 0208 	adds.w	r2, r2, r8
 8004330:	eb43 0309 	adc.w	r3, r3, r9
 8004334:	f04f 0000 	mov.w	r0, #0
 8004338:	f04f 0100 	mov.w	r1, #0
 800433c:	0259      	lsls	r1, r3, #9
 800433e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004342:	0250      	lsls	r0, r2, #9
 8004344:	4602      	mov	r2, r0
 8004346:	460b      	mov	r3, r1
 8004348:	4610      	mov	r0, r2
 800434a:	4619      	mov	r1, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	461a      	mov	r2, r3
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	f7fc fc80 	bl	8000c58 <__aeabi_uldivmod>
 8004358:	4602      	mov	r2, r0
 800435a:	460b      	mov	r3, r1
 800435c:	4613      	mov	r3, r2
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	e04a      	b.n	80043f8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004362:	4b31      	ldr	r3, [pc, #196]	; (8004428 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	099b      	lsrs	r3, r3, #6
 8004368:	461a      	mov	r2, r3
 800436a:	f04f 0300 	mov.w	r3, #0
 800436e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004372:	f04f 0100 	mov.w	r1, #0
 8004376:	ea02 0400 	and.w	r4, r2, r0
 800437a:	ea03 0501 	and.w	r5, r3, r1
 800437e:	4620      	mov	r0, r4
 8004380:	4629      	mov	r1, r5
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	014b      	lsls	r3, r1, #5
 800438c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004390:	0142      	lsls	r2, r0, #5
 8004392:	4610      	mov	r0, r2
 8004394:	4619      	mov	r1, r3
 8004396:	1b00      	subs	r0, r0, r4
 8004398:	eb61 0105 	sbc.w	r1, r1, r5
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	018b      	lsls	r3, r1, #6
 80043a6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80043aa:	0182      	lsls	r2, r0, #6
 80043ac:	1a12      	subs	r2, r2, r0
 80043ae:	eb63 0301 	sbc.w	r3, r3, r1
 80043b2:	f04f 0000 	mov.w	r0, #0
 80043b6:	f04f 0100 	mov.w	r1, #0
 80043ba:	00d9      	lsls	r1, r3, #3
 80043bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043c0:	00d0      	lsls	r0, r2, #3
 80043c2:	4602      	mov	r2, r0
 80043c4:	460b      	mov	r3, r1
 80043c6:	1912      	adds	r2, r2, r4
 80043c8:	eb45 0303 	adc.w	r3, r5, r3
 80043cc:	f04f 0000 	mov.w	r0, #0
 80043d0:	f04f 0100 	mov.w	r1, #0
 80043d4:	0299      	lsls	r1, r3, #10
 80043d6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043da:	0290      	lsls	r0, r2, #10
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
 80043e0:	4610      	mov	r0, r2
 80043e2:	4619      	mov	r1, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	461a      	mov	r2, r3
 80043e8:	f04f 0300 	mov.w	r3, #0
 80043ec:	f7fc fc34 	bl	8000c58 <__aeabi_uldivmod>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4613      	mov	r3, r2
 80043f6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043f8:	4b0b      	ldr	r3, [pc, #44]	; (8004428 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	0c1b      	lsrs	r3, r3, #16
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	3301      	adds	r3, #1
 8004404:	005b      	lsls	r3, r3, #1
 8004406:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004410:	60bb      	str	r3, [r7, #8]
      break;
 8004412:	e002      	b.n	800441a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004414:	4b05      	ldr	r3, [pc, #20]	; (800442c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004416:	60bb      	str	r3, [r7, #8]
      break;
 8004418:	bf00      	nop
    }
  }
  return sysclockfreq;
 800441a:	68bb      	ldr	r3, [r7, #8]
}
 800441c:	4618      	mov	r0, r3
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800
 800442c:	00f42400 	.word	0x00f42400
 8004430:	007a1200 	.word	0x007a1200

08004434 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004438:	4b03      	ldr	r3, [pc, #12]	; (8004448 <HAL_RCC_GetHCLKFreq+0x14>)
 800443a:	681b      	ldr	r3, [r3, #0]
}
 800443c:	4618      	mov	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	20000000 	.word	0x20000000

0800444c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004450:	f7ff fff0 	bl	8004434 <HAL_RCC_GetHCLKFreq>
 8004454:	4602      	mov	r2, r0
 8004456:	4b05      	ldr	r3, [pc, #20]	; (800446c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	0a9b      	lsrs	r3, r3, #10
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	4903      	ldr	r1, [pc, #12]	; (8004470 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004462:	5ccb      	ldrb	r3, [r1, r3]
 8004464:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004468:	4618      	mov	r0, r3
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40023800 	.word	0x40023800
 8004470:	080096b8 	.word	0x080096b8

08004474 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004478:	f7ff ffdc 	bl	8004434 <HAL_RCC_GetHCLKFreq>
 800447c:	4602      	mov	r2, r0
 800447e:	4b05      	ldr	r3, [pc, #20]	; (8004494 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	0b5b      	lsrs	r3, r3, #13
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	4903      	ldr	r1, [pc, #12]	; (8004498 <HAL_RCC_GetPCLK2Freq+0x24>)
 800448a:	5ccb      	ldrb	r3, [r1, r3]
 800448c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004490:	4618      	mov	r0, r3
 8004492:	bd80      	pop	{r7, pc}
 8004494:	40023800 	.word	0x40023800
 8004498:	080096b8 	.word	0x080096b8

0800449c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d101      	bne.n	80044ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e07b      	b.n	80045a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d108      	bne.n	80044c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044be:	d009      	beq.n	80044d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	61da      	str	r2, [r3, #28]
 80044c6:	e005      	b.n	80044d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d106      	bne.n	80044f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7fd fc36 	bl	8001d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800450a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800451c:	431a      	orrs	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004544:	431a      	orrs	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69db      	ldr	r3, [r3, #28]
 800454a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004558:	ea42 0103 	orr.w	r1, r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004560:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	699b      	ldr	r3, [r3, #24]
 8004570:	0c1b      	lsrs	r3, r3, #16
 8004572:	f003 0104 	and.w	r1, r3, #4
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457a:	f003 0210 	and.w	r2, r3, #16
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	69da      	ldr	r2, [r3, #28]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004594:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045ae:	b580      	push	{r7, lr}
 80045b0:	b088      	sub	sp, #32
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	60f8      	str	r0, [r7, #12]
 80045b6:	60b9      	str	r1, [r7, #8]
 80045b8:	603b      	str	r3, [r7, #0]
 80045ba:	4613      	mov	r3, r2
 80045bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d101      	bne.n	80045d0 <HAL_SPI_Transmit+0x22>
 80045cc:	2302      	movs	r3, #2
 80045ce:	e126      	b.n	800481e <HAL_SPI_Transmit+0x270>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045d8:	f7fd fee8 	bl	80023ac <HAL_GetTick>
 80045dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80045de:	88fb      	ldrh	r3, [r7, #6]
 80045e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d002      	beq.n	80045f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80045ee:	2302      	movs	r3, #2
 80045f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045f2:	e10b      	b.n	800480c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <HAL_SPI_Transmit+0x52>
 80045fa:	88fb      	ldrh	r3, [r7, #6]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d102      	bne.n	8004606 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004604:	e102      	b.n	800480c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2203      	movs	r2, #3
 800460a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	88fa      	ldrh	r2, [r7, #6]
 800461e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	88fa      	ldrh	r2, [r7, #6]
 8004624:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800464c:	d10f      	bne.n	800466e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800465c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800466c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004678:	2b40      	cmp	r3, #64	; 0x40
 800467a:	d007      	beq.n	800468c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800468a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004694:	d14b      	bne.n	800472e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d002      	beq.n	80046a4 <HAL_SPI_Transmit+0xf6>
 800469e:	8afb      	ldrh	r3, [r7, #22]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d13e      	bne.n	8004722 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a8:	881a      	ldrh	r2, [r3, #0]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b4:	1c9a      	adds	r2, r3, #2
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046be:	b29b      	uxth	r3, r3
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046c8:	e02b      	b.n	8004722 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d112      	bne.n	80046fe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046dc:	881a      	ldrh	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e8:	1c9a      	adds	r2, r3, #2
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80046fc:	e011      	b.n	8004722 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046fe:	f7fd fe55 	bl	80023ac <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d803      	bhi.n	8004716 <HAL_SPI_Transmit+0x168>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004714:	d102      	bne.n	800471c <HAL_SPI_Transmit+0x16e>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d102      	bne.n	8004722 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004720:	e074      	b.n	800480c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004726:	b29b      	uxth	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1ce      	bne.n	80046ca <HAL_SPI_Transmit+0x11c>
 800472c:	e04c      	b.n	80047c8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d002      	beq.n	800473c <HAL_SPI_Transmit+0x18e>
 8004736:	8afb      	ldrh	r3, [r7, #22]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d140      	bne.n	80047be <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	330c      	adds	r3, #12
 8004746:	7812      	ldrb	r2, [r2, #0]
 8004748:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004758:	b29b      	uxth	r3, r3
 800475a:	3b01      	subs	r3, #1
 800475c:	b29a      	uxth	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004762:	e02c      	b.n	80047be <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b02      	cmp	r3, #2
 8004770:	d113      	bne.n	800479a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	330c      	adds	r3, #12
 800477c:	7812      	ldrb	r2, [r2, #0]
 800477e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004784:	1c5a      	adds	r2, r3, #1
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	86da      	strh	r2, [r3, #54]	; 0x36
 8004798:	e011      	b.n	80047be <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800479a:	f7fd fe07 	bl	80023ac <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d803      	bhi.n	80047b2 <HAL_SPI_Transmit+0x204>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b0:	d102      	bne.n	80047b8 <HAL_SPI_Transmit+0x20a>
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d102      	bne.n	80047be <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047bc:	e026      	b.n	800480c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1cd      	bne.n	8004764 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	6839      	ldr	r1, [r7, #0]
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 fa09 	bl	8004be4 <SPI_EndRxTxTransaction>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2220      	movs	r2, #32
 80047dc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10a      	bne.n	80047fc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047e6:	2300      	movs	r3, #0
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	613b      	str	r3, [r7, #16]
 80047fa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004800:	2b00      	cmp	r3, #0
 8004802:	d002      	beq.n	800480a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	77fb      	strb	r3, [r7, #31]
 8004808:	e000      	b.n	800480c <HAL_SPI_Transmit+0x25e>
  }

error:
 800480a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800481c:	7ffb      	ldrb	r3, [r7, #31]
}
 800481e:	4618      	mov	r0, r3
 8004820:	3720      	adds	r7, #32
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
	...

08004828 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	4613      	mov	r3, r2
 8004834:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004840:	2b01      	cmp	r3, #1
 8004842:	d101      	bne.n	8004848 <HAL_SPI_Transmit_DMA+0x20>
 8004844:	2302      	movs	r3, #2
 8004846:	e09b      	b.n	8004980 <HAL_SPI_Transmit_DMA+0x158>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b01      	cmp	r3, #1
 800485a:	d002      	beq.n	8004862 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800485c:	2302      	movs	r3, #2
 800485e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004860:	e089      	b.n	8004976 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d002      	beq.n	800486e <HAL_SPI_Transmit_DMA+0x46>
 8004868:	88fb      	ldrh	r3, [r7, #6]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d102      	bne.n	8004874 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004872:	e080      	b.n	8004976 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2203      	movs	r2, #3
 8004878:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	88fa      	ldrh	r2, [r7, #6]
 800488c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	88fa      	ldrh	r2, [r7, #6]
 8004892:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048ba:	d10f      	bne.n	80048dc <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048da:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e0:	4a29      	ldr	r2, [pc, #164]	; (8004988 <HAL_SPI_Transmit_DMA+0x160>)
 80048e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e8:	4a28      	ldr	r2, [pc, #160]	; (800498c <HAL_SPI_Transmit_DMA+0x164>)
 80048ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048f0:	4a27      	ldr	r2, [pc, #156]	; (8004990 <HAL_SPI_Transmit_DMA+0x168>)
 80048f2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048f8:	2200      	movs	r2, #0
 80048fa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004904:	4619      	mov	r1, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	330c      	adds	r3, #12
 800490c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004912:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004914:	f7fe fcd6 	bl	80032c4 <HAL_DMA_Start_IT>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00c      	beq.n	8004938 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004922:	f043 0210 	orr.w	r2, r3, #16
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004936:	e01e      	b.n	8004976 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004942:	2b40      	cmp	r3, #64	; 0x40
 8004944:	d007      	beq.n	8004956 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004954:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0220 	orr.w	r2, r2, #32
 8004964:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f042 0202 	orr.w	r2, r2, #2
 8004974:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800497e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	08004a79 	.word	0x08004a79
 800498c:	080049d1 	.word	0x080049d1
 8004990:	08004a95 	.word	0x08004a95

08004994 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049dc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049de:	f7fd fce5 	bl	80023ac <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049f2:	d03b      	beq.n	8004a6c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0220 	bic.w	r2, r2, #32
 8004a02:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 0202 	bic.w	r2, r2, #2
 8004a12:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	2164      	movs	r1, #100	; 0x64
 8004a18:	6978      	ldr	r0, [r7, #20]
 8004a1a:	f000 f8e3 	bl	8004be4 <SPI_EndRxTxTransaction>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d005      	beq.n	8004a30 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a28:	f043 0220 	orr.w	r2, r3, #32
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10a      	bne.n	8004a4e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a38:	2300      	movs	r3, #0
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	60fb      	str	r3, [r7, #12]
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2200      	movs	r2, #0
 8004a52:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d003      	beq.n	8004a6c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004a64:	6978      	ldr	r0, [r7, #20]
 8004a66:	f7ff ffa9 	bl	80049bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004a6a:	e002      	b.n	8004a72 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004a6c:	6978      	ldr	r0, [r7, #20]
 8004a6e:	f7ff ff91 	bl	8004994 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a72:	3718      	adds	r7, #24
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	f7ff ff8e 	bl	80049a8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a8c:	bf00      	nop
 8004a8e:	3710      	adds	r7, #16
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 0203 	bic.w	r2, r2, #3
 8004ab0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab6:	f043 0210 	orr.w	r2, r3, #16
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f7ff ff78 	bl	80049bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004acc:	bf00      	nop
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	603b      	str	r3, [r7, #0]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ae4:	f7fd fc62 	bl	80023ac <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aec:	1a9b      	subs	r3, r3, r2
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	4413      	add	r3, r2
 8004af2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004af4:	f7fd fc5a 	bl	80023ac <HAL_GetTick>
 8004af8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004afa:	4b39      	ldr	r3, [pc, #228]	; (8004be0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	015b      	lsls	r3, r3, #5
 8004b00:	0d1b      	lsrs	r3, r3, #20
 8004b02:	69fa      	ldr	r2, [r7, #28]
 8004b04:	fb02 f303 	mul.w	r3, r2, r3
 8004b08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b0a:	e054      	b.n	8004bb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b12:	d050      	beq.n	8004bb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b14:	f7fd fc4a 	bl	80023ac <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	69fa      	ldr	r2, [r7, #28]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d902      	bls.n	8004b2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d13d      	bne.n	8004ba6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004b38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b42:	d111      	bne.n	8004b68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b4c:	d004      	beq.n	8004b58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b56:	d107      	bne.n	8004b68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b70:	d10f      	bne.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e017      	b.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	68ba      	ldr	r2, [r7, #8]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	bf0c      	ite	eq
 8004bc6:	2301      	moveq	r3, #1
 8004bc8:	2300      	movne	r3, #0
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	461a      	mov	r2, r3
 8004bce:	79fb      	ldrb	r3, [r7, #7]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d19b      	bne.n	8004b0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3720      	adds	r7, #32
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	20000000 	.word	0x20000000

08004be4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b088      	sub	sp, #32
 8004be8:	af02      	add	r7, sp, #8
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004bf0:	4b1b      	ldr	r3, [pc, #108]	; (8004c60 <SPI_EndRxTxTransaction+0x7c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a1b      	ldr	r2, [pc, #108]	; (8004c64 <SPI_EndRxTxTransaction+0x80>)
 8004bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfa:	0d5b      	lsrs	r3, r3, #21
 8004bfc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c00:	fb02 f303 	mul.w	r3, r2, r3
 8004c04:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c0e:	d112      	bne.n	8004c36 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2200      	movs	r2, #0
 8004c18:	2180      	movs	r1, #128	; 0x80
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	f7ff ff5a 	bl	8004ad4 <SPI_WaitFlagStateUntilTimeout>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d016      	beq.n	8004c54 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2a:	f043 0220 	orr.w	r2, r3, #32
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e00f      	b.n	8004c56 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d00a      	beq.n	8004c52 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c4c:	2b80      	cmp	r3, #128	; 0x80
 8004c4e:	d0f2      	beq.n	8004c36 <SPI_EndRxTxTransaction+0x52>
 8004c50:	e000      	b.n	8004c54 <SPI_EndRxTxTransaction+0x70>
        break;
 8004c52:	bf00      	nop
  }

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3718      	adds	r7, #24
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	20000000 	.word	0x20000000
 8004c64:	165e9f81 	.word	0x165e9f81

08004c68 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e041      	b.n	8004cfe <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d106      	bne.n	8004c94 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7fd f916 	bl	8001ec0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	f000 fcd4 	bl	8005654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3708      	adds	r7, #8
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
	...

08004d08 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d109      	bne.n	8004d2c <HAL_TIM_OC_Start+0x24>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	bf14      	ite	ne
 8004d24:	2301      	movne	r3, #1
 8004d26:	2300      	moveq	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	e022      	b.n	8004d72 <HAL_TIM_OC_Start+0x6a>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d109      	bne.n	8004d46 <HAL_TIM_OC_Start+0x3e>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	bf14      	ite	ne
 8004d3e:	2301      	movne	r3, #1
 8004d40:	2300      	moveq	r3, #0
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	e015      	b.n	8004d72 <HAL_TIM_OC_Start+0x6a>
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d109      	bne.n	8004d60 <HAL_TIM_OC_Start+0x58>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	bf14      	ite	ne
 8004d58:	2301      	movne	r3, #1
 8004d5a:	2300      	moveq	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	e008      	b.n	8004d72 <HAL_TIM_OC_Start+0x6a>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	bf14      	ite	ne
 8004d6c:	2301      	movne	r3, #1
 8004d6e:	2300      	moveq	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e068      	b.n	8004e4c <HAL_TIM_OC_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d104      	bne.n	8004d8a <HAL_TIM_OC_Start+0x82>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2202      	movs	r2, #2
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d88:	e013      	b.n	8004db2 <HAL_TIM_OC_Start+0xaa>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b04      	cmp	r3, #4
 8004d8e:	d104      	bne.n	8004d9a <HAL_TIM_OC_Start+0x92>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d98:	e00b      	b.n	8004db2 <HAL_TIM_OC_Start+0xaa>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	d104      	bne.n	8004daa <HAL_TIM_OC_Start+0xa2>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004da8:	e003      	b.n	8004db2 <HAL_TIM_OC_Start+0xaa>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2202      	movs	r2, #2
 8004dae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2201      	movs	r2, #1
 8004db8:	6839      	ldr	r1, [r7, #0]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fe56 	bl	8005a6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a23      	ldr	r2, [pc, #140]	; (8004e54 <HAL_TIM_OC_Start+0x14c>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d107      	bne.n	8004dda <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dd8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a1d      	ldr	r2, [pc, #116]	; (8004e54 <HAL_TIM_OC_Start+0x14c>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d018      	beq.n	8004e16 <HAL_TIM_OC_Start+0x10e>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dec:	d013      	beq.n	8004e16 <HAL_TIM_OC_Start+0x10e>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a19      	ldr	r2, [pc, #100]	; (8004e58 <HAL_TIM_OC_Start+0x150>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d00e      	beq.n	8004e16 <HAL_TIM_OC_Start+0x10e>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a17      	ldr	r2, [pc, #92]	; (8004e5c <HAL_TIM_OC_Start+0x154>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d009      	beq.n	8004e16 <HAL_TIM_OC_Start+0x10e>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a16      	ldr	r2, [pc, #88]	; (8004e60 <HAL_TIM_OC_Start+0x158>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d004      	beq.n	8004e16 <HAL_TIM_OC_Start+0x10e>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a14      	ldr	r2, [pc, #80]	; (8004e64 <HAL_TIM_OC_Start+0x15c>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d111      	bne.n	8004e3a <HAL_TIM_OC_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b06      	cmp	r3, #6
 8004e26:	d010      	beq.n	8004e4a <HAL_TIM_OC_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e38:	e007      	b.n	8004e4a <HAL_TIM_OC_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 0201 	orr.w	r2, r2, #1
 8004e48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	40010000 	.word	0x40010000
 8004e58:	40000400 	.word	0x40000400
 8004e5c:	40000800 	.word	0x40000800
 8004e60:	40000c00 	.word	0x40000c00
 8004e64:	40014000 	.word	0x40014000

08004e68 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e72:	2300      	movs	r3, #0
 8004e74:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d109      	bne.n	8004e90 <HAL_TIM_OC_Start_IT+0x28>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	bf14      	ite	ne
 8004e88:	2301      	movne	r3, #1
 8004e8a:	2300      	moveq	r3, #0
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	e022      	b.n	8004ed6 <HAL_TIM_OC_Start_IT+0x6e>
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d109      	bne.n	8004eaa <HAL_TIM_OC_Start_IT+0x42>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	bf14      	ite	ne
 8004ea2:	2301      	movne	r3, #1
 8004ea4:	2300      	moveq	r3, #0
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	e015      	b.n	8004ed6 <HAL_TIM_OC_Start_IT+0x6e>
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b08      	cmp	r3, #8
 8004eae:	d109      	bne.n	8004ec4 <HAL_TIM_OC_Start_IT+0x5c>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	bf14      	ite	ne
 8004ebc:	2301      	movne	r3, #1
 8004ebe:	2300      	moveq	r3, #0
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	e008      	b.n	8004ed6 <HAL_TIM_OC_Start_IT+0x6e>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	bf14      	ite	ne
 8004ed0:	2301      	movne	r3, #1
 8004ed2:	2300      	moveq	r3, #0
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d001      	beq.n	8004ede <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e0b3      	b.n	8005046 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d104      	bne.n	8004eee <HAL_TIM_OC_Start_IT+0x86>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004eec:	e013      	b.n	8004f16 <HAL_TIM_OC_Start_IT+0xae>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b04      	cmp	r3, #4
 8004ef2:	d104      	bne.n	8004efe <HAL_TIM_OC_Start_IT+0x96>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004efc:	e00b      	b.n	8004f16 <HAL_TIM_OC_Start_IT+0xae>
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	2b08      	cmp	r3, #8
 8004f02:	d104      	bne.n	8004f0e <HAL_TIM_OC_Start_IT+0xa6>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f0c:	e003      	b.n	8004f16 <HAL_TIM_OC_Start_IT+0xae>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2202      	movs	r2, #2
 8004f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b0c      	cmp	r3, #12
 8004f1a:	d841      	bhi.n	8004fa0 <HAL_TIM_OC_Start_IT+0x138>
 8004f1c:	a201      	add	r2, pc, #4	; (adr r2, 8004f24 <HAL_TIM_OC_Start_IT+0xbc>)
 8004f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f22:	bf00      	nop
 8004f24:	08004f59 	.word	0x08004f59
 8004f28:	08004fa1 	.word	0x08004fa1
 8004f2c:	08004fa1 	.word	0x08004fa1
 8004f30:	08004fa1 	.word	0x08004fa1
 8004f34:	08004f6b 	.word	0x08004f6b
 8004f38:	08004fa1 	.word	0x08004fa1
 8004f3c:	08004fa1 	.word	0x08004fa1
 8004f40:	08004fa1 	.word	0x08004fa1
 8004f44:	08004f7d 	.word	0x08004f7d
 8004f48:	08004fa1 	.word	0x08004fa1
 8004f4c:	08004fa1 	.word	0x08004fa1
 8004f50:	08004fa1 	.word	0x08004fa1
 8004f54:	08004f8f 	.word	0x08004f8f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0202 	orr.w	r2, r2, #2
 8004f66:	60da      	str	r2, [r3, #12]
      break;
 8004f68:	e01d      	b.n	8004fa6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f042 0204 	orr.w	r2, r2, #4
 8004f78:	60da      	str	r2, [r3, #12]
      break;
 8004f7a:	e014      	b.n	8004fa6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68da      	ldr	r2, [r3, #12]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0208 	orr.w	r2, r2, #8
 8004f8a:	60da      	str	r2, [r3, #12]
      break;
 8004f8c:	e00b      	b.n	8004fa6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f042 0210 	orr.w	r2, r2, #16
 8004f9c:	60da      	str	r2, [r3, #12]
      break;
 8004f9e:	e002      	b.n	8004fa6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8004fa4:	bf00      	nop
  }

  if (status == HAL_OK)
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d14b      	bne.n	8005044 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	6839      	ldr	r1, [r7, #0]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f000 fd59 	bl	8005a6c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a24      	ldr	r2, [pc, #144]	; (8005050 <HAL_TIM_OC_Start_IT+0x1e8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d107      	bne.n	8004fd4 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fd2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a1d      	ldr	r2, [pc, #116]	; (8005050 <HAL_TIM_OC_Start_IT+0x1e8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d018      	beq.n	8005010 <HAL_TIM_OC_Start_IT+0x1a8>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fe6:	d013      	beq.n	8005010 <HAL_TIM_OC_Start_IT+0x1a8>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a19      	ldr	r2, [pc, #100]	; (8005054 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d00e      	beq.n	8005010 <HAL_TIM_OC_Start_IT+0x1a8>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a18      	ldr	r2, [pc, #96]	; (8005058 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d009      	beq.n	8005010 <HAL_TIM_OC_Start_IT+0x1a8>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a16      	ldr	r2, [pc, #88]	; (800505c <HAL_TIM_OC_Start_IT+0x1f4>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d004      	beq.n	8005010 <HAL_TIM_OC_Start_IT+0x1a8>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a15      	ldr	r2, [pc, #84]	; (8005060 <HAL_TIM_OC_Start_IT+0x1f8>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d111      	bne.n	8005034 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	2b06      	cmp	r3, #6
 8005020:	d010      	beq.n	8005044 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f042 0201 	orr.w	r2, r2, #1
 8005030:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005032:	e007      	b.n	8005044 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f042 0201 	orr.w	r2, r2, #1
 8005042:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005044:	7bfb      	ldrb	r3, [r7, #15]
}
 8005046:	4618      	mov	r0, r3
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	40010000 	.word	0x40010000
 8005054:	40000400 	.word	0x40000400
 8005058:	40000800 	.word	0x40000800
 800505c:	40000c00 	.word	0x40000c00
 8005060:	40014000 	.word	0x40014000

08005064 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e041      	b.n	80050fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fc fee2 	bl	8001e54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	3304      	adds	r3, #4
 80050a0:	4619      	mov	r1, r3
 80050a2:	4610      	mov	r0, r2
 80050a4:	f000 fad6 	bl	8005654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3708      	adds	r7, #8
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}

08005102 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b082      	sub	sp, #8
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
 800510a:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e041      	b.n	800519a <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d106      	bne.n	8005130 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f839 	bl	80051a2 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3304      	adds	r3, #4
 8005140:	4619      	mov	r1, r3
 8005142:	4610      	mov	r0, r2
 8005144:	f000 fa86 	bl	8005654 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f022 0208 	bic.w	r2, r2, #8
 8005156:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6819      	ldr	r1, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	430a      	orrs	r2, r1
 8005166:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3708      	adds	r7, #8
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b083      	sub	sp, #12
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80051aa:	bf00      	nop
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b082      	sub	sp, #8
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d122      	bne.n	8005212 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d11b      	bne.n	8005212 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f06f 0202 	mvn.w	r2, #2
 80051e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	f003 0303 	and.w	r3, r3, #3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d003      	beq.n	8005200 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 fa0d 	bl	8005618 <HAL_TIM_IC_CaptureCallback>
 80051fe:	e005      	b.n	800520c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f7fc fce5 	bl	8001bd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fa10 	bl	800562c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	f003 0304 	and.w	r3, r3, #4
 800521c:	2b04      	cmp	r3, #4
 800521e:	d122      	bne.n	8005266 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	f003 0304 	and.w	r3, r3, #4
 800522a:	2b04      	cmp	r3, #4
 800522c:	d11b      	bne.n	8005266 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f06f 0204 	mvn.w	r2, #4
 8005236:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2202      	movs	r2, #2
 800523c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f000 f9e3 	bl	8005618 <HAL_TIM_IC_CaptureCallback>
 8005252:	e005      	b.n	8005260 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f7fc fcbb 	bl	8001bd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f9e6 	bl	800562c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	f003 0308 	and.w	r3, r3, #8
 8005270:	2b08      	cmp	r3, #8
 8005272:	d122      	bne.n	80052ba <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b08      	cmp	r3, #8
 8005280:	d11b      	bne.n	80052ba <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f06f 0208 	mvn.w	r2, #8
 800528a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2204      	movs	r2, #4
 8005290:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	69db      	ldr	r3, [r3, #28]
 8005298:	f003 0303 	and.w	r3, r3, #3
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 f9b9 	bl	8005618 <HAL_TIM_IC_CaptureCallback>
 80052a6:	e005      	b.n	80052b4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7fc fc91 	bl	8001bd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f9bc 	bl	800562c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	f003 0310 	and.w	r3, r3, #16
 80052c4:	2b10      	cmp	r3, #16
 80052c6:	d122      	bne.n	800530e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	f003 0310 	and.w	r3, r3, #16
 80052d2:	2b10      	cmp	r3, #16
 80052d4:	d11b      	bne.n	800530e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f06f 0210 	mvn.w	r2, #16
 80052de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2208      	movs	r2, #8
 80052e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	69db      	ldr	r3, [r3, #28]
 80052ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d003      	beq.n	80052fc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f98f 	bl	8005618 <HAL_TIM_IC_CaptureCallback>
 80052fa:	e005      	b.n	8005308 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f7fc fc67 	bl	8001bd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f992 	bl	800562c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	691b      	ldr	r3, [r3, #16]
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b01      	cmp	r3, #1
 800531a:	d10e      	bne.n	800533a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	2b01      	cmp	r3, #1
 8005328:	d107      	bne.n	800533a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f06f 0201 	mvn.w	r2, #1
 8005332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 f965 	bl	8005604 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005344:	2b80      	cmp	r3, #128	; 0x80
 8005346:	d10e      	bne.n	8005366 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005352:	2b80      	cmp	r3, #128	; 0x80
 8005354:	d107      	bne.n	8005366 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800535e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 fc21 	bl	8005ba8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005370:	2b40      	cmp	r3, #64	; 0x40
 8005372:	d10e      	bne.n	8005392 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800537e:	2b40      	cmp	r3, #64	; 0x40
 8005380:	d107      	bne.n	8005392 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800538a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f957 	bl	8005640 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b20      	cmp	r3, #32
 800539e:	d10e      	bne.n	80053be <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f003 0320 	and.w	r3, r3, #32
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	d107      	bne.n	80053be <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f06f 0220 	mvn.w	r2, #32
 80053b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 fbeb 	bl	8005b94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053be:	bf00      	nop
 80053c0:	3708      	adds	r7, #8
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
	...

080053c8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053d4:	2300      	movs	r3, #0
 80053d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d101      	bne.n	80053e6 <HAL_TIM_OC_ConfigChannel+0x1e>
 80053e2:	2302      	movs	r3, #2
 80053e4:	e048      	b.n	8005478 <HAL_TIM_OC_ConfigChannel+0xb0>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2b0c      	cmp	r3, #12
 80053f2:	d839      	bhi.n	8005468 <HAL_TIM_OC_ConfigChannel+0xa0>
 80053f4:	a201      	add	r2, pc, #4	; (adr r2, 80053fc <HAL_TIM_OC_ConfigChannel+0x34>)
 80053f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fa:	bf00      	nop
 80053fc:	08005431 	.word	0x08005431
 8005400:	08005469 	.word	0x08005469
 8005404:	08005469 	.word	0x08005469
 8005408:	08005469 	.word	0x08005469
 800540c:	0800543f 	.word	0x0800543f
 8005410:	08005469 	.word	0x08005469
 8005414:	08005469 	.word	0x08005469
 8005418:	08005469 	.word	0x08005469
 800541c:	0800544d 	.word	0x0800544d
 8005420:	08005469 	.word	0x08005469
 8005424:	08005469 	.word	0x08005469
 8005428:	08005469 	.word	0x08005469
 800542c:	0800545b 	.word	0x0800545b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68b9      	ldr	r1, [r7, #8]
 8005436:	4618      	mov	r0, r3
 8005438:	f000 f98c 	bl	8005754 <TIM_OC1_SetConfig>
      break;
 800543c:	e017      	b.n	800546e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68b9      	ldr	r1, [r7, #8]
 8005444:	4618      	mov	r0, r3
 8005446:	f000 f9eb 	bl	8005820 <TIM_OC2_SetConfig>
      break;
 800544a:	e010      	b.n	800546e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68b9      	ldr	r1, [r7, #8]
 8005452:	4618      	mov	r0, r3
 8005454:	f000 fa50 	bl	80058f8 <TIM_OC3_SetConfig>
      break;
 8005458:	e009      	b.n	800546e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68b9      	ldr	r1, [r7, #8]
 8005460:	4618      	mov	r0, r3
 8005462:	f000 fab3 	bl	80059cc <TIM_OC4_SetConfig>
      break;
 8005466:	e002      	b.n	800546e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	75fb      	strb	r3, [r7, #23]
      break;
 800546c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005476:	7dfb      	ldrb	r3, [r7, #23]
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b086      	sub	sp, #24
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005496:	2b01      	cmp	r3, #1
 8005498:	d101      	bne.n	800549e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800549a:	2302      	movs	r3, #2
 800549c:	e0ae      	b.n	80055fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b0c      	cmp	r3, #12
 80054aa:	f200 809f 	bhi.w	80055ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80054ae:	a201      	add	r2, pc, #4	; (adr r2, 80054b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b4:	080054e9 	.word	0x080054e9
 80054b8:	080055ed 	.word	0x080055ed
 80054bc:	080055ed 	.word	0x080055ed
 80054c0:	080055ed 	.word	0x080055ed
 80054c4:	08005529 	.word	0x08005529
 80054c8:	080055ed 	.word	0x080055ed
 80054cc:	080055ed 	.word	0x080055ed
 80054d0:	080055ed 	.word	0x080055ed
 80054d4:	0800556b 	.word	0x0800556b
 80054d8:	080055ed 	.word	0x080055ed
 80054dc:	080055ed 	.word	0x080055ed
 80054e0:	080055ed 	.word	0x080055ed
 80054e4:	080055ab 	.word	0x080055ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68b9      	ldr	r1, [r7, #8]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 f930 	bl	8005754 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	699a      	ldr	r2, [r3, #24]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f042 0208 	orr.w	r2, r2, #8
 8005502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	699a      	ldr	r2, [r3, #24]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f022 0204 	bic.w	r2, r2, #4
 8005512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6999      	ldr	r1, [r3, #24]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	691a      	ldr	r2, [r3, #16]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	430a      	orrs	r2, r1
 8005524:	619a      	str	r2, [r3, #24]
      break;
 8005526:	e064      	b.n	80055f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68b9      	ldr	r1, [r7, #8]
 800552e:	4618      	mov	r0, r3
 8005530:	f000 f976 	bl	8005820 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699a      	ldr	r2, [r3, #24]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6999      	ldr	r1, [r3, #24]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	021a      	lsls	r2, r3, #8
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	619a      	str	r2, [r3, #24]
      break;
 8005568:	e043      	b.n	80055f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	4618      	mov	r0, r3
 8005572:	f000 f9c1 	bl	80058f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	69da      	ldr	r2, [r3, #28]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f042 0208 	orr.w	r2, r2, #8
 8005584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69da      	ldr	r2, [r3, #28]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 0204 	bic.w	r2, r2, #4
 8005594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	69d9      	ldr	r1, [r3, #28]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	691a      	ldr	r2, [r3, #16]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	61da      	str	r2, [r3, #28]
      break;
 80055a8:	e023      	b.n	80055f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68b9      	ldr	r1, [r7, #8]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 fa0b 	bl	80059cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69da      	ldr	r2, [r3, #28]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69da      	ldr	r2, [r3, #28]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69d9      	ldr	r1, [r3, #28]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	021a      	lsls	r2, r3, #8
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	61da      	str	r2, [r3, #28]
      break;
 80055ea:	e002      	b.n	80055f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	75fb      	strb	r3, [r7, #23]
      break;
 80055f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3718      	adds	r7, #24
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a34      	ldr	r2, [pc, #208]	; (8005738 <TIM_Base_SetConfig+0xe4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d00f      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005672:	d00b      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a31      	ldr	r2, [pc, #196]	; (800573c <TIM_Base_SetConfig+0xe8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d007      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a30      	ldr	r2, [pc, #192]	; (8005740 <TIM_Base_SetConfig+0xec>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d003      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a2f      	ldr	r2, [pc, #188]	; (8005744 <TIM_Base_SetConfig+0xf0>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d108      	bne.n	800569e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a25      	ldr	r2, [pc, #148]	; (8005738 <TIM_Base_SetConfig+0xe4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01b      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ac:	d017      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a22      	ldr	r2, [pc, #136]	; (800573c <TIM_Base_SetConfig+0xe8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a21      	ldr	r2, [pc, #132]	; (8005740 <TIM_Base_SetConfig+0xec>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00f      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a20      	ldr	r2, [pc, #128]	; (8005744 <TIM_Base_SetConfig+0xf0>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a1f      	ldr	r2, [pc, #124]	; (8005748 <TIM_Base_SetConfig+0xf4>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a1e      	ldr	r2, [pc, #120]	; (800574c <TIM_Base_SetConfig+0xf8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a1d      	ldr	r2, [pc, #116]	; (8005750 <TIM_Base_SetConfig+0xfc>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d108      	bne.n	80056f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a08      	ldr	r2, [pc, #32]	; (8005738 <TIM_Base_SetConfig+0xe4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d103      	bne.n	8005724 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	691a      	ldr	r2, [r3, #16]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	615a      	str	r2, [r3, #20]
}
 800572a:	bf00      	nop
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	40010000 	.word	0x40010000
 800573c:	40000400 	.word	0x40000400
 8005740:	40000800 	.word	0x40000800
 8005744:	40000c00 	.word	0x40000c00
 8005748:	40014000 	.word	0x40014000
 800574c:	40014400 	.word	0x40014400
 8005750:	40014800 	.word	0x40014800

08005754 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	f023 0201 	bic.w	r2, r3, #1
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0303 	bic.w	r3, r3, #3
 800578a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f023 0302 	bic.w	r3, r3, #2
 800579c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a1c      	ldr	r2, [pc, #112]	; (800581c <TIM_OC1_SetConfig+0xc8>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d10c      	bne.n	80057ca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f023 0308 	bic.w	r3, r3, #8
 80057b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f023 0304 	bic.w	r3, r3, #4
 80057c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a13      	ldr	r2, [pc, #76]	; (800581c <TIM_OC1_SetConfig+0xc8>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d111      	bne.n	80057f6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	621a      	str	r2, [r3, #32]
}
 8005810:	bf00      	nop
 8005812:	371c      	adds	r7, #28
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr
 800581c:	40010000 	.word	0x40010000

08005820 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	f023 0210 	bic.w	r2, r3, #16
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800584e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005856:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	021b      	lsls	r3, r3, #8
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	4313      	orrs	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	f023 0320 	bic.w	r3, r3, #32
 800586a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	011b      	lsls	r3, r3, #4
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4313      	orrs	r3, r2
 8005876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a1e      	ldr	r2, [pc, #120]	; (80058f4 <TIM_OC2_SetConfig+0xd4>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d10d      	bne.n	800589c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005886:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	011b      	lsls	r3, r3, #4
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	4313      	orrs	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800589a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a15      	ldr	r2, [pc, #84]	; (80058f4 <TIM_OC2_SetConfig+0xd4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d113      	bne.n	80058cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	4313      	orrs	r3, r2
 80058be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	621a      	str	r2, [r3, #32]
}
 80058e6:	bf00      	nop
 80058e8:	371c      	adds	r7, #28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	40010000 	.word	0x40010000

080058f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b087      	sub	sp, #28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a1b      	ldr	r3, [r3, #32]
 8005906:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	69db      	ldr	r3, [r3, #28]
 800591e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f023 0303 	bic.w	r3, r3, #3
 800592e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	021b      	lsls	r3, r3, #8
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	4313      	orrs	r3, r2
 800594c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a1d      	ldr	r2, [pc, #116]	; (80059c8 <TIM_OC3_SetConfig+0xd0>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d10d      	bne.n	8005972 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800595c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	021b      	lsls	r3, r3, #8
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	4313      	orrs	r3, r2
 8005968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a14      	ldr	r2, [pc, #80]	; (80059c8 <TIM_OC3_SetConfig+0xd0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d113      	bne.n	80059a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	011b      	lsls	r3, r3, #4
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	4313      	orrs	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	011b      	lsls	r3, r3, #4
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	4313      	orrs	r3, r2
 80059a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	685a      	ldr	r2, [r3, #4]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	621a      	str	r2, [r3, #32]
}
 80059bc:	bf00      	nop
 80059be:	371c      	adds	r7, #28
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr
 80059c8:	40010000 	.word	0x40010000

080059cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	031b      	lsls	r3, r3, #12
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a10      	ldr	r2, [pc, #64]	; (8005a68 <TIM_OC4_SetConfig+0x9c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d109      	bne.n	8005a40 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	019b      	lsls	r3, r3, #6
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685a      	ldr	r2, [r3, #4]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	621a      	str	r2, [r3, #32]
}
 8005a5a:	bf00      	nop
 8005a5c:	371c      	adds	r7, #28
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	40010000 	.word	0x40010000

08005a6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f003 031f 	and.w	r3, r3, #31
 8005a7e:	2201      	movs	r2, #1
 8005a80:	fa02 f303 	lsl.w	r3, r2, r3
 8005a84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6a1a      	ldr	r2, [r3, #32]
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	43db      	mvns	r3, r3
 8005a8e:	401a      	ands	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a1a      	ldr	r2, [r3, #32]
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f003 031f 	and.w	r3, r3, #31
 8005a9e:	6879      	ldr	r1, [r7, #4]
 8005aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	621a      	str	r2, [r3, #32]
}
 8005aaa:	bf00      	nop
 8005aac:	371c      	adds	r7, #28
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
	...

08005ab8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d101      	bne.n	8005ad0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005acc:	2302      	movs	r3, #2
 8005ace:	e050      	b.n	8005b72 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2202      	movs	r2, #2
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005af6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68fa      	ldr	r2, [r7, #12]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a1c      	ldr	r2, [pc, #112]	; (8005b80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d018      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b1c:	d013      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a18      	ldr	r2, [pc, #96]	; (8005b84 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d00e      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a16      	ldr	r2, [pc, #88]	; (8005b88 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d009      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a15      	ldr	r2, [pc, #84]	; (8005b8c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d004      	beq.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d10c      	bne.n	8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3714      	adds	r7, #20
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40010000 	.word	0x40010000
 8005b84:	40000400 	.word	0x40000400
 8005b88:	40000800 	.word	0x40000800
 8005b8c:	40000c00 	.word	0x40000c00
 8005b90:	40014000 	.word	0x40014000

08005b94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e03f      	b.n	8005c4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d106      	bne.n	8005be8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7fc f9f4 	bl	8001fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2224      	movs	r2, #36	; 0x24
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 f829 	bl	8005c58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	695a      	ldr	r2, [r3, #20]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2220      	movs	r2, #32
 8005c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
	...

08005c58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5c:	b09f      	sub	sp, #124	; 0x7c
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c6e:	68d9      	ldr	r1, [r3, #12]
 8005c70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	ea40 0301 	orr.w	r3, r0, r1
 8005c78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c7c:	689a      	ldr	r2, [r3, #8]
 8005c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	431a      	orrs	r2, r3
 8005c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005c9c:	f021 010c 	bic.w	r1, r1, #12
 8005ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ca6:	430b      	orrs	r3, r1
 8005ca8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005caa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb6:	6999      	ldr	r1, [r3, #24]
 8005cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	ea40 0301 	orr.w	r3, r0, r1
 8005cc0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	4bc5      	ldr	r3, [pc, #788]	; (8005fdc <UART_SetConfig+0x384>)
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d004      	beq.n	8005cd6 <UART_SetConfig+0x7e>
 8005ccc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	4bc3      	ldr	r3, [pc, #780]	; (8005fe0 <UART_SetConfig+0x388>)
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d103      	bne.n	8005cde <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cd6:	f7fe fbcd 	bl	8004474 <HAL_RCC_GetPCLK2Freq>
 8005cda:	6778      	str	r0, [r7, #116]	; 0x74
 8005cdc:	e002      	b.n	8005ce4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cde:	f7fe fbb5 	bl	800444c <HAL_RCC_GetPCLK1Freq>
 8005ce2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cec:	f040 80b6 	bne.w	8005e5c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cf2:	461c      	mov	r4, r3
 8005cf4:	f04f 0500 	mov.w	r5, #0
 8005cf8:	4622      	mov	r2, r4
 8005cfa:	462b      	mov	r3, r5
 8005cfc:	1891      	adds	r1, r2, r2
 8005cfe:	6439      	str	r1, [r7, #64]	; 0x40
 8005d00:	415b      	adcs	r3, r3
 8005d02:	647b      	str	r3, [r7, #68]	; 0x44
 8005d04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d08:	1912      	adds	r2, r2, r4
 8005d0a:	eb45 0303 	adc.w	r3, r5, r3
 8005d0e:	f04f 0000 	mov.w	r0, #0
 8005d12:	f04f 0100 	mov.w	r1, #0
 8005d16:	00d9      	lsls	r1, r3, #3
 8005d18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d1c:	00d0      	lsls	r0, r2, #3
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	1911      	adds	r1, r2, r4
 8005d24:	6639      	str	r1, [r7, #96]	; 0x60
 8005d26:	416b      	adcs	r3, r5
 8005d28:	667b      	str	r3, [r7, #100]	; 0x64
 8005d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	f04f 0300 	mov.w	r3, #0
 8005d34:	1891      	adds	r1, r2, r2
 8005d36:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d38:	415b      	adcs	r3, r3
 8005d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d40:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005d44:	f7fa ff88 	bl	8000c58 <__aeabi_uldivmod>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4ba5      	ldr	r3, [pc, #660]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005d4e:	fba3 2302 	umull	r2, r3, r3, r2
 8005d52:	095b      	lsrs	r3, r3, #5
 8005d54:	011e      	lsls	r6, r3, #4
 8005d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d58:	461c      	mov	r4, r3
 8005d5a:	f04f 0500 	mov.w	r5, #0
 8005d5e:	4622      	mov	r2, r4
 8005d60:	462b      	mov	r3, r5
 8005d62:	1891      	adds	r1, r2, r2
 8005d64:	6339      	str	r1, [r7, #48]	; 0x30
 8005d66:	415b      	adcs	r3, r3
 8005d68:	637b      	str	r3, [r7, #52]	; 0x34
 8005d6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005d6e:	1912      	adds	r2, r2, r4
 8005d70:	eb45 0303 	adc.w	r3, r5, r3
 8005d74:	f04f 0000 	mov.w	r0, #0
 8005d78:	f04f 0100 	mov.w	r1, #0
 8005d7c:	00d9      	lsls	r1, r3, #3
 8005d7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d82:	00d0      	lsls	r0, r2, #3
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	1911      	adds	r1, r2, r4
 8005d8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d8c:	416b      	adcs	r3, r5
 8005d8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	461a      	mov	r2, r3
 8005d96:	f04f 0300 	mov.w	r3, #0
 8005d9a:	1891      	adds	r1, r2, r2
 8005d9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8005d9e:	415b      	adcs	r3, r3
 8005da0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005da2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005da6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005daa:	f7fa ff55 	bl	8000c58 <__aeabi_uldivmod>
 8005dae:	4602      	mov	r2, r0
 8005db0:	460b      	mov	r3, r1
 8005db2:	4b8c      	ldr	r3, [pc, #560]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005db4:	fba3 1302 	umull	r1, r3, r3, r2
 8005db8:	095b      	lsrs	r3, r3, #5
 8005dba:	2164      	movs	r1, #100	; 0x64
 8005dbc:	fb01 f303 	mul.w	r3, r1, r3
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	3332      	adds	r3, #50	; 0x32
 8005dc6:	4a87      	ldr	r2, [pc, #540]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dcc:	095b      	lsrs	r3, r3, #5
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005dd4:	441e      	add	r6, r3
 8005dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f04f 0100 	mov.w	r1, #0
 8005dde:	4602      	mov	r2, r0
 8005de0:	460b      	mov	r3, r1
 8005de2:	1894      	adds	r4, r2, r2
 8005de4:	623c      	str	r4, [r7, #32]
 8005de6:	415b      	adcs	r3, r3
 8005de8:	627b      	str	r3, [r7, #36]	; 0x24
 8005dea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dee:	1812      	adds	r2, r2, r0
 8005df0:	eb41 0303 	adc.w	r3, r1, r3
 8005df4:	f04f 0400 	mov.w	r4, #0
 8005df8:	f04f 0500 	mov.w	r5, #0
 8005dfc:	00dd      	lsls	r5, r3, #3
 8005dfe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e02:	00d4      	lsls	r4, r2, #3
 8005e04:	4622      	mov	r2, r4
 8005e06:	462b      	mov	r3, r5
 8005e08:	1814      	adds	r4, r2, r0
 8005e0a:	653c      	str	r4, [r7, #80]	; 0x50
 8005e0c:	414b      	adcs	r3, r1
 8005e0e:	657b      	str	r3, [r7, #84]	; 0x54
 8005e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	461a      	mov	r2, r3
 8005e16:	f04f 0300 	mov.w	r3, #0
 8005e1a:	1891      	adds	r1, r2, r2
 8005e1c:	61b9      	str	r1, [r7, #24]
 8005e1e:	415b      	adcs	r3, r3
 8005e20:	61fb      	str	r3, [r7, #28]
 8005e22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005e2a:	f7fa ff15 	bl	8000c58 <__aeabi_uldivmod>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	460b      	mov	r3, r1
 8005e32:	4b6c      	ldr	r3, [pc, #432]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005e34:	fba3 1302 	umull	r1, r3, r3, r2
 8005e38:	095b      	lsrs	r3, r3, #5
 8005e3a:	2164      	movs	r1, #100	; 0x64
 8005e3c:	fb01 f303 	mul.w	r3, r1, r3
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	3332      	adds	r3, #50	; 0x32
 8005e46:	4a67      	ldr	r2, [pc, #412]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005e48:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4c:	095b      	lsrs	r3, r3, #5
 8005e4e:	f003 0207 	and.w	r2, r3, #7
 8005e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4432      	add	r2, r6
 8005e58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e5a:	e0b9      	b.n	8005fd0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e5e:	461c      	mov	r4, r3
 8005e60:	f04f 0500 	mov.w	r5, #0
 8005e64:	4622      	mov	r2, r4
 8005e66:	462b      	mov	r3, r5
 8005e68:	1891      	adds	r1, r2, r2
 8005e6a:	6139      	str	r1, [r7, #16]
 8005e6c:	415b      	adcs	r3, r3
 8005e6e:	617b      	str	r3, [r7, #20]
 8005e70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005e74:	1912      	adds	r2, r2, r4
 8005e76:	eb45 0303 	adc.w	r3, r5, r3
 8005e7a:	f04f 0000 	mov.w	r0, #0
 8005e7e:	f04f 0100 	mov.w	r1, #0
 8005e82:	00d9      	lsls	r1, r3, #3
 8005e84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e88:	00d0      	lsls	r0, r2, #3
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	eb12 0804 	adds.w	r8, r2, r4
 8005e92:	eb43 0905 	adc.w	r9, r3, r5
 8005e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f04f 0100 	mov.w	r1, #0
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	f04f 0300 	mov.w	r3, #0
 8005ea8:	008b      	lsls	r3, r1, #2
 8005eaa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005eae:	0082      	lsls	r2, r0, #2
 8005eb0:	4640      	mov	r0, r8
 8005eb2:	4649      	mov	r1, r9
 8005eb4:	f7fa fed0 	bl	8000c58 <__aeabi_uldivmod>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	460b      	mov	r3, r1
 8005ebc:	4b49      	ldr	r3, [pc, #292]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8005ec2:	095b      	lsrs	r3, r3, #5
 8005ec4:	011e      	lsls	r6, r3, #4
 8005ec6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f04f 0100 	mov.w	r1, #0
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	1894      	adds	r4, r2, r2
 8005ed4:	60bc      	str	r4, [r7, #8]
 8005ed6:	415b      	adcs	r3, r3
 8005ed8:	60fb      	str	r3, [r7, #12]
 8005eda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ede:	1812      	adds	r2, r2, r0
 8005ee0:	eb41 0303 	adc.w	r3, r1, r3
 8005ee4:	f04f 0400 	mov.w	r4, #0
 8005ee8:	f04f 0500 	mov.w	r5, #0
 8005eec:	00dd      	lsls	r5, r3, #3
 8005eee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005ef2:	00d4      	lsls	r4, r2, #3
 8005ef4:	4622      	mov	r2, r4
 8005ef6:	462b      	mov	r3, r5
 8005ef8:	1814      	adds	r4, r2, r0
 8005efa:	64bc      	str	r4, [r7, #72]	; 0x48
 8005efc:	414b      	adcs	r3, r1
 8005efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f04f 0100 	mov.w	r1, #0
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	f04f 0300 	mov.w	r3, #0
 8005f12:	008b      	lsls	r3, r1, #2
 8005f14:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f18:	0082      	lsls	r2, r0, #2
 8005f1a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005f1e:	f7fa fe9b 	bl	8000c58 <__aeabi_uldivmod>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	4b2f      	ldr	r3, [pc, #188]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005f28:	fba3 1302 	umull	r1, r3, r3, r2
 8005f2c:	095b      	lsrs	r3, r3, #5
 8005f2e:	2164      	movs	r1, #100	; 0x64
 8005f30:	fb01 f303 	mul.w	r3, r1, r3
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	011b      	lsls	r3, r3, #4
 8005f38:	3332      	adds	r3, #50	; 0x32
 8005f3a:	4a2a      	ldr	r2, [pc, #168]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f40:	095b      	lsrs	r3, r3, #5
 8005f42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f46:	441e      	add	r6, r3
 8005f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f04f 0100 	mov.w	r1, #0
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	1894      	adds	r4, r2, r2
 8005f56:	603c      	str	r4, [r7, #0]
 8005f58:	415b      	adcs	r3, r3
 8005f5a:	607b      	str	r3, [r7, #4]
 8005f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f60:	1812      	adds	r2, r2, r0
 8005f62:	eb41 0303 	adc.w	r3, r1, r3
 8005f66:	f04f 0400 	mov.w	r4, #0
 8005f6a:	f04f 0500 	mov.w	r5, #0
 8005f6e:	00dd      	lsls	r5, r3, #3
 8005f70:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f74:	00d4      	lsls	r4, r2, #3
 8005f76:	4622      	mov	r2, r4
 8005f78:	462b      	mov	r3, r5
 8005f7a:	eb12 0a00 	adds.w	sl, r2, r0
 8005f7e:	eb43 0b01 	adc.w	fp, r3, r1
 8005f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f04f 0100 	mov.w	r1, #0
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	f04f 0300 	mov.w	r3, #0
 8005f94:	008b      	lsls	r3, r1, #2
 8005f96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f9a:	0082      	lsls	r2, r0, #2
 8005f9c:	4650      	mov	r0, sl
 8005f9e:	4659      	mov	r1, fp
 8005fa0:	f7fa fe5a 	bl	8000c58 <__aeabi_uldivmod>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4b0e      	ldr	r3, [pc, #56]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005faa:	fba3 1302 	umull	r1, r3, r3, r2
 8005fae:	095b      	lsrs	r3, r3, #5
 8005fb0:	2164      	movs	r1, #100	; 0x64
 8005fb2:	fb01 f303 	mul.w	r3, r1, r3
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	011b      	lsls	r3, r3, #4
 8005fba:	3332      	adds	r3, #50	; 0x32
 8005fbc:	4a09      	ldr	r2, [pc, #36]	; (8005fe4 <UART_SetConfig+0x38c>)
 8005fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc2:	095b      	lsrs	r3, r3, #5
 8005fc4:	f003 020f 	and.w	r2, r3, #15
 8005fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4432      	add	r2, r6
 8005fce:	609a      	str	r2, [r3, #8]
}
 8005fd0:	bf00      	nop
 8005fd2:	377c      	adds	r7, #124	; 0x7c
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fda:	bf00      	nop
 8005fdc:	40011000 	.word	0x40011000
 8005fe0:	40011400 	.word	0x40011400
 8005fe4:	51eb851f 	.word	0x51eb851f

08005fe8 <delay_ms>:
u16 POINT_COLOR = 0x0000,BACK_COLOR = 0xFFFF;  
u16 DeviceCode;	 


static void delay_ms(uint32_t ms)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f7fc f9e7 	bl	80023c4 <HAL_Delay>
}
 8005ff6:	bf00      	nop
 8005ff8:	3708      	adds	r7, #8
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
	...

08006000 <LCD_WR_REG>:
 * @function   :Write an 8-bit command to the LCD screen
 * @parameters :data:Command value to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WR_REG(u8 data)
{ 
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	71fb      	strb	r3, [r7, #7]
   LCD_CS_CLR;     
 800600a:	2200      	movs	r2, #0
 800600c:	2140      	movs	r1, #64	; 0x40
 800600e:	480c      	ldr	r0, [pc, #48]	; (8006040 <LCD_WR_REG+0x40>)
 8006010:	f7fd fd9e 	bl	8003b50 <HAL_GPIO_WritePin>
	 LCD_RS_CLR;	  
 8006014:	2200      	movs	r2, #0
 8006016:	2180      	movs	r1, #128	; 0x80
 8006018:	480a      	ldr	r0, [pc, #40]	; (8006044 <LCD_WR_REG+0x44>)
 800601a:	f7fd fd99 	bl	8003b50 <HAL_GPIO_WritePin>
   //SPI_WriteByte(SPI1,data);
   HAL_SPI_Transmit(&hspi1, &data, 1, 10000);
 800601e:	1df9      	adds	r1, r7, #7
 8006020:	f242 7310 	movw	r3, #10000	; 0x2710
 8006024:	2201      	movs	r2, #1
 8006026:	4808      	ldr	r0, [pc, #32]	; (8006048 <LCD_WR_REG+0x48>)
 8006028:	f7fe fac1 	bl	80045ae <HAL_SPI_Transmit>
   LCD_CS_SET;	
 800602c:	2201      	movs	r2, #1
 800602e:	2140      	movs	r1, #64	; 0x40
 8006030:	4803      	ldr	r0, [pc, #12]	; (8006040 <LCD_WR_REG+0x40>)
 8006032:	f7fd fd8d 	bl	8003b50 <HAL_GPIO_WritePin>
}
 8006036:	bf00      	nop
 8006038:	3708      	adds	r7, #8
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	40020400 	.word	0x40020400
 8006044:	40020800 	.word	0x40020800
 8006048:	20000cd0 	.word	0x20000cd0

0800604c <LCD_WR_DATA>:
 * @function   :Write an 8-bit data to the LCD screen
 * @parameters :data:data value to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WR_DATA(u8 data)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	4603      	mov	r3, r0
 8006054:	71fb      	strb	r3, [r7, #7]
   LCD_CS_CLR;
 8006056:	2200      	movs	r2, #0
 8006058:	2140      	movs	r1, #64	; 0x40
 800605a:	480c      	ldr	r0, [pc, #48]	; (800608c <LCD_WR_DATA+0x40>)
 800605c:	f7fd fd78 	bl	8003b50 <HAL_GPIO_WritePin>
	 LCD_RS_SET;
 8006060:	2201      	movs	r2, #1
 8006062:	2180      	movs	r1, #128	; 0x80
 8006064:	480a      	ldr	r0, [pc, #40]	; (8006090 <LCD_WR_DATA+0x44>)
 8006066:	f7fd fd73 	bl	8003b50 <HAL_GPIO_WritePin>
   //SPI_WriteByte(SPI1,data);
   HAL_SPI_Transmit(&hspi1, &data, 1, 10000);
 800606a:	1df9      	adds	r1, r7, #7
 800606c:	f242 7310 	movw	r3, #10000	; 0x2710
 8006070:	2201      	movs	r2, #1
 8006072:	4808      	ldr	r0, [pc, #32]	; (8006094 <LCD_WR_DATA+0x48>)
 8006074:	f7fe fa9b 	bl	80045ae <HAL_SPI_Transmit>
   LCD_CS_SET;
 8006078:	2201      	movs	r2, #1
 800607a:	2140      	movs	r1, #64	; 0x40
 800607c:	4803      	ldr	r0, [pc, #12]	; (800608c <LCD_WR_DATA+0x40>)
 800607e:	f7fd fd67 	bl	8003b50 <HAL_GPIO_WritePin>
}
 8006082:	bf00      	nop
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	40020400 	.word	0x40020400
 8006090:	40020800 	.word	0x40020800
 8006094:	20000cd0 	.word	0x20000cd0

08006098 <LCD_WriteReg>:
 * @parameters :LCD_Reg:Register address
                LCD_RegValue:Data to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WriteReg(u8 LCD_Reg, u16 LCD_RegValue)
{	
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
 800609e:	4603      	mov	r3, r0
 80060a0:	460a      	mov	r2, r1
 80060a2:	71fb      	strb	r3, [r7, #7]
 80060a4:	4613      	mov	r3, r2
 80060a6:	80bb      	strh	r3, [r7, #4]
	LCD_WR_REG(LCD_Reg);  
 80060a8:	79fb      	ldrb	r3, [r7, #7]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7ff ffa8 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(LCD_RegValue);	    		 
 80060b0:	88bb      	ldrh	r3, [r7, #4]
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7ff ffc9 	bl	800604c <LCD_WR_DATA>
}	   
 80060ba:	bf00      	nop
 80060bc:	3708      	adds	r7, #8
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
	...

080060c4 <LCD_WriteRAM_Prepare>:
 * @function   :Write GRAM
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 
void LCD_WriteRAM_Prepare(void)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	af00      	add	r7, sp, #0
	LCD_WR_REG(lcddev.wramcmd);
 80060c8:	4b03      	ldr	r3, [pc, #12]	; (80060d8 <LCD_WriteRAM_Prepare+0x14>)
 80060ca:	891b      	ldrh	r3, [r3, #8]
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7ff ff96 	bl	8006000 <LCD_WR_REG>
}	 
 80060d4:	bf00      	nop
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	20000e18 	.word	0x20000e18

080060dc <Lcd_WriteData_16Bit>:
 * @function   :Write an 16-bit command to the LCD screen
 * @parameters :Data:Data to be written
 * @retvalue   :None
******************************************************************************/	 
void Lcd_WriteData_16Bit(u16 Data)
{	
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	4603      	mov	r3, r0
 80060e4:	80fb      	strh	r3, [r7, #6]
   u8 data;

   LCD_CS_CLR;
 80060e6:	2200      	movs	r2, #0
 80060e8:	2140      	movs	r1, #64	; 0x40
 80060ea:	4814      	ldr	r0, [pc, #80]	; (800613c <Lcd_WriteData_16Bit+0x60>)
 80060ec:	f7fd fd30 	bl	8003b50 <HAL_GPIO_WritePin>
   LCD_RS_SET;  
 80060f0:	2201      	movs	r2, #1
 80060f2:	2180      	movs	r1, #128	; 0x80
 80060f4:	4812      	ldr	r0, [pc, #72]	; (8006140 <Lcd_WriteData_16Bit+0x64>)
 80060f6:	f7fd fd2b 	bl	8003b50 <HAL_GPIO_WritePin>
//   SPI_WriteByte(SPI1,Data>>8);
//	 SPI_WriteByte(SPI1,Data);
   data = Data>>8;
 80060fa:	88fb      	ldrh	r3, [r7, #6]
 80060fc:	0a1b      	lsrs	r3, r3, #8
 80060fe:	b29b      	uxth	r3, r3
 8006100:	b2db      	uxtb	r3, r3
 8006102:	73fb      	strb	r3, [r7, #15]
   HAL_SPI_Transmit(&hspi1, &data, 1, 10000);
 8006104:	f107 010f 	add.w	r1, r7, #15
 8006108:	f242 7310 	movw	r3, #10000	; 0x2710
 800610c:	2201      	movs	r2, #1
 800610e:	480d      	ldr	r0, [pc, #52]	; (8006144 <Lcd_WriteData_16Bit+0x68>)
 8006110:	f7fe fa4d 	bl	80045ae <HAL_SPI_Transmit>
   data = (u8)Data;
 8006114:	88fb      	ldrh	r3, [r7, #6]
 8006116:	b2db      	uxtb	r3, r3
 8006118:	73fb      	strb	r3, [r7, #15]
   HAL_SPI_Transmit(&hspi1, &data, 1, 10000);
 800611a:	f107 010f 	add.w	r1, r7, #15
 800611e:	f242 7310 	movw	r3, #10000	; 0x2710
 8006122:	2201      	movs	r2, #1
 8006124:	4807      	ldr	r0, [pc, #28]	; (8006144 <Lcd_WriteData_16Bit+0x68>)
 8006126:	f7fe fa42 	bl	80045ae <HAL_SPI_Transmit>
   LCD_CS_SET;
 800612a:	2201      	movs	r2, #1
 800612c:	2140      	movs	r1, #64	; 0x40
 800612e:	4803      	ldr	r0, [pc, #12]	; (800613c <Lcd_WriteData_16Bit+0x60>)
 8006130:	f7fd fd0e 	bl	8003b50 <HAL_GPIO_WritePin>
}
 8006134:	bf00      	nop
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	40020400 	.word	0x40020400
 8006140:	40020800 	.word	0x40020800
 8006144:	20000cd0 	.word	0x20000cd0

08006148 <LCD_Clear>:
 * @function   :Full screen filled LCD screen
 * @parameters :color:Filled color
 * @retvalue   :None
******************************************************************************/	
void LCD_Clear(u16 Color)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	4603      	mov	r3, r0
 8006150:	80fb      	strh	r3, [r7, #6]
  unsigned int i,m;  
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);   
 8006152:	4b1d      	ldr	r3, [pc, #116]	; (80061c8 <LCD_Clear+0x80>)
 8006154:	881b      	ldrh	r3, [r3, #0]
 8006156:	3b01      	subs	r3, #1
 8006158:	b29a      	uxth	r2, r3
 800615a:	4b1b      	ldr	r3, [pc, #108]	; (80061c8 <LCD_Clear+0x80>)
 800615c:	885b      	ldrh	r3, [r3, #2]
 800615e:	3b01      	subs	r3, #1
 8006160:	b29b      	uxth	r3, r3
 8006162:	2100      	movs	r1, #0
 8006164:	2000      	movs	r0, #0
 8006166:	f000 f96f 	bl	8006448 <LCD_SetWindows>
	LCD_CS_CLR;
 800616a:	2200      	movs	r2, #0
 800616c:	2140      	movs	r1, #64	; 0x40
 800616e:	4817      	ldr	r0, [pc, #92]	; (80061cc <LCD_Clear+0x84>)
 8006170:	f7fd fcee 	bl	8003b50 <HAL_GPIO_WritePin>
	LCD_RS_SET;
 8006174:	2201      	movs	r2, #1
 8006176:	2180      	movs	r1, #128	; 0x80
 8006178:	4815      	ldr	r0, [pc, #84]	; (80061d0 <LCD_Clear+0x88>)
 800617a:	f7fd fce9 	bl	8003b50 <HAL_GPIO_WritePin>
	for(i=0;i<lcddev.height;i++)
 800617e:	2300      	movs	r3, #0
 8006180:	60fb      	str	r3, [r7, #12]
 8006182:	e012      	b.n	80061aa <LCD_Clear+0x62>
	{
        for(m=0;m<lcddev.width;m++)
 8006184:	2300      	movs	r3, #0
 8006186:	60bb      	str	r3, [r7, #8]
 8006188:	e006      	b.n	8006198 <LCD_Clear+0x50>
        {
			Lcd_WriteData_16Bit(Color);
 800618a:	88fb      	ldrh	r3, [r7, #6]
 800618c:	4618      	mov	r0, r3
 800618e:	f7ff ffa5 	bl	80060dc <Lcd_WriteData_16Bit>
        for(m=0;m<lcddev.width;m++)
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	3301      	adds	r3, #1
 8006196:	60bb      	str	r3, [r7, #8]
 8006198:	4b0b      	ldr	r3, [pc, #44]	; (80061c8 <LCD_Clear+0x80>)
 800619a:	881b      	ldrh	r3, [r3, #0]
 800619c:	461a      	mov	r2, r3
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d3f2      	bcc.n	800618a <LCD_Clear+0x42>
	for(i=0;i<lcddev.height;i++)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	3301      	adds	r3, #1
 80061a8:	60fb      	str	r3, [r7, #12]
 80061aa:	4b07      	ldr	r3, [pc, #28]	; (80061c8 <LCD_Clear+0x80>)
 80061ac:	885b      	ldrh	r3, [r3, #2]
 80061ae:	461a      	mov	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d3e6      	bcc.n	8006184 <LCD_Clear+0x3c>
		}
	}
	 LCD_CS_SET;
 80061b6:	2201      	movs	r2, #1
 80061b8:	2140      	movs	r1, #64	; 0x40
 80061ba:	4804      	ldr	r0, [pc, #16]	; (80061cc <LCD_Clear+0x84>)
 80061bc:	f7fd fcc8 	bl	8003b50 <HAL_GPIO_WritePin>
} 
 80061c0:	bf00      	nop
 80061c2:	3710      	adds	r7, #16
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	20000e18 	.word	0x20000e18
 80061cc:	40020400 	.word	0x40020400
 80061d0:	40020800 	.word	0x40020800

080061d4 <LCD_RESET>:
 * @function   :Reset LCD screen
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	
void LCD_RESET(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0
	LCD_RST_CLR;
 80061d8:	2200      	movs	r2, #0
 80061da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80061de:	4808      	ldr	r0, [pc, #32]	; (8006200 <LCD_RESET+0x2c>)
 80061e0:	f7fd fcb6 	bl	8003b50 <HAL_GPIO_WritePin>
	delay_ms(100);
 80061e4:	2064      	movs	r0, #100	; 0x64
 80061e6:	f7ff feff 	bl	8005fe8 <delay_ms>
	LCD_RST_SET;
 80061ea:	2201      	movs	r2, #1
 80061ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80061f0:	4803      	ldr	r0, [pc, #12]	; (8006200 <LCD_RESET+0x2c>)
 80061f2:	f7fd fcad 	bl	8003b50 <HAL_GPIO_WritePin>
	delay_ms(50);
 80061f6:	2032      	movs	r0, #50	; 0x32
 80061f8:	f7ff fef6 	bl	8005fe8 <delay_ms>
}
 80061fc:	bf00      	nop
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	40020000 	.word	0x40020000

08006204 <LCD_Init>:
 * @function   :Initialization LCD screen
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 	 
void LCD_Init(void)
{  
 8006204:	b580      	push	{r7, lr}
 8006206:	af00      	add	r7, sp, #0
//	SPI1_Init(); //SPI
//	SPI_SetSpeed(SPI1,SPI_BaudRatePrescaler_2);
//	LCD_GPIOInit();//LCD GPIO
 	LCD_RESET(); //LCD 
 8006208:	f7ff ffe4 	bl	80061d4 <LCD_RESET>
//*************2.8inch ILI9341**********//	
	LCD_WR_REG(0xCF);  
 800620c:	20cf      	movs	r0, #207	; 0xcf
 800620e:	f7ff fef7 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 8006212:	2000      	movs	r0, #0
 8006214:	f7ff ff1a 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0xC9); //C1 
 8006218:	20c9      	movs	r0, #201	; 0xc9
 800621a:	f7ff ff17 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0X30); 
 800621e:	2030      	movs	r0, #48	; 0x30
 8006220:	f7ff ff14 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xED);  
 8006224:	20ed      	movs	r0, #237	; 0xed
 8006226:	f7ff feeb 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x64); 
 800622a:	2064      	movs	r0, #100	; 0x64
 800622c:	f7ff ff0e 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x03); 
 8006230:	2003      	movs	r0, #3
 8006232:	f7ff ff0b 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0X12); 
 8006236:	2012      	movs	r0, #18
 8006238:	f7ff ff08 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0X81); 
 800623c:	2081      	movs	r0, #129	; 0x81
 800623e:	f7ff ff05 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xE8);  
 8006242:	20e8      	movs	r0, #232	; 0xe8
 8006244:	f7ff fedc 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x85); 
 8006248:	2085      	movs	r0, #133	; 0x85
 800624a:	f7ff feff 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x10); 
 800624e:	2010      	movs	r0, #16
 8006250:	f7ff fefc 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x7A); 
 8006254:	207a      	movs	r0, #122	; 0x7a
 8006256:	f7ff fef9 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xCB);  
 800625a:	20cb      	movs	r0, #203	; 0xcb
 800625c:	f7ff fed0 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x39); 
 8006260:	2039      	movs	r0, #57	; 0x39
 8006262:	f7ff fef3 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x2C); 
 8006266:	202c      	movs	r0, #44	; 0x2c
 8006268:	f7ff fef0 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 800626c:	2000      	movs	r0, #0
 800626e:	f7ff feed 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x34); 
 8006272:	2034      	movs	r0, #52	; 0x34
 8006274:	f7ff feea 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x02); 
 8006278:	2002      	movs	r0, #2
 800627a:	f7ff fee7 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xF7);  
 800627e:	20f7      	movs	r0, #247	; 0xf7
 8006280:	f7ff febe 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x20); 
 8006284:	2020      	movs	r0, #32
 8006286:	f7ff fee1 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xEA);  
 800628a:	20ea      	movs	r0, #234	; 0xea
 800628c:	f7ff feb8 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 8006290:	2000      	movs	r0, #0
 8006292:	f7ff fedb 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 8006296:	2000      	movs	r0, #0
 8006298:	f7ff fed8 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control 
 800629c:	20c0      	movs	r0, #192	; 0xc0
 800629e:	f7ff feaf 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0] 
 80062a2:	201b      	movs	r0, #27
 80062a4:	f7ff fed2 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control 
 80062a8:	20c1      	movs	r0, #193	; 0xc1
 80062aa:	f7ff fea9 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00);   //SAP[2:0];BT[3:0] 01 
 80062ae:	2000      	movs	r0, #0
 80062b0:	f7ff fecc 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control 
 80062b4:	20c5      	movs	r0, #197	; 0xc5
 80062b6:	f7ff fea3 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80062ba:	2030      	movs	r0, #48	; 0x30
 80062bc:	f7ff fec6 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80062c0:	2030      	movs	r0, #48	; 0x30
 80062c2:	f7ff fec3 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2 
 80062c6:	20c7      	movs	r0, #199	; 0xc7
 80062c8:	f7ff fe9a 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0XB7); 
 80062cc:	20b7      	movs	r0, #183	; 0xb7
 80062ce:	f7ff febd 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control 
 80062d2:	2036      	movs	r0, #54	; 0x36
 80062d4:	f7ff fe94 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x08); 
 80062d8:	2008      	movs	r0, #8
 80062da:	f7ff feb7 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0x3A);   
 80062de:	203a      	movs	r0, #58	; 0x3a
 80062e0:	f7ff fe8e 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x55); 
 80062e4:	2055      	movs	r0, #85	; 0x55
 80062e6:	f7ff feb1 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xB1);   
 80062ea:	20b1      	movs	r0, #177	; 0xb1
 80062ec:	f7ff fe88 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00);   
 80062f0:	2000      	movs	r0, #0
 80062f2:	f7ff feab 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x1A); 
 80062f6:	201a      	movs	r0, #26
 80062f8:	f7ff fea8 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control 
 80062fc:	20b6      	movs	r0, #182	; 0xb6
 80062fe:	f7ff fe7f 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x0A); 
 8006302:	200a      	movs	r0, #10
 8006304:	f7ff fea2 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0xA2); 
 8006308:	20a2      	movs	r0, #162	; 0xa2
 800630a:	f7ff fe9f 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable 
 800630e:	20f2      	movs	r0, #242	; 0xf2
 8006310:	f7ff fe76 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 8006314:	2000      	movs	r0, #0
 8006316:	f7ff fe99 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected 
 800631a:	2026      	movs	r0, #38	; 0x26
 800631c:	f7ff fe70 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x01); 
 8006320:	2001      	movs	r0, #1
 8006322:	f7ff fe93 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma 
 8006326:	20e0      	movs	r0, #224	; 0xe0
 8006328:	f7ff fe6a 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x0F); 
 800632c:	200f      	movs	r0, #15
 800632e:	f7ff fe8d 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x2A); 
 8006332:	202a      	movs	r0, #42	; 0x2a
 8006334:	f7ff fe8a 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x28); 
 8006338:	2028      	movs	r0, #40	; 0x28
 800633a:	f7ff fe87 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x08); 
 800633e:	2008      	movs	r0, #8
 8006340:	f7ff fe84 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x0E); 
 8006344:	200e      	movs	r0, #14
 8006346:	f7ff fe81 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x08); 
 800634a:	2008      	movs	r0, #8
 800634c:	f7ff fe7e 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x54); 
 8006350:	2054      	movs	r0, #84	; 0x54
 8006352:	f7ff fe7b 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0XA9); 
 8006356:	20a9      	movs	r0, #169	; 0xa9
 8006358:	f7ff fe78 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x43); 
 800635c:	2043      	movs	r0, #67	; 0x43
 800635e:	f7ff fe75 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x0A); 
 8006362:	200a      	movs	r0, #10
 8006364:	f7ff fe72 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 8006368:	200f      	movs	r0, #15
 800636a:	f7ff fe6f 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 800636e:	2000      	movs	r0, #0
 8006370:	f7ff fe6c 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 8006374:	2000      	movs	r0, #0
 8006376:	f7ff fe69 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 800637a:	2000      	movs	r0, #0
 800637c:	f7ff fe66 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 		 
 8006380:	2000      	movs	r0, #0
 8006382:	f7ff fe63 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma 
 8006386:	20e1      	movs	r0, #225	; 0xe1
 8006388:	f7ff fe3a 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 800638c:	2000      	movs	r0, #0
 800638e:	f7ff fe5d 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x15); 
 8006392:	2015      	movs	r0, #21
 8006394:	f7ff fe5a 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x17); 
 8006398:	2017      	movs	r0, #23
 800639a:	f7ff fe57 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x07); 
 800639e:	2007      	movs	r0, #7
 80063a0:	f7ff fe54 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x11); 
 80063a4:	2011      	movs	r0, #17
 80063a6:	f7ff fe51 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x06); 
 80063aa:	2006      	movs	r0, #6
 80063ac:	f7ff fe4e 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x2B); 
 80063b0:	202b      	movs	r0, #43	; 0x2b
 80063b2:	f7ff fe4b 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x56); 
 80063b6:	2056      	movs	r0, #86	; 0x56
 80063b8:	f7ff fe48 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x3C); 
 80063bc:	203c      	movs	r0, #60	; 0x3c
 80063be:	f7ff fe45 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x05); 
 80063c2:	2005      	movs	r0, #5
 80063c4:	f7ff fe42 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x10); 
 80063c8:	2010      	movs	r0, #16
 80063ca:	f7ff fe3f 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 80063ce:	200f      	movs	r0, #15
 80063d0:	f7ff fe3c 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F); 
 80063d4:	203f      	movs	r0, #63	; 0x3f
 80063d6:	f7ff fe39 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F); 
 80063da:	203f      	movs	r0, #63	; 0x3f
 80063dc:	f7ff fe36 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 80063e0:	200f      	movs	r0, #15
 80063e2:	f7ff fe33 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0x2B); 
 80063e6:	202b      	movs	r0, #43	; 0x2b
 80063e8:	f7ff fe0a 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80063ec:	2000      	movs	r0, #0
 80063ee:	f7ff fe2d 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80063f2:	2000      	movs	r0, #0
 80063f4:	f7ff fe2a 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80063f8:	2001      	movs	r0, #1
 80063fa:	f7ff fe27 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80063fe:	203f      	movs	r0, #63	; 0x3f
 8006400:	f7ff fe24 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0x2A); 
 8006404:	202a      	movs	r0, #42	; 0x2a
 8006406:	f7ff fdfb 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800640a:	2000      	movs	r0, #0
 800640c:	f7ff fe1e 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8006410:	2000      	movs	r0, #0
 8006412:	f7ff fe1b 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8006416:	2000      	movs	r0, #0
 8006418:	f7ff fe18 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0xef);	 
 800641c:	20ef      	movs	r0, #239	; 0xef
 800641e:	f7ff fe15 	bl	800604c <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8006422:	2011      	movs	r0, #17
 8006424:	f7ff fdec 	bl	8006000 <LCD_WR_REG>
	delay_ms(120);
 8006428:	2078      	movs	r0, #120	; 0x78
 800642a:	f7ff fddd 	bl	8005fe8 <delay_ms>
	LCD_WR_REG(0x29); //display on		
 800642e:	2029      	movs	r0, #41	; 0x29
 8006430:	f7ff fde6 	bl	8006000 <LCD_WR_REG>

  //LCD_direction(USE_HORIZONTAL);//LCD
  LCD_direction(3);//LCD
 8006434:	2003      	movs	r0, #3
 8006436:	f000 f85b 	bl	80064f0 <LCD_direction>
//	LCD_LED=1;//
	LCD_Clear(WHITE);//
 800643a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800643e:	f7ff fe83 	bl	8006148 <LCD_Clear>
}
 8006442:	bf00      	nop
 8006444:	bd80      	pop	{r7, pc}
	...

08006448 <LCD_SetWindows>:
								xEnd:the endning x coordinate of the LCD display window
								yEnd:the endning y coordinate of the LCD display window
 * @retvalue   :None
******************************************************************************/ 
void LCD_SetWindows(u16 xStar, u16 yStar,u16 xEnd,u16 yEnd)
{	
 8006448:	b590      	push	{r4, r7, lr}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	4604      	mov	r4, r0
 8006450:	4608      	mov	r0, r1
 8006452:	4611      	mov	r1, r2
 8006454:	461a      	mov	r2, r3
 8006456:	4623      	mov	r3, r4
 8006458:	80fb      	strh	r3, [r7, #6]
 800645a:	4603      	mov	r3, r0
 800645c:	80bb      	strh	r3, [r7, #4]
 800645e:	460b      	mov	r3, r1
 8006460:	807b      	strh	r3, [r7, #2]
 8006462:	4613      	mov	r3, r2
 8006464:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(lcddev.setxcmd);	
 8006466:	4b21      	ldr	r3, [pc, #132]	; (80064ec <LCD_SetWindows+0xa4>)
 8006468:	895b      	ldrh	r3, [r3, #10]
 800646a:	b2db      	uxtb	r3, r3
 800646c:	4618      	mov	r0, r3
 800646e:	f7ff fdc7 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(xStar>>8);
 8006472:	88fb      	ldrh	r3, [r7, #6]
 8006474:	0a1b      	lsrs	r3, r3, #8
 8006476:	b29b      	uxth	r3, r3
 8006478:	b2db      	uxtb	r3, r3
 800647a:	4618      	mov	r0, r3
 800647c:	f7ff fde6 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&xStar);		
 8006480:	88fb      	ldrh	r3, [r7, #6]
 8006482:	b2db      	uxtb	r3, r3
 8006484:	4618      	mov	r0, r3
 8006486:	f7ff fde1 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(xEnd>>8);
 800648a:	887b      	ldrh	r3, [r7, #2]
 800648c:	0a1b      	lsrs	r3, r3, #8
 800648e:	b29b      	uxth	r3, r3
 8006490:	b2db      	uxtb	r3, r3
 8006492:	4618      	mov	r0, r3
 8006494:	f7ff fdda 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&xEnd);
 8006498:	887b      	ldrh	r3, [r7, #2]
 800649a:	b2db      	uxtb	r3, r3
 800649c:	4618      	mov	r0, r3
 800649e:	f7ff fdd5 	bl	800604c <LCD_WR_DATA>

	LCD_WR_REG(lcddev.setycmd);	
 80064a2:	4b12      	ldr	r3, [pc, #72]	; (80064ec <LCD_SetWindows+0xa4>)
 80064a4:	899b      	ldrh	r3, [r3, #12]
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff fda9 	bl	8006000 <LCD_WR_REG>
	LCD_WR_DATA(yStar>>8);
 80064ae:	88bb      	ldrh	r3, [r7, #4]
 80064b0:	0a1b      	lsrs	r3, r3, #8
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff fdc8 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&yStar);		
 80064bc:	88bb      	ldrh	r3, [r7, #4]
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7ff fdc3 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(yEnd>>8);
 80064c6:	883b      	ldrh	r3, [r7, #0]
 80064c8:	0a1b      	lsrs	r3, r3, #8
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7ff fdbc 	bl	800604c <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&yEnd);
 80064d4:	883b      	ldrh	r3, [r7, #0]
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	4618      	mov	r0, r3
 80064da:	f7ff fdb7 	bl	800604c <LCD_WR_DATA>

	LCD_WriteRAM_Prepare();	//GRAM			
 80064de:	f7ff fdf1 	bl	80060c4 <LCD_WriteRAM_Prepare>
}   
 80064e2:	bf00      	nop
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd90      	pop	{r4, r7, pc}
 80064ea:	bf00      	nop
 80064ec:	20000e18 	.word	0x20000e18

080064f0 <LCD_direction>:
													2-180 degree
													3-270 degree
 * @retvalue   :None
******************************************************************************/ 
void LCD_direction(u8 direction)
{ 
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	4603      	mov	r3, r0
 80064f8:	71fb      	strb	r3, [r7, #7]
			lcddev.setxcmd=0x2A;
 80064fa:	4b26      	ldr	r3, [pc, #152]	; (8006594 <LCD_direction+0xa4>)
 80064fc:	222a      	movs	r2, #42	; 0x2a
 80064fe:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0x2B;
 8006500:	4b24      	ldr	r3, [pc, #144]	; (8006594 <LCD_direction+0xa4>)
 8006502:	222b      	movs	r2, #43	; 0x2b
 8006504:	819a      	strh	r2, [r3, #12]
			lcddev.wramcmd=0x2C;
 8006506:	4b23      	ldr	r3, [pc, #140]	; (8006594 <LCD_direction+0xa4>)
 8006508:	222c      	movs	r2, #44	; 0x2c
 800650a:	811a      	strh	r2, [r3, #8]
	switch(direction){		  
 800650c:	79fb      	ldrb	r3, [r7, #7]
 800650e:	2b03      	cmp	r3, #3
 8006510:	d83a      	bhi.n	8006588 <LCD_direction+0x98>
 8006512:	a201      	add	r2, pc, #4	; (adr r2, 8006518 <LCD_direction+0x28>)
 8006514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006518:	08006529 	.word	0x08006529
 800651c:	08006541 	.word	0x08006541
 8006520:	08006559 	.word	0x08006559
 8006524:	08006571 	.word	0x08006571
		case 0:						 	 		
			lcddev.width=LCD_W;
 8006528:	4b1a      	ldr	r3, [pc, #104]	; (8006594 <LCD_direction+0xa4>)
 800652a:	22f0      	movs	r2, #240	; 0xf0
 800652c:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;		
 800652e:	4b19      	ldr	r3, [pc, #100]	; (8006594 <LCD_direction+0xa4>)
 8006530:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006534:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(0<<6)|(0<<7));//BGR==1,MY==0,MX==0,MV==0
 8006536:	2108      	movs	r1, #8
 8006538:	2036      	movs	r0, #54	; 0x36
 800653a:	f7ff fdad 	bl	8006098 <LCD_WriteReg>
		break;
 800653e:	e024      	b.n	800658a <LCD_direction+0x9a>
		case 1:
			lcddev.width=LCD_H;
 8006540:	4b14      	ldr	r3, [pc, #80]	; (8006594 <LCD_direction+0xa4>)
 8006542:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006546:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 8006548:	4b12      	ldr	r3, [pc, #72]	; (8006594 <LCD_direction+0xa4>)
 800654a:	22f0      	movs	r2, #240	; 0xf0
 800654c:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 800654e:	2168      	movs	r1, #104	; 0x68
 8006550:	2036      	movs	r0, #54	; 0x36
 8006552:	f7ff fda1 	bl	8006098 <LCD_WriteReg>
		break;
 8006556:	e018      	b.n	800658a <LCD_direction+0x9a>
		case 2:						 	 		
			lcddev.width=LCD_W;
 8006558:	4b0e      	ldr	r3, [pc, #56]	; (8006594 <LCD_direction+0xa4>)
 800655a:	22f0      	movs	r2, #240	; 0xf0
 800655c:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;	
 800655e:	4b0d      	ldr	r3, [pc, #52]	; (8006594 <LCD_direction+0xa4>)
 8006560:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006564:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<6)|(1<<7));//BGR==1,MY==0,MX==0,MV==0
 8006566:	21c8      	movs	r1, #200	; 0xc8
 8006568:	2036      	movs	r0, #54	; 0x36
 800656a:	f7ff fd95 	bl	8006098 <LCD_WriteReg>
		break;
 800656e:	e00c      	b.n	800658a <LCD_direction+0x9a>
		case 3:
			lcddev.width=LCD_H;
 8006570:	4b08      	ldr	r3, [pc, #32]	; (8006594 <LCD_direction+0xa4>)
 8006572:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006576:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 8006578:	4b06      	ldr	r3, [pc, #24]	; (8006594 <LCD_direction+0xa4>)
 800657a:	22f0      	movs	r2, #240	; 0xf0
 800657c:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 800657e:	21a8      	movs	r1, #168	; 0xa8
 8006580:	2036      	movs	r0, #54	; 0x36
 8006582:	f7ff fd89 	bl	8006098 <LCD_WriteReg>
		break;	
 8006586:	e000      	b.n	800658a <LCD_direction+0x9a>
		default:break;
 8006588:	bf00      	nop
	}		
}	 
 800658a:	bf00      	nop
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	20000e18 	.word	0x20000e18

08006598 <LCD_Clear2>:
 * @function   :Full screen filled LCD screen
 * @parameters :color:Filled color
 * @retvalue   :None
******************************************************************************/
void LCD_Clear2(uint16_t color_idx)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	4603      	mov	r3, r0
 80065a0:	80fb      	strh	r3, [r7, #6]
	memset(g_lcd_buf, color_idx, LCD_BUF_SIZE);
 80065a2:	88fb      	ldrh	r3, [r7, #6]
 80065a4:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 80065a8:	4619      	mov	r1, r3
 80065aa:	4803      	ldr	r0, [pc, #12]	; (80065b8 <LCD_Clear2+0x20>)
 80065ac:	f000 f93e 	bl	800682c <memset>
}
 80065b0:	bf00      	nop
 80065b2:	3708      	adds	r7, #8
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	20004a28 	.word	0x20004a28

080065bc <LCD_DrawLine2>:
				x2:the ending x coordinate of the line
				y2:the ending y coordinate of the line
 * @retvalue   :None
********************************************************************/
void LCD_DrawLine2(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color_idx)
{
 80065bc:	b590      	push	{r4, r7, lr}
 80065be:	b08d      	sub	sp, #52	; 0x34
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	4604      	mov	r4, r0
 80065c4:	4608      	mov	r0, r1
 80065c6:	4611      	mov	r1, r2
 80065c8:	461a      	mov	r2, r3
 80065ca:	4623      	mov	r3, r4
 80065cc:	80fb      	strh	r3, [r7, #6]
 80065ce:	4603      	mov	r3, r0
 80065d0:	80bb      	strh	r3, [r7, #4]
 80065d2:	460b      	mov	r3, r1
 80065d4:	807b      	strh	r3, [r7, #2]
 80065d6:	4613      	mov	r3, r2
 80065d8:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int32_t xerr=0,yerr=0,delta_x,delta_y,distance;
 80065da:	2300      	movs	r3, #0
 80065dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80065de:	2300      	movs	r3, #0
 80065e0:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t incx,incy,uRow,uCol;

	delta_x=x2-x1;
 80065e2:	887a      	ldrh	r2, [r7, #2]
 80065e4:	88fb      	ldrh	r3, [r7, #6]
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 80065ea:	883a      	ldrh	r2, [r7, #0]
 80065ec:	88bb      	ldrh	r3, [r7, #4]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 80065f2:	88fb      	ldrh	r3, [r7, #6]
 80065f4:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 80065f6:	88bb      	ldrh	r3, [r7, #4]
 80065f8:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dd02      	ble.n	8006606 <LCD_DrawLine2+0x4a>
 8006600:	2301      	movs	r3, #1
 8006602:	617b      	str	r3, [r7, #20]
 8006604:	e00b      	b.n	800661e <LCD_DrawLine2+0x62>
	else if(delta_x==0)incx=0;
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d102      	bne.n	8006612 <LCD_DrawLine2+0x56>
 800660c:	2300      	movs	r3, #0
 800660e:	617b      	str	r3, [r7, #20]
 8006610:	e005      	b.n	800661e <LCD_DrawLine2+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8006612:	f04f 33ff 	mov.w	r3, #4294967295
 8006616:	617b      	str	r3, [r7, #20]
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	425b      	negs	r3, r3
 800661c:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	2b00      	cmp	r3, #0
 8006622:	dd02      	ble.n	800662a <LCD_DrawLine2+0x6e>
 8006624:	2301      	movs	r3, #1
 8006626:	613b      	str	r3, [r7, #16]
 8006628:	e00b      	b.n	8006642 <LCD_DrawLine2+0x86>
	else if(delta_y==0)incy=0;
 800662a:	69fb      	ldr	r3, [r7, #28]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d102      	bne.n	8006636 <LCD_DrawLine2+0x7a>
 8006630:	2300      	movs	r3, #0
 8006632:	613b      	str	r3, [r7, #16]
 8006634:	e005      	b.n	8006642 <LCD_DrawLine2+0x86>
	else{incy=-1;delta_y=-delta_y;}
 8006636:	f04f 33ff 	mov.w	r3, #4294967295
 800663a:	613b      	str	r3, [r7, #16]
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	425b      	negs	r3, r3
 8006640:	61fb      	str	r3, [r7, #28]
	if( delta_x>delta_y)distance=delta_x;
 8006642:	6a3a      	ldr	r2, [r7, #32]
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	429a      	cmp	r2, r3
 8006648:	dd02      	ble.n	8006650 <LCD_DrawLine2+0x94>
 800664a:	6a3b      	ldr	r3, [r7, #32]
 800664c:	61bb      	str	r3, [r7, #24]
 800664e:	e001      	b.n	8006654 <LCD_DrawLine2+0x98>
	else distance=delta_y;
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	61bb      	str	r3, [r7, #24]
	for(t=0;t<=distance+1;t++ )
 8006654:	2300      	movs	r3, #0
 8006656:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006658:	e02b      	b.n	80066b2 <LCD_DrawLine2+0xf6>
	{
		LCD_DrawPoint2(uRow,uCol,color_idx);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	b29b      	uxth	r3, r3
 800665e:	68ba      	ldr	r2, [r7, #8]
 8006660:	b291      	uxth	r1, r2
 8006662:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006666:	4618      	mov	r0, r3
 8006668:	f000 f82e 	bl	80066c8 <LCD_DrawPoint2>
		xerr+=delta_x ;
 800666c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800666e:	6a3b      	ldr	r3, [r7, #32]
 8006670:	4413      	add	r3, r2
 8006672:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y ;
 8006674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	4413      	add	r3, r2
 800667a:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 800667c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	429a      	cmp	r2, r3
 8006682:	dd07      	ble.n	8006694 <LCD_DrawLine2+0xd8>
		{
			xerr-=distance;
 8006684:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	4413      	add	r3, r2
 8006692:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8006694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	429a      	cmp	r2, r3
 800669a:	dd07      	ble.n	80066ac <LCD_DrawLine2+0xf0>
		{
			yerr-=distance;
 800669c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	4413      	add	r3, r2
 80066aa:	60bb      	str	r3, [r7, #8]
	for(t=0;t<=distance+1;t++ )
 80066ac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80066ae:	3301      	adds	r3, #1
 80066b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80066b2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	3301      	adds	r3, #1
 80066b8:	429a      	cmp	r2, r3
 80066ba:	ddce      	ble.n	800665a <LCD_DrawLine2+0x9e>
		}
	}
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	3734      	adds	r7, #52	; 0x34
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd90      	pop	{r4, r7, pc}
	...

080066c8 <LCD_DrawPoint2>:
 * @parameters :x:the x coordinate of the pixel
                y:the y coordinate of the pixel
 * @retvalue   :None
******************************************************************************/
void LCD_DrawPoint2(uint16_t x, uint16_t y, uint16_t color_idx)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	4603      	mov	r3, r0
 80066d0:	80fb      	strh	r3, [r7, #6]
 80066d2:	460b      	mov	r3, r1
 80066d4:	80bb      	strh	r3, [r7, #4]
 80066d6:	4613      	mov	r3, r2
 80066d8:	807b      	strh	r3, [r7, #2]
	//LCD_SetCursor(x,y);
	//Lcd_WriteData_16Bit(POINT_COLOR);
	g_lcd_buf[y*320 + x] = color_idx;
 80066da:	88ba      	ldrh	r2, [r7, #4]
 80066dc:	4613      	mov	r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	4413      	add	r3, r2
 80066e2:	019b      	lsls	r3, r3, #6
 80066e4:	461a      	mov	r2, r3
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	4413      	add	r3, r2
 80066ea:	887a      	ldrh	r2, [r7, #2]
 80066ec:	b251      	sxtb	r1, r2
 80066ee:	4a04      	ldr	r2, [pc, #16]	; (8006700 <LCD_DrawPoint2+0x38>)
 80066f0:	54d1      	strb	r1, [r2, r3]
}
 80066f2:	bf00      	nop
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	20004a28 	.word	0x20004a28

08006704 <LCD_SendBuffer>:

void LCD_SendBuffer(SPI_HandleTypeDef *hspi, DMA_HandleTypeDef *hdma, TIM_HandleTypeDef *htim)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b088      	sub	sp, #32
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
	int32_t i, p, ps;

	//htim->Instance->CR1 &= ~(TIM_CR1_CEN);	//


	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);
 8006710:	4b2a      	ldr	r3, [pc, #168]	; (80067bc <LCD_SendBuffer+0xb8>)
 8006712:	881b      	ldrh	r3, [r3, #0]
 8006714:	3b01      	subs	r3, #1
 8006716:	b29a      	uxth	r2, r3
 8006718:	4b28      	ldr	r3, [pc, #160]	; (80067bc <LCD_SendBuffer+0xb8>)
 800671a:	885b      	ldrh	r3, [r3, #2]
 800671c:	3b01      	subs	r3, #1
 800671e:	b29b      	uxth	r3, r3
 8006720:	2100      	movs	r1, #0
 8006722:	2000      	movs	r0, #0
 8006724:	f7ff fe90 	bl	8006448 <LCD_SetWindows>

	LCD_CS_CLR;
 8006728:	2200      	movs	r2, #0
 800672a:	2140      	movs	r1, #64	; 0x40
 800672c:	4824      	ldr	r0, [pc, #144]	; (80067c0 <LCD_SendBuffer+0xbc>)
 800672e:	f7fd fa0f 	bl	8003b50 <HAL_GPIO_WritePin>
	LCD_RS_SET;
 8006732:	2201      	movs	r2, #1
 8006734:	2180      	movs	r1, #128	; 0x80
 8006736:	4823      	ldr	r0, [pc, #140]	; (80067c4 <LCD_SendBuffer+0xc0>)
 8006738:	f7fd fa0a 	bl	8003b50 <HAL_GPIO_WritePin>

	for(i=0; i<LCD_SPLIT_SEND_NUM; i++){
 800673c:	2300      	movs	r3, #0
 800673e:	61fb      	str	r3, [r7, #28]
 8006740:	e030      	b.n	80067a4 <LCD_SendBuffer+0xa0>

		ps = i * LCD_SEND_SIZE;
 8006742:	69fa      	ldr	r2, [r7, #28]
 8006744:	4613      	mov	r3, r2
 8006746:	011b      	lsls	r3, r3, #4
 8006748:	1a9b      	subs	r3, r3, r2
 800674a:	025b      	lsls	r3, r3, #9
 800674c:	617b      	str	r3, [r7, #20]

		for(p=0; p<LCD_SEND_SIZE; p++){
 800674e:	2300      	movs	r3, #0
 8006750:	61bb      	str	r3, [r7, #24]
 8006752:	e00f      	b.n	8006774 <LCD_SendBuffer+0x70>
			g_lcd_send_buf[p] = g_color_table[ g_lcd_buf[ps+p] ];
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	4413      	add	r3, r2
 800675a:	4a1b      	ldr	r2, [pc, #108]	; (80067c8 <LCD_SendBuffer+0xc4>)
 800675c:	56d3      	ldrsb	r3, [r2, r3]
 800675e:	461a      	mov	r2, r3
 8006760:	4b1a      	ldr	r3, [pc, #104]	; (80067cc <LCD_SendBuffer+0xc8>)
 8006762:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8006766:	4a1a      	ldr	r2, [pc, #104]	; (80067d0 <LCD_SendBuffer+0xcc>)
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(p=0; p<LCD_SEND_SIZE; p++){
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	3301      	adds	r3, #1
 8006772:	61bb      	str	r3, [r7, #24]
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 800677a:	dbeb      	blt.n	8006754 <LCD_SendBuffer+0x50>
		}

		//hdma->Instance->CR |= DMA_SxCR_TCIE;	//
		HAL_SPI_Transmit_DMA(hspi, (uint8_t*)g_lcd_send_buf, LCD_SEND_SIZE * 2);
 800677c:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8006780:	4913      	ldr	r1, [pc, #76]	; (80067d0 <LCD_SendBuffer+0xcc>)
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f7fe f850 	bl	8004828 <HAL_SPI_Transmit_DMA>
				hspi1.State = HAL_SPI_STATE_READY;
				break;
			}
#endif

			if(hdma->State == HAL_DMA_STATE_READY){
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b01      	cmp	r3, #1
 8006792:	d1f9      	bne.n	8006788 <LCD_SendBuffer+0x84>
				hspi1.State = HAL_SPI_STATE_READY;
 8006794:	4b0f      	ldr	r3, [pc, #60]	; (80067d4 <LCD_SendBuffer+0xd0>)
 8006796:	2201      	movs	r2, #1
 8006798:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
				break;
 800679c:	bf00      	nop
	for(i=0; i<LCD_SPLIT_SEND_NUM; i++){
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	3301      	adds	r3, #1
 80067a2:	61fb      	str	r3, [r7, #28]
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	2b09      	cmp	r3, #9
 80067a8:	ddcb      	ble.n	8006742 <LCD_SendBuffer+0x3e>
			}
		}
	}

	LCD_CS_SET;
 80067aa:	2201      	movs	r2, #1
 80067ac:	2140      	movs	r1, #64	; 0x40
 80067ae:	4804      	ldr	r0, [pc, #16]	; (80067c0 <LCD_SendBuffer+0xbc>)
 80067b0:	f7fd f9ce 	bl	8003b50 <HAL_GPIO_WritePin>

	//if(g_is_trig_stop == FALSE){
	//	htim->Instance->CR1 |= TIM_CR1_CEN;		//
	//}
}
 80067b4:	bf00      	nop
 80067b6:	3720      	adds	r7, #32
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}
 80067bc:	20000e18 	.word	0x20000e18
 80067c0:	40020400 	.word	0x40020400
 80067c4:	40020800 	.word	0x40020800
 80067c8:	20004a28 	.word	0x20004a28
 80067cc:	2000000c 	.word	0x2000000c
 80067d0:	20000e28 	.word	0x20000e28
 80067d4:	20000cd0 	.word	0x20000cd0

080067d8 <__errno>:
 80067d8:	4b01      	ldr	r3, [pc, #4]	; (80067e0 <__errno+0x8>)
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	20000038 	.word	0x20000038

080067e4 <__libc_init_array>:
 80067e4:	b570      	push	{r4, r5, r6, lr}
 80067e6:	4d0d      	ldr	r5, [pc, #52]	; (800681c <__libc_init_array+0x38>)
 80067e8:	4c0d      	ldr	r4, [pc, #52]	; (8006820 <__libc_init_array+0x3c>)
 80067ea:	1b64      	subs	r4, r4, r5
 80067ec:	10a4      	asrs	r4, r4, #2
 80067ee:	2600      	movs	r6, #0
 80067f0:	42a6      	cmp	r6, r4
 80067f2:	d109      	bne.n	8006808 <__libc_init_array+0x24>
 80067f4:	4d0b      	ldr	r5, [pc, #44]	; (8006824 <__libc_init_array+0x40>)
 80067f6:	4c0c      	ldr	r4, [pc, #48]	; (8006828 <__libc_init_array+0x44>)
 80067f8:	f002 ff2c 	bl	8009654 <_init>
 80067fc:	1b64      	subs	r4, r4, r5
 80067fe:	10a4      	asrs	r4, r4, #2
 8006800:	2600      	movs	r6, #0
 8006802:	42a6      	cmp	r6, r4
 8006804:	d105      	bne.n	8006812 <__libc_init_array+0x2e>
 8006806:	bd70      	pop	{r4, r5, r6, pc}
 8006808:	f855 3b04 	ldr.w	r3, [r5], #4
 800680c:	4798      	blx	r3
 800680e:	3601      	adds	r6, #1
 8006810:	e7ee      	b.n	80067f0 <__libc_init_array+0xc>
 8006812:	f855 3b04 	ldr.w	r3, [r5], #4
 8006816:	4798      	blx	r3
 8006818:	3601      	adds	r6, #1
 800681a:	e7f2      	b.n	8006802 <__libc_init_array+0x1e>
 800681c:	08009ab4 	.word	0x08009ab4
 8006820:	08009ab4 	.word	0x08009ab4
 8006824:	08009ab4 	.word	0x08009ab4
 8006828:	08009ab8 	.word	0x08009ab8

0800682c <memset>:
 800682c:	4402      	add	r2, r0
 800682e:	4603      	mov	r3, r0
 8006830:	4293      	cmp	r3, r2
 8006832:	d100      	bne.n	8006836 <memset+0xa>
 8006834:	4770      	bx	lr
 8006836:	f803 1b01 	strb.w	r1, [r3], #1
 800683a:	e7f9      	b.n	8006830 <memset+0x4>

0800683c <__cvt>:
 800683c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006840:	ec55 4b10 	vmov	r4, r5, d0
 8006844:	2d00      	cmp	r5, #0
 8006846:	460e      	mov	r6, r1
 8006848:	4619      	mov	r1, r3
 800684a:	462b      	mov	r3, r5
 800684c:	bfbb      	ittet	lt
 800684e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006852:	461d      	movlt	r5, r3
 8006854:	2300      	movge	r3, #0
 8006856:	232d      	movlt	r3, #45	; 0x2d
 8006858:	700b      	strb	r3, [r1, #0]
 800685a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800685c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006860:	4691      	mov	r9, r2
 8006862:	f023 0820 	bic.w	r8, r3, #32
 8006866:	bfbc      	itt	lt
 8006868:	4622      	movlt	r2, r4
 800686a:	4614      	movlt	r4, r2
 800686c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006870:	d005      	beq.n	800687e <__cvt+0x42>
 8006872:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006876:	d100      	bne.n	800687a <__cvt+0x3e>
 8006878:	3601      	adds	r6, #1
 800687a:	2102      	movs	r1, #2
 800687c:	e000      	b.n	8006880 <__cvt+0x44>
 800687e:	2103      	movs	r1, #3
 8006880:	ab03      	add	r3, sp, #12
 8006882:	9301      	str	r3, [sp, #4]
 8006884:	ab02      	add	r3, sp, #8
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	ec45 4b10 	vmov	d0, r4, r5
 800688c:	4653      	mov	r3, sl
 800688e:	4632      	mov	r2, r6
 8006890:	f000 fe22 	bl	80074d8 <_dtoa_r>
 8006894:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006898:	4607      	mov	r7, r0
 800689a:	d102      	bne.n	80068a2 <__cvt+0x66>
 800689c:	f019 0f01 	tst.w	r9, #1
 80068a0:	d022      	beq.n	80068e8 <__cvt+0xac>
 80068a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068a6:	eb07 0906 	add.w	r9, r7, r6
 80068aa:	d110      	bne.n	80068ce <__cvt+0x92>
 80068ac:	783b      	ldrb	r3, [r7, #0]
 80068ae:	2b30      	cmp	r3, #48	; 0x30
 80068b0:	d10a      	bne.n	80068c8 <__cvt+0x8c>
 80068b2:	2200      	movs	r2, #0
 80068b4:	2300      	movs	r3, #0
 80068b6:	4620      	mov	r0, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	f7fa f90d 	bl	8000ad8 <__aeabi_dcmpeq>
 80068be:	b918      	cbnz	r0, 80068c8 <__cvt+0x8c>
 80068c0:	f1c6 0601 	rsb	r6, r6, #1
 80068c4:	f8ca 6000 	str.w	r6, [sl]
 80068c8:	f8da 3000 	ldr.w	r3, [sl]
 80068cc:	4499      	add	r9, r3
 80068ce:	2200      	movs	r2, #0
 80068d0:	2300      	movs	r3, #0
 80068d2:	4620      	mov	r0, r4
 80068d4:	4629      	mov	r1, r5
 80068d6:	f7fa f8ff 	bl	8000ad8 <__aeabi_dcmpeq>
 80068da:	b108      	cbz	r0, 80068e0 <__cvt+0xa4>
 80068dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80068e0:	2230      	movs	r2, #48	; 0x30
 80068e2:	9b03      	ldr	r3, [sp, #12]
 80068e4:	454b      	cmp	r3, r9
 80068e6:	d307      	bcc.n	80068f8 <__cvt+0xbc>
 80068e8:	9b03      	ldr	r3, [sp, #12]
 80068ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068ec:	1bdb      	subs	r3, r3, r7
 80068ee:	4638      	mov	r0, r7
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	b004      	add	sp, #16
 80068f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f8:	1c59      	adds	r1, r3, #1
 80068fa:	9103      	str	r1, [sp, #12]
 80068fc:	701a      	strb	r2, [r3, #0]
 80068fe:	e7f0      	b.n	80068e2 <__cvt+0xa6>

08006900 <__exponent>:
 8006900:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006902:	4603      	mov	r3, r0
 8006904:	2900      	cmp	r1, #0
 8006906:	bfb8      	it	lt
 8006908:	4249      	neglt	r1, r1
 800690a:	f803 2b02 	strb.w	r2, [r3], #2
 800690e:	bfb4      	ite	lt
 8006910:	222d      	movlt	r2, #45	; 0x2d
 8006912:	222b      	movge	r2, #43	; 0x2b
 8006914:	2909      	cmp	r1, #9
 8006916:	7042      	strb	r2, [r0, #1]
 8006918:	dd2a      	ble.n	8006970 <__exponent+0x70>
 800691a:	f10d 0407 	add.w	r4, sp, #7
 800691e:	46a4      	mov	ip, r4
 8006920:	270a      	movs	r7, #10
 8006922:	46a6      	mov	lr, r4
 8006924:	460a      	mov	r2, r1
 8006926:	fb91 f6f7 	sdiv	r6, r1, r7
 800692a:	fb07 1516 	mls	r5, r7, r6, r1
 800692e:	3530      	adds	r5, #48	; 0x30
 8006930:	2a63      	cmp	r2, #99	; 0x63
 8006932:	f104 34ff 	add.w	r4, r4, #4294967295
 8006936:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800693a:	4631      	mov	r1, r6
 800693c:	dcf1      	bgt.n	8006922 <__exponent+0x22>
 800693e:	3130      	adds	r1, #48	; 0x30
 8006940:	f1ae 0502 	sub.w	r5, lr, #2
 8006944:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006948:	1c44      	adds	r4, r0, #1
 800694a:	4629      	mov	r1, r5
 800694c:	4561      	cmp	r1, ip
 800694e:	d30a      	bcc.n	8006966 <__exponent+0x66>
 8006950:	f10d 0209 	add.w	r2, sp, #9
 8006954:	eba2 020e 	sub.w	r2, r2, lr
 8006958:	4565      	cmp	r5, ip
 800695a:	bf88      	it	hi
 800695c:	2200      	movhi	r2, #0
 800695e:	4413      	add	r3, r2
 8006960:	1a18      	subs	r0, r3, r0
 8006962:	b003      	add	sp, #12
 8006964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006966:	f811 2b01 	ldrb.w	r2, [r1], #1
 800696a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800696e:	e7ed      	b.n	800694c <__exponent+0x4c>
 8006970:	2330      	movs	r3, #48	; 0x30
 8006972:	3130      	adds	r1, #48	; 0x30
 8006974:	7083      	strb	r3, [r0, #2]
 8006976:	70c1      	strb	r1, [r0, #3]
 8006978:	1d03      	adds	r3, r0, #4
 800697a:	e7f1      	b.n	8006960 <__exponent+0x60>

0800697c <_printf_float>:
 800697c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006980:	ed2d 8b02 	vpush	{d8}
 8006984:	b08d      	sub	sp, #52	; 0x34
 8006986:	460c      	mov	r4, r1
 8006988:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800698c:	4616      	mov	r6, r2
 800698e:	461f      	mov	r7, r3
 8006990:	4605      	mov	r5, r0
 8006992:	f001 fd45 	bl	8008420 <_localeconv_r>
 8006996:	f8d0 a000 	ldr.w	sl, [r0]
 800699a:	4650      	mov	r0, sl
 800699c:	f7f9 fc20 	bl	80001e0 <strlen>
 80069a0:	2300      	movs	r3, #0
 80069a2:	930a      	str	r3, [sp, #40]	; 0x28
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	9305      	str	r3, [sp, #20]
 80069a8:	f8d8 3000 	ldr.w	r3, [r8]
 80069ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80069b0:	3307      	adds	r3, #7
 80069b2:	f023 0307 	bic.w	r3, r3, #7
 80069b6:	f103 0208 	add.w	r2, r3, #8
 80069ba:	f8c8 2000 	str.w	r2, [r8]
 80069be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80069c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80069ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80069ce:	9307      	str	r3, [sp, #28]
 80069d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80069d4:	ee08 0a10 	vmov	s16, r0
 80069d8:	4b9f      	ldr	r3, [pc, #636]	; (8006c58 <_printf_float+0x2dc>)
 80069da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069de:	f04f 32ff 	mov.w	r2, #4294967295
 80069e2:	f7fa f8ab 	bl	8000b3c <__aeabi_dcmpun>
 80069e6:	bb88      	cbnz	r0, 8006a4c <_printf_float+0xd0>
 80069e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069ec:	4b9a      	ldr	r3, [pc, #616]	; (8006c58 <_printf_float+0x2dc>)
 80069ee:	f04f 32ff 	mov.w	r2, #4294967295
 80069f2:	f7fa f885 	bl	8000b00 <__aeabi_dcmple>
 80069f6:	bb48      	cbnz	r0, 8006a4c <_printf_float+0xd0>
 80069f8:	2200      	movs	r2, #0
 80069fa:	2300      	movs	r3, #0
 80069fc:	4640      	mov	r0, r8
 80069fe:	4649      	mov	r1, r9
 8006a00:	f7fa f874 	bl	8000aec <__aeabi_dcmplt>
 8006a04:	b110      	cbz	r0, 8006a0c <_printf_float+0x90>
 8006a06:	232d      	movs	r3, #45	; 0x2d
 8006a08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a0c:	4b93      	ldr	r3, [pc, #588]	; (8006c5c <_printf_float+0x2e0>)
 8006a0e:	4894      	ldr	r0, [pc, #592]	; (8006c60 <_printf_float+0x2e4>)
 8006a10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006a14:	bf94      	ite	ls
 8006a16:	4698      	movls	r8, r3
 8006a18:	4680      	movhi	r8, r0
 8006a1a:	2303      	movs	r3, #3
 8006a1c:	6123      	str	r3, [r4, #16]
 8006a1e:	9b05      	ldr	r3, [sp, #20]
 8006a20:	f023 0204 	bic.w	r2, r3, #4
 8006a24:	6022      	str	r2, [r4, #0]
 8006a26:	f04f 0900 	mov.w	r9, #0
 8006a2a:	9700      	str	r7, [sp, #0]
 8006a2c:	4633      	mov	r3, r6
 8006a2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006a30:	4621      	mov	r1, r4
 8006a32:	4628      	mov	r0, r5
 8006a34:	f000 f9d8 	bl	8006de8 <_printf_common>
 8006a38:	3001      	adds	r0, #1
 8006a3a:	f040 8090 	bne.w	8006b5e <_printf_float+0x1e2>
 8006a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a42:	b00d      	add	sp, #52	; 0x34
 8006a44:	ecbd 8b02 	vpop	{d8}
 8006a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4c:	4642      	mov	r2, r8
 8006a4e:	464b      	mov	r3, r9
 8006a50:	4640      	mov	r0, r8
 8006a52:	4649      	mov	r1, r9
 8006a54:	f7fa f872 	bl	8000b3c <__aeabi_dcmpun>
 8006a58:	b140      	cbz	r0, 8006a6c <_printf_float+0xf0>
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	bfbc      	itt	lt
 8006a60:	232d      	movlt	r3, #45	; 0x2d
 8006a62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006a66:	487f      	ldr	r0, [pc, #508]	; (8006c64 <_printf_float+0x2e8>)
 8006a68:	4b7f      	ldr	r3, [pc, #508]	; (8006c68 <_printf_float+0x2ec>)
 8006a6a:	e7d1      	b.n	8006a10 <_printf_float+0x94>
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006a72:	9206      	str	r2, [sp, #24]
 8006a74:	1c5a      	adds	r2, r3, #1
 8006a76:	d13f      	bne.n	8006af8 <_printf_float+0x17c>
 8006a78:	2306      	movs	r3, #6
 8006a7a:	6063      	str	r3, [r4, #4]
 8006a7c:	9b05      	ldr	r3, [sp, #20]
 8006a7e:	6861      	ldr	r1, [r4, #4]
 8006a80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006a84:	2300      	movs	r3, #0
 8006a86:	9303      	str	r3, [sp, #12]
 8006a88:	ab0a      	add	r3, sp, #40	; 0x28
 8006a8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006a8e:	ab09      	add	r3, sp, #36	; 0x24
 8006a90:	ec49 8b10 	vmov	d0, r8, r9
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	6022      	str	r2, [r4, #0]
 8006a98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f7ff fecd 	bl	800683c <__cvt>
 8006aa2:	9b06      	ldr	r3, [sp, #24]
 8006aa4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006aa6:	2b47      	cmp	r3, #71	; 0x47
 8006aa8:	4680      	mov	r8, r0
 8006aaa:	d108      	bne.n	8006abe <_printf_float+0x142>
 8006aac:	1cc8      	adds	r0, r1, #3
 8006aae:	db02      	blt.n	8006ab6 <_printf_float+0x13a>
 8006ab0:	6863      	ldr	r3, [r4, #4]
 8006ab2:	4299      	cmp	r1, r3
 8006ab4:	dd41      	ble.n	8006b3a <_printf_float+0x1be>
 8006ab6:	f1ab 0b02 	sub.w	fp, fp, #2
 8006aba:	fa5f fb8b 	uxtb.w	fp, fp
 8006abe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ac2:	d820      	bhi.n	8006b06 <_printf_float+0x18a>
 8006ac4:	3901      	subs	r1, #1
 8006ac6:	465a      	mov	r2, fp
 8006ac8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006acc:	9109      	str	r1, [sp, #36]	; 0x24
 8006ace:	f7ff ff17 	bl	8006900 <__exponent>
 8006ad2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ad4:	1813      	adds	r3, r2, r0
 8006ad6:	2a01      	cmp	r2, #1
 8006ad8:	4681      	mov	r9, r0
 8006ada:	6123      	str	r3, [r4, #16]
 8006adc:	dc02      	bgt.n	8006ae4 <_printf_float+0x168>
 8006ade:	6822      	ldr	r2, [r4, #0]
 8006ae0:	07d2      	lsls	r2, r2, #31
 8006ae2:	d501      	bpl.n	8006ae8 <_printf_float+0x16c>
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	6123      	str	r3, [r4, #16]
 8006ae8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d09c      	beq.n	8006a2a <_printf_float+0xae>
 8006af0:	232d      	movs	r3, #45	; 0x2d
 8006af2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006af6:	e798      	b.n	8006a2a <_printf_float+0xae>
 8006af8:	9a06      	ldr	r2, [sp, #24]
 8006afa:	2a47      	cmp	r2, #71	; 0x47
 8006afc:	d1be      	bne.n	8006a7c <_printf_float+0x100>
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1bc      	bne.n	8006a7c <_printf_float+0x100>
 8006b02:	2301      	movs	r3, #1
 8006b04:	e7b9      	b.n	8006a7a <_printf_float+0xfe>
 8006b06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006b0a:	d118      	bne.n	8006b3e <_printf_float+0x1c2>
 8006b0c:	2900      	cmp	r1, #0
 8006b0e:	6863      	ldr	r3, [r4, #4]
 8006b10:	dd0b      	ble.n	8006b2a <_printf_float+0x1ae>
 8006b12:	6121      	str	r1, [r4, #16]
 8006b14:	b913      	cbnz	r3, 8006b1c <_printf_float+0x1a0>
 8006b16:	6822      	ldr	r2, [r4, #0]
 8006b18:	07d0      	lsls	r0, r2, #31
 8006b1a:	d502      	bpl.n	8006b22 <_printf_float+0x1a6>
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	440b      	add	r3, r1
 8006b20:	6123      	str	r3, [r4, #16]
 8006b22:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b24:	f04f 0900 	mov.w	r9, #0
 8006b28:	e7de      	b.n	8006ae8 <_printf_float+0x16c>
 8006b2a:	b913      	cbnz	r3, 8006b32 <_printf_float+0x1b6>
 8006b2c:	6822      	ldr	r2, [r4, #0]
 8006b2e:	07d2      	lsls	r2, r2, #31
 8006b30:	d501      	bpl.n	8006b36 <_printf_float+0x1ba>
 8006b32:	3302      	adds	r3, #2
 8006b34:	e7f4      	b.n	8006b20 <_printf_float+0x1a4>
 8006b36:	2301      	movs	r3, #1
 8006b38:	e7f2      	b.n	8006b20 <_printf_float+0x1a4>
 8006b3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b40:	4299      	cmp	r1, r3
 8006b42:	db05      	blt.n	8006b50 <_printf_float+0x1d4>
 8006b44:	6823      	ldr	r3, [r4, #0]
 8006b46:	6121      	str	r1, [r4, #16]
 8006b48:	07d8      	lsls	r0, r3, #31
 8006b4a:	d5ea      	bpl.n	8006b22 <_printf_float+0x1a6>
 8006b4c:	1c4b      	adds	r3, r1, #1
 8006b4e:	e7e7      	b.n	8006b20 <_printf_float+0x1a4>
 8006b50:	2900      	cmp	r1, #0
 8006b52:	bfd4      	ite	le
 8006b54:	f1c1 0202 	rsble	r2, r1, #2
 8006b58:	2201      	movgt	r2, #1
 8006b5a:	4413      	add	r3, r2
 8006b5c:	e7e0      	b.n	8006b20 <_printf_float+0x1a4>
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	055a      	lsls	r2, r3, #21
 8006b62:	d407      	bmi.n	8006b74 <_printf_float+0x1f8>
 8006b64:	6923      	ldr	r3, [r4, #16]
 8006b66:	4642      	mov	r2, r8
 8006b68:	4631      	mov	r1, r6
 8006b6a:	4628      	mov	r0, r5
 8006b6c:	47b8      	blx	r7
 8006b6e:	3001      	adds	r0, #1
 8006b70:	d12c      	bne.n	8006bcc <_printf_float+0x250>
 8006b72:	e764      	b.n	8006a3e <_printf_float+0xc2>
 8006b74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b78:	f240 80e0 	bls.w	8006d3c <_printf_float+0x3c0>
 8006b7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b80:	2200      	movs	r2, #0
 8006b82:	2300      	movs	r3, #0
 8006b84:	f7f9 ffa8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	d034      	beq.n	8006bf6 <_printf_float+0x27a>
 8006b8c:	4a37      	ldr	r2, [pc, #220]	; (8006c6c <_printf_float+0x2f0>)
 8006b8e:	2301      	movs	r3, #1
 8006b90:	4631      	mov	r1, r6
 8006b92:	4628      	mov	r0, r5
 8006b94:	47b8      	blx	r7
 8006b96:	3001      	adds	r0, #1
 8006b98:	f43f af51 	beq.w	8006a3e <_printf_float+0xc2>
 8006b9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	db02      	blt.n	8006baa <_printf_float+0x22e>
 8006ba4:	6823      	ldr	r3, [r4, #0]
 8006ba6:	07d8      	lsls	r0, r3, #31
 8006ba8:	d510      	bpl.n	8006bcc <_printf_float+0x250>
 8006baa:	ee18 3a10 	vmov	r3, s16
 8006bae:	4652      	mov	r2, sl
 8006bb0:	4631      	mov	r1, r6
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	47b8      	blx	r7
 8006bb6:	3001      	adds	r0, #1
 8006bb8:	f43f af41 	beq.w	8006a3e <_printf_float+0xc2>
 8006bbc:	f04f 0800 	mov.w	r8, #0
 8006bc0:	f104 091a 	add.w	r9, r4, #26
 8006bc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	4543      	cmp	r3, r8
 8006bca:	dc09      	bgt.n	8006be0 <_printf_float+0x264>
 8006bcc:	6823      	ldr	r3, [r4, #0]
 8006bce:	079b      	lsls	r3, r3, #30
 8006bd0:	f100 8105 	bmi.w	8006dde <_printf_float+0x462>
 8006bd4:	68e0      	ldr	r0, [r4, #12]
 8006bd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bd8:	4298      	cmp	r0, r3
 8006bda:	bfb8      	it	lt
 8006bdc:	4618      	movlt	r0, r3
 8006bde:	e730      	b.n	8006a42 <_printf_float+0xc6>
 8006be0:	2301      	movs	r3, #1
 8006be2:	464a      	mov	r2, r9
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	47b8      	blx	r7
 8006bea:	3001      	adds	r0, #1
 8006bec:	f43f af27 	beq.w	8006a3e <_printf_float+0xc2>
 8006bf0:	f108 0801 	add.w	r8, r8, #1
 8006bf4:	e7e6      	b.n	8006bc4 <_printf_float+0x248>
 8006bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	dc39      	bgt.n	8006c70 <_printf_float+0x2f4>
 8006bfc:	4a1b      	ldr	r2, [pc, #108]	; (8006c6c <_printf_float+0x2f0>)
 8006bfe:	2301      	movs	r3, #1
 8006c00:	4631      	mov	r1, r6
 8006c02:	4628      	mov	r0, r5
 8006c04:	47b8      	blx	r7
 8006c06:	3001      	adds	r0, #1
 8006c08:	f43f af19 	beq.w	8006a3e <_printf_float+0xc2>
 8006c0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c10:	4313      	orrs	r3, r2
 8006c12:	d102      	bne.n	8006c1a <_printf_float+0x29e>
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	07d9      	lsls	r1, r3, #31
 8006c18:	d5d8      	bpl.n	8006bcc <_printf_float+0x250>
 8006c1a:	ee18 3a10 	vmov	r3, s16
 8006c1e:	4652      	mov	r2, sl
 8006c20:	4631      	mov	r1, r6
 8006c22:	4628      	mov	r0, r5
 8006c24:	47b8      	blx	r7
 8006c26:	3001      	adds	r0, #1
 8006c28:	f43f af09 	beq.w	8006a3e <_printf_float+0xc2>
 8006c2c:	f04f 0900 	mov.w	r9, #0
 8006c30:	f104 0a1a 	add.w	sl, r4, #26
 8006c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c36:	425b      	negs	r3, r3
 8006c38:	454b      	cmp	r3, r9
 8006c3a:	dc01      	bgt.n	8006c40 <_printf_float+0x2c4>
 8006c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c3e:	e792      	b.n	8006b66 <_printf_float+0x1ea>
 8006c40:	2301      	movs	r3, #1
 8006c42:	4652      	mov	r2, sl
 8006c44:	4631      	mov	r1, r6
 8006c46:	4628      	mov	r0, r5
 8006c48:	47b8      	blx	r7
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	f43f aef7 	beq.w	8006a3e <_printf_float+0xc2>
 8006c50:	f109 0901 	add.w	r9, r9, #1
 8006c54:	e7ee      	b.n	8006c34 <_printf_float+0x2b8>
 8006c56:	bf00      	nop
 8006c58:	7fefffff 	.word	0x7fefffff
 8006c5c:	080096cc 	.word	0x080096cc
 8006c60:	080096d0 	.word	0x080096d0
 8006c64:	080096d8 	.word	0x080096d8
 8006c68:	080096d4 	.word	0x080096d4
 8006c6c:	080096dc 	.word	0x080096dc
 8006c70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c74:	429a      	cmp	r2, r3
 8006c76:	bfa8      	it	ge
 8006c78:	461a      	movge	r2, r3
 8006c7a:	2a00      	cmp	r2, #0
 8006c7c:	4691      	mov	r9, r2
 8006c7e:	dc37      	bgt.n	8006cf0 <_printf_float+0x374>
 8006c80:	f04f 0b00 	mov.w	fp, #0
 8006c84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c88:	f104 021a 	add.w	r2, r4, #26
 8006c8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006c8e:	9305      	str	r3, [sp, #20]
 8006c90:	eba3 0309 	sub.w	r3, r3, r9
 8006c94:	455b      	cmp	r3, fp
 8006c96:	dc33      	bgt.n	8006d00 <_printf_float+0x384>
 8006c98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	db3b      	blt.n	8006d18 <_printf_float+0x39c>
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	07da      	lsls	r2, r3, #31
 8006ca4:	d438      	bmi.n	8006d18 <_printf_float+0x39c>
 8006ca6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ca8:	9b05      	ldr	r3, [sp, #20]
 8006caa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	eba2 0901 	sub.w	r9, r2, r1
 8006cb2:	4599      	cmp	r9, r3
 8006cb4:	bfa8      	it	ge
 8006cb6:	4699      	movge	r9, r3
 8006cb8:	f1b9 0f00 	cmp.w	r9, #0
 8006cbc:	dc35      	bgt.n	8006d2a <_printf_float+0x3ae>
 8006cbe:	f04f 0800 	mov.w	r8, #0
 8006cc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cc6:	f104 0a1a 	add.w	sl, r4, #26
 8006cca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cce:	1a9b      	subs	r3, r3, r2
 8006cd0:	eba3 0309 	sub.w	r3, r3, r9
 8006cd4:	4543      	cmp	r3, r8
 8006cd6:	f77f af79 	ble.w	8006bcc <_printf_float+0x250>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4652      	mov	r2, sl
 8006cde:	4631      	mov	r1, r6
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	47b8      	blx	r7
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	f43f aeaa 	beq.w	8006a3e <_printf_float+0xc2>
 8006cea:	f108 0801 	add.w	r8, r8, #1
 8006cee:	e7ec      	b.n	8006cca <_printf_float+0x34e>
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	4631      	mov	r1, r6
 8006cf4:	4642      	mov	r2, r8
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	47b8      	blx	r7
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	d1c0      	bne.n	8006c80 <_printf_float+0x304>
 8006cfe:	e69e      	b.n	8006a3e <_printf_float+0xc2>
 8006d00:	2301      	movs	r3, #1
 8006d02:	4631      	mov	r1, r6
 8006d04:	4628      	mov	r0, r5
 8006d06:	9205      	str	r2, [sp, #20]
 8006d08:	47b8      	blx	r7
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	f43f ae97 	beq.w	8006a3e <_printf_float+0xc2>
 8006d10:	9a05      	ldr	r2, [sp, #20]
 8006d12:	f10b 0b01 	add.w	fp, fp, #1
 8006d16:	e7b9      	b.n	8006c8c <_printf_float+0x310>
 8006d18:	ee18 3a10 	vmov	r3, s16
 8006d1c:	4652      	mov	r2, sl
 8006d1e:	4631      	mov	r1, r6
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b8      	blx	r7
 8006d24:	3001      	adds	r0, #1
 8006d26:	d1be      	bne.n	8006ca6 <_printf_float+0x32a>
 8006d28:	e689      	b.n	8006a3e <_printf_float+0xc2>
 8006d2a:	9a05      	ldr	r2, [sp, #20]
 8006d2c:	464b      	mov	r3, r9
 8006d2e:	4442      	add	r2, r8
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	d1c1      	bne.n	8006cbe <_printf_float+0x342>
 8006d3a:	e680      	b.n	8006a3e <_printf_float+0xc2>
 8006d3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d3e:	2a01      	cmp	r2, #1
 8006d40:	dc01      	bgt.n	8006d46 <_printf_float+0x3ca>
 8006d42:	07db      	lsls	r3, r3, #31
 8006d44:	d538      	bpl.n	8006db8 <_printf_float+0x43c>
 8006d46:	2301      	movs	r3, #1
 8006d48:	4642      	mov	r2, r8
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	47b8      	blx	r7
 8006d50:	3001      	adds	r0, #1
 8006d52:	f43f ae74 	beq.w	8006a3e <_printf_float+0xc2>
 8006d56:	ee18 3a10 	vmov	r3, s16
 8006d5a:	4652      	mov	r2, sl
 8006d5c:	4631      	mov	r1, r6
 8006d5e:	4628      	mov	r0, r5
 8006d60:	47b8      	blx	r7
 8006d62:	3001      	adds	r0, #1
 8006d64:	f43f ae6b 	beq.w	8006a3e <_printf_float+0xc2>
 8006d68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	2300      	movs	r3, #0
 8006d70:	f7f9 feb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d74:	b9d8      	cbnz	r0, 8006dae <_printf_float+0x432>
 8006d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d78:	f108 0201 	add.w	r2, r8, #1
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	4631      	mov	r1, r6
 8006d80:	4628      	mov	r0, r5
 8006d82:	47b8      	blx	r7
 8006d84:	3001      	adds	r0, #1
 8006d86:	d10e      	bne.n	8006da6 <_printf_float+0x42a>
 8006d88:	e659      	b.n	8006a3e <_printf_float+0xc2>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	4652      	mov	r2, sl
 8006d8e:	4631      	mov	r1, r6
 8006d90:	4628      	mov	r0, r5
 8006d92:	47b8      	blx	r7
 8006d94:	3001      	adds	r0, #1
 8006d96:	f43f ae52 	beq.w	8006a3e <_printf_float+0xc2>
 8006d9a:	f108 0801 	add.w	r8, r8, #1
 8006d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006da0:	3b01      	subs	r3, #1
 8006da2:	4543      	cmp	r3, r8
 8006da4:	dcf1      	bgt.n	8006d8a <_printf_float+0x40e>
 8006da6:	464b      	mov	r3, r9
 8006da8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006dac:	e6dc      	b.n	8006b68 <_printf_float+0x1ec>
 8006dae:	f04f 0800 	mov.w	r8, #0
 8006db2:	f104 0a1a 	add.w	sl, r4, #26
 8006db6:	e7f2      	b.n	8006d9e <_printf_float+0x422>
 8006db8:	2301      	movs	r3, #1
 8006dba:	4642      	mov	r2, r8
 8006dbc:	e7df      	b.n	8006d7e <_printf_float+0x402>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	464a      	mov	r2, r9
 8006dc2:	4631      	mov	r1, r6
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	47b8      	blx	r7
 8006dc8:	3001      	adds	r0, #1
 8006dca:	f43f ae38 	beq.w	8006a3e <_printf_float+0xc2>
 8006dce:	f108 0801 	add.w	r8, r8, #1
 8006dd2:	68e3      	ldr	r3, [r4, #12]
 8006dd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006dd6:	1a5b      	subs	r3, r3, r1
 8006dd8:	4543      	cmp	r3, r8
 8006dda:	dcf0      	bgt.n	8006dbe <_printf_float+0x442>
 8006ddc:	e6fa      	b.n	8006bd4 <_printf_float+0x258>
 8006dde:	f04f 0800 	mov.w	r8, #0
 8006de2:	f104 0919 	add.w	r9, r4, #25
 8006de6:	e7f4      	b.n	8006dd2 <_printf_float+0x456>

08006de8 <_printf_common>:
 8006de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dec:	4616      	mov	r6, r2
 8006dee:	4699      	mov	r9, r3
 8006df0:	688a      	ldr	r2, [r1, #8]
 8006df2:	690b      	ldr	r3, [r1, #16]
 8006df4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	bfb8      	it	lt
 8006dfc:	4613      	movlt	r3, r2
 8006dfe:	6033      	str	r3, [r6, #0]
 8006e00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e04:	4607      	mov	r7, r0
 8006e06:	460c      	mov	r4, r1
 8006e08:	b10a      	cbz	r2, 8006e0e <_printf_common+0x26>
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	6033      	str	r3, [r6, #0]
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	0699      	lsls	r1, r3, #26
 8006e12:	bf42      	ittt	mi
 8006e14:	6833      	ldrmi	r3, [r6, #0]
 8006e16:	3302      	addmi	r3, #2
 8006e18:	6033      	strmi	r3, [r6, #0]
 8006e1a:	6825      	ldr	r5, [r4, #0]
 8006e1c:	f015 0506 	ands.w	r5, r5, #6
 8006e20:	d106      	bne.n	8006e30 <_printf_common+0x48>
 8006e22:	f104 0a19 	add.w	sl, r4, #25
 8006e26:	68e3      	ldr	r3, [r4, #12]
 8006e28:	6832      	ldr	r2, [r6, #0]
 8006e2a:	1a9b      	subs	r3, r3, r2
 8006e2c:	42ab      	cmp	r3, r5
 8006e2e:	dc26      	bgt.n	8006e7e <_printf_common+0x96>
 8006e30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e34:	1e13      	subs	r3, r2, #0
 8006e36:	6822      	ldr	r2, [r4, #0]
 8006e38:	bf18      	it	ne
 8006e3a:	2301      	movne	r3, #1
 8006e3c:	0692      	lsls	r2, r2, #26
 8006e3e:	d42b      	bmi.n	8006e98 <_printf_common+0xb0>
 8006e40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e44:	4649      	mov	r1, r9
 8006e46:	4638      	mov	r0, r7
 8006e48:	47c0      	blx	r8
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	d01e      	beq.n	8006e8c <_printf_common+0xa4>
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	68e5      	ldr	r5, [r4, #12]
 8006e52:	6832      	ldr	r2, [r6, #0]
 8006e54:	f003 0306 	and.w	r3, r3, #6
 8006e58:	2b04      	cmp	r3, #4
 8006e5a:	bf08      	it	eq
 8006e5c:	1aad      	subeq	r5, r5, r2
 8006e5e:	68a3      	ldr	r3, [r4, #8]
 8006e60:	6922      	ldr	r2, [r4, #16]
 8006e62:	bf0c      	ite	eq
 8006e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e68:	2500      	movne	r5, #0
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	bfc4      	itt	gt
 8006e6e:	1a9b      	subgt	r3, r3, r2
 8006e70:	18ed      	addgt	r5, r5, r3
 8006e72:	2600      	movs	r6, #0
 8006e74:	341a      	adds	r4, #26
 8006e76:	42b5      	cmp	r5, r6
 8006e78:	d11a      	bne.n	8006eb0 <_printf_common+0xc8>
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	e008      	b.n	8006e90 <_printf_common+0xa8>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	4652      	mov	r2, sl
 8006e82:	4649      	mov	r1, r9
 8006e84:	4638      	mov	r0, r7
 8006e86:	47c0      	blx	r8
 8006e88:	3001      	adds	r0, #1
 8006e8a:	d103      	bne.n	8006e94 <_printf_common+0xac>
 8006e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e94:	3501      	adds	r5, #1
 8006e96:	e7c6      	b.n	8006e26 <_printf_common+0x3e>
 8006e98:	18e1      	adds	r1, r4, r3
 8006e9a:	1c5a      	adds	r2, r3, #1
 8006e9c:	2030      	movs	r0, #48	; 0x30
 8006e9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ea2:	4422      	add	r2, r4
 8006ea4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ea8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006eac:	3302      	adds	r3, #2
 8006eae:	e7c7      	b.n	8006e40 <_printf_common+0x58>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	4622      	mov	r2, r4
 8006eb4:	4649      	mov	r1, r9
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	47c0      	blx	r8
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d0e6      	beq.n	8006e8c <_printf_common+0xa4>
 8006ebe:	3601      	adds	r6, #1
 8006ec0:	e7d9      	b.n	8006e76 <_printf_common+0x8e>
	...

08006ec4 <_printf_i>:
 8006ec4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec8:	460c      	mov	r4, r1
 8006eca:	4691      	mov	r9, r2
 8006ecc:	7e27      	ldrb	r7, [r4, #24]
 8006ece:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006ed0:	2f78      	cmp	r7, #120	; 0x78
 8006ed2:	4680      	mov	r8, r0
 8006ed4:	469a      	mov	sl, r3
 8006ed6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006eda:	d807      	bhi.n	8006eec <_printf_i+0x28>
 8006edc:	2f62      	cmp	r7, #98	; 0x62
 8006ede:	d80a      	bhi.n	8006ef6 <_printf_i+0x32>
 8006ee0:	2f00      	cmp	r7, #0
 8006ee2:	f000 80d8 	beq.w	8007096 <_printf_i+0x1d2>
 8006ee6:	2f58      	cmp	r7, #88	; 0x58
 8006ee8:	f000 80a3 	beq.w	8007032 <_printf_i+0x16e>
 8006eec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ef0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ef4:	e03a      	b.n	8006f6c <_printf_i+0xa8>
 8006ef6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006efa:	2b15      	cmp	r3, #21
 8006efc:	d8f6      	bhi.n	8006eec <_printf_i+0x28>
 8006efe:	a001      	add	r0, pc, #4	; (adr r0, 8006f04 <_printf_i+0x40>)
 8006f00:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006f04:	08006f5d 	.word	0x08006f5d
 8006f08:	08006f71 	.word	0x08006f71
 8006f0c:	08006eed 	.word	0x08006eed
 8006f10:	08006eed 	.word	0x08006eed
 8006f14:	08006eed 	.word	0x08006eed
 8006f18:	08006eed 	.word	0x08006eed
 8006f1c:	08006f71 	.word	0x08006f71
 8006f20:	08006eed 	.word	0x08006eed
 8006f24:	08006eed 	.word	0x08006eed
 8006f28:	08006eed 	.word	0x08006eed
 8006f2c:	08006eed 	.word	0x08006eed
 8006f30:	0800707d 	.word	0x0800707d
 8006f34:	08006fa1 	.word	0x08006fa1
 8006f38:	0800705f 	.word	0x0800705f
 8006f3c:	08006eed 	.word	0x08006eed
 8006f40:	08006eed 	.word	0x08006eed
 8006f44:	0800709f 	.word	0x0800709f
 8006f48:	08006eed 	.word	0x08006eed
 8006f4c:	08006fa1 	.word	0x08006fa1
 8006f50:	08006eed 	.word	0x08006eed
 8006f54:	08006eed 	.word	0x08006eed
 8006f58:	08007067 	.word	0x08007067
 8006f5c:	680b      	ldr	r3, [r1, #0]
 8006f5e:	1d1a      	adds	r2, r3, #4
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	600a      	str	r2, [r1, #0]
 8006f64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006f68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e0a3      	b.n	80070b8 <_printf_i+0x1f4>
 8006f70:	6825      	ldr	r5, [r4, #0]
 8006f72:	6808      	ldr	r0, [r1, #0]
 8006f74:	062e      	lsls	r6, r5, #24
 8006f76:	f100 0304 	add.w	r3, r0, #4
 8006f7a:	d50a      	bpl.n	8006f92 <_printf_i+0xce>
 8006f7c:	6805      	ldr	r5, [r0, #0]
 8006f7e:	600b      	str	r3, [r1, #0]
 8006f80:	2d00      	cmp	r5, #0
 8006f82:	da03      	bge.n	8006f8c <_printf_i+0xc8>
 8006f84:	232d      	movs	r3, #45	; 0x2d
 8006f86:	426d      	negs	r5, r5
 8006f88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f8c:	485e      	ldr	r0, [pc, #376]	; (8007108 <_printf_i+0x244>)
 8006f8e:	230a      	movs	r3, #10
 8006f90:	e019      	b.n	8006fc6 <_printf_i+0x102>
 8006f92:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006f96:	6805      	ldr	r5, [r0, #0]
 8006f98:	600b      	str	r3, [r1, #0]
 8006f9a:	bf18      	it	ne
 8006f9c:	b22d      	sxthne	r5, r5
 8006f9e:	e7ef      	b.n	8006f80 <_printf_i+0xbc>
 8006fa0:	680b      	ldr	r3, [r1, #0]
 8006fa2:	6825      	ldr	r5, [r4, #0]
 8006fa4:	1d18      	adds	r0, r3, #4
 8006fa6:	6008      	str	r0, [r1, #0]
 8006fa8:	0628      	lsls	r0, r5, #24
 8006faa:	d501      	bpl.n	8006fb0 <_printf_i+0xec>
 8006fac:	681d      	ldr	r5, [r3, #0]
 8006fae:	e002      	b.n	8006fb6 <_printf_i+0xf2>
 8006fb0:	0669      	lsls	r1, r5, #25
 8006fb2:	d5fb      	bpl.n	8006fac <_printf_i+0xe8>
 8006fb4:	881d      	ldrh	r5, [r3, #0]
 8006fb6:	4854      	ldr	r0, [pc, #336]	; (8007108 <_printf_i+0x244>)
 8006fb8:	2f6f      	cmp	r7, #111	; 0x6f
 8006fba:	bf0c      	ite	eq
 8006fbc:	2308      	moveq	r3, #8
 8006fbe:	230a      	movne	r3, #10
 8006fc0:	2100      	movs	r1, #0
 8006fc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006fc6:	6866      	ldr	r6, [r4, #4]
 8006fc8:	60a6      	str	r6, [r4, #8]
 8006fca:	2e00      	cmp	r6, #0
 8006fcc:	bfa2      	ittt	ge
 8006fce:	6821      	ldrge	r1, [r4, #0]
 8006fd0:	f021 0104 	bicge.w	r1, r1, #4
 8006fd4:	6021      	strge	r1, [r4, #0]
 8006fd6:	b90d      	cbnz	r5, 8006fdc <_printf_i+0x118>
 8006fd8:	2e00      	cmp	r6, #0
 8006fda:	d04d      	beq.n	8007078 <_printf_i+0x1b4>
 8006fdc:	4616      	mov	r6, r2
 8006fde:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fe2:	fb03 5711 	mls	r7, r3, r1, r5
 8006fe6:	5dc7      	ldrb	r7, [r0, r7]
 8006fe8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fec:	462f      	mov	r7, r5
 8006fee:	42bb      	cmp	r3, r7
 8006ff0:	460d      	mov	r5, r1
 8006ff2:	d9f4      	bls.n	8006fde <_printf_i+0x11a>
 8006ff4:	2b08      	cmp	r3, #8
 8006ff6:	d10b      	bne.n	8007010 <_printf_i+0x14c>
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	07df      	lsls	r7, r3, #31
 8006ffc:	d508      	bpl.n	8007010 <_printf_i+0x14c>
 8006ffe:	6923      	ldr	r3, [r4, #16]
 8007000:	6861      	ldr	r1, [r4, #4]
 8007002:	4299      	cmp	r1, r3
 8007004:	bfde      	ittt	le
 8007006:	2330      	movle	r3, #48	; 0x30
 8007008:	f806 3c01 	strble.w	r3, [r6, #-1]
 800700c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007010:	1b92      	subs	r2, r2, r6
 8007012:	6122      	str	r2, [r4, #16]
 8007014:	f8cd a000 	str.w	sl, [sp]
 8007018:	464b      	mov	r3, r9
 800701a:	aa03      	add	r2, sp, #12
 800701c:	4621      	mov	r1, r4
 800701e:	4640      	mov	r0, r8
 8007020:	f7ff fee2 	bl	8006de8 <_printf_common>
 8007024:	3001      	adds	r0, #1
 8007026:	d14c      	bne.n	80070c2 <_printf_i+0x1fe>
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	b004      	add	sp, #16
 800702e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007032:	4835      	ldr	r0, [pc, #212]	; (8007108 <_printf_i+0x244>)
 8007034:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	680e      	ldr	r6, [r1, #0]
 800703c:	061f      	lsls	r7, r3, #24
 800703e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007042:	600e      	str	r6, [r1, #0]
 8007044:	d514      	bpl.n	8007070 <_printf_i+0x1ac>
 8007046:	07d9      	lsls	r1, r3, #31
 8007048:	bf44      	itt	mi
 800704a:	f043 0320 	orrmi.w	r3, r3, #32
 800704e:	6023      	strmi	r3, [r4, #0]
 8007050:	b91d      	cbnz	r5, 800705a <_printf_i+0x196>
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	f023 0320 	bic.w	r3, r3, #32
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	2310      	movs	r3, #16
 800705c:	e7b0      	b.n	8006fc0 <_printf_i+0xfc>
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	f043 0320 	orr.w	r3, r3, #32
 8007064:	6023      	str	r3, [r4, #0]
 8007066:	2378      	movs	r3, #120	; 0x78
 8007068:	4828      	ldr	r0, [pc, #160]	; (800710c <_printf_i+0x248>)
 800706a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800706e:	e7e3      	b.n	8007038 <_printf_i+0x174>
 8007070:	065e      	lsls	r6, r3, #25
 8007072:	bf48      	it	mi
 8007074:	b2ad      	uxthmi	r5, r5
 8007076:	e7e6      	b.n	8007046 <_printf_i+0x182>
 8007078:	4616      	mov	r6, r2
 800707a:	e7bb      	b.n	8006ff4 <_printf_i+0x130>
 800707c:	680b      	ldr	r3, [r1, #0]
 800707e:	6826      	ldr	r6, [r4, #0]
 8007080:	6960      	ldr	r0, [r4, #20]
 8007082:	1d1d      	adds	r5, r3, #4
 8007084:	600d      	str	r5, [r1, #0]
 8007086:	0635      	lsls	r5, r6, #24
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	d501      	bpl.n	8007090 <_printf_i+0x1cc>
 800708c:	6018      	str	r0, [r3, #0]
 800708e:	e002      	b.n	8007096 <_printf_i+0x1d2>
 8007090:	0671      	lsls	r1, r6, #25
 8007092:	d5fb      	bpl.n	800708c <_printf_i+0x1c8>
 8007094:	8018      	strh	r0, [r3, #0]
 8007096:	2300      	movs	r3, #0
 8007098:	6123      	str	r3, [r4, #16]
 800709a:	4616      	mov	r6, r2
 800709c:	e7ba      	b.n	8007014 <_printf_i+0x150>
 800709e:	680b      	ldr	r3, [r1, #0]
 80070a0:	1d1a      	adds	r2, r3, #4
 80070a2:	600a      	str	r2, [r1, #0]
 80070a4:	681e      	ldr	r6, [r3, #0]
 80070a6:	6862      	ldr	r2, [r4, #4]
 80070a8:	2100      	movs	r1, #0
 80070aa:	4630      	mov	r0, r6
 80070ac:	f7f9 f8a0 	bl	80001f0 <memchr>
 80070b0:	b108      	cbz	r0, 80070b6 <_printf_i+0x1f2>
 80070b2:	1b80      	subs	r0, r0, r6
 80070b4:	6060      	str	r0, [r4, #4]
 80070b6:	6863      	ldr	r3, [r4, #4]
 80070b8:	6123      	str	r3, [r4, #16]
 80070ba:	2300      	movs	r3, #0
 80070bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070c0:	e7a8      	b.n	8007014 <_printf_i+0x150>
 80070c2:	6923      	ldr	r3, [r4, #16]
 80070c4:	4632      	mov	r2, r6
 80070c6:	4649      	mov	r1, r9
 80070c8:	4640      	mov	r0, r8
 80070ca:	47d0      	blx	sl
 80070cc:	3001      	adds	r0, #1
 80070ce:	d0ab      	beq.n	8007028 <_printf_i+0x164>
 80070d0:	6823      	ldr	r3, [r4, #0]
 80070d2:	079b      	lsls	r3, r3, #30
 80070d4:	d413      	bmi.n	80070fe <_printf_i+0x23a>
 80070d6:	68e0      	ldr	r0, [r4, #12]
 80070d8:	9b03      	ldr	r3, [sp, #12]
 80070da:	4298      	cmp	r0, r3
 80070dc:	bfb8      	it	lt
 80070de:	4618      	movlt	r0, r3
 80070e0:	e7a4      	b.n	800702c <_printf_i+0x168>
 80070e2:	2301      	movs	r3, #1
 80070e4:	4632      	mov	r2, r6
 80070e6:	4649      	mov	r1, r9
 80070e8:	4640      	mov	r0, r8
 80070ea:	47d0      	blx	sl
 80070ec:	3001      	adds	r0, #1
 80070ee:	d09b      	beq.n	8007028 <_printf_i+0x164>
 80070f0:	3501      	adds	r5, #1
 80070f2:	68e3      	ldr	r3, [r4, #12]
 80070f4:	9903      	ldr	r1, [sp, #12]
 80070f6:	1a5b      	subs	r3, r3, r1
 80070f8:	42ab      	cmp	r3, r5
 80070fa:	dcf2      	bgt.n	80070e2 <_printf_i+0x21e>
 80070fc:	e7eb      	b.n	80070d6 <_printf_i+0x212>
 80070fe:	2500      	movs	r5, #0
 8007100:	f104 0619 	add.w	r6, r4, #25
 8007104:	e7f5      	b.n	80070f2 <_printf_i+0x22e>
 8007106:	bf00      	nop
 8007108:	080096de 	.word	0x080096de
 800710c:	080096ef 	.word	0x080096ef

08007110 <_puts_r>:
 8007110:	b570      	push	{r4, r5, r6, lr}
 8007112:	460e      	mov	r6, r1
 8007114:	4605      	mov	r5, r0
 8007116:	b118      	cbz	r0, 8007120 <_puts_r+0x10>
 8007118:	6983      	ldr	r3, [r0, #24]
 800711a:	b90b      	cbnz	r3, 8007120 <_puts_r+0x10>
 800711c:	f001 f8e2 	bl	80082e4 <__sinit>
 8007120:	69ab      	ldr	r3, [r5, #24]
 8007122:	68ac      	ldr	r4, [r5, #8]
 8007124:	b913      	cbnz	r3, 800712c <_puts_r+0x1c>
 8007126:	4628      	mov	r0, r5
 8007128:	f001 f8dc 	bl	80082e4 <__sinit>
 800712c:	4b2c      	ldr	r3, [pc, #176]	; (80071e0 <_puts_r+0xd0>)
 800712e:	429c      	cmp	r4, r3
 8007130:	d120      	bne.n	8007174 <_puts_r+0x64>
 8007132:	686c      	ldr	r4, [r5, #4]
 8007134:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007136:	07db      	lsls	r3, r3, #31
 8007138:	d405      	bmi.n	8007146 <_puts_r+0x36>
 800713a:	89a3      	ldrh	r3, [r4, #12]
 800713c:	0598      	lsls	r0, r3, #22
 800713e:	d402      	bmi.n	8007146 <_puts_r+0x36>
 8007140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007142:	f001 f972 	bl	800842a <__retarget_lock_acquire_recursive>
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	0719      	lsls	r1, r3, #28
 800714a:	d51d      	bpl.n	8007188 <_puts_r+0x78>
 800714c:	6923      	ldr	r3, [r4, #16]
 800714e:	b1db      	cbz	r3, 8007188 <_puts_r+0x78>
 8007150:	3e01      	subs	r6, #1
 8007152:	68a3      	ldr	r3, [r4, #8]
 8007154:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007158:	3b01      	subs	r3, #1
 800715a:	60a3      	str	r3, [r4, #8]
 800715c:	bb39      	cbnz	r1, 80071ae <_puts_r+0x9e>
 800715e:	2b00      	cmp	r3, #0
 8007160:	da38      	bge.n	80071d4 <_puts_r+0xc4>
 8007162:	4622      	mov	r2, r4
 8007164:	210a      	movs	r1, #10
 8007166:	4628      	mov	r0, r5
 8007168:	f000 f868 	bl	800723c <__swbuf_r>
 800716c:	3001      	adds	r0, #1
 800716e:	d011      	beq.n	8007194 <_puts_r+0x84>
 8007170:	250a      	movs	r5, #10
 8007172:	e011      	b.n	8007198 <_puts_r+0x88>
 8007174:	4b1b      	ldr	r3, [pc, #108]	; (80071e4 <_puts_r+0xd4>)
 8007176:	429c      	cmp	r4, r3
 8007178:	d101      	bne.n	800717e <_puts_r+0x6e>
 800717a:	68ac      	ldr	r4, [r5, #8]
 800717c:	e7da      	b.n	8007134 <_puts_r+0x24>
 800717e:	4b1a      	ldr	r3, [pc, #104]	; (80071e8 <_puts_r+0xd8>)
 8007180:	429c      	cmp	r4, r3
 8007182:	bf08      	it	eq
 8007184:	68ec      	ldreq	r4, [r5, #12]
 8007186:	e7d5      	b.n	8007134 <_puts_r+0x24>
 8007188:	4621      	mov	r1, r4
 800718a:	4628      	mov	r0, r5
 800718c:	f000 f8a8 	bl	80072e0 <__swsetup_r>
 8007190:	2800      	cmp	r0, #0
 8007192:	d0dd      	beq.n	8007150 <_puts_r+0x40>
 8007194:	f04f 35ff 	mov.w	r5, #4294967295
 8007198:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800719a:	07da      	lsls	r2, r3, #31
 800719c:	d405      	bmi.n	80071aa <_puts_r+0x9a>
 800719e:	89a3      	ldrh	r3, [r4, #12]
 80071a0:	059b      	lsls	r3, r3, #22
 80071a2:	d402      	bmi.n	80071aa <_puts_r+0x9a>
 80071a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071a6:	f001 f941 	bl	800842c <__retarget_lock_release_recursive>
 80071aa:	4628      	mov	r0, r5
 80071ac:	bd70      	pop	{r4, r5, r6, pc}
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	da04      	bge.n	80071bc <_puts_r+0xac>
 80071b2:	69a2      	ldr	r2, [r4, #24]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	dc06      	bgt.n	80071c6 <_puts_r+0xb6>
 80071b8:	290a      	cmp	r1, #10
 80071ba:	d004      	beq.n	80071c6 <_puts_r+0xb6>
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	6022      	str	r2, [r4, #0]
 80071c2:	7019      	strb	r1, [r3, #0]
 80071c4:	e7c5      	b.n	8007152 <_puts_r+0x42>
 80071c6:	4622      	mov	r2, r4
 80071c8:	4628      	mov	r0, r5
 80071ca:	f000 f837 	bl	800723c <__swbuf_r>
 80071ce:	3001      	adds	r0, #1
 80071d0:	d1bf      	bne.n	8007152 <_puts_r+0x42>
 80071d2:	e7df      	b.n	8007194 <_puts_r+0x84>
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	250a      	movs	r5, #10
 80071d8:	1c5a      	adds	r2, r3, #1
 80071da:	6022      	str	r2, [r4, #0]
 80071dc:	701d      	strb	r5, [r3, #0]
 80071de:	e7db      	b.n	8007198 <_puts_r+0x88>
 80071e0:	080097b4 	.word	0x080097b4
 80071e4:	080097d4 	.word	0x080097d4
 80071e8:	08009794 	.word	0x08009794

080071ec <puts>:
 80071ec:	4b02      	ldr	r3, [pc, #8]	; (80071f8 <puts+0xc>)
 80071ee:	4601      	mov	r1, r0
 80071f0:	6818      	ldr	r0, [r3, #0]
 80071f2:	f7ff bf8d 	b.w	8007110 <_puts_r>
 80071f6:	bf00      	nop
 80071f8:	20000038 	.word	0x20000038

080071fc <siprintf>:
 80071fc:	b40e      	push	{r1, r2, r3}
 80071fe:	b500      	push	{lr}
 8007200:	b09c      	sub	sp, #112	; 0x70
 8007202:	ab1d      	add	r3, sp, #116	; 0x74
 8007204:	9002      	str	r0, [sp, #8]
 8007206:	9006      	str	r0, [sp, #24]
 8007208:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800720c:	4809      	ldr	r0, [pc, #36]	; (8007234 <siprintf+0x38>)
 800720e:	9107      	str	r1, [sp, #28]
 8007210:	9104      	str	r1, [sp, #16]
 8007212:	4909      	ldr	r1, [pc, #36]	; (8007238 <siprintf+0x3c>)
 8007214:	f853 2b04 	ldr.w	r2, [r3], #4
 8007218:	9105      	str	r1, [sp, #20]
 800721a:	6800      	ldr	r0, [r0, #0]
 800721c:	9301      	str	r3, [sp, #4]
 800721e:	a902      	add	r1, sp, #8
 8007220:	f001 fe14 	bl	8008e4c <_svfiprintf_r>
 8007224:	9b02      	ldr	r3, [sp, #8]
 8007226:	2200      	movs	r2, #0
 8007228:	701a      	strb	r2, [r3, #0]
 800722a:	b01c      	add	sp, #112	; 0x70
 800722c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007230:	b003      	add	sp, #12
 8007232:	4770      	bx	lr
 8007234:	20000038 	.word	0x20000038
 8007238:	ffff0208 	.word	0xffff0208

0800723c <__swbuf_r>:
 800723c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723e:	460e      	mov	r6, r1
 8007240:	4614      	mov	r4, r2
 8007242:	4605      	mov	r5, r0
 8007244:	b118      	cbz	r0, 800724e <__swbuf_r+0x12>
 8007246:	6983      	ldr	r3, [r0, #24]
 8007248:	b90b      	cbnz	r3, 800724e <__swbuf_r+0x12>
 800724a:	f001 f84b 	bl	80082e4 <__sinit>
 800724e:	4b21      	ldr	r3, [pc, #132]	; (80072d4 <__swbuf_r+0x98>)
 8007250:	429c      	cmp	r4, r3
 8007252:	d12b      	bne.n	80072ac <__swbuf_r+0x70>
 8007254:	686c      	ldr	r4, [r5, #4]
 8007256:	69a3      	ldr	r3, [r4, #24]
 8007258:	60a3      	str	r3, [r4, #8]
 800725a:	89a3      	ldrh	r3, [r4, #12]
 800725c:	071a      	lsls	r2, r3, #28
 800725e:	d52f      	bpl.n	80072c0 <__swbuf_r+0x84>
 8007260:	6923      	ldr	r3, [r4, #16]
 8007262:	b36b      	cbz	r3, 80072c0 <__swbuf_r+0x84>
 8007264:	6923      	ldr	r3, [r4, #16]
 8007266:	6820      	ldr	r0, [r4, #0]
 8007268:	1ac0      	subs	r0, r0, r3
 800726a:	6963      	ldr	r3, [r4, #20]
 800726c:	b2f6      	uxtb	r6, r6
 800726e:	4283      	cmp	r3, r0
 8007270:	4637      	mov	r7, r6
 8007272:	dc04      	bgt.n	800727e <__swbuf_r+0x42>
 8007274:	4621      	mov	r1, r4
 8007276:	4628      	mov	r0, r5
 8007278:	f000 ffa0 	bl	80081bc <_fflush_r>
 800727c:	bb30      	cbnz	r0, 80072cc <__swbuf_r+0x90>
 800727e:	68a3      	ldr	r3, [r4, #8]
 8007280:	3b01      	subs	r3, #1
 8007282:	60a3      	str	r3, [r4, #8]
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	1c5a      	adds	r2, r3, #1
 8007288:	6022      	str	r2, [r4, #0]
 800728a:	701e      	strb	r6, [r3, #0]
 800728c:	6963      	ldr	r3, [r4, #20]
 800728e:	3001      	adds	r0, #1
 8007290:	4283      	cmp	r3, r0
 8007292:	d004      	beq.n	800729e <__swbuf_r+0x62>
 8007294:	89a3      	ldrh	r3, [r4, #12]
 8007296:	07db      	lsls	r3, r3, #31
 8007298:	d506      	bpl.n	80072a8 <__swbuf_r+0x6c>
 800729a:	2e0a      	cmp	r6, #10
 800729c:	d104      	bne.n	80072a8 <__swbuf_r+0x6c>
 800729e:	4621      	mov	r1, r4
 80072a0:	4628      	mov	r0, r5
 80072a2:	f000 ff8b 	bl	80081bc <_fflush_r>
 80072a6:	b988      	cbnz	r0, 80072cc <__swbuf_r+0x90>
 80072a8:	4638      	mov	r0, r7
 80072aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072ac:	4b0a      	ldr	r3, [pc, #40]	; (80072d8 <__swbuf_r+0x9c>)
 80072ae:	429c      	cmp	r4, r3
 80072b0:	d101      	bne.n	80072b6 <__swbuf_r+0x7a>
 80072b2:	68ac      	ldr	r4, [r5, #8]
 80072b4:	e7cf      	b.n	8007256 <__swbuf_r+0x1a>
 80072b6:	4b09      	ldr	r3, [pc, #36]	; (80072dc <__swbuf_r+0xa0>)
 80072b8:	429c      	cmp	r4, r3
 80072ba:	bf08      	it	eq
 80072bc:	68ec      	ldreq	r4, [r5, #12]
 80072be:	e7ca      	b.n	8007256 <__swbuf_r+0x1a>
 80072c0:	4621      	mov	r1, r4
 80072c2:	4628      	mov	r0, r5
 80072c4:	f000 f80c 	bl	80072e0 <__swsetup_r>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d0cb      	beq.n	8007264 <__swbuf_r+0x28>
 80072cc:	f04f 37ff 	mov.w	r7, #4294967295
 80072d0:	e7ea      	b.n	80072a8 <__swbuf_r+0x6c>
 80072d2:	bf00      	nop
 80072d4:	080097b4 	.word	0x080097b4
 80072d8:	080097d4 	.word	0x080097d4
 80072dc:	08009794 	.word	0x08009794

080072e0 <__swsetup_r>:
 80072e0:	4b32      	ldr	r3, [pc, #200]	; (80073ac <__swsetup_r+0xcc>)
 80072e2:	b570      	push	{r4, r5, r6, lr}
 80072e4:	681d      	ldr	r5, [r3, #0]
 80072e6:	4606      	mov	r6, r0
 80072e8:	460c      	mov	r4, r1
 80072ea:	b125      	cbz	r5, 80072f6 <__swsetup_r+0x16>
 80072ec:	69ab      	ldr	r3, [r5, #24]
 80072ee:	b913      	cbnz	r3, 80072f6 <__swsetup_r+0x16>
 80072f0:	4628      	mov	r0, r5
 80072f2:	f000 fff7 	bl	80082e4 <__sinit>
 80072f6:	4b2e      	ldr	r3, [pc, #184]	; (80073b0 <__swsetup_r+0xd0>)
 80072f8:	429c      	cmp	r4, r3
 80072fa:	d10f      	bne.n	800731c <__swsetup_r+0x3c>
 80072fc:	686c      	ldr	r4, [r5, #4]
 80072fe:	89a3      	ldrh	r3, [r4, #12]
 8007300:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007304:	0719      	lsls	r1, r3, #28
 8007306:	d42c      	bmi.n	8007362 <__swsetup_r+0x82>
 8007308:	06dd      	lsls	r5, r3, #27
 800730a:	d411      	bmi.n	8007330 <__swsetup_r+0x50>
 800730c:	2309      	movs	r3, #9
 800730e:	6033      	str	r3, [r6, #0]
 8007310:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007314:	81a3      	strh	r3, [r4, #12]
 8007316:	f04f 30ff 	mov.w	r0, #4294967295
 800731a:	e03e      	b.n	800739a <__swsetup_r+0xba>
 800731c:	4b25      	ldr	r3, [pc, #148]	; (80073b4 <__swsetup_r+0xd4>)
 800731e:	429c      	cmp	r4, r3
 8007320:	d101      	bne.n	8007326 <__swsetup_r+0x46>
 8007322:	68ac      	ldr	r4, [r5, #8]
 8007324:	e7eb      	b.n	80072fe <__swsetup_r+0x1e>
 8007326:	4b24      	ldr	r3, [pc, #144]	; (80073b8 <__swsetup_r+0xd8>)
 8007328:	429c      	cmp	r4, r3
 800732a:	bf08      	it	eq
 800732c:	68ec      	ldreq	r4, [r5, #12]
 800732e:	e7e6      	b.n	80072fe <__swsetup_r+0x1e>
 8007330:	0758      	lsls	r0, r3, #29
 8007332:	d512      	bpl.n	800735a <__swsetup_r+0x7a>
 8007334:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007336:	b141      	cbz	r1, 800734a <__swsetup_r+0x6a>
 8007338:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800733c:	4299      	cmp	r1, r3
 800733e:	d002      	beq.n	8007346 <__swsetup_r+0x66>
 8007340:	4630      	mov	r0, r6
 8007342:	f001 fc7d 	bl	8008c40 <_free_r>
 8007346:	2300      	movs	r3, #0
 8007348:	6363      	str	r3, [r4, #52]	; 0x34
 800734a:	89a3      	ldrh	r3, [r4, #12]
 800734c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007350:	81a3      	strh	r3, [r4, #12]
 8007352:	2300      	movs	r3, #0
 8007354:	6063      	str	r3, [r4, #4]
 8007356:	6923      	ldr	r3, [r4, #16]
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	89a3      	ldrh	r3, [r4, #12]
 800735c:	f043 0308 	orr.w	r3, r3, #8
 8007360:	81a3      	strh	r3, [r4, #12]
 8007362:	6923      	ldr	r3, [r4, #16]
 8007364:	b94b      	cbnz	r3, 800737a <__swsetup_r+0x9a>
 8007366:	89a3      	ldrh	r3, [r4, #12]
 8007368:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800736c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007370:	d003      	beq.n	800737a <__swsetup_r+0x9a>
 8007372:	4621      	mov	r1, r4
 8007374:	4630      	mov	r0, r6
 8007376:	f001 f87f 	bl	8008478 <__smakebuf_r>
 800737a:	89a0      	ldrh	r0, [r4, #12]
 800737c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007380:	f010 0301 	ands.w	r3, r0, #1
 8007384:	d00a      	beq.n	800739c <__swsetup_r+0xbc>
 8007386:	2300      	movs	r3, #0
 8007388:	60a3      	str	r3, [r4, #8]
 800738a:	6963      	ldr	r3, [r4, #20]
 800738c:	425b      	negs	r3, r3
 800738e:	61a3      	str	r3, [r4, #24]
 8007390:	6923      	ldr	r3, [r4, #16]
 8007392:	b943      	cbnz	r3, 80073a6 <__swsetup_r+0xc6>
 8007394:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007398:	d1ba      	bne.n	8007310 <__swsetup_r+0x30>
 800739a:	bd70      	pop	{r4, r5, r6, pc}
 800739c:	0781      	lsls	r1, r0, #30
 800739e:	bf58      	it	pl
 80073a0:	6963      	ldrpl	r3, [r4, #20]
 80073a2:	60a3      	str	r3, [r4, #8]
 80073a4:	e7f4      	b.n	8007390 <__swsetup_r+0xb0>
 80073a6:	2000      	movs	r0, #0
 80073a8:	e7f7      	b.n	800739a <__swsetup_r+0xba>
 80073aa:	bf00      	nop
 80073ac:	20000038 	.word	0x20000038
 80073b0:	080097b4 	.word	0x080097b4
 80073b4:	080097d4 	.word	0x080097d4
 80073b8:	08009794 	.word	0x08009794

080073bc <quorem>:
 80073bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c0:	6903      	ldr	r3, [r0, #16]
 80073c2:	690c      	ldr	r4, [r1, #16]
 80073c4:	42a3      	cmp	r3, r4
 80073c6:	4607      	mov	r7, r0
 80073c8:	f2c0 8081 	blt.w	80074ce <quorem+0x112>
 80073cc:	3c01      	subs	r4, #1
 80073ce:	f101 0814 	add.w	r8, r1, #20
 80073d2:	f100 0514 	add.w	r5, r0, #20
 80073d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073da:	9301      	str	r3, [sp, #4]
 80073dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073e4:	3301      	adds	r3, #1
 80073e6:	429a      	cmp	r2, r3
 80073e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80073ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80073f4:	d331      	bcc.n	800745a <quorem+0x9e>
 80073f6:	f04f 0e00 	mov.w	lr, #0
 80073fa:	4640      	mov	r0, r8
 80073fc:	46ac      	mov	ip, r5
 80073fe:	46f2      	mov	sl, lr
 8007400:	f850 2b04 	ldr.w	r2, [r0], #4
 8007404:	b293      	uxth	r3, r2
 8007406:	fb06 e303 	mla	r3, r6, r3, lr
 800740a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800740e:	b29b      	uxth	r3, r3
 8007410:	ebaa 0303 	sub.w	r3, sl, r3
 8007414:	0c12      	lsrs	r2, r2, #16
 8007416:	f8dc a000 	ldr.w	sl, [ip]
 800741a:	fb06 e202 	mla	r2, r6, r2, lr
 800741e:	fa13 f38a 	uxtah	r3, r3, sl
 8007422:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007426:	fa1f fa82 	uxth.w	sl, r2
 800742a:	f8dc 2000 	ldr.w	r2, [ip]
 800742e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007432:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007436:	b29b      	uxth	r3, r3
 8007438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800743c:	4581      	cmp	r9, r0
 800743e:	f84c 3b04 	str.w	r3, [ip], #4
 8007442:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007446:	d2db      	bcs.n	8007400 <quorem+0x44>
 8007448:	f855 300b 	ldr.w	r3, [r5, fp]
 800744c:	b92b      	cbnz	r3, 800745a <quorem+0x9e>
 800744e:	9b01      	ldr	r3, [sp, #4]
 8007450:	3b04      	subs	r3, #4
 8007452:	429d      	cmp	r5, r3
 8007454:	461a      	mov	r2, r3
 8007456:	d32e      	bcc.n	80074b6 <quorem+0xfa>
 8007458:	613c      	str	r4, [r7, #16]
 800745a:	4638      	mov	r0, r7
 800745c:	f001 fae0 	bl	8008a20 <__mcmp>
 8007460:	2800      	cmp	r0, #0
 8007462:	db24      	blt.n	80074ae <quorem+0xf2>
 8007464:	3601      	adds	r6, #1
 8007466:	4628      	mov	r0, r5
 8007468:	f04f 0c00 	mov.w	ip, #0
 800746c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007470:	f8d0 e000 	ldr.w	lr, [r0]
 8007474:	b293      	uxth	r3, r2
 8007476:	ebac 0303 	sub.w	r3, ip, r3
 800747a:	0c12      	lsrs	r2, r2, #16
 800747c:	fa13 f38e 	uxtah	r3, r3, lr
 8007480:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007484:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007488:	b29b      	uxth	r3, r3
 800748a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800748e:	45c1      	cmp	r9, r8
 8007490:	f840 3b04 	str.w	r3, [r0], #4
 8007494:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007498:	d2e8      	bcs.n	800746c <quorem+0xb0>
 800749a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800749e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074a2:	b922      	cbnz	r2, 80074ae <quorem+0xf2>
 80074a4:	3b04      	subs	r3, #4
 80074a6:	429d      	cmp	r5, r3
 80074a8:	461a      	mov	r2, r3
 80074aa:	d30a      	bcc.n	80074c2 <quorem+0x106>
 80074ac:	613c      	str	r4, [r7, #16]
 80074ae:	4630      	mov	r0, r6
 80074b0:	b003      	add	sp, #12
 80074b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b6:	6812      	ldr	r2, [r2, #0]
 80074b8:	3b04      	subs	r3, #4
 80074ba:	2a00      	cmp	r2, #0
 80074bc:	d1cc      	bne.n	8007458 <quorem+0x9c>
 80074be:	3c01      	subs	r4, #1
 80074c0:	e7c7      	b.n	8007452 <quorem+0x96>
 80074c2:	6812      	ldr	r2, [r2, #0]
 80074c4:	3b04      	subs	r3, #4
 80074c6:	2a00      	cmp	r2, #0
 80074c8:	d1f0      	bne.n	80074ac <quorem+0xf0>
 80074ca:	3c01      	subs	r4, #1
 80074cc:	e7eb      	b.n	80074a6 <quorem+0xea>
 80074ce:	2000      	movs	r0, #0
 80074d0:	e7ee      	b.n	80074b0 <quorem+0xf4>
 80074d2:	0000      	movs	r0, r0
 80074d4:	0000      	movs	r0, r0
	...

080074d8 <_dtoa_r>:
 80074d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074dc:	ed2d 8b02 	vpush	{d8}
 80074e0:	ec57 6b10 	vmov	r6, r7, d0
 80074e4:	b095      	sub	sp, #84	; 0x54
 80074e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80074e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80074ec:	9105      	str	r1, [sp, #20]
 80074ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80074f2:	4604      	mov	r4, r0
 80074f4:	9209      	str	r2, [sp, #36]	; 0x24
 80074f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80074f8:	b975      	cbnz	r5, 8007518 <_dtoa_r+0x40>
 80074fa:	2010      	movs	r0, #16
 80074fc:	f000 fffc 	bl	80084f8 <malloc>
 8007500:	4602      	mov	r2, r0
 8007502:	6260      	str	r0, [r4, #36]	; 0x24
 8007504:	b920      	cbnz	r0, 8007510 <_dtoa_r+0x38>
 8007506:	4bb2      	ldr	r3, [pc, #712]	; (80077d0 <_dtoa_r+0x2f8>)
 8007508:	21ea      	movs	r1, #234	; 0xea
 800750a:	48b2      	ldr	r0, [pc, #712]	; (80077d4 <_dtoa_r+0x2fc>)
 800750c:	f001 fe04 	bl	8009118 <__assert_func>
 8007510:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007514:	6005      	str	r5, [r0, #0]
 8007516:	60c5      	str	r5, [r0, #12]
 8007518:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800751a:	6819      	ldr	r1, [r3, #0]
 800751c:	b151      	cbz	r1, 8007534 <_dtoa_r+0x5c>
 800751e:	685a      	ldr	r2, [r3, #4]
 8007520:	604a      	str	r2, [r1, #4]
 8007522:	2301      	movs	r3, #1
 8007524:	4093      	lsls	r3, r2
 8007526:	608b      	str	r3, [r1, #8]
 8007528:	4620      	mov	r0, r4
 800752a:	f001 f83b 	bl	80085a4 <_Bfree>
 800752e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007530:	2200      	movs	r2, #0
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	1e3b      	subs	r3, r7, #0
 8007536:	bfb9      	ittee	lt
 8007538:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800753c:	9303      	strlt	r3, [sp, #12]
 800753e:	2300      	movge	r3, #0
 8007540:	f8c8 3000 	strge.w	r3, [r8]
 8007544:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007548:	4ba3      	ldr	r3, [pc, #652]	; (80077d8 <_dtoa_r+0x300>)
 800754a:	bfbc      	itt	lt
 800754c:	2201      	movlt	r2, #1
 800754e:	f8c8 2000 	strlt.w	r2, [r8]
 8007552:	ea33 0309 	bics.w	r3, r3, r9
 8007556:	d11b      	bne.n	8007590 <_dtoa_r+0xb8>
 8007558:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800755a:	f242 730f 	movw	r3, #9999	; 0x270f
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007564:	4333      	orrs	r3, r6
 8007566:	f000 857a 	beq.w	800805e <_dtoa_r+0xb86>
 800756a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800756c:	b963      	cbnz	r3, 8007588 <_dtoa_r+0xb0>
 800756e:	4b9b      	ldr	r3, [pc, #620]	; (80077dc <_dtoa_r+0x304>)
 8007570:	e024      	b.n	80075bc <_dtoa_r+0xe4>
 8007572:	4b9b      	ldr	r3, [pc, #620]	; (80077e0 <_dtoa_r+0x308>)
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	3308      	adds	r3, #8
 8007578:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800757a:	6013      	str	r3, [r2, #0]
 800757c:	9800      	ldr	r0, [sp, #0]
 800757e:	b015      	add	sp, #84	; 0x54
 8007580:	ecbd 8b02 	vpop	{d8}
 8007584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007588:	4b94      	ldr	r3, [pc, #592]	; (80077dc <_dtoa_r+0x304>)
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	3303      	adds	r3, #3
 800758e:	e7f3      	b.n	8007578 <_dtoa_r+0xa0>
 8007590:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007594:	2200      	movs	r2, #0
 8007596:	ec51 0b17 	vmov	r0, r1, d7
 800759a:	2300      	movs	r3, #0
 800759c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80075a0:	f7f9 fa9a 	bl	8000ad8 <__aeabi_dcmpeq>
 80075a4:	4680      	mov	r8, r0
 80075a6:	b158      	cbz	r0, 80075c0 <_dtoa_r+0xe8>
 80075a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80075aa:	2301      	movs	r3, #1
 80075ac:	6013      	str	r3, [r2, #0]
 80075ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f000 8551 	beq.w	8008058 <_dtoa_r+0xb80>
 80075b6:	488b      	ldr	r0, [pc, #556]	; (80077e4 <_dtoa_r+0x30c>)
 80075b8:	6018      	str	r0, [r3, #0]
 80075ba:	1e43      	subs	r3, r0, #1
 80075bc:	9300      	str	r3, [sp, #0]
 80075be:	e7dd      	b.n	800757c <_dtoa_r+0xa4>
 80075c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80075c4:	aa12      	add	r2, sp, #72	; 0x48
 80075c6:	a913      	add	r1, sp, #76	; 0x4c
 80075c8:	4620      	mov	r0, r4
 80075ca:	f001 facd 	bl	8008b68 <__d2b>
 80075ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80075d2:	4683      	mov	fp, r0
 80075d4:	2d00      	cmp	r5, #0
 80075d6:	d07c      	beq.n	80076d2 <_dtoa_r+0x1fa>
 80075d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80075de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80075e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80075ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80075ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80075f2:	4b7d      	ldr	r3, [pc, #500]	; (80077e8 <_dtoa_r+0x310>)
 80075f4:	2200      	movs	r2, #0
 80075f6:	4630      	mov	r0, r6
 80075f8:	4639      	mov	r1, r7
 80075fa:	f7f8 fe4d 	bl	8000298 <__aeabi_dsub>
 80075fe:	a36e      	add	r3, pc, #440	; (adr r3, 80077b8 <_dtoa_r+0x2e0>)
 8007600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007604:	f7f9 f800 	bl	8000608 <__aeabi_dmul>
 8007608:	a36d      	add	r3, pc, #436	; (adr r3, 80077c0 <_dtoa_r+0x2e8>)
 800760a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760e:	f7f8 fe45 	bl	800029c <__adddf3>
 8007612:	4606      	mov	r6, r0
 8007614:	4628      	mov	r0, r5
 8007616:	460f      	mov	r7, r1
 8007618:	f7f8 ff8c 	bl	8000534 <__aeabi_i2d>
 800761c:	a36a      	add	r3, pc, #424	; (adr r3, 80077c8 <_dtoa_r+0x2f0>)
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	f7f8 fff1 	bl	8000608 <__aeabi_dmul>
 8007626:	4602      	mov	r2, r0
 8007628:	460b      	mov	r3, r1
 800762a:	4630      	mov	r0, r6
 800762c:	4639      	mov	r1, r7
 800762e:	f7f8 fe35 	bl	800029c <__adddf3>
 8007632:	4606      	mov	r6, r0
 8007634:	460f      	mov	r7, r1
 8007636:	f7f9 fa97 	bl	8000b68 <__aeabi_d2iz>
 800763a:	2200      	movs	r2, #0
 800763c:	4682      	mov	sl, r0
 800763e:	2300      	movs	r3, #0
 8007640:	4630      	mov	r0, r6
 8007642:	4639      	mov	r1, r7
 8007644:	f7f9 fa52 	bl	8000aec <__aeabi_dcmplt>
 8007648:	b148      	cbz	r0, 800765e <_dtoa_r+0x186>
 800764a:	4650      	mov	r0, sl
 800764c:	f7f8 ff72 	bl	8000534 <__aeabi_i2d>
 8007650:	4632      	mov	r2, r6
 8007652:	463b      	mov	r3, r7
 8007654:	f7f9 fa40 	bl	8000ad8 <__aeabi_dcmpeq>
 8007658:	b908      	cbnz	r0, 800765e <_dtoa_r+0x186>
 800765a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800765e:	f1ba 0f16 	cmp.w	sl, #22
 8007662:	d854      	bhi.n	800770e <_dtoa_r+0x236>
 8007664:	4b61      	ldr	r3, [pc, #388]	; (80077ec <_dtoa_r+0x314>)
 8007666:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800766a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007672:	f7f9 fa3b 	bl	8000aec <__aeabi_dcmplt>
 8007676:	2800      	cmp	r0, #0
 8007678:	d04b      	beq.n	8007712 <_dtoa_r+0x23a>
 800767a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800767e:	2300      	movs	r3, #0
 8007680:	930e      	str	r3, [sp, #56]	; 0x38
 8007682:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007684:	1b5d      	subs	r5, r3, r5
 8007686:	1e6b      	subs	r3, r5, #1
 8007688:	9304      	str	r3, [sp, #16]
 800768a:	bf43      	ittte	mi
 800768c:	2300      	movmi	r3, #0
 800768e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007692:	9304      	strmi	r3, [sp, #16]
 8007694:	f04f 0800 	movpl.w	r8, #0
 8007698:	f1ba 0f00 	cmp.w	sl, #0
 800769c:	db3b      	blt.n	8007716 <_dtoa_r+0x23e>
 800769e:	9b04      	ldr	r3, [sp, #16]
 80076a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80076a4:	4453      	add	r3, sl
 80076a6:	9304      	str	r3, [sp, #16]
 80076a8:	2300      	movs	r3, #0
 80076aa:	9306      	str	r3, [sp, #24]
 80076ac:	9b05      	ldr	r3, [sp, #20]
 80076ae:	2b09      	cmp	r3, #9
 80076b0:	d869      	bhi.n	8007786 <_dtoa_r+0x2ae>
 80076b2:	2b05      	cmp	r3, #5
 80076b4:	bfc4      	itt	gt
 80076b6:	3b04      	subgt	r3, #4
 80076b8:	9305      	strgt	r3, [sp, #20]
 80076ba:	9b05      	ldr	r3, [sp, #20]
 80076bc:	f1a3 0302 	sub.w	r3, r3, #2
 80076c0:	bfcc      	ite	gt
 80076c2:	2500      	movgt	r5, #0
 80076c4:	2501      	movle	r5, #1
 80076c6:	2b03      	cmp	r3, #3
 80076c8:	d869      	bhi.n	800779e <_dtoa_r+0x2c6>
 80076ca:	e8df f003 	tbb	[pc, r3]
 80076ce:	4e2c      	.short	0x4e2c
 80076d0:	5a4c      	.short	0x5a4c
 80076d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80076d6:	441d      	add	r5, r3
 80076d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80076dc:	2b20      	cmp	r3, #32
 80076de:	bfc1      	itttt	gt
 80076e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80076e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80076e8:	fa09 f303 	lslgt.w	r3, r9, r3
 80076ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 80076f0:	bfda      	itte	le
 80076f2:	f1c3 0320 	rsble	r3, r3, #32
 80076f6:	fa06 f003 	lslle.w	r0, r6, r3
 80076fa:	4318      	orrgt	r0, r3
 80076fc:	f7f8 ff0a 	bl	8000514 <__aeabi_ui2d>
 8007700:	2301      	movs	r3, #1
 8007702:	4606      	mov	r6, r0
 8007704:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007708:	3d01      	subs	r5, #1
 800770a:	9310      	str	r3, [sp, #64]	; 0x40
 800770c:	e771      	b.n	80075f2 <_dtoa_r+0x11a>
 800770e:	2301      	movs	r3, #1
 8007710:	e7b6      	b.n	8007680 <_dtoa_r+0x1a8>
 8007712:	900e      	str	r0, [sp, #56]	; 0x38
 8007714:	e7b5      	b.n	8007682 <_dtoa_r+0x1aa>
 8007716:	f1ca 0300 	rsb	r3, sl, #0
 800771a:	9306      	str	r3, [sp, #24]
 800771c:	2300      	movs	r3, #0
 800771e:	eba8 080a 	sub.w	r8, r8, sl
 8007722:	930d      	str	r3, [sp, #52]	; 0x34
 8007724:	e7c2      	b.n	80076ac <_dtoa_r+0x1d4>
 8007726:	2300      	movs	r3, #0
 8007728:	9308      	str	r3, [sp, #32]
 800772a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800772c:	2b00      	cmp	r3, #0
 800772e:	dc39      	bgt.n	80077a4 <_dtoa_r+0x2cc>
 8007730:	f04f 0901 	mov.w	r9, #1
 8007734:	f8cd 9004 	str.w	r9, [sp, #4]
 8007738:	464b      	mov	r3, r9
 800773a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800773e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007740:	2200      	movs	r2, #0
 8007742:	6042      	str	r2, [r0, #4]
 8007744:	2204      	movs	r2, #4
 8007746:	f102 0614 	add.w	r6, r2, #20
 800774a:	429e      	cmp	r6, r3
 800774c:	6841      	ldr	r1, [r0, #4]
 800774e:	d92f      	bls.n	80077b0 <_dtoa_r+0x2d8>
 8007750:	4620      	mov	r0, r4
 8007752:	f000 fee7 	bl	8008524 <_Balloc>
 8007756:	9000      	str	r0, [sp, #0]
 8007758:	2800      	cmp	r0, #0
 800775a:	d14b      	bne.n	80077f4 <_dtoa_r+0x31c>
 800775c:	4b24      	ldr	r3, [pc, #144]	; (80077f0 <_dtoa_r+0x318>)
 800775e:	4602      	mov	r2, r0
 8007760:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007764:	e6d1      	b.n	800750a <_dtoa_r+0x32>
 8007766:	2301      	movs	r3, #1
 8007768:	e7de      	b.n	8007728 <_dtoa_r+0x250>
 800776a:	2300      	movs	r3, #0
 800776c:	9308      	str	r3, [sp, #32]
 800776e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007770:	eb0a 0903 	add.w	r9, sl, r3
 8007774:	f109 0301 	add.w	r3, r9, #1
 8007778:	2b01      	cmp	r3, #1
 800777a:	9301      	str	r3, [sp, #4]
 800777c:	bfb8      	it	lt
 800777e:	2301      	movlt	r3, #1
 8007780:	e7dd      	b.n	800773e <_dtoa_r+0x266>
 8007782:	2301      	movs	r3, #1
 8007784:	e7f2      	b.n	800776c <_dtoa_r+0x294>
 8007786:	2501      	movs	r5, #1
 8007788:	2300      	movs	r3, #0
 800778a:	9305      	str	r3, [sp, #20]
 800778c:	9508      	str	r5, [sp, #32]
 800778e:	f04f 39ff 	mov.w	r9, #4294967295
 8007792:	2200      	movs	r2, #0
 8007794:	f8cd 9004 	str.w	r9, [sp, #4]
 8007798:	2312      	movs	r3, #18
 800779a:	9209      	str	r2, [sp, #36]	; 0x24
 800779c:	e7cf      	b.n	800773e <_dtoa_r+0x266>
 800779e:	2301      	movs	r3, #1
 80077a0:	9308      	str	r3, [sp, #32]
 80077a2:	e7f4      	b.n	800778e <_dtoa_r+0x2b6>
 80077a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80077a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80077ac:	464b      	mov	r3, r9
 80077ae:	e7c6      	b.n	800773e <_dtoa_r+0x266>
 80077b0:	3101      	adds	r1, #1
 80077b2:	6041      	str	r1, [r0, #4]
 80077b4:	0052      	lsls	r2, r2, #1
 80077b6:	e7c6      	b.n	8007746 <_dtoa_r+0x26e>
 80077b8:	636f4361 	.word	0x636f4361
 80077bc:	3fd287a7 	.word	0x3fd287a7
 80077c0:	8b60c8b3 	.word	0x8b60c8b3
 80077c4:	3fc68a28 	.word	0x3fc68a28
 80077c8:	509f79fb 	.word	0x509f79fb
 80077cc:	3fd34413 	.word	0x3fd34413
 80077d0:	0800970d 	.word	0x0800970d
 80077d4:	08009724 	.word	0x08009724
 80077d8:	7ff00000 	.word	0x7ff00000
 80077dc:	08009709 	.word	0x08009709
 80077e0:	08009700 	.word	0x08009700
 80077e4:	080096dd 	.word	0x080096dd
 80077e8:	3ff80000 	.word	0x3ff80000
 80077ec:	08009880 	.word	0x08009880
 80077f0:	08009783 	.word	0x08009783
 80077f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077f6:	9a00      	ldr	r2, [sp, #0]
 80077f8:	601a      	str	r2, [r3, #0]
 80077fa:	9b01      	ldr	r3, [sp, #4]
 80077fc:	2b0e      	cmp	r3, #14
 80077fe:	f200 80ad 	bhi.w	800795c <_dtoa_r+0x484>
 8007802:	2d00      	cmp	r5, #0
 8007804:	f000 80aa 	beq.w	800795c <_dtoa_r+0x484>
 8007808:	f1ba 0f00 	cmp.w	sl, #0
 800780c:	dd36      	ble.n	800787c <_dtoa_r+0x3a4>
 800780e:	4ac3      	ldr	r2, [pc, #780]	; (8007b1c <_dtoa_r+0x644>)
 8007810:	f00a 030f 	and.w	r3, sl, #15
 8007814:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007818:	ed93 7b00 	vldr	d7, [r3]
 800781c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007820:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007824:	eeb0 8a47 	vmov.f32	s16, s14
 8007828:	eef0 8a67 	vmov.f32	s17, s15
 800782c:	d016      	beq.n	800785c <_dtoa_r+0x384>
 800782e:	4bbc      	ldr	r3, [pc, #752]	; (8007b20 <_dtoa_r+0x648>)
 8007830:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007834:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007838:	f7f9 f810 	bl	800085c <__aeabi_ddiv>
 800783c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007840:	f007 070f 	and.w	r7, r7, #15
 8007844:	2503      	movs	r5, #3
 8007846:	4eb6      	ldr	r6, [pc, #728]	; (8007b20 <_dtoa_r+0x648>)
 8007848:	b957      	cbnz	r7, 8007860 <_dtoa_r+0x388>
 800784a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800784e:	ec53 2b18 	vmov	r2, r3, d8
 8007852:	f7f9 f803 	bl	800085c <__aeabi_ddiv>
 8007856:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800785a:	e029      	b.n	80078b0 <_dtoa_r+0x3d8>
 800785c:	2502      	movs	r5, #2
 800785e:	e7f2      	b.n	8007846 <_dtoa_r+0x36e>
 8007860:	07f9      	lsls	r1, r7, #31
 8007862:	d508      	bpl.n	8007876 <_dtoa_r+0x39e>
 8007864:	ec51 0b18 	vmov	r0, r1, d8
 8007868:	e9d6 2300 	ldrd	r2, r3, [r6]
 800786c:	f7f8 fecc 	bl	8000608 <__aeabi_dmul>
 8007870:	ec41 0b18 	vmov	d8, r0, r1
 8007874:	3501      	adds	r5, #1
 8007876:	107f      	asrs	r7, r7, #1
 8007878:	3608      	adds	r6, #8
 800787a:	e7e5      	b.n	8007848 <_dtoa_r+0x370>
 800787c:	f000 80a6 	beq.w	80079cc <_dtoa_r+0x4f4>
 8007880:	f1ca 0600 	rsb	r6, sl, #0
 8007884:	4ba5      	ldr	r3, [pc, #660]	; (8007b1c <_dtoa_r+0x644>)
 8007886:	4fa6      	ldr	r7, [pc, #664]	; (8007b20 <_dtoa_r+0x648>)
 8007888:	f006 020f 	and.w	r2, r6, #15
 800788c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007894:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007898:	f7f8 feb6 	bl	8000608 <__aeabi_dmul>
 800789c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a0:	1136      	asrs	r6, r6, #4
 80078a2:	2300      	movs	r3, #0
 80078a4:	2502      	movs	r5, #2
 80078a6:	2e00      	cmp	r6, #0
 80078a8:	f040 8085 	bne.w	80079b6 <_dtoa_r+0x4de>
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1d2      	bne.n	8007856 <_dtoa_r+0x37e>
 80078b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f000 808c 	beq.w	80079d0 <_dtoa_r+0x4f8>
 80078b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078bc:	4b99      	ldr	r3, [pc, #612]	; (8007b24 <_dtoa_r+0x64c>)
 80078be:	2200      	movs	r2, #0
 80078c0:	4630      	mov	r0, r6
 80078c2:	4639      	mov	r1, r7
 80078c4:	f7f9 f912 	bl	8000aec <__aeabi_dcmplt>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	f000 8081 	beq.w	80079d0 <_dtoa_r+0x4f8>
 80078ce:	9b01      	ldr	r3, [sp, #4]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d07d      	beq.n	80079d0 <_dtoa_r+0x4f8>
 80078d4:	f1b9 0f00 	cmp.w	r9, #0
 80078d8:	dd3c      	ble.n	8007954 <_dtoa_r+0x47c>
 80078da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80078de:	9307      	str	r3, [sp, #28]
 80078e0:	2200      	movs	r2, #0
 80078e2:	4b91      	ldr	r3, [pc, #580]	; (8007b28 <_dtoa_r+0x650>)
 80078e4:	4630      	mov	r0, r6
 80078e6:	4639      	mov	r1, r7
 80078e8:	f7f8 fe8e 	bl	8000608 <__aeabi_dmul>
 80078ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078f0:	3501      	adds	r5, #1
 80078f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80078f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078fa:	4628      	mov	r0, r5
 80078fc:	f7f8 fe1a 	bl	8000534 <__aeabi_i2d>
 8007900:	4632      	mov	r2, r6
 8007902:	463b      	mov	r3, r7
 8007904:	f7f8 fe80 	bl	8000608 <__aeabi_dmul>
 8007908:	4b88      	ldr	r3, [pc, #544]	; (8007b2c <_dtoa_r+0x654>)
 800790a:	2200      	movs	r2, #0
 800790c:	f7f8 fcc6 	bl	800029c <__adddf3>
 8007910:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007918:	9303      	str	r3, [sp, #12]
 800791a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800791c:	2b00      	cmp	r3, #0
 800791e:	d15c      	bne.n	80079da <_dtoa_r+0x502>
 8007920:	4b83      	ldr	r3, [pc, #524]	; (8007b30 <_dtoa_r+0x658>)
 8007922:	2200      	movs	r2, #0
 8007924:	4630      	mov	r0, r6
 8007926:	4639      	mov	r1, r7
 8007928:	f7f8 fcb6 	bl	8000298 <__aeabi_dsub>
 800792c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007930:	4606      	mov	r6, r0
 8007932:	460f      	mov	r7, r1
 8007934:	f7f9 f8f8 	bl	8000b28 <__aeabi_dcmpgt>
 8007938:	2800      	cmp	r0, #0
 800793a:	f040 8296 	bne.w	8007e6a <_dtoa_r+0x992>
 800793e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007942:	4630      	mov	r0, r6
 8007944:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007948:	4639      	mov	r1, r7
 800794a:	f7f9 f8cf 	bl	8000aec <__aeabi_dcmplt>
 800794e:	2800      	cmp	r0, #0
 8007950:	f040 8288 	bne.w	8007e64 <_dtoa_r+0x98c>
 8007954:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007958:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800795c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800795e:	2b00      	cmp	r3, #0
 8007960:	f2c0 8158 	blt.w	8007c14 <_dtoa_r+0x73c>
 8007964:	f1ba 0f0e 	cmp.w	sl, #14
 8007968:	f300 8154 	bgt.w	8007c14 <_dtoa_r+0x73c>
 800796c:	4b6b      	ldr	r3, [pc, #428]	; (8007b1c <_dtoa_r+0x644>)
 800796e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007972:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007978:	2b00      	cmp	r3, #0
 800797a:	f280 80e3 	bge.w	8007b44 <_dtoa_r+0x66c>
 800797e:	9b01      	ldr	r3, [sp, #4]
 8007980:	2b00      	cmp	r3, #0
 8007982:	f300 80df 	bgt.w	8007b44 <_dtoa_r+0x66c>
 8007986:	f040 826d 	bne.w	8007e64 <_dtoa_r+0x98c>
 800798a:	4b69      	ldr	r3, [pc, #420]	; (8007b30 <_dtoa_r+0x658>)
 800798c:	2200      	movs	r2, #0
 800798e:	4640      	mov	r0, r8
 8007990:	4649      	mov	r1, r9
 8007992:	f7f8 fe39 	bl	8000608 <__aeabi_dmul>
 8007996:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800799a:	f7f9 f8bb 	bl	8000b14 <__aeabi_dcmpge>
 800799e:	9e01      	ldr	r6, [sp, #4]
 80079a0:	4637      	mov	r7, r6
 80079a2:	2800      	cmp	r0, #0
 80079a4:	f040 8243 	bne.w	8007e2e <_dtoa_r+0x956>
 80079a8:	9d00      	ldr	r5, [sp, #0]
 80079aa:	2331      	movs	r3, #49	; 0x31
 80079ac:	f805 3b01 	strb.w	r3, [r5], #1
 80079b0:	f10a 0a01 	add.w	sl, sl, #1
 80079b4:	e23f      	b.n	8007e36 <_dtoa_r+0x95e>
 80079b6:	07f2      	lsls	r2, r6, #31
 80079b8:	d505      	bpl.n	80079c6 <_dtoa_r+0x4ee>
 80079ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079be:	f7f8 fe23 	bl	8000608 <__aeabi_dmul>
 80079c2:	3501      	adds	r5, #1
 80079c4:	2301      	movs	r3, #1
 80079c6:	1076      	asrs	r6, r6, #1
 80079c8:	3708      	adds	r7, #8
 80079ca:	e76c      	b.n	80078a6 <_dtoa_r+0x3ce>
 80079cc:	2502      	movs	r5, #2
 80079ce:	e76f      	b.n	80078b0 <_dtoa_r+0x3d8>
 80079d0:	9b01      	ldr	r3, [sp, #4]
 80079d2:	f8cd a01c 	str.w	sl, [sp, #28]
 80079d6:	930c      	str	r3, [sp, #48]	; 0x30
 80079d8:	e78d      	b.n	80078f6 <_dtoa_r+0x41e>
 80079da:	9900      	ldr	r1, [sp, #0]
 80079dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80079de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079e0:	4b4e      	ldr	r3, [pc, #312]	; (8007b1c <_dtoa_r+0x644>)
 80079e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80079e6:	4401      	add	r1, r0
 80079e8:	9102      	str	r1, [sp, #8]
 80079ea:	9908      	ldr	r1, [sp, #32]
 80079ec:	eeb0 8a47 	vmov.f32	s16, s14
 80079f0:	eef0 8a67 	vmov.f32	s17, s15
 80079f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079fc:	2900      	cmp	r1, #0
 80079fe:	d045      	beq.n	8007a8c <_dtoa_r+0x5b4>
 8007a00:	494c      	ldr	r1, [pc, #304]	; (8007b34 <_dtoa_r+0x65c>)
 8007a02:	2000      	movs	r0, #0
 8007a04:	f7f8 ff2a 	bl	800085c <__aeabi_ddiv>
 8007a08:	ec53 2b18 	vmov	r2, r3, d8
 8007a0c:	f7f8 fc44 	bl	8000298 <__aeabi_dsub>
 8007a10:	9d00      	ldr	r5, [sp, #0]
 8007a12:	ec41 0b18 	vmov	d8, r0, r1
 8007a16:	4639      	mov	r1, r7
 8007a18:	4630      	mov	r0, r6
 8007a1a:	f7f9 f8a5 	bl	8000b68 <__aeabi_d2iz>
 8007a1e:	900c      	str	r0, [sp, #48]	; 0x30
 8007a20:	f7f8 fd88 	bl	8000534 <__aeabi_i2d>
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	4630      	mov	r0, r6
 8007a2a:	4639      	mov	r1, r7
 8007a2c:	f7f8 fc34 	bl	8000298 <__aeabi_dsub>
 8007a30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a32:	3330      	adds	r3, #48	; 0x30
 8007a34:	f805 3b01 	strb.w	r3, [r5], #1
 8007a38:	ec53 2b18 	vmov	r2, r3, d8
 8007a3c:	4606      	mov	r6, r0
 8007a3e:	460f      	mov	r7, r1
 8007a40:	f7f9 f854 	bl	8000aec <__aeabi_dcmplt>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	d165      	bne.n	8007b14 <_dtoa_r+0x63c>
 8007a48:	4632      	mov	r2, r6
 8007a4a:	463b      	mov	r3, r7
 8007a4c:	4935      	ldr	r1, [pc, #212]	; (8007b24 <_dtoa_r+0x64c>)
 8007a4e:	2000      	movs	r0, #0
 8007a50:	f7f8 fc22 	bl	8000298 <__aeabi_dsub>
 8007a54:	ec53 2b18 	vmov	r2, r3, d8
 8007a58:	f7f9 f848 	bl	8000aec <__aeabi_dcmplt>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	f040 80b9 	bne.w	8007bd4 <_dtoa_r+0x6fc>
 8007a62:	9b02      	ldr	r3, [sp, #8]
 8007a64:	429d      	cmp	r5, r3
 8007a66:	f43f af75 	beq.w	8007954 <_dtoa_r+0x47c>
 8007a6a:	4b2f      	ldr	r3, [pc, #188]	; (8007b28 <_dtoa_r+0x650>)
 8007a6c:	ec51 0b18 	vmov	r0, r1, d8
 8007a70:	2200      	movs	r2, #0
 8007a72:	f7f8 fdc9 	bl	8000608 <__aeabi_dmul>
 8007a76:	4b2c      	ldr	r3, [pc, #176]	; (8007b28 <_dtoa_r+0x650>)
 8007a78:	ec41 0b18 	vmov	d8, r0, r1
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	4630      	mov	r0, r6
 8007a80:	4639      	mov	r1, r7
 8007a82:	f7f8 fdc1 	bl	8000608 <__aeabi_dmul>
 8007a86:	4606      	mov	r6, r0
 8007a88:	460f      	mov	r7, r1
 8007a8a:	e7c4      	b.n	8007a16 <_dtoa_r+0x53e>
 8007a8c:	ec51 0b17 	vmov	r0, r1, d7
 8007a90:	f7f8 fdba 	bl	8000608 <__aeabi_dmul>
 8007a94:	9b02      	ldr	r3, [sp, #8]
 8007a96:	9d00      	ldr	r5, [sp, #0]
 8007a98:	930c      	str	r3, [sp, #48]	; 0x30
 8007a9a:	ec41 0b18 	vmov	d8, r0, r1
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	f7f9 f861 	bl	8000b68 <__aeabi_d2iz>
 8007aa6:	9011      	str	r0, [sp, #68]	; 0x44
 8007aa8:	f7f8 fd44 	bl	8000534 <__aeabi_i2d>
 8007aac:	4602      	mov	r2, r0
 8007aae:	460b      	mov	r3, r1
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	4639      	mov	r1, r7
 8007ab4:	f7f8 fbf0 	bl	8000298 <__aeabi_dsub>
 8007ab8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007aba:	3330      	adds	r3, #48	; 0x30
 8007abc:	f805 3b01 	strb.w	r3, [r5], #1
 8007ac0:	9b02      	ldr	r3, [sp, #8]
 8007ac2:	429d      	cmp	r5, r3
 8007ac4:	4606      	mov	r6, r0
 8007ac6:	460f      	mov	r7, r1
 8007ac8:	f04f 0200 	mov.w	r2, #0
 8007acc:	d134      	bne.n	8007b38 <_dtoa_r+0x660>
 8007ace:	4b19      	ldr	r3, [pc, #100]	; (8007b34 <_dtoa_r+0x65c>)
 8007ad0:	ec51 0b18 	vmov	r0, r1, d8
 8007ad4:	f7f8 fbe2 	bl	800029c <__adddf3>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	460b      	mov	r3, r1
 8007adc:	4630      	mov	r0, r6
 8007ade:	4639      	mov	r1, r7
 8007ae0:	f7f9 f822 	bl	8000b28 <__aeabi_dcmpgt>
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	d175      	bne.n	8007bd4 <_dtoa_r+0x6fc>
 8007ae8:	ec53 2b18 	vmov	r2, r3, d8
 8007aec:	4911      	ldr	r1, [pc, #68]	; (8007b34 <_dtoa_r+0x65c>)
 8007aee:	2000      	movs	r0, #0
 8007af0:	f7f8 fbd2 	bl	8000298 <__aeabi_dsub>
 8007af4:	4602      	mov	r2, r0
 8007af6:	460b      	mov	r3, r1
 8007af8:	4630      	mov	r0, r6
 8007afa:	4639      	mov	r1, r7
 8007afc:	f7f8 fff6 	bl	8000aec <__aeabi_dcmplt>
 8007b00:	2800      	cmp	r0, #0
 8007b02:	f43f af27 	beq.w	8007954 <_dtoa_r+0x47c>
 8007b06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b08:	1e6b      	subs	r3, r5, #1
 8007b0a:	930c      	str	r3, [sp, #48]	; 0x30
 8007b0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b10:	2b30      	cmp	r3, #48	; 0x30
 8007b12:	d0f8      	beq.n	8007b06 <_dtoa_r+0x62e>
 8007b14:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b18:	e04a      	b.n	8007bb0 <_dtoa_r+0x6d8>
 8007b1a:	bf00      	nop
 8007b1c:	08009880 	.word	0x08009880
 8007b20:	08009858 	.word	0x08009858
 8007b24:	3ff00000 	.word	0x3ff00000
 8007b28:	40240000 	.word	0x40240000
 8007b2c:	401c0000 	.word	0x401c0000
 8007b30:	40140000 	.word	0x40140000
 8007b34:	3fe00000 	.word	0x3fe00000
 8007b38:	4baf      	ldr	r3, [pc, #700]	; (8007df8 <_dtoa_r+0x920>)
 8007b3a:	f7f8 fd65 	bl	8000608 <__aeabi_dmul>
 8007b3e:	4606      	mov	r6, r0
 8007b40:	460f      	mov	r7, r1
 8007b42:	e7ac      	b.n	8007a9e <_dtoa_r+0x5c6>
 8007b44:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b48:	9d00      	ldr	r5, [sp, #0]
 8007b4a:	4642      	mov	r2, r8
 8007b4c:	464b      	mov	r3, r9
 8007b4e:	4630      	mov	r0, r6
 8007b50:	4639      	mov	r1, r7
 8007b52:	f7f8 fe83 	bl	800085c <__aeabi_ddiv>
 8007b56:	f7f9 f807 	bl	8000b68 <__aeabi_d2iz>
 8007b5a:	9002      	str	r0, [sp, #8]
 8007b5c:	f7f8 fcea 	bl	8000534 <__aeabi_i2d>
 8007b60:	4642      	mov	r2, r8
 8007b62:	464b      	mov	r3, r9
 8007b64:	f7f8 fd50 	bl	8000608 <__aeabi_dmul>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	4630      	mov	r0, r6
 8007b6e:	4639      	mov	r1, r7
 8007b70:	f7f8 fb92 	bl	8000298 <__aeabi_dsub>
 8007b74:	9e02      	ldr	r6, [sp, #8]
 8007b76:	9f01      	ldr	r7, [sp, #4]
 8007b78:	3630      	adds	r6, #48	; 0x30
 8007b7a:	f805 6b01 	strb.w	r6, [r5], #1
 8007b7e:	9e00      	ldr	r6, [sp, #0]
 8007b80:	1bae      	subs	r6, r5, r6
 8007b82:	42b7      	cmp	r7, r6
 8007b84:	4602      	mov	r2, r0
 8007b86:	460b      	mov	r3, r1
 8007b88:	d137      	bne.n	8007bfa <_dtoa_r+0x722>
 8007b8a:	f7f8 fb87 	bl	800029c <__adddf3>
 8007b8e:	4642      	mov	r2, r8
 8007b90:	464b      	mov	r3, r9
 8007b92:	4606      	mov	r6, r0
 8007b94:	460f      	mov	r7, r1
 8007b96:	f7f8 ffc7 	bl	8000b28 <__aeabi_dcmpgt>
 8007b9a:	b9c8      	cbnz	r0, 8007bd0 <_dtoa_r+0x6f8>
 8007b9c:	4642      	mov	r2, r8
 8007b9e:	464b      	mov	r3, r9
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	4639      	mov	r1, r7
 8007ba4:	f7f8 ff98 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ba8:	b110      	cbz	r0, 8007bb0 <_dtoa_r+0x6d8>
 8007baa:	9b02      	ldr	r3, [sp, #8]
 8007bac:	07d9      	lsls	r1, r3, #31
 8007bae:	d40f      	bmi.n	8007bd0 <_dtoa_r+0x6f8>
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	4659      	mov	r1, fp
 8007bb4:	f000 fcf6 	bl	80085a4 <_Bfree>
 8007bb8:	2300      	movs	r3, #0
 8007bba:	702b      	strb	r3, [r5, #0]
 8007bbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007bbe:	f10a 0001 	add.w	r0, sl, #1
 8007bc2:	6018      	str	r0, [r3, #0]
 8007bc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f43f acd8 	beq.w	800757c <_dtoa_r+0xa4>
 8007bcc:	601d      	str	r5, [r3, #0]
 8007bce:	e4d5      	b.n	800757c <_dtoa_r+0xa4>
 8007bd0:	f8cd a01c 	str.w	sl, [sp, #28]
 8007bd4:	462b      	mov	r3, r5
 8007bd6:	461d      	mov	r5, r3
 8007bd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bdc:	2a39      	cmp	r2, #57	; 0x39
 8007bde:	d108      	bne.n	8007bf2 <_dtoa_r+0x71a>
 8007be0:	9a00      	ldr	r2, [sp, #0]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d1f7      	bne.n	8007bd6 <_dtoa_r+0x6fe>
 8007be6:	9a07      	ldr	r2, [sp, #28]
 8007be8:	9900      	ldr	r1, [sp, #0]
 8007bea:	3201      	adds	r2, #1
 8007bec:	9207      	str	r2, [sp, #28]
 8007bee:	2230      	movs	r2, #48	; 0x30
 8007bf0:	700a      	strb	r2, [r1, #0]
 8007bf2:	781a      	ldrb	r2, [r3, #0]
 8007bf4:	3201      	adds	r2, #1
 8007bf6:	701a      	strb	r2, [r3, #0]
 8007bf8:	e78c      	b.n	8007b14 <_dtoa_r+0x63c>
 8007bfa:	4b7f      	ldr	r3, [pc, #508]	; (8007df8 <_dtoa_r+0x920>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f7f8 fd03 	bl	8000608 <__aeabi_dmul>
 8007c02:	2200      	movs	r2, #0
 8007c04:	2300      	movs	r3, #0
 8007c06:	4606      	mov	r6, r0
 8007c08:	460f      	mov	r7, r1
 8007c0a:	f7f8 ff65 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	d09b      	beq.n	8007b4a <_dtoa_r+0x672>
 8007c12:	e7cd      	b.n	8007bb0 <_dtoa_r+0x6d8>
 8007c14:	9a08      	ldr	r2, [sp, #32]
 8007c16:	2a00      	cmp	r2, #0
 8007c18:	f000 80c4 	beq.w	8007da4 <_dtoa_r+0x8cc>
 8007c1c:	9a05      	ldr	r2, [sp, #20]
 8007c1e:	2a01      	cmp	r2, #1
 8007c20:	f300 80a8 	bgt.w	8007d74 <_dtoa_r+0x89c>
 8007c24:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c26:	2a00      	cmp	r2, #0
 8007c28:	f000 80a0 	beq.w	8007d6c <_dtoa_r+0x894>
 8007c2c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c30:	9e06      	ldr	r6, [sp, #24]
 8007c32:	4645      	mov	r5, r8
 8007c34:	9a04      	ldr	r2, [sp, #16]
 8007c36:	2101      	movs	r1, #1
 8007c38:	441a      	add	r2, r3
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	4498      	add	r8, r3
 8007c3e:	9204      	str	r2, [sp, #16]
 8007c40:	f000 fd6c 	bl	800871c <__i2b>
 8007c44:	4607      	mov	r7, r0
 8007c46:	2d00      	cmp	r5, #0
 8007c48:	dd0b      	ble.n	8007c62 <_dtoa_r+0x78a>
 8007c4a:	9b04      	ldr	r3, [sp, #16]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	dd08      	ble.n	8007c62 <_dtoa_r+0x78a>
 8007c50:	42ab      	cmp	r3, r5
 8007c52:	9a04      	ldr	r2, [sp, #16]
 8007c54:	bfa8      	it	ge
 8007c56:	462b      	movge	r3, r5
 8007c58:	eba8 0803 	sub.w	r8, r8, r3
 8007c5c:	1aed      	subs	r5, r5, r3
 8007c5e:	1ad3      	subs	r3, r2, r3
 8007c60:	9304      	str	r3, [sp, #16]
 8007c62:	9b06      	ldr	r3, [sp, #24]
 8007c64:	b1fb      	cbz	r3, 8007ca6 <_dtoa_r+0x7ce>
 8007c66:	9b08      	ldr	r3, [sp, #32]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	f000 809f 	beq.w	8007dac <_dtoa_r+0x8d4>
 8007c6e:	2e00      	cmp	r6, #0
 8007c70:	dd11      	ble.n	8007c96 <_dtoa_r+0x7be>
 8007c72:	4639      	mov	r1, r7
 8007c74:	4632      	mov	r2, r6
 8007c76:	4620      	mov	r0, r4
 8007c78:	f000 fe0c 	bl	8008894 <__pow5mult>
 8007c7c:	465a      	mov	r2, fp
 8007c7e:	4601      	mov	r1, r0
 8007c80:	4607      	mov	r7, r0
 8007c82:	4620      	mov	r0, r4
 8007c84:	f000 fd60 	bl	8008748 <__multiply>
 8007c88:	4659      	mov	r1, fp
 8007c8a:	9007      	str	r0, [sp, #28]
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	f000 fc89 	bl	80085a4 <_Bfree>
 8007c92:	9b07      	ldr	r3, [sp, #28]
 8007c94:	469b      	mov	fp, r3
 8007c96:	9b06      	ldr	r3, [sp, #24]
 8007c98:	1b9a      	subs	r2, r3, r6
 8007c9a:	d004      	beq.n	8007ca6 <_dtoa_r+0x7ce>
 8007c9c:	4659      	mov	r1, fp
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	f000 fdf8 	bl	8008894 <__pow5mult>
 8007ca4:	4683      	mov	fp, r0
 8007ca6:	2101      	movs	r1, #1
 8007ca8:	4620      	mov	r0, r4
 8007caa:	f000 fd37 	bl	800871c <__i2b>
 8007cae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	4606      	mov	r6, r0
 8007cb4:	dd7c      	ble.n	8007db0 <_dtoa_r+0x8d8>
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	4601      	mov	r1, r0
 8007cba:	4620      	mov	r0, r4
 8007cbc:	f000 fdea 	bl	8008894 <__pow5mult>
 8007cc0:	9b05      	ldr	r3, [sp, #20]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	4606      	mov	r6, r0
 8007cc6:	dd76      	ble.n	8007db6 <_dtoa_r+0x8de>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	9306      	str	r3, [sp, #24]
 8007ccc:	6933      	ldr	r3, [r6, #16]
 8007cce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007cd2:	6918      	ldr	r0, [r3, #16]
 8007cd4:	f000 fcd2 	bl	800867c <__hi0bits>
 8007cd8:	f1c0 0020 	rsb	r0, r0, #32
 8007cdc:	9b04      	ldr	r3, [sp, #16]
 8007cde:	4418      	add	r0, r3
 8007ce0:	f010 001f 	ands.w	r0, r0, #31
 8007ce4:	f000 8086 	beq.w	8007df4 <_dtoa_r+0x91c>
 8007ce8:	f1c0 0320 	rsb	r3, r0, #32
 8007cec:	2b04      	cmp	r3, #4
 8007cee:	dd7f      	ble.n	8007df0 <_dtoa_r+0x918>
 8007cf0:	f1c0 001c 	rsb	r0, r0, #28
 8007cf4:	9b04      	ldr	r3, [sp, #16]
 8007cf6:	4403      	add	r3, r0
 8007cf8:	4480      	add	r8, r0
 8007cfa:	4405      	add	r5, r0
 8007cfc:	9304      	str	r3, [sp, #16]
 8007cfe:	f1b8 0f00 	cmp.w	r8, #0
 8007d02:	dd05      	ble.n	8007d10 <_dtoa_r+0x838>
 8007d04:	4659      	mov	r1, fp
 8007d06:	4642      	mov	r2, r8
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f000 fe1d 	bl	8008948 <__lshift>
 8007d0e:	4683      	mov	fp, r0
 8007d10:	9b04      	ldr	r3, [sp, #16]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	dd05      	ble.n	8007d22 <_dtoa_r+0x84a>
 8007d16:	4631      	mov	r1, r6
 8007d18:	461a      	mov	r2, r3
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f000 fe14 	bl	8008948 <__lshift>
 8007d20:	4606      	mov	r6, r0
 8007d22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d069      	beq.n	8007dfc <_dtoa_r+0x924>
 8007d28:	4631      	mov	r1, r6
 8007d2a:	4658      	mov	r0, fp
 8007d2c:	f000 fe78 	bl	8008a20 <__mcmp>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	da63      	bge.n	8007dfc <_dtoa_r+0x924>
 8007d34:	2300      	movs	r3, #0
 8007d36:	4659      	mov	r1, fp
 8007d38:	220a      	movs	r2, #10
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f000 fc54 	bl	80085e8 <__multadd>
 8007d40:	9b08      	ldr	r3, [sp, #32]
 8007d42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d46:	4683      	mov	fp, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f000 818f 	beq.w	800806c <_dtoa_r+0xb94>
 8007d4e:	4639      	mov	r1, r7
 8007d50:	2300      	movs	r3, #0
 8007d52:	220a      	movs	r2, #10
 8007d54:	4620      	mov	r0, r4
 8007d56:	f000 fc47 	bl	80085e8 <__multadd>
 8007d5a:	f1b9 0f00 	cmp.w	r9, #0
 8007d5e:	4607      	mov	r7, r0
 8007d60:	f300 808e 	bgt.w	8007e80 <_dtoa_r+0x9a8>
 8007d64:	9b05      	ldr	r3, [sp, #20]
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	dc50      	bgt.n	8007e0c <_dtoa_r+0x934>
 8007d6a:	e089      	b.n	8007e80 <_dtoa_r+0x9a8>
 8007d6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d72:	e75d      	b.n	8007c30 <_dtoa_r+0x758>
 8007d74:	9b01      	ldr	r3, [sp, #4]
 8007d76:	1e5e      	subs	r6, r3, #1
 8007d78:	9b06      	ldr	r3, [sp, #24]
 8007d7a:	42b3      	cmp	r3, r6
 8007d7c:	bfbf      	itttt	lt
 8007d7e:	9b06      	ldrlt	r3, [sp, #24]
 8007d80:	9606      	strlt	r6, [sp, #24]
 8007d82:	1af2      	sublt	r2, r6, r3
 8007d84:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007d86:	bfb6      	itet	lt
 8007d88:	189b      	addlt	r3, r3, r2
 8007d8a:	1b9e      	subge	r6, r3, r6
 8007d8c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007d8e:	9b01      	ldr	r3, [sp, #4]
 8007d90:	bfb8      	it	lt
 8007d92:	2600      	movlt	r6, #0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	bfb5      	itete	lt
 8007d98:	eba8 0503 	sublt.w	r5, r8, r3
 8007d9c:	9b01      	ldrge	r3, [sp, #4]
 8007d9e:	2300      	movlt	r3, #0
 8007da0:	4645      	movge	r5, r8
 8007da2:	e747      	b.n	8007c34 <_dtoa_r+0x75c>
 8007da4:	9e06      	ldr	r6, [sp, #24]
 8007da6:	9f08      	ldr	r7, [sp, #32]
 8007da8:	4645      	mov	r5, r8
 8007daa:	e74c      	b.n	8007c46 <_dtoa_r+0x76e>
 8007dac:	9a06      	ldr	r2, [sp, #24]
 8007dae:	e775      	b.n	8007c9c <_dtoa_r+0x7c4>
 8007db0:	9b05      	ldr	r3, [sp, #20]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	dc18      	bgt.n	8007de8 <_dtoa_r+0x910>
 8007db6:	9b02      	ldr	r3, [sp, #8]
 8007db8:	b9b3      	cbnz	r3, 8007de8 <_dtoa_r+0x910>
 8007dba:	9b03      	ldr	r3, [sp, #12]
 8007dbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dc0:	b9a3      	cbnz	r3, 8007dec <_dtoa_r+0x914>
 8007dc2:	9b03      	ldr	r3, [sp, #12]
 8007dc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007dc8:	0d1b      	lsrs	r3, r3, #20
 8007dca:	051b      	lsls	r3, r3, #20
 8007dcc:	b12b      	cbz	r3, 8007dda <_dtoa_r+0x902>
 8007dce:	9b04      	ldr	r3, [sp, #16]
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	9304      	str	r3, [sp, #16]
 8007dd4:	f108 0801 	add.w	r8, r8, #1
 8007dd8:	2301      	movs	r3, #1
 8007dda:	9306      	str	r3, [sp, #24]
 8007ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f47f af74 	bne.w	8007ccc <_dtoa_r+0x7f4>
 8007de4:	2001      	movs	r0, #1
 8007de6:	e779      	b.n	8007cdc <_dtoa_r+0x804>
 8007de8:	2300      	movs	r3, #0
 8007dea:	e7f6      	b.n	8007dda <_dtoa_r+0x902>
 8007dec:	9b02      	ldr	r3, [sp, #8]
 8007dee:	e7f4      	b.n	8007dda <_dtoa_r+0x902>
 8007df0:	d085      	beq.n	8007cfe <_dtoa_r+0x826>
 8007df2:	4618      	mov	r0, r3
 8007df4:	301c      	adds	r0, #28
 8007df6:	e77d      	b.n	8007cf4 <_dtoa_r+0x81c>
 8007df8:	40240000 	.word	0x40240000
 8007dfc:	9b01      	ldr	r3, [sp, #4]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	dc38      	bgt.n	8007e74 <_dtoa_r+0x99c>
 8007e02:	9b05      	ldr	r3, [sp, #20]
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	dd35      	ble.n	8007e74 <_dtoa_r+0x99c>
 8007e08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007e0c:	f1b9 0f00 	cmp.w	r9, #0
 8007e10:	d10d      	bne.n	8007e2e <_dtoa_r+0x956>
 8007e12:	4631      	mov	r1, r6
 8007e14:	464b      	mov	r3, r9
 8007e16:	2205      	movs	r2, #5
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f000 fbe5 	bl	80085e8 <__multadd>
 8007e1e:	4601      	mov	r1, r0
 8007e20:	4606      	mov	r6, r0
 8007e22:	4658      	mov	r0, fp
 8007e24:	f000 fdfc 	bl	8008a20 <__mcmp>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	f73f adbd 	bgt.w	80079a8 <_dtoa_r+0x4d0>
 8007e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e30:	9d00      	ldr	r5, [sp, #0]
 8007e32:	ea6f 0a03 	mvn.w	sl, r3
 8007e36:	f04f 0800 	mov.w	r8, #0
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	f000 fbb1 	bl	80085a4 <_Bfree>
 8007e42:	2f00      	cmp	r7, #0
 8007e44:	f43f aeb4 	beq.w	8007bb0 <_dtoa_r+0x6d8>
 8007e48:	f1b8 0f00 	cmp.w	r8, #0
 8007e4c:	d005      	beq.n	8007e5a <_dtoa_r+0x982>
 8007e4e:	45b8      	cmp	r8, r7
 8007e50:	d003      	beq.n	8007e5a <_dtoa_r+0x982>
 8007e52:	4641      	mov	r1, r8
 8007e54:	4620      	mov	r0, r4
 8007e56:	f000 fba5 	bl	80085a4 <_Bfree>
 8007e5a:	4639      	mov	r1, r7
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	f000 fba1 	bl	80085a4 <_Bfree>
 8007e62:	e6a5      	b.n	8007bb0 <_dtoa_r+0x6d8>
 8007e64:	2600      	movs	r6, #0
 8007e66:	4637      	mov	r7, r6
 8007e68:	e7e1      	b.n	8007e2e <_dtoa_r+0x956>
 8007e6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007e6c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007e70:	4637      	mov	r7, r6
 8007e72:	e599      	b.n	80079a8 <_dtoa_r+0x4d0>
 8007e74:	9b08      	ldr	r3, [sp, #32]
 8007e76:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f000 80fd 	beq.w	800807a <_dtoa_r+0xba2>
 8007e80:	2d00      	cmp	r5, #0
 8007e82:	dd05      	ble.n	8007e90 <_dtoa_r+0x9b8>
 8007e84:	4639      	mov	r1, r7
 8007e86:	462a      	mov	r2, r5
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f000 fd5d 	bl	8008948 <__lshift>
 8007e8e:	4607      	mov	r7, r0
 8007e90:	9b06      	ldr	r3, [sp, #24]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d05c      	beq.n	8007f50 <_dtoa_r+0xa78>
 8007e96:	6879      	ldr	r1, [r7, #4]
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f000 fb43 	bl	8008524 <_Balloc>
 8007e9e:	4605      	mov	r5, r0
 8007ea0:	b928      	cbnz	r0, 8007eae <_dtoa_r+0x9d6>
 8007ea2:	4b80      	ldr	r3, [pc, #512]	; (80080a4 <_dtoa_r+0xbcc>)
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007eaa:	f7ff bb2e 	b.w	800750a <_dtoa_r+0x32>
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	3202      	adds	r2, #2
 8007eb2:	0092      	lsls	r2, r2, #2
 8007eb4:	f107 010c 	add.w	r1, r7, #12
 8007eb8:	300c      	adds	r0, #12
 8007eba:	f000 fb25 	bl	8008508 <memcpy>
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	f000 fd40 	bl	8008948 <__lshift>
 8007ec8:	9b00      	ldr	r3, [sp, #0]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	9301      	str	r3, [sp, #4]
 8007ece:	9b00      	ldr	r3, [sp, #0]
 8007ed0:	444b      	add	r3, r9
 8007ed2:	9307      	str	r3, [sp, #28]
 8007ed4:	9b02      	ldr	r3, [sp, #8]
 8007ed6:	f003 0301 	and.w	r3, r3, #1
 8007eda:	46b8      	mov	r8, r7
 8007edc:	9306      	str	r3, [sp, #24]
 8007ede:	4607      	mov	r7, r0
 8007ee0:	9b01      	ldr	r3, [sp, #4]
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	4658      	mov	r0, fp
 8007ee8:	9302      	str	r3, [sp, #8]
 8007eea:	f7ff fa67 	bl	80073bc <quorem>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	3330      	adds	r3, #48	; 0x30
 8007ef2:	9004      	str	r0, [sp, #16]
 8007ef4:	4641      	mov	r1, r8
 8007ef6:	4658      	mov	r0, fp
 8007ef8:	9308      	str	r3, [sp, #32]
 8007efa:	f000 fd91 	bl	8008a20 <__mcmp>
 8007efe:	463a      	mov	r2, r7
 8007f00:	4681      	mov	r9, r0
 8007f02:	4631      	mov	r1, r6
 8007f04:	4620      	mov	r0, r4
 8007f06:	f000 fda7 	bl	8008a58 <__mdiff>
 8007f0a:	68c2      	ldr	r2, [r0, #12]
 8007f0c:	9b08      	ldr	r3, [sp, #32]
 8007f0e:	4605      	mov	r5, r0
 8007f10:	bb02      	cbnz	r2, 8007f54 <_dtoa_r+0xa7c>
 8007f12:	4601      	mov	r1, r0
 8007f14:	4658      	mov	r0, fp
 8007f16:	f000 fd83 	bl	8008a20 <__mcmp>
 8007f1a:	9b08      	ldr	r3, [sp, #32]
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	4629      	mov	r1, r5
 8007f20:	4620      	mov	r0, r4
 8007f22:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007f26:	f000 fb3d 	bl	80085a4 <_Bfree>
 8007f2a:	9b05      	ldr	r3, [sp, #20]
 8007f2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f2e:	9d01      	ldr	r5, [sp, #4]
 8007f30:	ea43 0102 	orr.w	r1, r3, r2
 8007f34:	9b06      	ldr	r3, [sp, #24]
 8007f36:	430b      	orrs	r3, r1
 8007f38:	9b08      	ldr	r3, [sp, #32]
 8007f3a:	d10d      	bne.n	8007f58 <_dtoa_r+0xa80>
 8007f3c:	2b39      	cmp	r3, #57	; 0x39
 8007f3e:	d029      	beq.n	8007f94 <_dtoa_r+0xabc>
 8007f40:	f1b9 0f00 	cmp.w	r9, #0
 8007f44:	dd01      	ble.n	8007f4a <_dtoa_r+0xa72>
 8007f46:	9b04      	ldr	r3, [sp, #16]
 8007f48:	3331      	adds	r3, #49	; 0x31
 8007f4a:	9a02      	ldr	r2, [sp, #8]
 8007f4c:	7013      	strb	r3, [r2, #0]
 8007f4e:	e774      	b.n	8007e3a <_dtoa_r+0x962>
 8007f50:	4638      	mov	r0, r7
 8007f52:	e7b9      	b.n	8007ec8 <_dtoa_r+0x9f0>
 8007f54:	2201      	movs	r2, #1
 8007f56:	e7e2      	b.n	8007f1e <_dtoa_r+0xa46>
 8007f58:	f1b9 0f00 	cmp.w	r9, #0
 8007f5c:	db06      	blt.n	8007f6c <_dtoa_r+0xa94>
 8007f5e:	9905      	ldr	r1, [sp, #20]
 8007f60:	ea41 0909 	orr.w	r9, r1, r9
 8007f64:	9906      	ldr	r1, [sp, #24]
 8007f66:	ea59 0101 	orrs.w	r1, r9, r1
 8007f6a:	d120      	bne.n	8007fae <_dtoa_r+0xad6>
 8007f6c:	2a00      	cmp	r2, #0
 8007f6e:	ddec      	ble.n	8007f4a <_dtoa_r+0xa72>
 8007f70:	4659      	mov	r1, fp
 8007f72:	2201      	movs	r2, #1
 8007f74:	4620      	mov	r0, r4
 8007f76:	9301      	str	r3, [sp, #4]
 8007f78:	f000 fce6 	bl	8008948 <__lshift>
 8007f7c:	4631      	mov	r1, r6
 8007f7e:	4683      	mov	fp, r0
 8007f80:	f000 fd4e 	bl	8008a20 <__mcmp>
 8007f84:	2800      	cmp	r0, #0
 8007f86:	9b01      	ldr	r3, [sp, #4]
 8007f88:	dc02      	bgt.n	8007f90 <_dtoa_r+0xab8>
 8007f8a:	d1de      	bne.n	8007f4a <_dtoa_r+0xa72>
 8007f8c:	07da      	lsls	r2, r3, #31
 8007f8e:	d5dc      	bpl.n	8007f4a <_dtoa_r+0xa72>
 8007f90:	2b39      	cmp	r3, #57	; 0x39
 8007f92:	d1d8      	bne.n	8007f46 <_dtoa_r+0xa6e>
 8007f94:	9a02      	ldr	r2, [sp, #8]
 8007f96:	2339      	movs	r3, #57	; 0x39
 8007f98:	7013      	strb	r3, [r2, #0]
 8007f9a:	462b      	mov	r3, r5
 8007f9c:	461d      	mov	r5, r3
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fa4:	2a39      	cmp	r2, #57	; 0x39
 8007fa6:	d050      	beq.n	800804a <_dtoa_r+0xb72>
 8007fa8:	3201      	adds	r2, #1
 8007faa:	701a      	strb	r2, [r3, #0]
 8007fac:	e745      	b.n	8007e3a <_dtoa_r+0x962>
 8007fae:	2a00      	cmp	r2, #0
 8007fb0:	dd03      	ble.n	8007fba <_dtoa_r+0xae2>
 8007fb2:	2b39      	cmp	r3, #57	; 0x39
 8007fb4:	d0ee      	beq.n	8007f94 <_dtoa_r+0xabc>
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	e7c7      	b.n	8007f4a <_dtoa_r+0xa72>
 8007fba:	9a01      	ldr	r2, [sp, #4]
 8007fbc:	9907      	ldr	r1, [sp, #28]
 8007fbe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007fc2:	428a      	cmp	r2, r1
 8007fc4:	d02a      	beq.n	800801c <_dtoa_r+0xb44>
 8007fc6:	4659      	mov	r1, fp
 8007fc8:	2300      	movs	r3, #0
 8007fca:	220a      	movs	r2, #10
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f000 fb0b 	bl	80085e8 <__multadd>
 8007fd2:	45b8      	cmp	r8, r7
 8007fd4:	4683      	mov	fp, r0
 8007fd6:	f04f 0300 	mov.w	r3, #0
 8007fda:	f04f 020a 	mov.w	r2, #10
 8007fde:	4641      	mov	r1, r8
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	d107      	bne.n	8007ff4 <_dtoa_r+0xb1c>
 8007fe4:	f000 fb00 	bl	80085e8 <__multadd>
 8007fe8:	4680      	mov	r8, r0
 8007fea:	4607      	mov	r7, r0
 8007fec:	9b01      	ldr	r3, [sp, #4]
 8007fee:	3301      	adds	r3, #1
 8007ff0:	9301      	str	r3, [sp, #4]
 8007ff2:	e775      	b.n	8007ee0 <_dtoa_r+0xa08>
 8007ff4:	f000 faf8 	bl	80085e8 <__multadd>
 8007ff8:	4639      	mov	r1, r7
 8007ffa:	4680      	mov	r8, r0
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	220a      	movs	r2, #10
 8008000:	4620      	mov	r0, r4
 8008002:	f000 faf1 	bl	80085e8 <__multadd>
 8008006:	4607      	mov	r7, r0
 8008008:	e7f0      	b.n	8007fec <_dtoa_r+0xb14>
 800800a:	f1b9 0f00 	cmp.w	r9, #0
 800800e:	9a00      	ldr	r2, [sp, #0]
 8008010:	bfcc      	ite	gt
 8008012:	464d      	movgt	r5, r9
 8008014:	2501      	movle	r5, #1
 8008016:	4415      	add	r5, r2
 8008018:	f04f 0800 	mov.w	r8, #0
 800801c:	4659      	mov	r1, fp
 800801e:	2201      	movs	r2, #1
 8008020:	4620      	mov	r0, r4
 8008022:	9301      	str	r3, [sp, #4]
 8008024:	f000 fc90 	bl	8008948 <__lshift>
 8008028:	4631      	mov	r1, r6
 800802a:	4683      	mov	fp, r0
 800802c:	f000 fcf8 	bl	8008a20 <__mcmp>
 8008030:	2800      	cmp	r0, #0
 8008032:	dcb2      	bgt.n	8007f9a <_dtoa_r+0xac2>
 8008034:	d102      	bne.n	800803c <_dtoa_r+0xb64>
 8008036:	9b01      	ldr	r3, [sp, #4]
 8008038:	07db      	lsls	r3, r3, #31
 800803a:	d4ae      	bmi.n	8007f9a <_dtoa_r+0xac2>
 800803c:	462b      	mov	r3, r5
 800803e:	461d      	mov	r5, r3
 8008040:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008044:	2a30      	cmp	r2, #48	; 0x30
 8008046:	d0fa      	beq.n	800803e <_dtoa_r+0xb66>
 8008048:	e6f7      	b.n	8007e3a <_dtoa_r+0x962>
 800804a:	9a00      	ldr	r2, [sp, #0]
 800804c:	429a      	cmp	r2, r3
 800804e:	d1a5      	bne.n	8007f9c <_dtoa_r+0xac4>
 8008050:	f10a 0a01 	add.w	sl, sl, #1
 8008054:	2331      	movs	r3, #49	; 0x31
 8008056:	e779      	b.n	8007f4c <_dtoa_r+0xa74>
 8008058:	4b13      	ldr	r3, [pc, #76]	; (80080a8 <_dtoa_r+0xbd0>)
 800805a:	f7ff baaf 	b.w	80075bc <_dtoa_r+0xe4>
 800805e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008060:	2b00      	cmp	r3, #0
 8008062:	f47f aa86 	bne.w	8007572 <_dtoa_r+0x9a>
 8008066:	4b11      	ldr	r3, [pc, #68]	; (80080ac <_dtoa_r+0xbd4>)
 8008068:	f7ff baa8 	b.w	80075bc <_dtoa_r+0xe4>
 800806c:	f1b9 0f00 	cmp.w	r9, #0
 8008070:	dc03      	bgt.n	800807a <_dtoa_r+0xba2>
 8008072:	9b05      	ldr	r3, [sp, #20]
 8008074:	2b02      	cmp	r3, #2
 8008076:	f73f aec9 	bgt.w	8007e0c <_dtoa_r+0x934>
 800807a:	9d00      	ldr	r5, [sp, #0]
 800807c:	4631      	mov	r1, r6
 800807e:	4658      	mov	r0, fp
 8008080:	f7ff f99c 	bl	80073bc <quorem>
 8008084:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008088:	f805 3b01 	strb.w	r3, [r5], #1
 800808c:	9a00      	ldr	r2, [sp, #0]
 800808e:	1aaa      	subs	r2, r5, r2
 8008090:	4591      	cmp	r9, r2
 8008092:	ddba      	ble.n	800800a <_dtoa_r+0xb32>
 8008094:	4659      	mov	r1, fp
 8008096:	2300      	movs	r3, #0
 8008098:	220a      	movs	r2, #10
 800809a:	4620      	mov	r0, r4
 800809c:	f000 faa4 	bl	80085e8 <__multadd>
 80080a0:	4683      	mov	fp, r0
 80080a2:	e7eb      	b.n	800807c <_dtoa_r+0xba4>
 80080a4:	08009783 	.word	0x08009783
 80080a8:	080096dc 	.word	0x080096dc
 80080ac:	08009700 	.word	0x08009700

080080b0 <__sflush_r>:
 80080b0:	898a      	ldrh	r2, [r1, #12]
 80080b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080b6:	4605      	mov	r5, r0
 80080b8:	0710      	lsls	r0, r2, #28
 80080ba:	460c      	mov	r4, r1
 80080bc:	d458      	bmi.n	8008170 <__sflush_r+0xc0>
 80080be:	684b      	ldr	r3, [r1, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	dc05      	bgt.n	80080d0 <__sflush_r+0x20>
 80080c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	dc02      	bgt.n	80080d0 <__sflush_r+0x20>
 80080ca:	2000      	movs	r0, #0
 80080cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080d2:	2e00      	cmp	r6, #0
 80080d4:	d0f9      	beq.n	80080ca <__sflush_r+0x1a>
 80080d6:	2300      	movs	r3, #0
 80080d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080dc:	682f      	ldr	r7, [r5, #0]
 80080de:	602b      	str	r3, [r5, #0]
 80080e0:	d032      	beq.n	8008148 <__sflush_r+0x98>
 80080e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	075a      	lsls	r2, r3, #29
 80080e8:	d505      	bpl.n	80080f6 <__sflush_r+0x46>
 80080ea:	6863      	ldr	r3, [r4, #4]
 80080ec:	1ac0      	subs	r0, r0, r3
 80080ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80080f0:	b10b      	cbz	r3, 80080f6 <__sflush_r+0x46>
 80080f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080f4:	1ac0      	subs	r0, r0, r3
 80080f6:	2300      	movs	r3, #0
 80080f8:	4602      	mov	r2, r0
 80080fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080fc:	6a21      	ldr	r1, [r4, #32]
 80080fe:	4628      	mov	r0, r5
 8008100:	47b0      	blx	r6
 8008102:	1c43      	adds	r3, r0, #1
 8008104:	89a3      	ldrh	r3, [r4, #12]
 8008106:	d106      	bne.n	8008116 <__sflush_r+0x66>
 8008108:	6829      	ldr	r1, [r5, #0]
 800810a:	291d      	cmp	r1, #29
 800810c:	d82c      	bhi.n	8008168 <__sflush_r+0xb8>
 800810e:	4a2a      	ldr	r2, [pc, #168]	; (80081b8 <__sflush_r+0x108>)
 8008110:	40ca      	lsrs	r2, r1
 8008112:	07d6      	lsls	r6, r2, #31
 8008114:	d528      	bpl.n	8008168 <__sflush_r+0xb8>
 8008116:	2200      	movs	r2, #0
 8008118:	6062      	str	r2, [r4, #4]
 800811a:	04d9      	lsls	r1, r3, #19
 800811c:	6922      	ldr	r2, [r4, #16]
 800811e:	6022      	str	r2, [r4, #0]
 8008120:	d504      	bpl.n	800812c <__sflush_r+0x7c>
 8008122:	1c42      	adds	r2, r0, #1
 8008124:	d101      	bne.n	800812a <__sflush_r+0x7a>
 8008126:	682b      	ldr	r3, [r5, #0]
 8008128:	b903      	cbnz	r3, 800812c <__sflush_r+0x7c>
 800812a:	6560      	str	r0, [r4, #84]	; 0x54
 800812c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800812e:	602f      	str	r7, [r5, #0]
 8008130:	2900      	cmp	r1, #0
 8008132:	d0ca      	beq.n	80080ca <__sflush_r+0x1a>
 8008134:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008138:	4299      	cmp	r1, r3
 800813a:	d002      	beq.n	8008142 <__sflush_r+0x92>
 800813c:	4628      	mov	r0, r5
 800813e:	f000 fd7f 	bl	8008c40 <_free_r>
 8008142:	2000      	movs	r0, #0
 8008144:	6360      	str	r0, [r4, #52]	; 0x34
 8008146:	e7c1      	b.n	80080cc <__sflush_r+0x1c>
 8008148:	6a21      	ldr	r1, [r4, #32]
 800814a:	2301      	movs	r3, #1
 800814c:	4628      	mov	r0, r5
 800814e:	47b0      	blx	r6
 8008150:	1c41      	adds	r1, r0, #1
 8008152:	d1c7      	bne.n	80080e4 <__sflush_r+0x34>
 8008154:	682b      	ldr	r3, [r5, #0]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d0c4      	beq.n	80080e4 <__sflush_r+0x34>
 800815a:	2b1d      	cmp	r3, #29
 800815c:	d001      	beq.n	8008162 <__sflush_r+0xb2>
 800815e:	2b16      	cmp	r3, #22
 8008160:	d101      	bne.n	8008166 <__sflush_r+0xb6>
 8008162:	602f      	str	r7, [r5, #0]
 8008164:	e7b1      	b.n	80080ca <__sflush_r+0x1a>
 8008166:	89a3      	ldrh	r3, [r4, #12]
 8008168:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800816c:	81a3      	strh	r3, [r4, #12]
 800816e:	e7ad      	b.n	80080cc <__sflush_r+0x1c>
 8008170:	690f      	ldr	r7, [r1, #16]
 8008172:	2f00      	cmp	r7, #0
 8008174:	d0a9      	beq.n	80080ca <__sflush_r+0x1a>
 8008176:	0793      	lsls	r3, r2, #30
 8008178:	680e      	ldr	r6, [r1, #0]
 800817a:	bf08      	it	eq
 800817c:	694b      	ldreq	r3, [r1, #20]
 800817e:	600f      	str	r7, [r1, #0]
 8008180:	bf18      	it	ne
 8008182:	2300      	movne	r3, #0
 8008184:	eba6 0807 	sub.w	r8, r6, r7
 8008188:	608b      	str	r3, [r1, #8]
 800818a:	f1b8 0f00 	cmp.w	r8, #0
 800818e:	dd9c      	ble.n	80080ca <__sflush_r+0x1a>
 8008190:	6a21      	ldr	r1, [r4, #32]
 8008192:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008194:	4643      	mov	r3, r8
 8008196:	463a      	mov	r2, r7
 8008198:	4628      	mov	r0, r5
 800819a:	47b0      	blx	r6
 800819c:	2800      	cmp	r0, #0
 800819e:	dc06      	bgt.n	80081ae <__sflush_r+0xfe>
 80081a0:	89a3      	ldrh	r3, [r4, #12]
 80081a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081a6:	81a3      	strh	r3, [r4, #12]
 80081a8:	f04f 30ff 	mov.w	r0, #4294967295
 80081ac:	e78e      	b.n	80080cc <__sflush_r+0x1c>
 80081ae:	4407      	add	r7, r0
 80081b0:	eba8 0800 	sub.w	r8, r8, r0
 80081b4:	e7e9      	b.n	800818a <__sflush_r+0xda>
 80081b6:	bf00      	nop
 80081b8:	20400001 	.word	0x20400001

080081bc <_fflush_r>:
 80081bc:	b538      	push	{r3, r4, r5, lr}
 80081be:	690b      	ldr	r3, [r1, #16]
 80081c0:	4605      	mov	r5, r0
 80081c2:	460c      	mov	r4, r1
 80081c4:	b913      	cbnz	r3, 80081cc <_fflush_r+0x10>
 80081c6:	2500      	movs	r5, #0
 80081c8:	4628      	mov	r0, r5
 80081ca:	bd38      	pop	{r3, r4, r5, pc}
 80081cc:	b118      	cbz	r0, 80081d6 <_fflush_r+0x1a>
 80081ce:	6983      	ldr	r3, [r0, #24]
 80081d0:	b90b      	cbnz	r3, 80081d6 <_fflush_r+0x1a>
 80081d2:	f000 f887 	bl	80082e4 <__sinit>
 80081d6:	4b14      	ldr	r3, [pc, #80]	; (8008228 <_fflush_r+0x6c>)
 80081d8:	429c      	cmp	r4, r3
 80081da:	d11b      	bne.n	8008214 <_fflush_r+0x58>
 80081dc:	686c      	ldr	r4, [r5, #4]
 80081de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d0ef      	beq.n	80081c6 <_fflush_r+0xa>
 80081e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081e8:	07d0      	lsls	r0, r2, #31
 80081ea:	d404      	bmi.n	80081f6 <_fflush_r+0x3a>
 80081ec:	0599      	lsls	r1, r3, #22
 80081ee:	d402      	bmi.n	80081f6 <_fflush_r+0x3a>
 80081f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081f2:	f000 f91a 	bl	800842a <__retarget_lock_acquire_recursive>
 80081f6:	4628      	mov	r0, r5
 80081f8:	4621      	mov	r1, r4
 80081fa:	f7ff ff59 	bl	80080b0 <__sflush_r>
 80081fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008200:	07da      	lsls	r2, r3, #31
 8008202:	4605      	mov	r5, r0
 8008204:	d4e0      	bmi.n	80081c8 <_fflush_r+0xc>
 8008206:	89a3      	ldrh	r3, [r4, #12]
 8008208:	059b      	lsls	r3, r3, #22
 800820a:	d4dd      	bmi.n	80081c8 <_fflush_r+0xc>
 800820c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800820e:	f000 f90d 	bl	800842c <__retarget_lock_release_recursive>
 8008212:	e7d9      	b.n	80081c8 <_fflush_r+0xc>
 8008214:	4b05      	ldr	r3, [pc, #20]	; (800822c <_fflush_r+0x70>)
 8008216:	429c      	cmp	r4, r3
 8008218:	d101      	bne.n	800821e <_fflush_r+0x62>
 800821a:	68ac      	ldr	r4, [r5, #8]
 800821c:	e7df      	b.n	80081de <_fflush_r+0x22>
 800821e:	4b04      	ldr	r3, [pc, #16]	; (8008230 <_fflush_r+0x74>)
 8008220:	429c      	cmp	r4, r3
 8008222:	bf08      	it	eq
 8008224:	68ec      	ldreq	r4, [r5, #12]
 8008226:	e7da      	b.n	80081de <_fflush_r+0x22>
 8008228:	080097b4 	.word	0x080097b4
 800822c:	080097d4 	.word	0x080097d4
 8008230:	08009794 	.word	0x08009794

08008234 <std>:
 8008234:	2300      	movs	r3, #0
 8008236:	b510      	push	{r4, lr}
 8008238:	4604      	mov	r4, r0
 800823a:	e9c0 3300 	strd	r3, r3, [r0]
 800823e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008242:	6083      	str	r3, [r0, #8]
 8008244:	8181      	strh	r1, [r0, #12]
 8008246:	6643      	str	r3, [r0, #100]	; 0x64
 8008248:	81c2      	strh	r2, [r0, #14]
 800824a:	6183      	str	r3, [r0, #24]
 800824c:	4619      	mov	r1, r3
 800824e:	2208      	movs	r2, #8
 8008250:	305c      	adds	r0, #92	; 0x5c
 8008252:	f7fe faeb 	bl	800682c <memset>
 8008256:	4b05      	ldr	r3, [pc, #20]	; (800826c <std+0x38>)
 8008258:	6263      	str	r3, [r4, #36]	; 0x24
 800825a:	4b05      	ldr	r3, [pc, #20]	; (8008270 <std+0x3c>)
 800825c:	62a3      	str	r3, [r4, #40]	; 0x28
 800825e:	4b05      	ldr	r3, [pc, #20]	; (8008274 <std+0x40>)
 8008260:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008262:	4b05      	ldr	r3, [pc, #20]	; (8008278 <std+0x44>)
 8008264:	6224      	str	r4, [r4, #32]
 8008266:	6323      	str	r3, [r4, #48]	; 0x30
 8008268:	bd10      	pop	{r4, pc}
 800826a:	bf00      	nop
 800826c:	0800906d 	.word	0x0800906d
 8008270:	0800908f 	.word	0x0800908f
 8008274:	080090c7 	.word	0x080090c7
 8008278:	080090eb 	.word	0x080090eb

0800827c <_cleanup_r>:
 800827c:	4901      	ldr	r1, [pc, #4]	; (8008284 <_cleanup_r+0x8>)
 800827e:	f000 b8af 	b.w	80083e0 <_fwalk_reent>
 8008282:	bf00      	nop
 8008284:	080081bd 	.word	0x080081bd

08008288 <__sfmoreglue>:
 8008288:	b570      	push	{r4, r5, r6, lr}
 800828a:	1e4a      	subs	r2, r1, #1
 800828c:	2568      	movs	r5, #104	; 0x68
 800828e:	4355      	muls	r5, r2
 8008290:	460e      	mov	r6, r1
 8008292:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008296:	f000 fd23 	bl	8008ce0 <_malloc_r>
 800829a:	4604      	mov	r4, r0
 800829c:	b140      	cbz	r0, 80082b0 <__sfmoreglue+0x28>
 800829e:	2100      	movs	r1, #0
 80082a0:	e9c0 1600 	strd	r1, r6, [r0]
 80082a4:	300c      	adds	r0, #12
 80082a6:	60a0      	str	r0, [r4, #8]
 80082a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80082ac:	f7fe fabe 	bl	800682c <memset>
 80082b0:	4620      	mov	r0, r4
 80082b2:	bd70      	pop	{r4, r5, r6, pc}

080082b4 <__sfp_lock_acquire>:
 80082b4:	4801      	ldr	r0, [pc, #4]	; (80082bc <__sfp_lock_acquire+0x8>)
 80082b6:	f000 b8b8 	b.w	800842a <__retarget_lock_acquire_recursive>
 80082ba:	bf00      	nop
 80082bc:	20017630 	.word	0x20017630

080082c0 <__sfp_lock_release>:
 80082c0:	4801      	ldr	r0, [pc, #4]	; (80082c8 <__sfp_lock_release+0x8>)
 80082c2:	f000 b8b3 	b.w	800842c <__retarget_lock_release_recursive>
 80082c6:	bf00      	nop
 80082c8:	20017630 	.word	0x20017630

080082cc <__sinit_lock_acquire>:
 80082cc:	4801      	ldr	r0, [pc, #4]	; (80082d4 <__sinit_lock_acquire+0x8>)
 80082ce:	f000 b8ac 	b.w	800842a <__retarget_lock_acquire_recursive>
 80082d2:	bf00      	nop
 80082d4:	2001762b 	.word	0x2001762b

080082d8 <__sinit_lock_release>:
 80082d8:	4801      	ldr	r0, [pc, #4]	; (80082e0 <__sinit_lock_release+0x8>)
 80082da:	f000 b8a7 	b.w	800842c <__retarget_lock_release_recursive>
 80082de:	bf00      	nop
 80082e0:	2001762b 	.word	0x2001762b

080082e4 <__sinit>:
 80082e4:	b510      	push	{r4, lr}
 80082e6:	4604      	mov	r4, r0
 80082e8:	f7ff fff0 	bl	80082cc <__sinit_lock_acquire>
 80082ec:	69a3      	ldr	r3, [r4, #24]
 80082ee:	b11b      	cbz	r3, 80082f8 <__sinit+0x14>
 80082f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082f4:	f7ff bff0 	b.w	80082d8 <__sinit_lock_release>
 80082f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80082fc:	6523      	str	r3, [r4, #80]	; 0x50
 80082fe:	4b13      	ldr	r3, [pc, #76]	; (800834c <__sinit+0x68>)
 8008300:	4a13      	ldr	r2, [pc, #76]	; (8008350 <__sinit+0x6c>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	62a2      	str	r2, [r4, #40]	; 0x28
 8008306:	42a3      	cmp	r3, r4
 8008308:	bf04      	itt	eq
 800830a:	2301      	moveq	r3, #1
 800830c:	61a3      	streq	r3, [r4, #24]
 800830e:	4620      	mov	r0, r4
 8008310:	f000 f820 	bl	8008354 <__sfp>
 8008314:	6060      	str	r0, [r4, #4]
 8008316:	4620      	mov	r0, r4
 8008318:	f000 f81c 	bl	8008354 <__sfp>
 800831c:	60a0      	str	r0, [r4, #8]
 800831e:	4620      	mov	r0, r4
 8008320:	f000 f818 	bl	8008354 <__sfp>
 8008324:	2200      	movs	r2, #0
 8008326:	60e0      	str	r0, [r4, #12]
 8008328:	2104      	movs	r1, #4
 800832a:	6860      	ldr	r0, [r4, #4]
 800832c:	f7ff ff82 	bl	8008234 <std>
 8008330:	68a0      	ldr	r0, [r4, #8]
 8008332:	2201      	movs	r2, #1
 8008334:	2109      	movs	r1, #9
 8008336:	f7ff ff7d 	bl	8008234 <std>
 800833a:	68e0      	ldr	r0, [r4, #12]
 800833c:	2202      	movs	r2, #2
 800833e:	2112      	movs	r1, #18
 8008340:	f7ff ff78 	bl	8008234 <std>
 8008344:	2301      	movs	r3, #1
 8008346:	61a3      	str	r3, [r4, #24]
 8008348:	e7d2      	b.n	80082f0 <__sinit+0xc>
 800834a:	bf00      	nop
 800834c:	080096c8 	.word	0x080096c8
 8008350:	0800827d 	.word	0x0800827d

08008354 <__sfp>:
 8008354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008356:	4607      	mov	r7, r0
 8008358:	f7ff ffac 	bl	80082b4 <__sfp_lock_acquire>
 800835c:	4b1e      	ldr	r3, [pc, #120]	; (80083d8 <__sfp+0x84>)
 800835e:	681e      	ldr	r6, [r3, #0]
 8008360:	69b3      	ldr	r3, [r6, #24]
 8008362:	b913      	cbnz	r3, 800836a <__sfp+0x16>
 8008364:	4630      	mov	r0, r6
 8008366:	f7ff ffbd 	bl	80082e4 <__sinit>
 800836a:	3648      	adds	r6, #72	; 0x48
 800836c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008370:	3b01      	subs	r3, #1
 8008372:	d503      	bpl.n	800837c <__sfp+0x28>
 8008374:	6833      	ldr	r3, [r6, #0]
 8008376:	b30b      	cbz	r3, 80083bc <__sfp+0x68>
 8008378:	6836      	ldr	r6, [r6, #0]
 800837a:	e7f7      	b.n	800836c <__sfp+0x18>
 800837c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008380:	b9d5      	cbnz	r5, 80083b8 <__sfp+0x64>
 8008382:	4b16      	ldr	r3, [pc, #88]	; (80083dc <__sfp+0x88>)
 8008384:	60e3      	str	r3, [r4, #12]
 8008386:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800838a:	6665      	str	r5, [r4, #100]	; 0x64
 800838c:	f000 f84c 	bl	8008428 <__retarget_lock_init_recursive>
 8008390:	f7ff ff96 	bl	80082c0 <__sfp_lock_release>
 8008394:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008398:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800839c:	6025      	str	r5, [r4, #0]
 800839e:	61a5      	str	r5, [r4, #24]
 80083a0:	2208      	movs	r2, #8
 80083a2:	4629      	mov	r1, r5
 80083a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80083a8:	f7fe fa40 	bl	800682c <memset>
 80083ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80083b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80083b4:	4620      	mov	r0, r4
 80083b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083b8:	3468      	adds	r4, #104	; 0x68
 80083ba:	e7d9      	b.n	8008370 <__sfp+0x1c>
 80083bc:	2104      	movs	r1, #4
 80083be:	4638      	mov	r0, r7
 80083c0:	f7ff ff62 	bl	8008288 <__sfmoreglue>
 80083c4:	4604      	mov	r4, r0
 80083c6:	6030      	str	r0, [r6, #0]
 80083c8:	2800      	cmp	r0, #0
 80083ca:	d1d5      	bne.n	8008378 <__sfp+0x24>
 80083cc:	f7ff ff78 	bl	80082c0 <__sfp_lock_release>
 80083d0:	230c      	movs	r3, #12
 80083d2:	603b      	str	r3, [r7, #0]
 80083d4:	e7ee      	b.n	80083b4 <__sfp+0x60>
 80083d6:	bf00      	nop
 80083d8:	080096c8 	.word	0x080096c8
 80083dc:	ffff0001 	.word	0xffff0001

080083e0 <_fwalk_reent>:
 80083e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083e4:	4606      	mov	r6, r0
 80083e6:	4688      	mov	r8, r1
 80083e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80083ec:	2700      	movs	r7, #0
 80083ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083f2:	f1b9 0901 	subs.w	r9, r9, #1
 80083f6:	d505      	bpl.n	8008404 <_fwalk_reent+0x24>
 80083f8:	6824      	ldr	r4, [r4, #0]
 80083fa:	2c00      	cmp	r4, #0
 80083fc:	d1f7      	bne.n	80083ee <_fwalk_reent+0xe>
 80083fe:	4638      	mov	r0, r7
 8008400:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008404:	89ab      	ldrh	r3, [r5, #12]
 8008406:	2b01      	cmp	r3, #1
 8008408:	d907      	bls.n	800841a <_fwalk_reent+0x3a>
 800840a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800840e:	3301      	adds	r3, #1
 8008410:	d003      	beq.n	800841a <_fwalk_reent+0x3a>
 8008412:	4629      	mov	r1, r5
 8008414:	4630      	mov	r0, r6
 8008416:	47c0      	blx	r8
 8008418:	4307      	orrs	r7, r0
 800841a:	3568      	adds	r5, #104	; 0x68
 800841c:	e7e9      	b.n	80083f2 <_fwalk_reent+0x12>
	...

08008420 <_localeconv_r>:
 8008420:	4800      	ldr	r0, [pc, #0]	; (8008424 <_localeconv_r+0x4>)
 8008422:	4770      	bx	lr
 8008424:	2000018c 	.word	0x2000018c

08008428 <__retarget_lock_init_recursive>:
 8008428:	4770      	bx	lr

0800842a <__retarget_lock_acquire_recursive>:
 800842a:	4770      	bx	lr

0800842c <__retarget_lock_release_recursive>:
 800842c:	4770      	bx	lr

0800842e <__swhatbuf_r>:
 800842e:	b570      	push	{r4, r5, r6, lr}
 8008430:	460e      	mov	r6, r1
 8008432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008436:	2900      	cmp	r1, #0
 8008438:	b096      	sub	sp, #88	; 0x58
 800843a:	4614      	mov	r4, r2
 800843c:	461d      	mov	r5, r3
 800843e:	da07      	bge.n	8008450 <__swhatbuf_r+0x22>
 8008440:	2300      	movs	r3, #0
 8008442:	602b      	str	r3, [r5, #0]
 8008444:	89b3      	ldrh	r3, [r6, #12]
 8008446:	061a      	lsls	r2, r3, #24
 8008448:	d410      	bmi.n	800846c <__swhatbuf_r+0x3e>
 800844a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800844e:	e00e      	b.n	800846e <__swhatbuf_r+0x40>
 8008450:	466a      	mov	r2, sp
 8008452:	f000 fea1 	bl	8009198 <_fstat_r>
 8008456:	2800      	cmp	r0, #0
 8008458:	dbf2      	blt.n	8008440 <__swhatbuf_r+0x12>
 800845a:	9a01      	ldr	r2, [sp, #4]
 800845c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008460:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008464:	425a      	negs	r2, r3
 8008466:	415a      	adcs	r2, r3
 8008468:	602a      	str	r2, [r5, #0]
 800846a:	e7ee      	b.n	800844a <__swhatbuf_r+0x1c>
 800846c:	2340      	movs	r3, #64	; 0x40
 800846e:	2000      	movs	r0, #0
 8008470:	6023      	str	r3, [r4, #0]
 8008472:	b016      	add	sp, #88	; 0x58
 8008474:	bd70      	pop	{r4, r5, r6, pc}
	...

08008478 <__smakebuf_r>:
 8008478:	898b      	ldrh	r3, [r1, #12]
 800847a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800847c:	079d      	lsls	r5, r3, #30
 800847e:	4606      	mov	r6, r0
 8008480:	460c      	mov	r4, r1
 8008482:	d507      	bpl.n	8008494 <__smakebuf_r+0x1c>
 8008484:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008488:	6023      	str	r3, [r4, #0]
 800848a:	6123      	str	r3, [r4, #16]
 800848c:	2301      	movs	r3, #1
 800848e:	6163      	str	r3, [r4, #20]
 8008490:	b002      	add	sp, #8
 8008492:	bd70      	pop	{r4, r5, r6, pc}
 8008494:	ab01      	add	r3, sp, #4
 8008496:	466a      	mov	r2, sp
 8008498:	f7ff ffc9 	bl	800842e <__swhatbuf_r>
 800849c:	9900      	ldr	r1, [sp, #0]
 800849e:	4605      	mov	r5, r0
 80084a0:	4630      	mov	r0, r6
 80084a2:	f000 fc1d 	bl	8008ce0 <_malloc_r>
 80084a6:	b948      	cbnz	r0, 80084bc <__smakebuf_r+0x44>
 80084a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084ac:	059a      	lsls	r2, r3, #22
 80084ae:	d4ef      	bmi.n	8008490 <__smakebuf_r+0x18>
 80084b0:	f023 0303 	bic.w	r3, r3, #3
 80084b4:	f043 0302 	orr.w	r3, r3, #2
 80084b8:	81a3      	strh	r3, [r4, #12]
 80084ba:	e7e3      	b.n	8008484 <__smakebuf_r+0xc>
 80084bc:	4b0d      	ldr	r3, [pc, #52]	; (80084f4 <__smakebuf_r+0x7c>)
 80084be:	62b3      	str	r3, [r6, #40]	; 0x28
 80084c0:	89a3      	ldrh	r3, [r4, #12]
 80084c2:	6020      	str	r0, [r4, #0]
 80084c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084c8:	81a3      	strh	r3, [r4, #12]
 80084ca:	9b00      	ldr	r3, [sp, #0]
 80084cc:	6163      	str	r3, [r4, #20]
 80084ce:	9b01      	ldr	r3, [sp, #4]
 80084d0:	6120      	str	r0, [r4, #16]
 80084d2:	b15b      	cbz	r3, 80084ec <__smakebuf_r+0x74>
 80084d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084d8:	4630      	mov	r0, r6
 80084da:	f000 fe6f 	bl	80091bc <_isatty_r>
 80084de:	b128      	cbz	r0, 80084ec <__smakebuf_r+0x74>
 80084e0:	89a3      	ldrh	r3, [r4, #12]
 80084e2:	f023 0303 	bic.w	r3, r3, #3
 80084e6:	f043 0301 	orr.w	r3, r3, #1
 80084ea:	81a3      	strh	r3, [r4, #12]
 80084ec:	89a0      	ldrh	r0, [r4, #12]
 80084ee:	4305      	orrs	r5, r0
 80084f0:	81a5      	strh	r5, [r4, #12]
 80084f2:	e7cd      	b.n	8008490 <__smakebuf_r+0x18>
 80084f4:	0800827d 	.word	0x0800827d

080084f8 <malloc>:
 80084f8:	4b02      	ldr	r3, [pc, #8]	; (8008504 <malloc+0xc>)
 80084fa:	4601      	mov	r1, r0
 80084fc:	6818      	ldr	r0, [r3, #0]
 80084fe:	f000 bbef 	b.w	8008ce0 <_malloc_r>
 8008502:	bf00      	nop
 8008504:	20000038 	.word	0x20000038

08008508 <memcpy>:
 8008508:	440a      	add	r2, r1
 800850a:	4291      	cmp	r1, r2
 800850c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008510:	d100      	bne.n	8008514 <memcpy+0xc>
 8008512:	4770      	bx	lr
 8008514:	b510      	push	{r4, lr}
 8008516:	f811 4b01 	ldrb.w	r4, [r1], #1
 800851a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800851e:	4291      	cmp	r1, r2
 8008520:	d1f9      	bne.n	8008516 <memcpy+0xe>
 8008522:	bd10      	pop	{r4, pc}

08008524 <_Balloc>:
 8008524:	b570      	push	{r4, r5, r6, lr}
 8008526:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008528:	4604      	mov	r4, r0
 800852a:	460d      	mov	r5, r1
 800852c:	b976      	cbnz	r6, 800854c <_Balloc+0x28>
 800852e:	2010      	movs	r0, #16
 8008530:	f7ff ffe2 	bl	80084f8 <malloc>
 8008534:	4602      	mov	r2, r0
 8008536:	6260      	str	r0, [r4, #36]	; 0x24
 8008538:	b920      	cbnz	r0, 8008544 <_Balloc+0x20>
 800853a:	4b18      	ldr	r3, [pc, #96]	; (800859c <_Balloc+0x78>)
 800853c:	4818      	ldr	r0, [pc, #96]	; (80085a0 <_Balloc+0x7c>)
 800853e:	2166      	movs	r1, #102	; 0x66
 8008540:	f000 fdea 	bl	8009118 <__assert_func>
 8008544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008548:	6006      	str	r6, [r0, #0]
 800854a:	60c6      	str	r6, [r0, #12]
 800854c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800854e:	68f3      	ldr	r3, [r6, #12]
 8008550:	b183      	cbz	r3, 8008574 <_Balloc+0x50>
 8008552:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800855a:	b9b8      	cbnz	r0, 800858c <_Balloc+0x68>
 800855c:	2101      	movs	r1, #1
 800855e:	fa01 f605 	lsl.w	r6, r1, r5
 8008562:	1d72      	adds	r2, r6, #5
 8008564:	0092      	lsls	r2, r2, #2
 8008566:	4620      	mov	r0, r4
 8008568:	f000 fb5a 	bl	8008c20 <_calloc_r>
 800856c:	b160      	cbz	r0, 8008588 <_Balloc+0x64>
 800856e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008572:	e00e      	b.n	8008592 <_Balloc+0x6e>
 8008574:	2221      	movs	r2, #33	; 0x21
 8008576:	2104      	movs	r1, #4
 8008578:	4620      	mov	r0, r4
 800857a:	f000 fb51 	bl	8008c20 <_calloc_r>
 800857e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008580:	60f0      	str	r0, [r6, #12]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1e4      	bne.n	8008552 <_Balloc+0x2e>
 8008588:	2000      	movs	r0, #0
 800858a:	bd70      	pop	{r4, r5, r6, pc}
 800858c:	6802      	ldr	r2, [r0, #0]
 800858e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008592:	2300      	movs	r3, #0
 8008594:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008598:	e7f7      	b.n	800858a <_Balloc+0x66>
 800859a:	bf00      	nop
 800859c:	0800970d 	.word	0x0800970d
 80085a0:	080097f4 	.word	0x080097f4

080085a4 <_Bfree>:
 80085a4:	b570      	push	{r4, r5, r6, lr}
 80085a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80085a8:	4605      	mov	r5, r0
 80085aa:	460c      	mov	r4, r1
 80085ac:	b976      	cbnz	r6, 80085cc <_Bfree+0x28>
 80085ae:	2010      	movs	r0, #16
 80085b0:	f7ff ffa2 	bl	80084f8 <malloc>
 80085b4:	4602      	mov	r2, r0
 80085b6:	6268      	str	r0, [r5, #36]	; 0x24
 80085b8:	b920      	cbnz	r0, 80085c4 <_Bfree+0x20>
 80085ba:	4b09      	ldr	r3, [pc, #36]	; (80085e0 <_Bfree+0x3c>)
 80085bc:	4809      	ldr	r0, [pc, #36]	; (80085e4 <_Bfree+0x40>)
 80085be:	218a      	movs	r1, #138	; 0x8a
 80085c0:	f000 fdaa 	bl	8009118 <__assert_func>
 80085c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085c8:	6006      	str	r6, [r0, #0]
 80085ca:	60c6      	str	r6, [r0, #12]
 80085cc:	b13c      	cbz	r4, 80085de <_Bfree+0x3a>
 80085ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80085d0:	6862      	ldr	r2, [r4, #4]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80085d8:	6021      	str	r1, [r4, #0]
 80085da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80085de:	bd70      	pop	{r4, r5, r6, pc}
 80085e0:	0800970d 	.word	0x0800970d
 80085e4:	080097f4 	.word	0x080097f4

080085e8 <__multadd>:
 80085e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ec:	690e      	ldr	r6, [r1, #16]
 80085ee:	4607      	mov	r7, r0
 80085f0:	4698      	mov	r8, r3
 80085f2:	460c      	mov	r4, r1
 80085f4:	f101 0014 	add.w	r0, r1, #20
 80085f8:	2300      	movs	r3, #0
 80085fa:	6805      	ldr	r5, [r0, #0]
 80085fc:	b2a9      	uxth	r1, r5
 80085fe:	fb02 8101 	mla	r1, r2, r1, r8
 8008602:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008606:	0c2d      	lsrs	r5, r5, #16
 8008608:	fb02 c505 	mla	r5, r2, r5, ip
 800860c:	b289      	uxth	r1, r1
 800860e:	3301      	adds	r3, #1
 8008610:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008614:	429e      	cmp	r6, r3
 8008616:	f840 1b04 	str.w	r1, [r0], #4
 800861a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800861e:	dcec      	bgt.n	80085fa <__multadd+0x12>
 8008620:	f1b8 0f00 	cmp.w	r8, #0
 8008624:	d022      	beq.n	800866c <__multadd+0x84>
 8008626:	68a3      	ldr	r3, [r4, #8]
 8008628:	42b3      	cmp	r3, r6
 800862a:	dc19      	bgt.n	8008660 <__multadd+0x78>
 800862c:	6861      	ldr	r1, [r4, #4]
 800862e:	4638      	mov	r0, r7
 8008630:	3101      	adds	r1, #1
 8008632:	f7ff ff77 	bl	8008524 <_Balloc>
 8008636:	4605      	mov	r5, r0
 8008638:	b928      	cbnz	r0, 8008646 <__multadd+0x5e>
 800863a:	4602      	mov	r2, r0
 800863c:	4b0d      	ldr	r3, [pc, #52]	; (8008674 <__multadd+0x8c>)
 800863e:	480e      	ldr	r0, [pc, #56]	; (8008678 <__multadd+0x90>)
 8008640:	21b5      	movs	r1, #181	; 0xb5
 8008642:	f000 fd69 	bl	8009118 <__assert_func>
 8008646:	6922      	ldr	r2, [r4, #16]
 8008648:	3202      	adds	r2, #2
 800864a:	f104 010c 	add.w	r1, r4, #12
 800864e:	0092      	lsls	r2, r2, #2
 8008650:	300c      	adds	r0, #12
 8008652:	f7ff ff59 	bl	8008508 <memcpy>
 8008656:	4621      	mov	r1, r4
 8008658:	4638      	mov	r0, r7
 800865a:	f7ff ffa3 	bl	80085a4 <_Bfree>
 800865e:	462c      	mov	r4, r5
 8008660:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008664:	3601      	adds	r6, #1
 8008666:	f8c3 8014 	str.w	r8, [r3, #20]
 800866a:	6126      	str	r6, [r4, #16]
 800866c:	4620      	mov	r0, r4
 800866e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008672:	bf00      	nop
 8008674:	08009783 	.word	0x08009783
 8008678:	080097f4 	.word	0x080097f4

0800867c <__hi0bits>:
 800867c:	0c03      	lsrs	r3, r0, #16
 800867e:	041b      	lsls	r3, r3, #16
 8008680:	b9d3      	cbnz	r3, 80086b8 <__hi0bits+0x3c>
 8008682:	0400      	lsls	r0, r0, #16
 8008684:	2310      	movs	r3, #16
 8008686:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800868a:	bf04      	itt	eq
 800868c:	0200      	lsleq	r0, r0, #8
 800868e:	3308      	addeq	r3, #8
 8008690:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008694:	bf04      	itt	eq
 8008696:	0100      	lsleq	r0, r0, #4
 8008698:	3304      	addeq	r3, #4
 800869a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800869e:	bf04      	itt	eq
 80086a0:	0080      	lsleq	r0, r0, #2
 80086a2:	3302      	addeq	r3, #2
 80086a4:	2800      	cmp	r0, #0
 80086a6:	db05      	blt.n	80086b4 <__hi0bits+0x38>
 80086a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80086ac:	f103 0301 	add.w	r3, r3, #1
 80086b0:	bf08      	it	eq
 80086b2:	2320      	moveq	r3, #32
 80086b4:	4618      	mov	r0, r3
 80086b6:	4770      	bx	lr
 80086b8:	2300      	movs	r3, #0
 80086ba:	e7e4      	b.n	8008686 <__hi0bits+0xa>

080086bc <__lo0bits>:
 80086bc:	6803      	ldr	r3, [r0, #0]
 80086be:	f013 0207 	ands.w	r2, r3, #7
 80086c2:	4601      	mov	r1, r0
 80086c4:	d00b      	beq.n	80086de <__lo0bits+0x22>
 80086c6:	07da      	lsls	r2, r3, #31
 80086c8:	d424      	bmi.n	8008714 <__lo0bits+0x58>
 80086ca:	0798      	lsls	r0, r3, #30
 80086cc:	bf49      	itett	mi
 80086ce:	085b      	lsrmi	r3, r3, #1
 80086d0:	089b      	lsrpl	r3, r3, #2
 80086d2:	2001      	movmi	r0, #1
 80086d4:	600b      	strmi	r3, [r1, #0]
 80086d6:	bf5c      	itt	pl
 80086d8:	600b      	strpl	r3, [r1, #0]
 80086da:	2002      	movpl	r0, #2
 80086dc:	4770      	bx	lr
 80086de:	b298      	uxth	r0, r3
 80086e0:	b9b0      	cbnz	r0, 8008710 <__lo0bits+0x54>
 80086e2:	0c1b      	lsrs	r3, r3, #16
 80086e4:	2010      	movs	r0, #16
 80086e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80086ea:	bf04      	itt	eq
 80086ec:	0a1b      	lsreq	r3, r3, #8
 80086ee:	3008      	addeq	r0, #8
 80086f0:	071a      	lsls	r2, r3, #28
 80086f2:	bf04      	itt	eq
 80086f4:	091b      	lsreq	r3, r3, #4
 80086f6:	3004      	addeq	r0, #4
 80086f8:	079a      	lsls	r2, r3, #30
 80086fa:	bf04      	itt	eq
 80086fc:	089b      	lsreq	r3, r3, #2
 80086fe:	3002      	addeq	r0, #2
 8008700:	07da      	lsls	r2, r3, #31
 8008702:	d403      	bmi.n	800870c <__lo0bits+0x50>
 8008704:	085b      	lsrs	r3, r3, #1
 8008706:	f100 0001 	add.w	r0, r0, #1
 800870a:	d005      	beq.n	8008718 <__lo0bits+0x5c>
 800870c:	600b      	str	r3, [r1, #0]
 800870e:	4770      	bx	lr
 8008710:	4610      	mov	r0, r2
 8008712:	e7e8      	b.n	80086e6 <__lo0bits+0x2a>
 8008714:	2000      	movs	r0, #0
 8008716:	4770      	bx	lr
 8008718:	2020      	movs	r0, #32
 800871a:	4770      	bx	lr

0800871c <__i2b>:
 800871c:	b510      	push	{r4, lr}
 800871e:	460c      	mov	r4, r1
 8008720:	2101      	movs	r1, #1
 8008722:	f7ff feff 	bl	8008524 <_Balloc>
 8008726:	4602      	mov	r2, r0
 8008728:	b928      	cbnz	r0, 8008736 <__i2b+0x1a>
 800872a:	4b05      	ldr	r3, [pc, #20]	; (8008740 <__i2b+0x24>)
 800872c:	4805      	ldr	r0, [pc, #20]	; (8008744 <__i2b+0x28>)
 800872e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008732:	f000 fcf1 	bl	8009118 <__assert_func>
 8008736:	2301      	movs	r3, #1
 8008738:	6144      	str	r4, [r0, #20]
 800873a:	6103      	str	r3, [r0, #16]
 800873c:	bd10      	pop	{r4, pc}
 800873e:	bf00      	nop
 8008740:	08009783 	.word	0x08009783
 8008744:	080097f4 	.word	0x080097f4

08008748 <__multiply>:
 8008748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800874c:	4614      	mov	r4, r2
 800874e:	690a      	ldr	r2, [r1, #16]
 8008750:	6923      	ldr	r3, [r4, #16]
 8008752:	429a      	cmp	r2, r3
 8008754:	bfb8      	it	lt
 8008756:	460b      	movlt	r3, r1
 8008758:	460d      	mov	r5, r1
 800875a:	bfbc      	itt	lt
 800875c:	4625      	movlt	r5, r4
 800875e:	461c      	movlt	r4, r3
 8008760:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008764:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008768:	68ab      	ldr	r3, [r5, #8]
 800876a:	6869      	ldr	r1, [r5, #4]
 800876c:	eb0a 0709 	add.w	r7, sl, r9
 8008770:	42bb      	cmp	r3, r7
 8008772:	b085      	sub	sp, #20
 8008774:	bfb8      	it	lt
 8008776:	3101      	addlt	r1, #1
 8008778:	f7ff fed4 	bl	8008524 <_Balloc>
 800877c:	b930      	cbnz	r0, 800878c <__multiply+0x44>
 800877e:	4602      	mov	r2, r0
 8008780:	4b42      	ldr	r3, [pc, #264]	; (800888c <__multiply+0x144>)
 8008782:	4843      	ldr	r0, [pc, #268]	; (8008890 <__multiply+0x148>)
 8008784:	f240 115d 	movw	r1, #349	; 0x15d
 8008788:	f000 fcc6 	bl	8009118 <__assert_func>
 800878c:	f100 0614 	add.w	r6, r0, #20
 8008790:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008794:	4633      	mov	r3, r6
 8008796:	2200      	movs	r2, #0
 8008798:	4543      	cmp	r3, r8
 800879a:	d31e      	bcc.n	80087da <__multiply+0x92>
 800879c:	f105 0c14 	add.w	ip, r5, #20
 80087a0:	f104 0314 	add.w	r3, r4, #20
 80087a4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80087a8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80087ac:	9202      	str	r2, [sp, #8]
 80087ae:	ebac 0205 	sub.w	r2, ip, r5
 80087b2:	3a15      	subs	r2, #21
 80087b4:	f022 0203 	bic.w	r2, r2, #3
 80087b8:	3204      	adds	r2, #4
 80087ba:	f105 0115 	add.w	r1, r5, #21
 80087be:	458c      	cmp	ip, r1
 80087c0:	bf38      	it	cc
 80087c2:	2204      	movcc	r2, #4
 80087c4:	9201      	str	r2, [sp, #4]
 80087c6:	9a02      	ldr	r2, [sp, #8]
 80087c8:	9303      	str	r3, [sp, #12]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d808      	bhi.n	80087e0 <__multiply+0x98>
 80087ce:	2f00      	cmp	r7, #0
 80087d0:	dc55      	bgt.n	800887e <__multiply+0x136>
 80087d2:	6107      	str	r7, [r0, #16]
 80087d4:	b005      	add	sp, #20
 80087d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087da:	f843 2b04 	str.w	r2, [r3], #4
 80087de:	e7db      	b.n	8008798 <__multiply+0x50>
 80087e0:	f8b3 a000 	ldrh.w	sl, [r3]
 80087e4:	f1ba 0f00 	cmp.w	sl, #0
 80087e8:	d020      	beq.n	800882c <__multiply+0xe4>
 80087ea:	f105 0e14 	add.w	lr, r5, #20
 80087ee:	46b1      	mov	r9, r6
 80087f0:	2200      	movs	r2, #0
 80087f2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80087f6:	f8d9 b000 	ldr.w	fp, [r9]
 80087fa:	b2a1      	uxth	r1, r4
 80087fc:	fa1f fb8b 	uxth.w	fp, fp
 8008800:	fb0a b101 	mla	r1, sl, r1, fp
 8008804:	4411      	add	r1, r2
 8008806:	f8d9 2000 	ldr.w	r2, [r9]
 800880a:	0c24      	lsrs	r4, r4, #16
 800880c:	0c12      	lsrs	r2, r2, #16
 800880e:	fb0a 2404 	mla	r4, sl, r4, r2
 8008812:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008816:	b289      	uxth	r1, r1
 8008818:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800881c:	45f4      	cmp	ip, lr
 800881e:	f849 1b04 	str.w	r1, [r9], #4
 8008822:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008826:	d8e4      	bhi.n	80087f2 <__multiply+0xaa>
 8008828:	9901      	ldr	r1, [sp, #4]
 800882a:	5072      	str	r2, [r6, r1]
 800882c:	9a03      	ldr	r2, [sp, #12]
 800882e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008832:	3304      	adds	r3, #4
 8008834:	f1b9 0f00 	cmp.w	r9, #0
 8008838:	d01f      	beq.n	800887a <__multiply+0x132>
 800883a:	6834      	ldr	r4, [r6, #0]
 800883c:	f105 0114 	add.w	r1, r5, #20
 8008840:	46b6      	mov	lr, r6
 8008842:	f04f 0a00 	mov.w	sl, #0
 8008846:	880a      	ldrh	r2, [r1, #0]
 8008848:	f8be b002 	ldrh.w	fp, [lr, #2]
 800884c:	fb09 b202 	mla	r2, r9, r2, fp
 8008850:	4492      	add	sl, r2
 8008852:	b2a4      	uxth	r4, r4
 8008854:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008858:	f84e 4b04 	str.w	r4, [lr], #4
 800885c:	f851 4b04 	ldr.w	r4, [r1], #4
 8008860:	f8be 2000 	ldrh.w	r2, [lr]
 8008864:	0c24      	lsrs	r4, r4, #16
 8008866:	fb09 2404 	mla	r4, r9, r4, r2
 800886a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800886e:	458c      	cmp	ip, r1
 8008870:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008874:	d8e7      	bhi.n	8008846 <__multiply+0xfe>
 8008876:	9a01      	ldr	r2, [sp, #4]
 8008878:	50b4      	str	r4, [r6, r2]
 800887a:	3604      	adds	r6, #4
 800887c:	e7a3      	b.n	80087c6 <__multiply+0x7e>
 800887e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1a5      	bne.n	80087d2 <__multiply+0x8a>
 8008886:	3f01      	subs	r7, #1
 8008888:	e7a1      	b.n	80087ce <__multiply+0x86>
 800888a:	bf00      	nop
 800888c:	08009783 	.word	0x08009783
 8008890:	080097f4 	.word	0x080097f4

08008894 <__pow5mult>:
 8008894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008898:	4615      	mov	r5, r2
 800889a:	f012 0203 	ands.w	r2, r2, #3
 800889e:	4606      	mov	r6, r0
 80088a0:	460f      	mov	r7, r1
 80088a2:	d007      	beq.n	80088b4 <__pow5mult+0x20>
 80088a4:	4c25      	ldr	r4, [pc, #148]	; (800893c <__pow5mult+0xa8>)
 80088a6:	3a01      	subs	r2, #1
 80088a8:	2300      	movs	r3, #0
 80088aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088ae:	f7ff fe9b 	bl	80085e8 <__multadd>
 80088b2:	4607      	mov	r7, r0
 80088b4:	10ad      	asrs	r5, r5, #2
 80088b6:	d03d      	beq.n	8008934 <__pow5mult+0xa0>
 80088b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80088ba:	b97c      	cbnz	r4, 80088dc <__pow5mult+0x48>
 80088bc:	2010      	movs	r0, #16
 80088be:	f7ff fe1b 	bl	80084f8 <malloc>
 80088c2:	4602      	mov	r2, r0
 80088c4:	6270      	str	r0, [r6, #36]	; 0x24
 80088c6:	b928      	cbnz	r0, 80088d4 <__pow5mult+0x40>
 80088c8:	4b1d      	ldr	r3, [pc, #116]	; (8008940 <__pow5mult+0xac>)
 80088ca:	481e      	ldr	r0, [pc, #120]	; (8008944 <__pow5mult+0xb0>)
 80088cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80088d0:	f000 fc22 	bl	8009118 <__assert_func>
 80088d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088d8:	6004      	str	r4, [r0, #0]
 80088da:	60c4      	str	r4, [r0, #12]
 80088dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80088e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088e4:	b94c      	cbnz	r4, 80088fa <__pow5mult+0x66>
 80088e6:	f240 2171 	movw	r1, #625	; 0x271
 80088ea:	4630      	mov	r0, r6
 80088ec:	f7ff ff16 	bl	800871c <__i2b>
 80088f0:	2300      	movs	r3, #0
 80088f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80088f6:	4604      	mov	r4, r0
 80088f8:	6003      	str	r3, [r0, #0]
 80088fa:	f04f 0900 	mov.w	r9, #0
 80088fe:	07eb      	lsls	r3, r5, #31
 8008900:	d50a      	bpl.n	8008918 <__pow5mult+0x84>
 8008902:	4639      	mov	r1, r7
 8008904:	4622      	mov	r2, r4
 8008906:	4630      	mov	r0, r6
 8008908:	f7ff ff1e 	bl	8008748 <__multiply>
 800890c:	4639      	mov	r1, r7
 800890e:	4680      	mov	r8, r0
 8008910:	4630      	mov	r0, r6
 8008912:	f7ff fe47 	bl	80085a4 <_Bfree>
 8008916:	4647      	mov	r7, r8
 8008918:	106d      	asrs	r5, r5, #1
 800891a:	d00b      	beq.n	8008934 <__pow5mult+0xa0>
 800891c:	6820      	ldr	r0, [r4, #0]
 800891e:	b938      	cbnz	r0, 8008930 <__pow5mult+0x9c>
 8008920:	4622      	mov	r2, r4
 8008922:	4621      	mov	r1, r4
 8008924:	4630      	mov	r0, r6
 8008926:	f7ff ff0f 	bl	8008748 <__multiply>
 800892a:	6020      	str	r0, [r4, #0]
 800892c:	f8c0 9000 	str.w	r9, [r0]
 8008930:	4604      	mov	r4, r0
 8008932:	e7e4      	b.n	80088fe <__pow5mult+0x6a>
 8008934:	4638      	mov	r0, r7
 8008936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800893a:	bf00      	nop
 800893c:	08009948 	.word	0x08009948
 8008940:	0800970d 	.word	0x0800970d
 8008944:	080097f4 	.word	0x080097f4

08008948 <__lshift>:
 8008948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800894c:	460c      	mov	r4, r1
 800894e:	6849      	ldr	r1, [r1, #4]
 8008950:	6923      	ldr	r3, [r4, #16]
 8008952:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008956:	68a3      	ldr	r3, [r4, #8]
 8008958:	4607      	mov	r7, r0
 800895a:	4691      	mov	r9, r2
 800895c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008960:	f108 0601 	add.w	r6, r8, #1
 8008964:	42b3      	cmp	r3, r6
 8008966:	db0b      	blt.n	8008980 <__lshift+0x38>
 8008968:	4638      	mov	r0, r7
 800896a:	f7ff fddb 	bl	8008524 <_Balloc>
 800896e:	4605      	mov	r5, r0
 8008970:	b948      	cbnz	r0, 8008986 <__lshift+0x3e>
 8008972:	4602      	mov	r2, r0
 8008974:	4b28      	ldr	r3, [pc, #160]	; (8008a18 <__lshift+0xd0>)
 8008976:	4829      	ldr	r0, [pc, #164]	; (8008a1c <__lshift+0xd4>)
 8008978:	f240 11d9 	movw	r1, #473	; 0x1d9
 800897c:	f000 fbcc 	bl	8009118 <__assert_func>
 8008980:	3101      	adds	r1, #1
 8008982:	005b      	lsls	r3, r3, #1
 8008984:	e7ee      	b.n	8008964 <__lshift+0x1c>
 8008986:	2300      	movs	r3, #0
 8008988:	f100 0114 	add.w	r1, r0, #20
 800898c:	f100 0210 	add.w	r2, r0, #16
 8008990:	4618      	mov	r0, r3
 8008992:	4553      	cmp	r3, sl
 8008994:	db33      	blt.n	80089fe <__lshift+0xb6>
 8008996:	6920      	ldr	r0, [r4, #16]
 8008998:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800899c:	f104 0314 	add.w	r3, r4, #20
 80089a0:	f019 091f 	ands.w	r9, r9, #31
 80089a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80089a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80089ac:	d02b      	beq.n	8008a06 <__lshift+0xbe>
 80089ae:	f1c9 0e20 	rsb	lr, r9, #32
 80089b2:	468a      	mov	sl, r1
 80089b4:	2200      	movs	r2, #0
 80089b6:	6818      	ldr	r0, [r3, #0]
 80089b8:	fa00 f009 	lsl.w	r0, r0, r9
 80089bc:	4302      	orrs	r2, r0
 80089be:	f84a 2b04 	str.w	r2, [sl], #4
 80089c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80089c6:	459c      	cmp	ip, r3
 80089c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80089cc:	d8f3      	bhi.n	80089b6 <__lshift+0x6e>
 80089ce:	ebac 0304 	sub.w	r3, ip, r4
 80089d2:	3b15      	subs	r3, #21
 80089d4:	f023 0303 	bic.w	r3, r3, #3
 80089d8:	3304      	adds	r3, #4
 80089da:	f104 0015 	add.w	r0, r4, #21
 80089de:	4584      	cmp	ip, r0
 80089e0:	bf38      	it	cc
 80089e2:	2304      	movcc	r3, #4
 80089e4:	50ca      	str	r2, [r1, r3]
 80089e6:	b10a      	cbz	r2, 80089ec <__lshift+0xa4>
 80089e8:	f108 0602 	add.w	r6, r8, #2
 80089ec:	3e01      	subs	r6, #1
 80089ee:	4638      	mov	r0, r7
 80089f0:	612e      	str	r6, [r5, #16]
 80089f2:	4621      	mov	r1, r4
 80089f4:	f7ff fdd6 	bl	80085a4 <_Bfree>
 80089f8:	4628      	mov	r0, r5
 80089fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a02:	3301      	adds	r3, #1
 8008a04:	e7c5      	b.n	8008992 <__lshift+0x4a>
 8008a06:	3904      	subs	r1, #4
 8008a08:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a0c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a10:	459c      	cmp	ip, r3
 8008a12:	d8f9      	bhi.n	8008a08 <__lshift+0xc0>
 8008a14:	e7ea      	b.n	80089ec <__lshift+0xa4>
 8008a16:	bf00      	nop
 8008a18:	08009783 	.word	0x08009783
 8008a1c:	080097f4 	.word	0x080097f4

08008a20 <__mcmp>:
 8008a20:	b530      	push	{r4, r5, lr}
 8008a22:	6902      	ldr	r2, [r0, #16]
 8008a24:	690c      	ldr	r4, [r1, #16]
 8008a26:	1b12      	subs	r2, r2, r4
 8008a28:	d10e      	bne.n	8008a48 <__mcmp+0x28>
 8008a2a:	f100 0314 	add.w	r3, r0, #20
 8008a2e:	3114      	adds	r1, #20
 8008a30:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a34:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a38:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008a3c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008a40:	42a5      	cmp	r5, r4
 8008a42:	d003      	beq.n	8008a4c <__mcmp+0x2c>
 8008a44:	d305      	bcc.n	8008a52 <__mcmp+0x32>
 8008a46:	2201      	movs	r2, #1
 8008a48:	4610      	mov	r0, r2
 8008a4a:	bd30      	pop	{r4, r5, pc}
 8008a4c:	4283      	cmp	r3, r0
 8008a4e:	d3f3      	bcc.n	8008a38 <__mcmp+0x18>
 8008a50:	e7fa      	b.n	8008a48 <__mcmp+0x28>
 8008a52:	f04f 32ff 	mov.w	r2, #4294967295
 8008a56:	e7f7      	b.n	8008a48 <__mcmp+0x28>

08008a58 <__mdiff>:
 8008a58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a5c:	460c      	mov	r4, r1
 8008a5e:	4606      	mov	r6, r0
 8008a60:	4611      	mov	r1, r2
 8008a62:	4620      	mov	r0, r4
 8008a64:	4617      	mov	r7, r2
 8008a66:	f7ff ffdb 	bl	8008a20 <__mcmp>
 8008a6a:	1e05      	subs	r5, r0, #0
 8008a6c:	d110      	bne.n	8008a90 <__mdiff+0x38>
 8008a6e:	4629      	mov	r1, r5
 8008a70:	4630      	mov	r0, r6
 8008a72:	f7ff fd57 	bl	8008524 <_Balloc>
 8008a76:	b930      	cbnz	r0, 8008a86 <__mdiff+0x2e>
 8008a78:	4b39      	ldr	r3, [pc, #228]	; (8008b60 <__mdiff+0x108>)
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	f240 2132 	movw	r1, #562	; 0x232
 8008a80:	4838      	ldr	r0, [pc, #224]	; (8008b64 <__mdiff+0x10c>)
 8008a82:	f000 fb49 	bl	8009118 <__assert_func>
 8008a86:	2301      	movs	r3, #1
 8008a88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a90:	bfa4      	itt	ge
 8008a92:	463b      	movge	r3, r7
 8008a94:	4627      	movge	r7, r4
 8008a96:	4630      	mov	r0, r6
 8008a98:	6879      	ldr	r1, [r7, #4]
 8008a9a:	bfa6      	itte	ge
 8008a9c:	461c      	movge	r4, r3
 8008a9e:	2500      	movge	r5, #0
 8008aa0:	2501      	movlt	r5, #1
 8008aa2:	f7ff fd3f 	bl	8008524 <_Balloc>
 8008aa6:	b920      	cbnz	r0, 8008ab2 <__mdiff+0x5a>
 8008aa8:	4b2d      	ldr	r3, [pc, #180]	; (8008b60 <__mdiff+0x108>)
 8008aaa:	4602      	mov	r2, r0
 8008aac:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008ab0:	e7e6      	b.n	8008a80 <__mdiff+0x28>
 8008ab2:	693e      	ldr	r6, [r7, #16]
 8008ab4:	60c5      	str	r5, [r0, #12]
 8008ab6:	6925      	ldr	r5, [r4, #16]
 8008ab8:	f107 0114 	add.w	r1, r7, #20
 8008abc:	f104 0914 	add.w	r9, r4, #20
 8008ac0:	f100 0e14 	add.w	lr, r0, #20
 8008ac4:	f107 0210 	add.w	r2, r7, #16
 8008ac8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008acc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008ad0:	46f2      	mov	sl, lr
 8008ad2:	2700      	movs	r7, #0
 8008ad4:	f859 3b04 	ldr.w	r3, [r9], #4
 8008ad8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008adc:	fa1f f883 	uxth.w	r8, r3
 8008ae0:	fa17 f78b 	uxtah	r7, r7, fp
 8008ae4:	0c1b      	lsrs	r3, r3, #16
 8008ae6:	eba7 0808 	sub.w	r8, r7, r8
 8008aea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008aee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008af2:	fa1f f888 	uxth.w	r8, r8
 8008af6:	141f      	asrs	r7, r3, #16
 8008af8:	454d      	cmp	r5, r9
 8008afa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008afe:	f84a 3b04 	str.w	r3, [sl], #4
 8008b02:	d8e7      	bhi.n	8008ad4 <__mdiff+0x7c>
 8008b04:	1b2b      	subs	r3, r5, r4
 8008b06:	3b15      	subs	r3, #21
 8008b08:	f023 0303 	bic.w	r3, r3, #3
 8008b0c:	3304      	adds	r3, #4
 8008b0e:	3415      	adds	r4, #21
 8008b10:	42a5      	cmp	r5, r4
 8008b12:	bf38      	it	cc
 8008b14:	2304      	movcc	r3, #4
 8008b16:	4419      	add	r1, r3
 8008b18:	4473      	add	r3, lr
 8008b1a:	469e      	mov	lr, r3
 8008b1c:	460d      	mov	r5, r1
 8008b1e:	4565      	cmp	r5, ip
 8008b20:	d30e      	bcc.n	8008b40 <__mdiff+0xe8>
 8008b22:	f10c 0203 	add.w	r2, ip, #3
 8008b26:	1a52      	subs	r2, r2, r1
 8008b28:	f022 0203 	bic.w	r2, r2, #3
 8008b2c:	3903      	subs	r1, #3
 8008b2e:	458c      	cmp	ip, r1
 8008b30:	bf38      	it	cc
 8008b32:	2200      	movcc	r2, #0
 8008b34:	441a      	add	r2, r3
 8008b36:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008b3a:	b17b      	cbz	r3, 8008b5c <__mdiff+0x104>
 8008b3c:	6106      	str	r6, [r0, #16]
 8008b3e:	e7a5      	b.n	8008a8c <__mdiff+0x34>
 8008b40:	f855 8b04 	ldr.w	r8, [r5], #4
 8008b44:	fa17 f488 	uxtah	r4, r7, r8
 8008b48:	1422      	asrs	r2, r4, #16
 8008b4a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008b4e:	b2a4      	uxth	r4, r4
 8008b50:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008b54:	f84e 4b04 	str.w	r4, [lr], #4
 8008b58:	1417      	asrs	r7, r2, #16
 8008b5a:	e7e0      	b.n	8008b1e <__mdiff+0xc6>
 8008b5c:	3e01      	subs	r6, #1
 8008b5e:	e7ea      	b.n	8008b36 <__mdiff+0xde>
 8008b60:	08009783 	.word	0x08009783
 8008b64:	080097f4 	.word	0x080097f4

08008b68 <__d2b>:
 8008b68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b6c:	4689      	mov	r9, r1
 8008b6e:	2101      	movs	r1, #1
 8008b70:	ec57 6b10 	vmov	r6, r7, d0
 8008b74:	4690      	mov	r8, r2
 8008b76:	f7ff fcd5 	bl	8008524 <_Balloc>
 8008b7a:	4604      	mov	r4, r0
 8008b7c:	b930      	cbnz	r0, 8008b8c <__d2b+0x24>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	4b25      	ldr	r3, [pc, #148]	; (8008c18 <__d2b+0xb0>)
 8008b82:	4826      	ldr	r0, [pc, #152]	; (8008c1c <__d2b+0xb4>)
 8008b84:	f240 310a 	movw	r1, #778	; 0x30a
 8008b88:	f000 fac6 	bl	8009118 <__assert_func>
 8008b8c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008b90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008b94:	bb35      	cbnz	r5, 8008be4 <__d2b+0x7c>
 8008b96:	2e00      	cmp	r6, #0
 8008b98:	9301      	str	r3, [sp, #4]
 8008b9a:	d028      	beq.n	8008bee <__d2b+0x86>
 8008b9c:	4668      	mov	r0, sp
 8008b9e:	9600      	str	r6, [sp, #0]
 8008ba0:	f7ff fd8c 	bl	80086bc <__lo0bits>
 8008ba4:	9900      	ldr	r1, [sp, #0]
 8008ba6:	b300      	cbz	r0, 8008bea <__d2b+0x82>
 8008ba8:	9a01      	ldr	r2, [sp, #4]
 8008baa:	f1c0 0320 	rsb	r3, r0, #32
 8008bae:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb2:	430b      	orrs	r3, r1
 8008bb4:	40c2      	lsrs	r2, r0
 8008bb6:	6163      	str	r3, [r4, #20]
 8008bb8:	9201      	str	r2, [sp, #4]
 8008bba:	9b01      	ldr	r3, [sp, #4]
 8008bbc:	61a3      	str	r3, [r4, #24]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	bf14      	ite	ne
 8008bc2:	2202      	movne	r2, #2
 8008bc4:	2201      	moveq	r2, #1
 8008bc6:	6122      	str	r2, [r4, #16]
 8008bc8:	b1d5      	cbz	r5, 8008c00 <__d2b+0x98>
 8008bca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008bce:	4405      	add	r5, r0
 8008bd0:	f8c9 5000 	str.w	r5, [r9]
 8008bd4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008bd8:	f8c8 0000 	str.w	r0, [r8]
 8008bdc:	4620      	mov	r0, r4
 8008bde:	b003      	add	sp, #12
 8008be0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008be4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008be8:	e7d5      	b.n	8008b96 <__d2b+0x2e>
 8008bea:	6161      	str	r1, [r4, #20]
 8008bec:	e7e5      	b.n	8008bba <__d2b+0x52>
 8008bee:	a801      	add	r0, sp, #4
 8008bf0:	f7ff fd64 	bl	80086bc <__lo0bits>
 8008bf4:	9b01      	ldr	r3, [sp, #4]
 8008bf6:	6163      	str	r3, [r4, #20]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	6122      	str	r2, [r4, #16]
 8008bfc:	3020      	adds	r0, #32
 8008bfe:	e7e3      	b.n	8008bc8 <__d2b+0x60>
 8008c00:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008c08:	f8c9 0000 	str.w	r0, [r9]
 8008c0c:	6918      	ldr	r0, [r3, #16]
 8008c0e:	f7ff fd35 	bl	800867c <__hi0bits>
 8008c12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c16:	e7df      	b.n	8008bd8 <__d2b+0x70>
 8008c18:	08009783 	.word	0x08009783
 8008c1c:	080097f4 	.word	0x080097f4

08008c20 <_calloc_r>:
 8008c20:	b513      	push	{r0, r1, r4, lr}
 8008c22:	434a      	muls	r2, r1
 8008c24:	4611      	mov	r1, r2
 8008c26:	9201      	str	r2, [sp, #4]
 8008c28:	f000 f85a 	bl	8008ce0 <_malloc_r>
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	b118      	cbz	r0, 8008c38 <_calloc_r+0x18>
 8008c30:	9a01      	ldr	r2, [sp, #4]
 8008c32:	2100      	movs	r1, #0
 8008c34:	f7fd fdfa 	bl	800682c <memset>
 8008c38:	4620      	mov	r0, r4
 8008c3a:	b002      	add	sp, #8
 8008c3c:	bd10      	pop	{r4, pc}
	...

08008c40 <_free_r>:
 8008c40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c42:	2900      	cmp	r1, #0
 8008c44:	d048      	beq.n	8008cd8 <_free_r+0x98>
 8008c46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c4a:	9001      	str	r0, [sp, #4]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	f1a1 0404 	sub.w	r4, r1, #4
 8008c52:	bfb8      	it	lt
 8008c54:	18e4      	addlt	r4, r4, r3
 8008c56:	f000 faff 	bl	8009258 <__malloc_lock>
 8008c5a:	4a20      	ldr	r2, [pc, #128]	; (8008cdc <_free_r+0x9c>)
 8008c5c:	9801      	ldr	r0, [sp, #4]
 8008c5e:	6813      	ldr	r3, [r2, #0]
 8008c60:	4615      	mov	r5, r2
 8008c62:	b933      	cbnz	r3, 8008c72 <_free_r+0x32>
 8008c64:	6063      	str	r3, [r4, #4]
 8008c66:	6014      	str	r4, [r2, #0]
 8008c68:	b003      	add	sp, #12
 8008c6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008c6e:	f000 baf9 	b.w	8009264 <__malloc_unlock>
 8008c72:	42a3      	cmp	r3, r4
 8008c74:	d90b      	bls.n	8008c8e <_free_r+0x4e>
 8008c76:	6821      	ldr	r1, [r4, #0]
 8008c78:	1862      	adds	r2, r4, r1
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	bf04      	itt	eq
 8008c7e:	681a      	ldreq	r2, [r3, #0]
 8008c80:	685b      	ldreq	r3, [r3, #4]
 8008c82:	6063      	str	r3, [r4, #4]
 8008c84:	bf04      	itt	eq
 8008c86:	1852      	addeq	r2, r2, r1
 8008c88:	6022      	streq	r2, [r4, #0]
 8008c8a:	602c      	str	r4, [r5, #0]
 8008c8c:	e7ec      	b.n	8008c68 <_free_r+0x28>
 8008c8e:	461a      	mov	r2, r3
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	b10b      	cbz	r3, 8008c98 <_free_r+0x58>
 8008c94:	42a3      	cmp	r3, r4
 8008c96:	d9fa      	bls.n	8008c8e <_free_r+0x4e>
 8008c98:	6811      	ldr	r1, [r2, #0]
 8008c9a:	1855      	adds	r5, r2, r1
 8008c9c:	42a5      	cmp	r5, r4
 8008c9e:	d10b      	bne.n	8008cb8 <_free_r+0x78>
 8008ca0:	6824      	ldr	r4, [r4, #0]
 8008ca2:	4421      	add	r1, r4
 8008ca4:	1854      	adds	r4, r2, r1
 8008ca6:	42a3      	cmp	r3, r4
 8008ca8:	6011      	str	r1, [r2, #0]
 8008caa:	d1dd      	bne.n	8008c68 <_free_r+0x28>
 8008cac:	681c      	ldr	r4, [r3, #0]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	6053      	str	r3, [r2, #4]
 8008cb2:	4421      	add	r1, r4
 8008cb4:	6011      	str	r1, [r2, #0]
 8008cb6:	e7d7      	b.n	8008c68 <_free_r+0x28>
 8008cb8:	d902      	bls.n	8008cc0 <_free_r+0x80>
 8008cba:	230c      	movs	r3, #12
 8008cbc:	6003      	str	r3, [r0, #0]
 8008cbe:	e7d3      	b.n	8008c68 <_free_r+0x28>
 8008cc0:	6825      	ldr	r5, [r4, #0]
 8008cc2:	1961      	adds	r1, r4, r5
 8008cc4:	428b      	cmp	r3, r1
 8008cc6:	bf04      	itt	eq
 8008cc8:	6819      	ldreq	r1, [r3, #0]
 8008cca:	685b      	ldreq	r3, [r3, #4]
 8008ccc:	6063      	str	r3, [r4, #4]
 8008cce:	bf04      	itt	eq
 8008cd0:	1949      	addeq	r1, r1, r5
 8008cd2:	6021      	streq	r1, [r4, #0]
 8008cd4:	6054      	str	r4, [r2, #4]
 8008cd6:	e7c7      	b.n	8008c68 <_free_r+0x28>
 8008cd8:	b003      	add	sp, #12
 8008cda:	bd30      	pop	{r4, r5, pc}
 8008cdc:	20000b90 	.word	0x20000b90

08008ce0 <_malloc_r>:
 8008ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ce2:	1ccd      	adds	r5, r1, #3
 8008ce4:	f025 0503 	bic.w	r5, r5, #3
 8008ce8:	3508      	adds	r5, #8
 8008cea:	2d0c      	cmp	r5, #12
 8008cec:	bf38      	it	cc
 8008cee:	250c      	movcc	r5, #12
 8008cf0:	2d00      	cmp	r5, #0
 8008cf2:	4606      	mov	r6, r0
 8008cf4:	db01      	blt.n	8008cfa <_malloc_r+0x1a>
 8008cf6:	42a9      	cmp	r1, r5
 8008cf8:	d903      	bls.n	8008d02 <_malloc_r+0x22>
 8008cfa:	230c      	movs	r3, #12
 8008cfc:	6033      	str	r3, [r6, #0]
 8008cfe:	2000      	movs	r0, #0
 8008d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d02:	f000 faa9 	bl	8009258 <__malloc_lock>
 8008d06:	4921      	ldr	r1, [pc, #132]	; (8008d8c <_malloc_r+0xac>)
 8008d08:	680a      	ldr	r2, [r1, #0]
 8008d0a:	4614      	mov	r4, r2
 8008d0c:	b99c      	cbnz	r4, 8008d36 <_malloc_r+0x56>
 8008d0e:	4f20      	ldr	r7, [pc, #128]	; (8008d90 <_malloc_r+0xb0>)
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	b923      	cbnz	r3, 8008d1e <_malloc_r+0x3e>
 8008d14:	4621      	mov	r1, r4
 8008d16:	4630      	mov	r0, r6
 8008d18:	f000 f998 	bl	800904c <_sbrk_r>
 8008d1c:	6038      	str	r0, [r7, #0]
 8008d1e:	4629      	mov	r1, r5
 8008d20:	4630      	mov	r0, r6
 8008d22:	f000 f993 	bl	800904c <_sbrk_r>
 8008d26:	1c43      	adds	r3, r0, #1
 8008d28:	d123      	bne.n	8008d72 <_malloc_r+0x92>
 8008d2a:	230c      	movs	r3, #12
 8008d2c:	6033      	str	r3, [r6, #0]
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f000 fa98 	bl	8009264 <__malloc_unlock>
 8008d34:	e7e3      	b.n	8008cfe <_malloc_r+0x1e>
 8008d36:	6823      	ldr	r3, [r4, #0]
 8008d38:	1b5b      	subs	r3, r3, r5
 8008d3a:	d417      	bmi.n	8008d6c <_malloc_r+0x8c>
 8008d3c:	2b0b      	cmp	r3, #11
 8008d3e:	d903      	bls.n	8008d48 <_malloc_r+0x68>
 8008d40:	6023      	str	r3, [r4, #0]
 8008d42:	441c      	add	r4, r3
 8008d44:	6025      	str	r5, [r4, #0]
 8008d46:	e004      	b.n	8008d52 <_malloc_r+0x72>
 8008d48:	6863      	ldr	r3, [r4, #4]
 8008d4a:	42a2      	cmp	r2, r4
 8008d4c:	bf0c      	ite	eq
 8008d4e:	600b      	streq	r3, [r1, #0]
 8008d50:	6053      	strne	r3, [r2, #4]
 8008d52:	4630      	mov	r0, r6
 8008d54:	f000 fa86 	bl	8009264 <__malloc_unlock>
 8008d58:	f104 000b 	add.w	r0, r4, #11
 8008d5c:	1d23      	adds	r3, r4, #4
 8008d5e:	f020 0007 	bic.w	r0, r0, #7
 8008d62:	1ac2      	subs	r2, r0, r3
 8008d64:	d0cc      	beq.n	8008d00 <_malloc_r+0x20>
 8008d66:	1a1b      	subs	r3, r3, r0
 8008d68:	50a3      	str	r3, [r4, r2]
 8008d6a:	e7c9      	b.n	8008d00 <_malloc_r+0x20>
 8008d6c:	4622      	mov	r2, r4
 8008d6e:	6864      	ldr	r4, [r4, #4]
 8008d70:	e7cc      	b.n	8008d0c <_malloc_r+0x2c>
 8008d72:	1cc4      	adds	r4, r0, #3
 8008d74:	f024 0403 	bic.w	r4, r4, #3
 8008d78:	42a0      	cmp	r0, r4
 8008d7a:	d0e3      	beq.n	8008d44 <_malloc_r+0x64>
 8008d7c:	1a21      	subs	r1, r4, r0
 8008d7e:	4630      	mov	r0, r6
 8008d80:	f000 f964 	bl	800904c <_sbrk_r>
 8008d84:	3001      	adds	r0, #1
 8008d86:	d1dd      	bne.n	8008d44 <_malloc_r+0x64>
 8008d88:	e7cf      	b.n	8008d2a <_malloc_r+0x4a>
 8008d8a:	bf00      	nop
 8008d8c:	20000b90 	.word	0x20000b90
 8008d90:	20000b94 	.word	0x20000b94

08008d94 <__ssputs_r>:
 8008d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d98:	688e      	ldr	r6, [r1, #8]
 8008d9a:	429e      	cmp	r6, r3
 8008d9c:	4682      	mov	sl, r0
 8008d9e:	460c      	mov	r4, r1
 8008da0:	4690      	mov	r8, r2
 8008da2:	461f      	mov	r7, r3
 8008da4:	d838      	bhi.n	8008e18 <__ssputs_r+0x84>
 8008da6:	898a      	ldrh	r2, [r1, #12]
 8008da8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008dac:	d032      	beq.n	8008e14 <__ssputs_r+0x80>
 8008dae:	6825      	ldr	r5, [r4, #0]
 8008db0:	6909      	ldr	r1, [r1, #16]
 8008db2:	eba5 0901 	sub.w	r9, r5, r1
 8008db6:	6965      	ldr	r5, [r4, #20]
 8008db8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008dbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	444b      	add	r3, r9
 8008dc4:	106d      	asrs	r5, r5, #1
 8008dc6:	429d      	cmp	r5, r3
 8008dc8:	bf38      	it	cc
 8008dca:	461d      	movcc	r5, r3
 8008dcc:	0553      	lsls	r3, r2, #21
 8008dce:	d531      	bpl.n	8008e34 <__ssputs_r+0xa0>
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	f7ff ff85 	bl	8008ce0 <_malloc_r>
 8008dd6:	4606      	mov	r6, r0
 8008dd8:	b950      	cbnz	r0, 8008df0 <__ssputs_r+0x5c>
 8008dda:	230c      	movs	r3, #12
 8008ddc:	f8ca 3000 	str.w	r3, [sl]
 8008de0:	89a3      	ldrh	r3, [r4, #12]
 8008de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008de6:	81a3      	strh	r3, [r4, #12]
 8008de8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008df0:	6921      	ldr	r1, [r4, #16]
 8008df2:	464a      	mov	r2, r9
 8008df4:	f7ff fb88 	bl	8008508 <memcpy>
 8008df8:	89a3      	ldrh	r3, [r4, #12]
 8008dfa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008dfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e02:	81a3      	strh	r3, [r4, #12]
 8008e04:	6126      	str	r6, [r4, #16]
 8008e06:	6165      	str	r5, [r4, #20]
 8008e08:	444e      	add	r6, r9
 8008e0a:	eba5 0509 	sub.w	r5, r5, r9
 8008e0e:	6026      	str	r6, [r4, #0]
 8008e10:	60a5      	str	r5, [r4, #8]
 8008e12:	463e      	mov	r6, r7
 8008e14:	42be      	cmp	r6, r7
 8008e16:	d900      	bls.n	8008e1a <__ssputs_r+0x86>
 8008e18:	463e      	mov	r6, r7
 8008e1a:	4632      	mov	r2, r6
 8008e1c:	6820      	ldr	r0, [r4, #0]
 8008e1e:	4641      	mov	r1, r8
 8008e20:	f000 fa00 	bl	8009224 <memmove>
 8008e24:	68a3      	ldr	r3, [r4, #8]
 8008e26:	6822      	ldr	r2, [r4, #0]
 8008e28:	1b9b      	subs	r3, r3, r6
 8008e2a:	4432      	add	r2, r6
 8008e2c:	60a3      	str	r3, [r4, #8]
 8008e2e:	6022      	str	r2, [r4, #0]
 8008e30:	2000      	movs	r0, #0
 8008e32:	e7db      	b.n	8008dec <__ssputs_r+0x58>
 8008e34:	462a      	mov	r2, r5
 8008e36:	f000 fa1b 	bl	8009270 <_realloc_r>
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	2800      	cmp	r0, #0
 8008e3e:	d1e1      	bne.n	8008e04 <__ssputs_r+0x70>
 8008e40:	6921      	ldr	r1, [r4, #16]
 8008e42:	4650      	mov	r0, sl
 8008e44:	f7ff fefc 	bl	8008c40 <_free_r>
 8008e48:	e7c7      	b.n	8008dda <__ssputs_r+0x46>
	...

08008e4c <_svfiprintf_r>:
 8008e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e50:	4698      	mov	r8, r3
 8008e52:	898b      	ldrh	r3, [r1, #12]
 8008e54:	061b      	lsls	r3, r3, #24
 8008e56:	b09d      	sub	sp, #116	; 0x74
 8008e58:	4607      	mov	r7, r0
 8008e5a:	460d      	mov	r5, r1
 8008e5c:	4614      	mov	r4, r2
 8008e5e:	d50e      	bpl.n	8008e7e <_svfiprintf_r+0x32>
 8008e60:	690b      	ldr	r3, [r1, #16]
 8008e62:	b963      	cbnz	r3, 8008e7e <_svfiprintf_r+0x32>
 8008e64:	2140      	movs	r1, #64	; 0x40
 8008e66:	f7ff ff3b 	bl	8008ce0 <_malloc_r>
 8008e6a:	6028      	str	r0, [r5, #0]
 8008e6c:	6128      	str	r0, [r5, #16]
 8008e6e:	b920      	cbnz	r0, 8008e7a <_svfiprintf_r+0x2e>
 8008e70:	230c      	movs	r3, #12
 8008e72:	603b      	str	r3, [r7, #0]
 8008e74:	f04f 30ff 	mov.w	r0, #4294967295
 8008e78:	e0d1      	b.n	800901e <_svfiprintf_r+0x1d2>
 8008e7a:	2340      	movs	r3, #64	; 0x40
 8008e7c:	616b      	str	r3, [r5, #20]
 8008e7e:	2300      	movs	r3, #0
 8008e80:	9309      	str	r3, [sp, #36]	; 0x24
 8008e82:	2320      	movs	r3, #32
 8008e84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e88:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e8c:	2330      	movs	r3, #48	; 0x30
 8008e8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009038 <_svfiprintf_r+0x1ec>
 8008e92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e96:	f04f 0901 	mov.w	r9, #1
 8008e9a:	4623      	mov	r3, r4
 8008e9c:	469a      	mov	sl, r3
 8008e9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ea2:	b10a      	cbz	r2, 8008ea8 <_svfiprintf_r+0x5c>
 8008ea4:	2a25      	cmp	r2, #37	; 0x25
 8008ea6:	d1f9      	bne.n	8008e9c <_svfiprintf_r+0x50>
 8008ea8:	ebba 0b04 	subs.w	fp, sl, r4
 8008eac:	d00b      	beq.n	8008ec6 <_svfiprintf_r+0x7a>
 8008eae:	465b      	mov	r3, fp
 8008eb0:	4622      	mov	r2, r4
 8008eb2:	4629      	mov	r1, r5
 8008eb4:	4638      	mov	r0, r7
 8008eb6:	f7ff ff6d 	bl	8008d94 <__ssputs_r>
 8008eba:	3001      	adds	r0, #1
 8008ebc:	f000 80aa 	beq.w	8009014 <_svfiprintf_r+0x1c8>
 8008ec0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ec2:	445a      	add	r2, fp
 8008ec4:	9209      	str	r2, [sp, #36]	; 0x24
 8008ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	f000 80a2 	beq.w	8009014 <_svfiprintf_r+0x1c8>
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008eda:	f10a 0a01 	add.w	sl, sl, #1
 8008ede:	9304      	str	r3, [sp, #16]
 8008ee0:	9307      	str	r3, [sp, #28]
 8008ee2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ee6:	931a      	str	r3, [sp, #104]	; 0x68
 8008ee8:	4654      	mov	r4, sl
 8008eea:	2205      	movs	r2, #5
 8008eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ef0:	4851      	ldr	r0, [pc, #324]	; (8009038 <_svfiprintf_r+0x1ec>)
 8008ef2:	f7f7 f97d 	bl	80001f0 <memchr>
 8008ef6:	9a04      	ldr	r2, [sp, #16]
 8008ef8:	b9d8      	cbnz	r0, 8008f32 <_svfiprintf_r+0xe6>
 8008efa:	06d0      	lsls	r0, r2, #27
 8008efc:	bf44      	itt	mi
 8008efe:	2320      	movmi	r3, #32
 8008f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f04:	0711      	lsls	r1, r2, #28
 8008f06:	bf44      	itt	mi
 8008f08:	232b      	movmi	r3, #43	; 0x2b
 8008f0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8008f12:	2b2a      	cmp	r3, #42	; 0x2a
 8008f14:	d015      	beq.n	8008f42 <_svfiprintf_r+0xf6>
 8008f16:	9a07      	ldr	r2, [sp, #28]
 8008f18:	4654      	mov	r4, sl
 8008f1a:	2000      	movs	r0, #0
 8008f1c:	f04f 0c0a 	mov.w	ip, #10
 8008f20:	4621      	mov	r1, r4
 8008f22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f26:	3b30      	subs	r3, #48	; 0x30
 8008f28:	2b09      	cmp	r3, #9
 8008f2a:	d94e      	bls.n	8008fca <_svfiprintf_r+0x17e>
 8008f2c:	b1b0      	cbz	r0, 8008f5c <_svfiprintf_r+0x110>
 8008f2e:	9207      	str	r2, [sp, #28]
 8008f30:	e014      	b.n	8008f5c <_svfiprintf_r+0x110>
 8008f32:	eba0 0308 	sub.w	r3, r0, r8
 8008f36:	fa09 f303 	lsl.w	r3, r9, r3
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	9304      	str	r3, [sp, #16]
 8008f3e:	46a2      	mov	sl, r4
 8008f40:	e7d2      	b.n	8008ee8 <_svfiprintf_r+0x9c>
 8008f42:	9b03      	ldr	r3, [sp, #12]
 8008f44:	1d19      	adds	r1, r3, #4
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	9103      	str	r1, [sp, #12]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	bfbb      	ittet	lt
 8008f4e:	425b      	neglt	r3, r3
 8008f50:	f042 0202 	orrlt.w	r2, r2, #2
 8008f54:	9307      	strge	r3, [sp, #28]
 8008f56:	9307      	strlt	r3, [sp, #28]
 8008f58:	bfb8      	it	lt
 8008f5a:	9204      	strlt	r2, [sp, #16]
 8008f5c:	7823      	ldrb	r3, [r4, #0]
 8008f5e:	2b2e      	cmp	r3, #46	; 0x2e
 8008f60:	d10c      	bne.n	8008f7c <_svfiprintf_r+0x130>
 8008f62:	7863      	ldrb	r3, [r4, #1]
 8008f64:	2b2a      	cmp	r3, #42	; 0x2a
 8008f66:	d135      	bne.n	8008fd4 <_svfiprintf_r+0x188>
 8008f68:	9b03      	ldr	r3, [sp, #12]
 8008f6a:	1d1a      	adds	r2, r3, #4
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	9203      	str	r2, [sp, #12]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	bfb8      	it	lt
 8008f74:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f78:	3402      	adds	r4, #2
 8008f7a:	9305      	str	r3, [sp, #20]
 8008f7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009048 <_svfiprintf_r+0x1fc>
 8008f80:	7821      	ldrb	r1, [r4, #0]
 8008f82:	2203      	movs	r2, #3
 8008f84:	4650      	mov	r0, sl
 8008f86:	f7f7 f933 	bl	80001f0 <memchr>
 8008f8a:	b140      	cbz	r0, 8008f9e <_svfiprintf_r+0x152>
 8008f8c:	2340      	movs	r3, #64	; 0x40
 8008f8e:	eba0 000a 	sub.w	r0, r0, sl
 8008f92:	fa03 f000 	lsl.w	r0, r3, r0
 8008f96:	9b04      	ldr	r3, [sp, #16]
 8008f98:	4303      	orrs	r3, r0
 8008f9a:	3401      	adds	r4, #1
 8008f9c:	9304      	str	r3, [sp, #16]
 8008f9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fa2:	4826      	ldr	r0, [pc, #152]	; (800903c <_svfiprintf_r+0x1f0>)
 8008fa4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fa8:	2206      	movs	r2, #6
 8008faa:	f7f7 f921 	bl	80001f0 <memchr>
 8008fae:	2800      	cmp	r0, #0
 8008fb0:	d038      	beq.n	8009024 <_svfiprintf_r+0x1d8>
 8008fb2:	4b23      	ldr	r3, [pc, #140]	; (8009040 <_svfiprintf_r+0x1f4>)
 8008fb4:	bb1b      	cbnz	r3, 8008ffe <_svfiprintf_r+0x1b2>
 8008fb6:	9b03      	ldr	r3, [sp, #12]
 8008fb8:	3307      	adds	r3, #7
 8008fba:	f023 0307 	bic.w	r3, r3, #7
 8008fbe:	3308      	adds	r3, #8
 8008fc0:	9303      	str	r3, [sp, #12]
 8008fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fc4:	4433      	add	r3, r6
 8008fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc8:	e767      	b.n	8008e9a <_svfiprintf_r+0x4e>
 8008fca:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fce:	460c      	mov	r4, r1
 8008fd0:	2001      	movs	r0, #1
 8008fd2:	e7a5      	b.n	8008f20 <_svfiprintf_r+0xd4>
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	3401      	adds	r4, #1
 8008fd8:	9305      	str	r3, [sp, #20]
 8008fda:	4619      	mov	r1, r3
 8008fdc:	f04f 0c0a 	mov.w	ip, #10
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fe6:	3a30      	subs	r2, #48	; 0x30
 8008fe8:	2a09      	cmp	r2, #9
 8008fea:	d903      	bls.n	8008ff4 <_svfiprintf_r+0x1a8>
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d0c5      	beq.n	8008f7c <_svfiprintf_r+0x130>
 8008ff0:	9105      	str	r1, [sp, #20]
 8008ff2:	e7c3      	b.n	8008f7c <_svfiprintf_r+0x130>
 8008ff4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ff8:	4604      	mov	r4, r0
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e7f0      	b.n	8008fe0 <_svfiprintf_r+0x194>
 8008ffe:	ab03      	add	r3, sp, #12
 8009000:	9300      	str	r3, [sp, #0]
 8009002:	462a      	mov	r2, r5
 8009004:	4b0f      	ldr	r3, [pc, #60]	; (8009044 <_svfiprintf_r+0x1f8>)
 8009006:	a904      	add	r1, sp, #16
 8009008:	4638      	mov	r0, r7
 800900a:	f7fd fcb7 	bl	800697c <_printf_float>
 800900e:	1c42      	adds	r2, r0, #1
 8009010:	4606      	mov	r6, r0
 8009012:	d1d6      	bne.n	8008fc2 <_svfiprintf_r+0x176>
 8009014:	89ab      	ldrh	r3, [r5, #12]
 8009016:	065b      	lsls	r3, r3, #25
 8009018:	f53f af2c 	bmi.w	8008e74 <_svfiprintf_r+0x28>
 800901c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800901e:	b01d      	add	sp, #116	; 0x74
 8009020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009024:	ab03      	add	r3, sp, #12
 8009026:	9300      	str	r3, [sp, #0]
 8009028:	462a      	mov	r2, r5
 800902a:	4b06      	ldr	r3, [pc, #24]	; (8009044 <_svfiprintf_r+0x1f8>)
 800902c:	a904      	add	r1, sp, #16
 800902e:	4638      	mov	r0, r7
 8009030:	f7fd ff48 	bl	8006ec4 <_printf_i>
 8009034:	e7eb      	b.n	800900e <_svfiprintf_r+0x1c2>
 8009036:	bf00      	nop
 8009038:	08009954 	.word	0x08009954
 800903c:	0800995e 	.word	0x0800995e
 8009040:	0800697d 	.word	0x0800697d
 8009044:	08008d95 	.word	0x08008d95
 8009048:	0800995a 	.word	0x0800995a

0800904c <_sbrk_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4d06      	ldr	r5, [pc, #24]	; (8009068 <_sbrk_r+0x1c>)
 8009050:	2300      	movs	r3, #0
 8009052:	4604      	mov	r4, r0
 8009054:	4608      	mov	r0, r1
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	f7f9 f8d0 	bl	80021fc <_sbrk>
 800905c:	1c43      	adds	r3, r0, #1
 800905e:	d102      	bne.n	8009066 <_sbrk_r+0x1a>
 8009060:	682b      	ldr	r3, [r5, #0]
 8009062:	b103      	cbz	r3, 8009066 <_sbrk_r+0x1a>
 8009064:	6023      	str	r3, [r4, #0]
 8009066:	bd38      	pop	{r3, r4, r5, pc}
 8009068:	20017634 	.word	0x20017634

0800906c <__sread>:
 800906c:	b510      	push	{r4, lr}
 800906e:	460c      	mov	r4, r1
 8009070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009074:	f000 fa7c 	bl	8009570 <_read_r>
 8009078:	2800      	cmp	r0, #0
 800907a:	bfab      	itete	ge
 800907c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800907e:	89a3      	ldrhlt	r3, [r4, #12]
 8009080:	181b      	addge	r3, r3, r0
 8009082:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009086:	bfac      	ite	ge
 8009088:	6563      	strge	r3, [r4, #84]	; 0x54
 800908a:	81a3      	strhlt	r3, [r4, #12]
 800908c:	bd10      	pop	{r4, pc}

0800908e <__swrite>:
 800908e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009092:	461f      	mov	r7, r3
 8009094:	898b      	ldrh	r3, [r1, #12]
 8009096:	05db      	lsls	r3, r3, #23
 8009098:	4605      	mov	r5, r0
 800909a:	460c      	mov	r4, r1
 800909c:	4616      	mov	r6, r2
 800909e:	d505      	bpl.n	80090ac <__swrite+0x1e>
 80090a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a4:	2302      	movs	r3, #2
 80090a6:	2200      	movs	r2, #0
 80090a8:	f000 f898 	bl	80091dc <_lseek_r>
 80090ac:	89a3      	ldrh	r3, [r4, #12]
 80090ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80090b6:	81a3      	strh	r3, [r4, #12]
 80090b8:	4632      	mov	r2, r6
 80090ba:	463b      	mov	r3, r7
 80090bc:	4628      	mov	r0, r5
 80090be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090c2:	f000 b817 	b.w	80090f4 <_write_r>

080090c6 <__sseek>:
 80090c6:	b510      	push	{r4, lr}
 80090c8:	460c      	mov	r4, r1
 80090ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ce:	f000 f885 	bl	80091dc <_lseek_r>
 80090d2:	1c43      	adds	r3, r0, #1
 80090d4:	89a3      	ldrh	r3, [r4, #12]
 80090d6:	bf15      	itete	ne
 80090d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80090da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80090de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80090e2:	81a3      	strheq	r3, [r4, #12]
 80090e4:	bf18      	it	ne
 80090e6:	81a3      	strhne	r3, [r4, #12]
 80090e8:	bd10      	pop	{r4, pc}

080090ea <__sclose>:
 80090ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ee:	f000 b831 	b.w	8009154 <_close_r>
	...

080090f4 <_write_r>:
 80090f4:	b538      	push	{r3, r4, r5, lr}
 80090f6:	4d07      	ldr	r5, [pc, #28]	; (8009114 <_write_r+0x20>)
 80090f8:	4604      	mov	r4, r0
 80090fa:	4608      	mov	r0, r1
 80090fc:	4611      	mov	r1, r2
 80090fe:	2200      	movs	r2, #0
 8009100:	602a      	str	r2, [r5, #0]
 8009102:	461a      	mov	r2, r3
 8009104:	f7f8 faae 	bl	8001664 <_write>
 8009108:	1c43      	adds	r3, r0, #1
 800910a:	d102      	bne.n	8009112 <_write_r+0x1e>
 800910c:	682b      	ldr	r3, [r5, #0]
 800910e:	b103      	cbz	r3, 8009112 <_write_r+0x1e>
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	bd38      	pop	{r3, r4, r5, pc}
 8009114:	20017634 	.word	0x20017634

08009118 <__assert_func>:
 8009118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800911a:	4614      	mov	r4, r2
 800911c:	461a      	mov	r2, r3
 800911e:	4b09      	ldr	r3, [pc, #36]	; (8009144 <__assert_func+0x2c>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4605      	mov	r5, r0
 8009124:	68d8      	ldr	r0, [r3, #12]
 8009126:	b14c      	cbz	r4, 800913c <__assert_func+0x24>
 8009128:	4b07      	ldr	r3, [pc, #28]	; (8009148 <__assert_func+0x30>)
 800912a:	9100      	str	r1, [sp, #0]
 800912c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009130:	4906      	ldr	r1, [pc, #24]	; (800914c <__assert_func+0x34>)
 8009132:	462b      	mov	r3, r5
 8009134:	f000 f81e 	bl	8009174 <fiprintf>
 8009138:	f000 fa39 	bl	80095ae <abort>
 800913c:	4b04      	ldr	r3, [pc, #16]	; (8009150 <__assert_func+0x38>)
 800913e:	461c      	mov	r4, r3
 8009140:	e7f3      	b.n	800912a <__assert_func+0x12>
 8009142:	bf00      	nop
 8009144:	20000038 	.word	0x20000038
 8009148:	08009965 	.word	0x08009965
 800914c:	08009972 	.word	0x08009972
 8009150:	080099a0 	.word	0x080099a0

08009154 <_close_r>:
 8009154:	b538      	push	{r3, r4, r5, lr}
 8009156:	4d06      	ldr	r5, [pc, #24]	; (8009170 <_close_r+0x1c>)
 8009158:	2300      	movs	r3, #0
 800915a:	4604      	mov	r4, r0
 800915c:	4608      	mov	r0, r1
 800915e:	602b      	str	r3, [r5, #0]
 8009160:	f7f9 f817 	bl	8002192 <_close>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	d102      	bne.n	800916e <_close_r+0x1a>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	b103      	cbz	r3, 800916e <_close_r+0x1a>
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	20017634 	.word	0x20017634

08009174 <fiprintf>:
 8009174:	b40e      	push	{r1, r2, r3}
 8009176:	b503      	push	{r0, r1, lr}
 8009178:	4601      	mov	r1, r0
 800917a:	ab03      	add	r3, sp, #12
 800917c:	4805      	ldr	r0, [pc, #20]	; (8009194 <fiprintf+0x20>)
 800917e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009182:	6800      	ldr	r0, [r0, #0]
 8009184:	9301      	str	r3, [sp, #4]
 8009186:	f000 f8c3 	bl	8009310 <_vfiprintf_r>
 800918a:	b002      	add	sp, #8
 800918c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009190:	b003      	add	sp, #12
 8009192:	4770      	bx	lr
 8009194:	20000038 	.word	0x20000038

08009198 <_fstat_r>:
 8009198:	b538      	push	{r3, r4, r5, lr}
 800919a:	4d07      	ldr	r5, [pc, #28]	; (80091b8 <_fstat_r+0x20>)
 800919c:	2300      	movs	r3, #0
 800919e:	4604      	mov	r4, r0
 80091a0:	4608      	mov	r0, r1
 80091a2:	4611      	mov	r1, r2
 80091a4:	602b      	str	r3, [r5, #0]
 80091a6:	f7f9 f800 	bl	80021aa <_fstat>
 80091aa:	1c43      	adds	r3, r0, #1
 80091ac:	d102      	bne.n	80091b4 <_fstat_r+0x1c>
 80091ae:	682b      	ldr	r3, [r5, #0]
 80091b0:	b103      	cbz	r3, 80091b4 <_fstat_r+0x1c>
 80091b2:	6023      	str	r3, [r4, #0]
 80091b4:	bd38      	pop	{r3, r4, r5, pc}
 80091b6:	bf00      	nop
 80091b8:	20017634 	.word	0x20017634

080091bc <_isatty_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4d06      	ldr	r5, [pc, #24]	; (80091d8 <_isatty_r+0x1c>)
 80091c0:	2300      	movs	r3, #0
 80091c2:	4604      	mov	r4, r0
 80091c4:	4608      	mov	r0, r1
 80091c6:	602b      	str	r3, [r5, #0]
 80091c8:	f7f8 ffff 	bl	80021ca <_isatty>
 80091cc:	1c43      	adds	r3, r0, #1
 80091ce:	d102      	bne.n	80091d6 <_isatty_r+0x1a>
 80091d0:	682b      	ldr	r3, [r5, #0]
 80091d2:	b103      	cbz	r3, 80091d6 <_isatty_r+0x1a>
 80091d4:	6023      	str	r3, [r4, #0]
 80091d6:	bd38      	pop	{r3, r4, r5, pc}
 80091d8:	20017634 	.word	0x20017634

080091dc <_lseek_r>:
 80091dc:	b538      	push	{r3, r4, r5, lr}
 80091de:	4d07      	ldr	r5, [pc, #28]	; (80091fc <_lseek_r+0x20>)
 80091e0:	4604      	mov	r4, r0
 80091e2:	4608      	mov	r0, r1
 80091e4:	4611      	mov	r1, r2
 80091e6:	2200      	movs	r2, #0
 80091e8:	602a      	str	r2, [r5, #0]
 80091ea:	461a      	mov	r2, r3
 80091ec:	f7f8 fff8 	bl	80021e0 <_lseek>
 80091f0:	1c43      	adds	r3, r0, #1
 80091f2:	d102      	bne.n	80091fa <_lseek_r+0x1e>
 80091f4:	682b      	ldr	r3, [r5, #0]
 80091f6:	b103      	cbz	r3, 80091fa <_lseek_r+0x1e>
 80091f8:	6023      	str	r3, [r4, #0]
 80091fa:	bd38      	pop	{r3, r4, r5, pc}
 80091fc:	20017634 	.word	0x20017634

08009200 <__ascii_mbtowc>:
 8009200:	b082      	sub	sp, #8
 8009202:	b901      	cbnz	r1, 8009206 <__ascii_mbtowc+0x6>
 8009204:	a901      	add	r1, sp, #4
 8009206:	b142      	cbz	r2, 800921a <__ascii_mbtowc+0x1a>
 8009208:	b14b      	cbz	r3, 800921e <__ascii_mbtowc+0x1e>
 800920a:	7813      	ldrb	r3, [r2, #0]
 800920c:	600b      	str	r3, [r1, #0]
 800920e:	7812      	ldrb	r2, [r2, #0]
 8009210:	1e10      	subs	r0, r2, #0
 8009212:	bf18      	it	ne
 8009214:	2001      	movne	r0, #1
 8009216:	b002      	add	sp, #8
 8009218:	4770      	bx	lr
 800921a:	4610      	mov	r0, r2
 800921c:	e7fb      	b.n	8009216 <__ascii_mbtowc+0x16>
 800921e:	f06f 0001 	mvn.w	r0, #1
 8009222:	e7f8      	b.n	8009216 <__ascii_mbtowc+0x16>

08009224 <memmove>:
 8009224:	4288      	cmp	r0, r1
 8009226:	b510      	push	{r4, lr}
 8009228:	eb01 0402 	add.w	r4, r1, r2
 800922c:	d902      	bls.n	8009234 <memmove+0x10>
 800922e:	4284      	cmp	r4, r0
 8009230:	4623      	mov	r3, r4
 8009232:	d807      	bhi.n	8009244 <memmove+0x20>
 8009234:	1e43      	subs	r3, r0, #1
 8009236:	42a1      	cmp	r1, r4
 8009238:	d008      	beq.n	800924c <memmove+0x28>
 800923a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800923e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009242:	e7f8      	b.n	8009236 <memmove+0x12>
 8009244:	4402      	add	r2, r0
 8009246:	4601      	mov	r1, r0
 8009248:	428a      	cmp	r2, r1
 800924a:	d100      	bne.n	800924e <memmove+0x2a>
 800924c:	bd10      	pop	{r4, pc}
 800924e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009256:	e7f7      	b.n	8009248 <memmove+0x24>

08009258 <__malloc_lock>:
 8009258:	4801      	ldr	r0, [pc, #4]	; (8009260 <__malloc_lock+0x8>)
 800925a:	f7ff b8e6 	b.w	800842a <__retarget_lock_acquire_recursive>
 800925e:	bf00      	nop
 8009260:	2001762c 	.word	0x2001762c

08009264 <__malloc_unlock>:
 8009264:	4801      	ldr	r0, [pc, #4]	; (800926c <__malloc_unlock+0x8>)
 8009266:	f7ff b8e1 	b.w	800842c <__retarget_lock_release_recursive>
 800926a:	bf00      	nop
 800926c:	2001762c 	.word	0x2001762c

08009270 <_realloc_r>:
 8009270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009272:	4607      	mov	r7, r0
 8009274:	4614      	mov	r4, r2
 8009276:	460e      	mov	r6, r1
 8009278:	b921      	cbnz	r1, 8009284 <_realloc_r+0x14>
 800927a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800927e:	4611      	mov	r1, r2
 8009280:	f7ff bd2e 	b.w	8008ce0 <_malloc_r>
 8009284:	b922      	cbnz	r2, 8009290 <_realloc_r+0x20>
 8009286:	f7ff fcdb 	bl	8008c40 <_free_r>
 800928a:	4625      	mov	r5, r4
 800928c:	4628      	mov	r0, r5
 800928e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009290:	f000 f994 	bl	80095bc <_malloc_usable_size_r>
 8009294:	42a0      	cmp	r0, r4
 8009296:	d20f      	bcs.n	80092b8 <_realloc_r+0x48>
 8009298:	4621      	mov	r1, r4
 800929a:	4638      	mov	r0, r7
 800929c:	f7ff fd20 	bl	8008ce0 <_malloc_r>
 80092a0:	4605      	mov	r5, r0
 80092a2:	2800      	cmp	r0, #0
 80092a4:	d0f2      	beq.n	800928c <_realloc_r+0x1c>
 80092a6:	4631      	mov	r1, r6
 80092a8:	4622      	mov	r2, r4
 80092aa:	f7ff f92d 	bl	8008508 <memcpy>
 80092ae:	4631      	mov	r1, r6
 80092b0:	4638      	mov	r0, r7
 80092b2:	f7ff fcc5 	bl	8008c40 <_free_r>
 80092b6:	e7e9      	b.n	800928c <_realloc_r+0x1c>
 80092b8:	4635      	mov	r5, r6
 80092ba:	e7e7      	b.n	800928c <_realloc_r+0x1c>

080092bc <__sfputc_r>:
 80092bc:	6893      	ldr	r3, [r2, #8]
 80092be:	3b01      	subs	r3, #1
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	b410      	push	{r4}
 80092c4:	6093      	str	r3, [r2, #8]
 80092c6:	da08      	bge.n	80092da <__sfputc_r+0x1e>
 80092c8:	6994      	ldr	r4, [r2, #24]
 80092ca:	42a3      	cmp	r3, r4
 80092cc:	db01      	blt.n	80092d2 <__sfputc_r+0x16>
 80092ce:	290a      	cmp	r1, #10
 80092d0:	d103      	bne.n	80092da <__sfputc_r+0x1e>
 80092d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092d6:	f7fd bfb1 	b.w	800723c <__swbuf_r>
 80092da:	6813      	ldr	r3, [r2, #0]
 80092dc:	1c58      	adds	r0, r3, #1
 80092de:	6010      	str	r0, [r2, #0]
 80092e0:	7019      	strb	r1, [r3, #0]
 80092e2:	4608      	mov	r0, r1
 80092e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092e8:	4770      	bx	lr

080092ea <__sfputs_r>:
 80092ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ec:	4606      	mov	r6, r0
 80092ee:	460f      	mov	r7, r1
 80092f0:	4614      	mov	r4, r2
 80092f2:	18d5      	adds	r5, r2, r3
 80092f4:	42ac      	cmp	r4, r5
 80092f6:	d101      	bne.n	80092fc <__sfputs_r+0x12>
 80092f8:	2000      	movs	r0, #0
 80092fa:	e007      	b.n	800930c <__sfputs_r+0x22>
 80092fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009300:	463a      	mov	r2, r7
 8009302:	4630      	mov	r0, r6
 8009304:	f7ff ffda 	bl	80092bc <__sfputc_r>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d1f3      	bne.n	80092f4 <__sfputs_r+0xa>
 800930c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009310 <_vfiprintf_r>:
 8009310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009314:	460d      	mov	r5, r1
 8009316:	b09d      	sub	sp, #116	; 0x74
 8009318:	4614      	mov	r4, r2
 800931a:	4698      	mov	r8, r3
 800931c:	4606      	mov	r6, r0
 800931e:	b118      	cbz	r0, 8009328 <_vfiprintf_r+0x18>
 8009320:	6983      	ldr	r3, [r0, #24]
 8009322:	b90b      	cbnz	r3, 8009328 <_vfiprintf_r+0x18>
 8009324:	f7fe ffde 	bl	80082e4 <__sinit>
 8009328:	4b89      	ldr	r3, [pc, #548]	; (8009550 <_vfiprintf_r+0x240>)
 800932a:	429d      	cmp	r5, r3
 800932c:	d11b      	bne.n	8009366 <_vfiprintf_r+0x56>
 800932e:	6875      	ldr	r5, [r6, #4]
 8009330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009332:	07d9      	lsls	r1, r3, #31
 8009334:	d405      	bmi.n	8009342 <_vfiprintf_r+0x32>
 8009336:	89ab      	ldrh	r3, [r5, #12]
 8009338:	059a      	lsls	r2, r3, #22
 800933a:	d402      	bmi.n	8009342 <_vfiprintf_r+0x32>
 800933c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800933e:	f7ff f874 	bl	800842a <__retarget_lock_acquire_recursive>
 8009342:	89ab      	ldrh	r3, [r5, #12]
 8009344:	071b      	lsls	r3, r3, #28
 8009346:	d501      	bpl.n	800934c <_vfiprintf_r+0x3c>
 8009348:	692b      	ldr	r3, [r5, #16]
 800934a:	b9eb      	cbnz	r3, 8009388 <_vfiprintf_r+0x78>
 800934c:	4629      	mov	r1, r5
 800934e:	4630      	mov	r0, r6
 8009350:	f7fd ffc6 	bl	80072e0 <__swsetup_r>
 8009354:	b1c0      	cbz	r0, 8009388 <_vfiprintf_r+0x78>
 8009356:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009358:	07dc      	lsls	r4, r3, #31
 800935a:	d50e      	bpl.n	800937a <_vfiprintf_r+0x6a>
 800935c:	f04f 30ff 	mov.w	r0, #4294967295
 8009360:	b01d      	add	sp, #116	; 0x74
 8009362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009366:	4b7b      	ldr	r3, [pc, #492]	; (8009554 <_vfiprintf_r+0x244>)
 8009368:	429d      	cmp	r5, r3
 800936a:	d101      	bne.n	8009370 <_vfiprintf_r+0x60>
 800936c:	68b5      	ldr	r5, [r6, #8]
 800936e:	e7df      	b.n	8009330 <_vfiprintf_r+0x20>
 8009370:	4b79      	ldr	r3, [pc, #484]	; (8009558 <_vfiprintf_r+0x248>)
 8009372:	429d      	cmp	r5, r3
 8009374:	bf08      	it	eq
 8009376:	68f5      	ldreq	r5, [r6, #12]
 8009378:	e7da      	b.n	8009330 <_vfiprintf_r+0x20>
 800937a:	89ab      	ldrh	r3, [r5, #12]
 800937c:	0598      	lsls	r0, r3, #22
 800937e:	d4ed      	bmi.n	800935c <_vfiprintf_r+0x4c>
 8009380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009382:	f7ff f853 	bl	800842c <__retarget_lock_release_recursive>
 8009386:	e7e9      	b.n	800935c <_vfiprintf_r+0x4c>
 8009388:	2300      	movs	r3, #0
 800938a:	9309      	str	r3, [sp, #36]	; 0x24
 800938c:	2320      	movs	r3, #32
 800938e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009392:	f8cd 800c 	str.w	r8, [sp, #12]
 8009396:	2330      	movs	r3, #48	; 0x30
 8009398:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800955c <_vfiprintf_r+0x24c>
 800939c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093a0:	f04f 0901 	mov.w	r9, #1
 80093a4:	4623      	mov	r3, r4
 80093a6:	469a      	mov	sl, r3
 80093a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093ac:	b10a      	cbz	r2, 80093b2 <_vfiprintf_r+0xa2>
 80093ae:	2a25      	cmp	r2, #37	; 0x25
 80093b0:	d1f9      	bne.n	80093a6 <_vfiprintf_r+0x96>
 80093b2:	ebba 0b04 	subs.w	fp, sl, r4
 80093b6:	d00b      	beq.n	80093d0 <_vfiprintf_r+0xc0>
 80093b8:	465b      	mov	r3, fp
 80093ba:	4622      	mov	r2, r4
 80093bc:	4629      	mov	r1, r5
 80093be:	4630      	mov	r0, r6
 80093c0:	f7ff ff93 	bl	80092ea <__sfputs_r>
 80093c4:	3001      	adds	r0, #1
 80093c6:	f000 80aa 	beq.w	800951e <_vfiprintf_r+0x20e>
 80093ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093cc:	445a      	add	r2, fp
 80093ce:	9209      	str	r2, [sp, #36]	; 0x24
 80093d0:	f89a 3000 	ldrb.w	r3, [sl]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f000 80a2 	beq.w	800951e <_vfiprintf_r+0x20e>
 80093da:	2300      	movs	r3, #0
 80093dc:	f04f 32ff 	mov.w	r2, #4294967295
 80093e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093e4:	f10a 0a01 	add.w	sl, sl, #1
 80093e8:	9304      	str	r3, [sp, #16]
 80093ea:	9307      	str	r3, [sp, #28]
 80093ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093f0:	931a      	str	r3, [sp, #104]	; 0x68
 80093f2:	4654      	mov	r4, sl
 80093f4:	2205      	movs	r2, #5
 80093f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093fa:	4858      	ldr	r0, [pc, #352]	; (800955c <_vfiprintf_r+0x24c>)
 80093fc:	f7f6 fef8 	bl	80001f0 <memchr>
 8009400:	9a04      	ldr	r2, [sp, #16]
 8009402:	b9d8      	cbnz	r0, 800943c <_vfiprintf_r+0x12c>
 8009404:	06d1      	lsls	r1, r2, #27
 8009406:	bf44      	itt	mi
 8009408:	2320      	movmi	r3, #32
 800940a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800940e:	0713      	lsls	r3, r2, #28
 8009410:	bf44      	itt	mi
 8009412:	232b      	movmi	r3, #43	; 0x2b
 8009414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009418:	f89a 3000 	ldrb.w	r3, [sl]
 800941c:	2b2a      	cmp	r3, #42	; 0x2a
 800941e:	d015      	beq.n	800944c <_vfiprintf_r+0x13c>
 8009420:	9a07      	ldr	r2, [sp, #28]
 8009422:	4654      	mov	r4, sl
 8009424:	2000      	movs	r0, #0
 8009426:	f04f 0c0a 	mov.w	ip, #10
 800942a:	4621      	mov	r1, r4
 800942c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009430:	3b30      	subs	r3, #48	; 0x30
 8009432:	2b09      	cmp	r3, #9
 8009434:	d94e      	bls.n	80094d4 <_vfiprintf_r+0x1c4>
 8009436:	b1b0      	cbz	r0, 8009466 <_vfiprintf_r+0x156>
 8009438:	9207      	str	r2, [sp, #28]
 800943a:	e014      	b.n	8009466 <_vfiprintf_r+0x156>
 800943c:	eba0 0308 	sub.w	r3, r0, r8
 8009440:	fa09 f303 	lsl.w	r3, r9, r3
 8009444:	4313      	orrs	r3, r2
 8009446:	9304      	str	r3, [sp, #16]
 8009448:	46a2      	mov	sl, r4
 800944a:	e7d2      	b.n	80093f2 <_vfiprintf_r+0xe2>
 800944c:	9b03      	ldr	r3, [sp, #12]
 800944e:	1d19      	adds	r1, r3, #4
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	9103      	str	r1, [sp, #12]
 8009454:	2b00      	cmp	r3, #0
 8009456:	bfbb      	ittet	lt
 8009458:	425b      	neglt	r3, r3
 800945a:	f042 0202 	orrlt.w	r2, r2, #2
 800945e:	9307      	strge	r3, [sp, #28]
 8009460:	9307      	strlt	r3, [sp, #28]
 8009462:	bfb8      	it	lt
 8009464:	9204      	strlt	r2, [sp, #16]
 8009466:	7823      	ldrb	r3, [r4, #0]
 8009468:	2b2e      	cmp	r3, #46	; 0x2e
 800946a:	d10c      	bne.n	8009486 <_vfiprintf_r+0x176>
 800946c:	7863      	ldrb	r3, [r4, #1]
 800946e:	2b2a      	cmp	r3, #42	; 0x2a
 8009470:	d135      	bne.n	80094de <_vfiprintf_r+0x1ce>
 8009472:	9b03      	ldr	r3, [sp, #12]
 8009474:	1d1a      	adds	r2, r3, #4
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	9203      	str	r2, [sp, #12]
 800947a:	2b00      	cmp	r3, #0
 800947c:	bfb8      	it	lt
 800947e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009482:	3402      	adds	r4, #2
 8009484:	9305      	str	r3, [sp, #20]
 8009486:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800956c <_vfiprintf_r+0x25c>
 800948a:	7821      	ldrb	r1, [r4, #0]
 800948c:	2203      	movs	r2, #3
 800948e:	4650      	mov	r0, sl
 8009490:	f7f6 feae 	bl	80001f0 <memchr>
 8009494:	b140      	cbz	r0, 80094a8 <_vfiprintf_r+0x198>
 8009496:	2340      	movs	r3, #64	; 0x40
 8009498:	eba0 000a 	sub.w	r0, r0, sl
 800949c:	fa03 f000 	lsl.w	r0, r3, r0
 80094a0:	9b04      	ldr	r3, [sp, #16]
 80094a2:	4303      	orrs	r3, r0
 80094a4:	3401      	adds	r4, #1
 80094a6:	9304      	str	r3, [sp, #16]
 80094a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ac:	482c      	ldr	r0, [pc, #176]	; (8009560 <_vfiprintf_r+0x250>)
 80094ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094b2:	2206      	movs	r2, #6
 80094b4:	f7f6 fe9c 	bl	80001f0 <memchr>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	d03f      	beq.n	800953c <_vfiprintf_r+0x22c>
 80094bc:	4b29      	ldr	r3, [pc, #164]	; (8009564 <_vfiprintf_r+0x254>)
 80094be:	bb1b      	cbnz	r3, 8009508 <_vfiprintf_r+0x1f8>
 80094c0:	9b03      	ldr	r3, [sp, #12]
 80094c2:	3307      	adds	r3, #7
 80094c4:	f023 0307 	bic.w	r3, r3, #7
 80094c8:	3308      	adds	r3, #8
 80094ca:	9303      	str	r3, [sp, #12]
 80094cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ce:	443b      	add	r3, r7
 80094d0:	9309      	str	r3, [sp, #36]	; 0x24
 80094d2:	e767      	b.n	80093a4 <_vfiprintf_r+0x94>
 80094d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80094d8:	460c      	mov	r4, r1
 80094da:	2001      	movs	r0, #1
 80094dc:	e7a5      	b.n	800942a <_vfiprintf_r+0x11a>
 80094de:	2300      	movs	r3, #0
 80094e0:	3401      	adds	r4, #1
 80094e2:	9305      	str	r3, [sp, #20]
 80094e4:	4619      	mov	r1, r3
 80094e6:	f04f 0c0a 	mov.w	ip, #10
 80094ea:	4620      	mov	r0, r4
 80094ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094f0:	3a30      	subs	r2, #48	; 0x30
 80094f2:	2a09      	cmp	r2, #9
 80094f4:	d903      	bls.n	80094fe <_vfiprintf_r+0x1ee>
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d0c5      	beq.n	8009486 <_vfiprintf_r+0x176>
 80094fa:	9105      	str	r1, [sp, #20]
 80094fc:	e7c3      	b.n	8009486 <_vfiprintf_r+0x176>
 80094fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8009502:	4604      	mov	r4, r0
 8009504:	2301      	movs	r3, #1
 8009506:	e7f0      	b.n	80094ea <_vfiprintf_r+0x1da>
 8009508:	ab03      	add	r3, sp, #12
 800950a:	9300      	str	r3, [sp, #0]
 800950c:	462a      	mov	r2, r5
 800950e:	4b16      	ldr	r3, [pc, #88]	; (8009568 <_vfiprintf_r+0x258>)
 8009510:	a904      	add	r1, sp, #16
 8009512:	4630      	mov	r0, r6
 8009514:	f7fd fa32 	bl	800697c <_printf_float>
 8009518:	4607      	mov	r7, r0
 800951a:	1c78      	adds	r0, r7, #1
 800951c:	d1d6      	bne.n	80094cc <_vfiprintf_r+0x1bc>
 800951e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009520:	07d9      	lsls	r1, r3, #31
 8009522:	d405      	bmi.n	8009530 <_vfiprintf_r+0x220>
 8009524:	89ab      	ldrh	r3, [r5, #12]
 8009526:	059a      	lsls	r2, r3, #22
 8009528:	d402      	bmi.n	8009530 <_vfiprintf_r+0x220>
 800952a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800952c:	f7fe ff7e 	bl	800842c <__retarget_lock_release_recursive>
 8009530:	89ab      	ldrh	r3, [r5, #12]
 8009532:	065b      	lsls	r3, r3, #25
 8009534:	f53f af12 	bmi.w	800935c <_vfiprintf_r+0x4c>
 8009538:	9809      	ldr	r0, [sp, #36]	; 0x24
 800953a:	e711      	b.n	8009360 <_vfiprintf_r+0x50>
 800953c:	ab03      	add	r3, sp, #12
 800953e:	9300      	str	r3, [sp, #0]
 8009540:	462a      	mov	r2, r5
 8009542:	4b09      	ldr	r3, [pc, #36]	; (8009568 <_vfiprintf_r+0x258>)
 8009544:	a904      	add	r1, sp, #16
 8009546:	4630      	mov	r0, r6
 8009548:	f7fd fcbc 	bl	8006ec4 <_printf_i>
 800954c:	e7e4      	b.n	8009518 <_vfiprintf_r+0x208>
 800954e:	bf00      	nop
 8009550:	080097b4 	.word	0x080097b4
 8009554:	080097d4 	.word	0x080097d4
 8009558:	08009794 	.word	0x08009794
 800955c:	08009954 	.word	0x08009954
 8009560:	0800995e 	.word	0x0800995e
 8009564:	0800697d 	.word	0x0800697d
 8009568:	080092eb 	.word	0x080092eb
 800956c:	0800995a 	.word	0x0800995a

08009570 <_read_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	4d07      	ldr	r5, [pc, #28]	; (8009590 <_read_r+0x20>)
 8009574:	4604      	mov	r4, r0
 8009576:	4608      	mov	r0, r1
 8009578:	4611      	mov	r1, r2
 800957a:	2200      	movs	r2, #0
 800957c:	602a      	str	r2, [r5, #0]
 800957e:	461a      	mov	r2, r3
 8009580:	f7f8 fdea 	bl	8002158 <_read>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	d102      	bne.n	800958e <_read_r+0x1e>
 8009588:	682b      	ldr	r3, [r5, #0]
 800958a:	b103      	cbz	r3, 800958e <_read_r+0x1e>
 800958c:	6023      	str	r3, [r4, #0]
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	20017634 	.word	0x20017634

08009594 <__ascii_wctomb>:
 8009594:	b149      	cbz	r1, 80095aa <__ascii_wctomb+0x16>
 8009596:	2aff      	cmp	r2, #255	; 0xff
 8009598:	bf85      	ittet	hi
 800959a:	238a      	movhi	r3, #138	; 0x8a
 800959c:	6003      	strhi	r3, [r0, #0]
 800959e:	700a      	strbls	r2, [r1, #0]
 80095a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80095a4:	bf98      	it	ls
 80095a6:	2001      	movls	r0, #1
 80095a8:	4770      	bx	lr
 80095aa:	4608      	mov	r0, r1
 80095ac:	4770      	bx	lr

080095ae <abort>:
 80095ae:	b508      	push	{r3, lr}
 80095b0:	2006      	movs	r0, #6
 80095b2:	f000 f833 	bl	800961c <raise>
 80095b6:	2001      	movs	r0, #1
 80095b8:	f7f8 fdc4 	bl	8002144 <_exit>

080095bc <_malloc_usable_size_r>:
 80095bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095c0:	1f18      	subs	r0, r3, #4
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	bfbc      	itt	lt
 80095c6:	580b      	ldrlt	r3, [r1, r0]
 80095c8:	18c0      	addlt	r0, r0, r3
 80095ca:	4770      	bx	lr

080095cc <_raise_r>:
 80095cc:	291f      	cmp	r1, #31
 80095ce:	b538      	push	{r3, r4, r5, lr}
 80095d0:	4604      	mov	r4, r0
 80095d2:	460d      	mov	r5, r1
 80095d4:	d904      	bls.n	80095e0 <_raise_r+0x14>
 80095d6:	2316      	movs	r3, #22
 80095d8:	6003      	str	r3, [r0, #0]
 80095da:	f04f 30ff 	mov.w	r0, #4294967295
 80095de:	bd38      	pop	{r3, r4, r5, pc}
 80095e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80095e2:	b112      	cbz	r2, 80095ea <_raise_r+0x1e>
 80095e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095e8:	b94b      	cbnz	r3, 80095fe <_raise_r+0x32>
 80095ea:	4620      	mov	r0, r4
 80095ec:	f000 f830 	bl	8009650 <_getpid_r>
 80095f0:	462a      	mov	r2, r5
 80095f2:	4601      	mov	r1, r0
 80095f4:	4620      	mov	r0, r4
 80095f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095fa:	f000 b817 	b.w	800962c <_kill_r>
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d00a      	beq.n	8009618 <_raise_r+0x4c>
 8009602:	1c59      	adds	r1, r3, #1
 8009604:	d103      	bne.n	800960e <_raise_r+0x42>
 8009606:	2316      	movs	r3, #22
 8009608:	6003      	str	r3, [r0, #0]
 800960a:	2001      	movs	r0, #1
 800960c:	e7e7      	b.n	80095de <_raise_r+0x12>
 800960e:	2400      	movs	r4, #0
 8009610:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009614:	4628      	mov	r0, r5
 8009616:	4798      	blx	r3
 8009618:	2000      	movs	r0, #0
 800961a:	e7e0      	b.n	80095de <_raise_r+0x12>

0800961c <raise>:
 800961c:	4b02      	ldr	r3, [pc, #8]	; (8009628 <raise+0xc>)
 800961e:	4601      	mov	r1, r0
 8009620:	6818      	ldr	r0, [r3, #0]
 8009622:	f7ff bfd3 	b.w	80095cc <_raise_r>
 8009626:	bf00      	nop
 8009628:	20000038 	.word	0x20000038

0800962c <_kill_r>:
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	4d07      	ldr	r5, [pc, #28]	; (800964c <_kill_r+0x20>)
 8009630:	2300      	movs	r3, #0
 8009632:	4604      	mov	r4, r0
 8009634:	4608      	mov	r0, r1
 8009636:	4611      	mov	r1, r2
 8009638:	602b      	str	r3, [r5, #0]
 800963a:	f7f8 fd73 	bl	8002124 <_kill>
 800963e:	1c43      	adds	r3, r0, #1
 8009640:	d102      	bne.n	8009648 <_kill_r+0x1c>
 8009642:	682b      	ldr	r3, [r5, #0]
 8009644:	b103      	cbz	r3, 8009648 <_kill_r+0x1c>
 8009646:	6023      	str	r3, [r4, #0]
 8009648:	bd38      	pop	{r3, r4, r5, pc}
 800964a:	bf00      	nop
 800964c:	20017634 	.word	0x20017634

08009650 <_getpid_r>:
 8009650:	f7f8 bd60 	b.w	8002114 <_getpid>

08009654 <_init>:
 8009654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009656:	bf00      	nop
 8009658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800965a:	bc08      	pop	{r3}
 800965c:	469e      	mov	lr, r3
 800965e:	4770      	bx	lr

08009660 <_fini>:
 8009660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009662:	bf00      	nop
 8009664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009666:	bc08      	pop	{r3}
 8009668:	469e      	mov	lr, r3
 800966a:	4770      	bx	lr
