#ifndef __SOC_OCBC_BASEADDR_INTERFACE_H__
#define __SOC_OCBC_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_OCBC_BOOTROM_OR_NANDC_BASE_ADDR (0xBFFF0000)
#define SOC_OCBC_BOOTROM_BASE_ADDR (0xBFFE0000)
#define SOC_OCBC_DMSS_CFG_BASE_ADDR (0xBFFC0000)
#define SOC_OCBC_NANDC_CFG_BASE_ADDR (0xBFFA0000)
#define SOC_OCBC_NANDC_BASE_ADDR (0xBFF80000)
#define SOC_OCBC_LPMCU_RAM_BASE_ADDR (0xBFF60000)
#define SOC_OCBC_LP_RAM_BASE_ADDR (0xBFF50000)
#define SOC_OCBC_LP_CONFIG_BASE_ADDR (0xBFF3F000)
#define SOC_OCBC_LP_TIMER_BASE_ADDR (0xBFF3E000)
#define SOC_OCBC_LP_WDG_BASE_ADDR (0xBFF3D000)
#define SOC_OCBC_PMU_SSI2_BASE_ADDR (0xBFF38000)
#define SOC_OCBC_GNSPWM_BASE_ADDR (0xBFF37000)
#define SOC_OCBC_PMU_SSI1_BASE_ADDR (0xBFF36000)
#define SOC_OCBC_PERI_CRG_BASE_ADDR (0xBFF35000)
#define SOC_OCBC_PMU_SSI0_BASE_ADDR (0xBFF34000)
#define SOC_OCBC_PMU_I2C_BASE_ADDR (0xBFF33000)
#define SOC_OCBC_UART6_BASE_ADDR (0xBFF32000)
#define SOC_OCBC_PMCTRL_BASE_ADDR (0xBFF31000)
#define SOC_OCBC_TSENSORC_BASE_ADDR (0xBFF30000)
#define SOC_OCBC_GPIO1_SE_BASE_ADDR (0xBFF1E000)
#define SOC_OCBC_GPIO28_BASE_ADDR (0xBFF1D000)
#define SOC_OCBC_TIMER8_BASE_ADDR (0xBFF1C000)
#define SOC_OCBC_TIMER7_BASE_ADDR (0xBFF1B000)
#define SOC_OCBC_TIMER6_BASE_ADDR (0xBFF1A000)
#define SOC_OCBC_TIMER5_BASE_ADDR (0xBFF19000)
#define SOC_OCBC_TIMER4_BASE_ADDR (0xBFF18000)
#define SOC_OCBC_TIMER3_BASE_ADDR (0xBFF17000)
#define SOC_OCBC_TIMER2_BASE_ADDR (0xBFF16000)
#define SOC_OCBC_TIMER1_BASE_ADDR (0xBFF15000)
#define SOC_OCBC_TIMER0_BASE_ADDR (0xBFF14000)
#define SOC_OCBC_BB_DRX_BASE_ADDR (0xBFF12000)
#define SOC_OCBC_AO_IOC_BASE_ADDR (0xBFF11000)
#define SOC_OCBC_GPIO27_BASE_ADDR (0xBFF10000)
#define SOC_OCBC_GPIO26_BASE_ADDR (0xBFF0F000)
#define SOC_OCBC_GPIO25_BASE_ADDR (0xBFF0E000)
#define SOC_OCBC_GPIO24_BASE_ADDR (0xBFF0D000)
#define SOC_OCBC_GPIO23_BASE_ADDR (0xBFF0C000)
#define SOC_OCBC_GPIO22_BASE_ADDR (0xBFF0B000)
#define SOC_OCBC_SCTRL_BASE_ADDR (0xBFF0A000)
#define SOC_OCBC_SYS_CNT_BASE_ADDR (0xBFF08000)
#define SOC_OCBC_SCI1_BASE_ADDR (0xBFF07000)
#define SOC_OCBC_SCI0_BASE_ADDR (0xBFF06000)
#define SOC_OCBC_RTC1_BASE_ADDR (0xBFF05000)
#define SOC_OCBC_RTC0_BASE_ADDR (0xBFF04000)
#define SOC_OCBC_EFUSEC_BASE_ADDR (0xBFF03000)
#define SOC_OCBC_MMBUF_CFG_BASE_ADDR (0xBFF02000)
#define SOC_OCBC_MMBUF_ASC1_BASE_ADDR (0xBFF01000)
#define SOC_OCBC_MMBUF_ASC0_BASE_ADDR (0xBFF00000)
#define SOC_OCBC_IOMCU_RTC_BASE_ADDR (0xBFD7F000)
#define SOC_OCBC_IOMCU_CONFIG_BASE_ADDR (0xBFD7E000)
#define SOC_OCBC_IOMCU_TIMER_BASE_ADDR (0xBFD7D000)
#define SOC_OCBC_IOMCU_WDG_BASE_ADDR (0xBFD7C000)
#define SOC_OCBC_IOMCU_GPIO3_BASE_ADDR (0xBFD7B000)
#define SOC_OCBC_IOMCU_GPIO2_BASE_ADDR (0xBFD7A000)
#define SOC_OCBC_IOMCU_GPIO1_BASE_ADDR (0xBFD79000)
#define SOC_OCBC_IOMCU_GPIO0_BASE_ADDR (0xBFD78000)
#define SOC_OCBC_IOMCU_DMAC_BASE_ADDR (0xBFD77000)
#define SOC_OCBC_IOMCU_UART7_BASE_ADDR (0xBFD76000)
#define SOC_OCBC_IOMCU_BLPWM_BASE_ADDR (0xBFD75000)
#define SOC_OCBC_IOMCU_UART3_BASE_ADDR (0xBFD74000)
#define SOC_OCBC_IOMCU_I2C2_BASE_ADDR (0xBFD73000)
#define SOC_OCBC_IOMCU_I2C1_BASE_ADDR (0xBFD72000)
#define SOC_OCBC_IOMCU_I2C0_BASE_ADDR (0xBFD71000)
#define SOC_OCBC_IOMCU_SPI0_BASE_ADDR (0xBFD70000)
#define SOC_OCBC_DTCM1Remap_BASE_ADDR (0xBFD6F000)
#define SOC_OCBC_DTCM0Remap_BASE_ADDR (0xBFD6E000)
#define SOC_OCBC_ITCMRemap_BASE_ADDR (0xBFD6C000)
#define SOC_OCBC_RemapCtrl_BASE_ADDR (0xBFD6B000)
#define SOC_OCBC_IOMCU_I2C3_BASE_ADDR (0xBFD6A000)
#define SOC_OCBC_IOMCU_UART8_BASE_ADDR (0xBFD69000)
#define SOC_OCBC_IOMCU_SPI2_BASE_ADDR (0xBFD68000)
#define SOC_OCBC_IOMCU_DMMU_BASE_ADDR (0xBFD67000)
#define SOC_OCBC_IOMCU_TIMER2_BASE_ADDR (0xBFD66000)
#define SOC_OCBC_SDIO0_BASE_ADDR (0xBF3FF000)
#define SOC_OCBC_EMMC_BASE_ADDR (0xBF3FB000)
#define SOC_OCBC_GPIO1_MMC1_BASE_ADDR (0xBF3E1000)
#define SOC_OCBC_GPIO0_MMC1_BASE_ADDR (0xBF3E0000)
#define SOC_OCBC_IOC_FIX_BASE_ADDR (0xBF3B6000)
#define SOC_OCBC_GPIO19_BASE_ADDR (0xBF3B5000)
#define SOC_OCBC_GPIO18_BASE_ADDR (0xBF3B4000)
#define SOC_OCBC_SPI3_BASE_ADDR (0xBF3B3000)
#define SOC_OCBC_UFS_SYS_CTRL_BASE_ADDR (0xBF3B1000)
#define SOC_OCBC_UFS_CFG_BASE_ADDR (0xBF3B0000)
#define SOC_OCBC_SD3_BASE_ADDR (0xBF37F000)
#define SOC_OCBC_IOC_MMC0_BASE_ADDR (0xBF37E000)
#define SOC_OCBC_USB3OTG_BC_BASE_ADDR (0xBF200000)
#define SOC_OCBC_USB3OTG_BASE_ADDR (0xBF100000)
#define SOC_OCBC_IPF_PSAM_BASE_ADDR (0xBF040000)
#define SOC_OCBC_IPF_BASE_ADDR (0xBF031000)
#define SOC_OCBC_SOCP_BASE_ADDR (0xBF030000)
#define SOC_OCBC_IPC_MDM_NS_BASE_ADDR (0xBF011000)
#define SOC_OCBC_IPC_MDM_S_BASE_ADDR (0xBF010000)
#define SOC_OCBC_CS_STM_BASE_ADDR (0xBE000000)
#define SOC_OCBC_PERI_DMAC_BASE_ADDR (0xBDF30000)
#define SOC_OCBC_PERF_STAT_BASE_ADDR (0xBDF10000)
#define SOC_OCBC_SECENG_S_BASE_ADDR (0xBDF0F000)
#define SOC_OCBC_SECENG_P_BASE_ADDR (0xBDF0E000)
#define SOC_OCBC_I2C4_BASE_ADDR (0xBDF0D000)
#define SOC_OCBC_I2C3_BASE_ADDR (0xBDF0C000)
#define SOC_OCBC_I2C7_BASE_ADDR (0xBDF0B000)
#define SOC_OCBC_SPI1_BASE_ADDR (0xBDF08000)
#define SOC_OCBC_SPI4_BASE_ADDR (0xBDF06000)
#define SOC_OCBC_UART5_BASE_ADDR (0xBDF05000)
#define SOC_OCBC_UART2_BASE_ADDR (0xBDF03000)
#define SOC_OCBC_UART0_BASE_ADDR (0xBDF02000)
#define SOC_OCBC_UART4_BASE_ADDR (0xBDF01000)
#define SOC_OCBC_UART1_BASE_ADDR (0xBDF00000)
#define SOC_OCBC_PCIECtrl_BASE_ADDR (0xB4000000)
#define SOC_OCBC_PCIEPHY_BASE_ADDR (0xB3F00000)
#define SOC_OCBC_HISEE_SCE_BASE_ADDR (0xB0E45000)
#define SOC_OCBC_HISEE_KEY_MANAGER_BASE_ADDR (0xB0E44000)
#define SOC_OCBC_HISEE_PKE_BASE_ADDR (0xB0E40000)
#define SOC_OCBC_HISEE_IPC_BASE_ADDR (0xB0E30000)
#define SOC_OCBC_HISEE_MAILBOX_BASE_ADDR (0xB0E20000)
#define SOC_OCBC_HISEE_TRNG_BASE_ADDR (0xB0E12000)
#define SOC_OCBC_HISEE_MEDRAM_BASE_ADDR (0xB0E11000)
#define SOC_OCBC_HISEE_MEDROM_BASE_ADDR (0xB0E10000)
#define SOC_OCBC_HISEE_TZPC_BASE_ADDR (0xB0E0F000)
#define SOC_OCBC_HISEE_TIMER2_BASE_ADDR (0xB0E0E000)
#define SOC_OCBC_HISEE_TIMER1_BASE_ADDR (0xB0E0D000)
#define SOC_OCBC_HISEE_TIMER0_BASE_ADDR (0xB0E0C000)
#define SOC_OCBC_HISEE_PUF_BASE_ADDR (0xB0E0B000)
#define SOC_OCBC_HISEE_ACTIVE_SHIELD_BASE_ADDR (0xB0E0A000)
#define SOC_OCBC_HISEE_SWP_BASE_ADDR (0xB0E09000)
#define SOC_OCBC_HISEE_DMAC_BASE_ADDR (0xB0E08000)
#define SOC_OCBC_HISEE_UART1_BASE_ADDR (0xB0E07000)
#define SOC_OCBC_HISEE_UART0_BASE_ADDR (0xB0E06000)
#define SOC_OCBC_HISEE_OTPC_BASE_ADDR (0xB0E05000)
#define SOC_OCBC_HISEE_SENSOR_CTRL_BASE_ADDR (0xB0E04000)
#define SOC_OCBC_HISEE_CONFIG_BASE_ADDR (0xB0E03000)
#define SOC_OCBC_HISEE_WDOG_BASE_ADDR (0xB0E02000)
#define SOC_OCBC_HISEE_DIGITAL_SENSOR_BASE_ADDR (0xB0E00000)
#define SOC_OCBC_MMBUF_BASE_ADDR (0xAA800000)
#define SOC_OCBC_HKMEM_BASE_ADDR (0xAA000000)
#define SOC_OCBC_MMC0_NOC_Service_Target_BASE_ADDR (0xA9890000)
#define SOC_OCBC_MMC1_NOC_Service_Target_BASE_ADDR (0xA9880000)
#define SOC_OCBC_AOBUS_Service_Target_BASE_ADDR (0xA9870000)
#define SOC_OCBC_DMA_NOC_Service_Target_BASE_ADDR (0xA9860000)
#define SOC_OCBC_IVP32_Sevice_Target_BASE_ADDR (0xA9850000)
#define SOC_OCBC_SYS_BUS_Service_Target_BASE_ADDR (0xA9840000)
#define SOC_OCBC_ASP_Service_Target_BASE_ADDR (0xA9830000)
#define SOC_OCBC_Modem_Service_Target_BASE_ADDR (0xA9820000)
#define SOC_OCBC_UFSBUS_Service_Target_BASE_ADDR (0xA9810000)
#define SOC_OCBC_CFGBUS_Service_Target_BASE_ADDR (0xA9800000)
#define SOC_OCBC_IVP32_SMMU_BASE_ADDR (0xA8DC0000)
#define SOC_OCBC_IVP32_VP_CFG_BASE_ADDR (0xA8D84000)
#define SOC_OCBC_IVP32_TIMER1_BASE_ADDR (0xA8D83000)
#define SOC_OCBC_IVP32_TIMER0_BASE_ADDR (0xA8D82000)
#define SOC_OCBC_IVP32_WDG_BASE_ADDR (0xA8D81000)
#define SOC_OCBC_IVP32_CFG_BASE_ADDR (0xA8D80000)
#define SOC_OCBC_IVP32_IRAM_BASE_ADDR (0xA8D00000)
#define SOC_OCBC_IVP32_DRAM1_BASE_ADDR (0xA8C80000)
#define SOC_OCBC_IVP32_DRAM0_BASE_ADDR (0xA8C00000)
#define SOC_OCBC_ATGC_BASE_ADDR (0xA8A22000)
#define SOC_OCBC_TZPC_BASE_ADDR (0xA8A21000)
#define SOC_OCBC_GPIO21_BASE_ADDR (0xA8A20000)
#define SOC_OCBC_GPIO20_BASE_ADDR (0xA8A1F000)
#define SOC_OCBC_GPIO17_BASE_ADDR (0xA8A1C000)
#define SOC_OCBC_GPIO16_BASE_ADDR (0xA8A1B000)
#define SOC_OCBC_GPIO15_BASE_ADDR (0xA8A1A000)
#define SOC_OCBC_GPIO14_BASE_ADDR (0xA8A19000)
#define SOC_OCBC_GPIO13_BASE_ADDR (0xA8A18000)
#define SOC_OCBC_GPIO12_BASE_ADDR (0xA8A17000)
#define SOC_OCBC_GPIO11_BASE_ADDR (0xA8A16000)
#define SOC_OCBC_GPIO10_BASE_ADDR (0xA8A15000)
#define SOC_OCBC_GPIO9_BASE_ADDR (0xA8A14000)
#define SOC_OCBC_GPIO8_BASE_ADDR (0xA8A13000)
#define SOC_OCBC_GPIO7_BASE_ADDR (0xA8A12000)
#define SOC_OCBC_GPIO6_BASE_ADDR (0xA8A11000)
#define SOC_OCBC_GPIO5_BASE_ADDR (0xA8A10000)
#define SOC_OCBC_GPIO4_BASE_ADDR (0xA8A0F000)
#define SOC_OCBC_GPIO3_BASE_ADDR (0xA8A0E000)
#define SOC_OCBC_GPIO2_BASE_ADDR (0xA8A0D000)
#define SOC_OCBC_GPIO1_BASE_ADDR (0xA8A0C000)
#define SOC_OCBC_GPIO0_BASE_ADDR (0xA8A0B000)
#define SOC_OCBC_GPIO0_SE_BASE_ADDR (0xA8A0A000)
#define SOC_OCBC_PCTRL_BASE_ADDR (0xA8A09000)
#define SOC_OCBC_LoadMonitor_BASE_ADDR (0xA8A08000)
#define SOC_OCBC_WD1_BASE_ADDR (0xA8A07000)
#define SOC_OCBC_WD0_BASE_ADDR (0xA8A06000)
#define SOC_OCBC_CTF_BASE_ADDR (0xA8A05000)
#define SOC_OCBC_PWM_BASE_ADDR (0xA8A04000)
#define SOC_OCBC_TIMER12_BASE_ADDR (0xA8A03000)
#define SOC_OCBC_TIMER11_BASE_ADDR (0xA8A02000)
#define SOC_OCBC_TIMER10_BASE_ADDR (0xA8A01000)
#define SOC_OCBC_TIMER9_BASE_ADDR (0xA8A00000)
#define SOC_OCBC_IOC_BASE_ADDR (0xA896C000)
#define SOC_OCBC_IPC_NS_BASE_ADDR (0xA896B000)
#define SOC_OCBC_IPC_BASE_ADDR (0xA896A000)
#define SOC_OCBC_NOC_VENC_Service_Target_BASE_ADDR (0xA8940000)
#define SOC_OCBC_NOC_VDEC_Service_Target_BASE_ADDR (0xA8930000)
#define SOC_OCBC_NOC_VCODECBUS_Service_Target_BASE_ADDR (0xA8920000)
#define SOC_OCBC_VENC_BASE_ADDR (0xA8900000)
#define SOC_OCBC_VDEC_BASE_ADDR (0xA8800000)
#define SOC_OCBC_NOC_ISP_Service_Target_BASE_ADDR (0xA86D0000)
#define SOC_OCBC_NOC_DSS_Service_Target_BASE_ADDR (0xA86C0000)
#define SOC_OCBC_LDI1_BASE_ADDR (0xA867E000)
#define SOC_OCBC_DSC_BASE_ADDR (0xA867DC00)
#define SOC_OCBC_IFBC_BASE_ADDR (0xA867D800)
#define SOC_OCBC_LDI0_BASE_ADDR (0xA867D000)
#define SOC_OCBC_DPP_SBL_BASE_ADDR (0xA867C000)
#define SOC_OCBC_DPP_BASE_ADDR (0xA8670000)
#define SOC_OCBC_HI_ACE_BASE_ADDR (0xA866F000)
#define SOC_OCBC_DBUF1_BASE_ADDR (0xA866E000)
#define SOC_OCBC_DBUF0_BASE_ADDR (0xA866D000)
#define SOC_OCBC_OV3_BASE_ADDR (0xA8660C00)
#define SOC_OCBC_OV2_BASE_ADDR (0xA8660800)
#define SOC_OCBC_OV1_BASE_ADDR (0xA8660400)
#define SOC_OCBC_OV0_BASE_ADDR (0xA8660000)
#define SOC_OCBC_WCH2_BASE_ADDR (0xA865E000)
#define SOC_OCBC_WCH1_BASE_ADDR (0xA865C000)
#define SOC_OCBC_WCH0_BASE_ADDR (0xA865A000)
#define SOC_OCBC_RCH_D1_BASE_ADDR (0xA8653000)
#define SOC_OCBC_RCH_D0_BASE_ADDR (0xA8652000)
#define SOC_OCBC_RCH_D3_BASE_ADDR (0xA8651000)
#define SOC_OCBC_RCH_D2_BASE_ADDR (0xA8650000)
#define SOC_OCBC_RCH_G1_BASE_ADDR (0xA8640000)
#define SOC_OCBC_RCH_G0_BASE_ADDR (0xA8638000)
#define SOC_OCBC_RCH_V2_BASE_ADDR (0xA8630000)
#define SOC_OCBC_RCH_V1_BASE_ADDR (0xA8628000)
#define SOC_OCBC_RCH_V0_BASE_ADDR (0xA8620000)
#define SOC_OCBC_GLB_BASE_ADDR (0xA8612000)
#define SOC_OCBC_DBG_BASE_ADDR (0xA8611000)
#define SOC_OCBC_MCTL_MUTEX_BASE_ADDR (0xA8610800)
#define SOC_OCBC_MCTL_SYS_BASE_ADDR (0xA8610000)
#define SOC_OCBC_VBIF0_MIF_BASE_ADDR (0xA860A000)
#define SOC_OCBC_VBIF1_AIF_BASE_ADDR (0xA8609000)
#define SOC_OCBC_VBIF0_SMMU_BASE_ADDR (0xA8608000)
#define SOC_OCBC_VBIF0_AIF_BASE_ADDR (0xA8607000)
#define SOC_OCBC_CMD_BASE_ADDR (0xA8602000)
#define SOC_OCBC_DSI1_BASE_ADDR (0xA8601400)
#define SOC_OCBC_DSI0_BASE_ADDR (0xA8601000)
#define SOC_OCBC_ISP_SUB_CTRL_BASE_ADDR (0xA8583000)
#define SOC_OCBC_ISP_IPC_BASE_ADDR (0xA8582000)
#define SOC_OCBC_ISP_TIMER_BASE_ADDR (0xA8581000)
#define SOC_OCBC_ISP_WDT_BASE_ADDR (0xA8580000)
#define SOC_OCBC_ISP_Core_CFG_BASE_ADDR (0xA8400000)
#define SOC_OCBC_G3D_BASE_ADDR (0xA82C0000)
#define SOC_OCBC_CODEC_SSI_BASE_ADDR (0xA82B9000)
#define SOC_OCBC_HKADC_SSI_BASE_ADDR (0xA82B8000)
#define SOC_OCBC_GIC400_BASE_ADDR (0xA82B0000)
#define SOC_OCBC_CCI_CFG_BASE_ADDR (0xA8100000)
#define SOC_OCBC_DSP_ITCM_BASE_ADDR (0xA8080000)
#define SOC_OCBC_DSP_DTCM_BASE_ADDR (0xA8058000)
#define SOC_OCBC_SLIMBUS_BASE_ADDR (0xA8050000)
#define SOC_OCBC_DSD_BASE_ADDR (0xA804FC00)
#define SOC_OCBC_SIO_BT_BASE_ADDR (0xA804F800)
#define SOC_OCBC_SIO_AUDIO_BASE_ADDR (0xA804F000)
#define SOC_OCBC_ASP_HDMI_SPDIF_BASE_ADDR (0xA804EC00)
#define SOC_OCBC_ASP_HDMI_ASP_BASE_ADDR (0xA804E400)
#define SOC_OCBC_ASP_CFG_BASE_ADDR (0xA804E000)
#define SOC_OCBC_ASP_WD_BASE_ADDR (0xA804D000)
#define SOC_OCBC_ASP_IPC_BASE_ADDR (0xA804C000)
#define SOC_OCBC_ASP_DMAC_BASE_ADDR (0xA804B000)
#define SOC_OCBC_ASP_TIMER1_BASE_ADDR (0xA804A000)
#define SOC_OCBC_ASP_TIMER0_BASE_ADDR (0xA8049000)
#define SOC_OCBC_ASP_GPIO_BASE_ADDR (0xA8048000)
#define SOC_OCBC_ASP_DMMU_BASE_ADDR (0xA8047000)
#define SOC_OCBC_SECRAM_BASE_ADDR (0xA8000000)
#define SOC_OCBC_CBBE16_IMEM_BASE_ADDR (0xA2980000)
#define SOC_OCBC_CBBE16_DMEM_BASE_ADDR (0xA2900000)
#define SOC_OCBC_TLBBE16_IMEM_BASE_ADDR (0xA2800000)
#define SOC_OCBC_TLBBE16_DMEM_BASE_ADDR (0xA2700000)
#define SOC_OCBC_BBP_IRM_BASE_ADDR (0xA2000000)
#define SOC_OCBC_GUTL_BBP_BASE_ADDR (0xA1000000)
#define SOC_OCBC_AXIMEM_BASE_ADDR (0xA0800000)
#define SOC_OCBC_AMON_MDM_BASE_ADDR (0xA0458000)
#define SOC_OCBC_VIC_CBBE16_BASE_ADDR (0xA0457000)
#define SOC_OCBC_VIC_TLBBE16_BASE_ADDR (0xA0456000)
#define SOC_OCBC_UPACC_BASE_ADDR (0xA0453000)
#define SOC_OCBC_CIPHER_BASE_ADDR (0xA0452000)
#define SOC_OCBC_CICOM1_BASE_ADDR (0xA0443000)
#define SOC_OCBC_HDLC_BASE_ADDR (0xA0442000)
#define SOC_OCBC_IPCM_BASE_ADDR (0xA0441000)
#define SOC_OCBC_CICOM0_BASE_ADDR (0xA0440000)
#define SOC_OCBC_SYSCNT_BASE_ADDR (0xA0220000)
#define SOC_OCBC_WDT1_MDM_BASE_ADDR (0xA0211000)
#define SOC_OCBC_EDMA1_MDM_BASE_ADDR (0xA0210000)
#define SOC_OCBC_TIMER9_MDM_BASE_ADDR (0xA020F000)
#define SOC_OCBC_TIMER8_MDM_BASE_ADDR (0xA020E000)
#define SOC_OCBC_TIMER7_MDM_BASE_ADDR (0xA020D000)
#define SOC_OCBC_TIMER6_MDM_BASE_ADDR (0xA020C000)
#define SOC_OCBC_TIMER5_MDM_BASE_ADDR (0xA020B000)
#define SOC_OCBC_TIMER4_MDM_BASE_ADDR (0xA020A000)
#define SOC_OCBC_TIMER3_MDM_BASE_ADDR (0xA0209000)
#define SOC_OCBC_TIMER2_MDM_BASE_ADDR (0xA0208000)
#define SOC_OCBC_TIMER1_MDM_BASE_ADDR (0xA0207000)
#define SOC_OCBC_TIMER0_MDM_BASE_ADDR (0xA0206000)
#define SOC_OCBC_UART1_MDM_BASE_ADDR (0xA0205000)
#define SOC_OCBC_EDMA_MDM_BASE_ADDR (0xA0204000)
#define SOC_OCBC_UART_MDM_BASE_ADDR (0xA0203000)
#define SOC_OCBC_WDT_MDM_BASE_ADDR (0xA0201000)
#define SOC_OCBC_SYSCTRL_MDM_BASE_ADDR (0xA0200000)
#define SOC_OCBC_CCPU_PRIV_BASE_ADDR (0xA0100000)
#define SOC_OCBC_CCPU_L2C_BASE_ADDR (0xA0000000)
#define SOC_OCBC_OCBC_MBOX_3_BASE_ADDR (0x40236000)
#define SOC_OCBC_OCBC_MBOX_2_BASE_ADDR (0x40235000)
#define SOC_OCBC_OCBC_MBOX_1_BASE_ADDR (0x40234000)
#define SOC_OCBC_OCBC_MBOX_0_BASE_ADDR (0x40233000)
#define SOC_OCBC_OCBC_TIMER_BASE_ADDR (0x40232000)
#define SOC_OCBC_OCBC_WDOG_BASE_ADDR (0x40231000)
#define SOC_OCBC_OCBC_SCTRL_BASE_ADDR (0x40230000)
#define SOC_OCBC_DRAM_BASE_ADDR (0x10000000)
#define SOC_OCBC_OCBC_TCM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
