

================================================================
== Vivado HLS Report for 'distFix'
================================================================
* Date:           Tue May 19 14:40:12 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Math
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.645 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.17>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x2_V)" [math.cpp:19]   --->   Operation 17 'read' 'x2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x1_V)" [math.cpp:19]   --->   Operation 18 'read' 'x1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %x2_V_read to i17" [math.cpp:19]   --->   Operation 19 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %x1_V_read to i17" [math.cpp:19]   --->   Operation 20 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%ret_V = sub i17 %lhs_V, %rhs_V" [math.cpp:19]   --->   Operation 21 'sub' 'ret_V' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V = sext i17 %ret_V to i34" [math.cpp:19]   --->   Operation 22 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (5.59ns) (root node of the DSP)   --->   "%r_V_4 = mul nsw i34 %r_V, %r_V" [math.cpp:19]   --->   Operation 23 'mul' 'r_V_4' <Predicate = true> <Delay = 5.59> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%y2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y2_V)" [math.cpp:19]   --->   Operation 24 'read' 'y2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%y1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y1_V)" [math.cpp:19]   --->   Operation 25 'read' 'y1_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %y2_V_read to i17" [math.cpp:19]   --->   Operation 26 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %y1_V_read to i17" [math.cpp:19]   --->   Operation 27 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%ret_V_1 = sub i17 %lhs_V_1, %rhs_V_1" [math.cpp:19]   --->   Operation 28 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_2 = sext i17 %ret_V_1 to i34" [math.cpp:19]   --->   Operation 29 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.84ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_5 = mul nsw i34 %r_V_2, %r_V_2" [math.cpp:19]   --->   Operation 30 'mul' 'r_V_5' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (2.75ns) (root node of the DSP)   --->   "%ret_V_2 = add i34 %r_V_4, %r_V_5" [math.cpp:19]   --->   Operation 31 'add' 'ret_V_2' <Predicate = true> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.79>
ST_3 : Operation 32 [14/14] (7.79ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 32 'call' 'p_Val2_6' <Predicate = true> <Delay = 7.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.64>
ST_4 : Operation 33 [13/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 33 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.64>
ST_5 : Operation 34 [12/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 34 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.64>
ST_6 : Operation 35 [11/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 35 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.64>
ST_7 : Operation 36 [10/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 36 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.64>
ST_8 : Operation 37 [9/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 37 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.64>
ST_9 : Operation 38 [8/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 38 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.64>
ST_10 : Operation 39 [7/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 39 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.64>
ST_11 : Operation 40 [6/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 40 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.64>
ST_12 : Operation 41 [5/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 41 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.64>
ST_13 : Operation 42 [4/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 42 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.64>
ST_14 : Operation 43 [3/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 43 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.64>
ST_15 : Operation 44 [2/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 44 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.64>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 0), !map !144"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x1_V), !map !150"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %y1_V), !map !154"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x2_V), !map !158"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %y2_V), !map !162"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @distFix_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/14] (8.64ns)   --->   "%p_Val2_6 = call fastcc i29 @"sqrt_fixed<35, 13>"(i34 %ret_V_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19]   --->   Operation 51 'call' 'p_Val2_6' <Predicate = true> <Delay = 8.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %p_Val2_6, i32 11, i32 26)" [math.cpp:19]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "ret i16 %trunc_ln" [math.cpp:19]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.18ns
The critical path consists of the following:
	wire read on port 'x2_V' (math.cpp:19) [12]  (0 ns)
	'sub' operation ('ret.V', math.cpp:19) [17]  (1.59 ns)
	'mul' operation of DSP[19] ('r.V', math.cpp:19) [19]  (5.59 ns)

 <State 2>: 7.18ns
The critical path consists of the following:
	wire read on port 'y2_V' (math.cpp:19) [11]  (0 ns)
	'sub' operation ('ret.V', math.cpp:19) [22]  (1.59 ns)
	'mul' operation of DSP[25] ('r.V', math.cpp:19) [24]  (2.84 ns)
	'add' operation of DSP[25] ('ret.V', math.cpp:19) [25]  (2.75 ns)

 <State 3>: 7.8ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (7.8 ns)

 <State 4>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 5>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 6>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 7>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 8>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 9>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 10>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 11>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 12>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 13>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 14>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 15>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)

 <State 16>: 8.65ns
The critical path consists of the following:
	'call' operation ('p_Val2_6', C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:1227->math.cpp:19) to 'sqrt_fixed<35, 13>' [26]  (8.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
