;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SW
SW__0__DM__MASK EQU 0x38
SW__0__DM__SHIFT EQU 3
SW__0__DR EQU CYREG_PRT0_DR
SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW__0__HSIOM_MASK EQU 0x000000F0
SW__0__HSIOM_SHIFT EQU 4
SW__0__INTCFG EQU CYREG_PRT0_INTCFG
SW__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW__0__MASK EQU 0x02
SW__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW__0__PC EQU CYREG_PRT0_PC
SW__0__PC2 EQU CYREG_PRT0_PC2
SW__0__PORT EQU 0
SW__0__PS EQU CYREG_PRT0_PS
SW__0__SHIFT EQU 1
SW__DR EQU CYREG_PRT0_DR
SW__INTCFG EQU CYREG_PRT0_INTCFG
SW__INTSTAT EQU CYREG_PRT0_INTSTAT
SW__MASK EQU 0x02
SW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW__PC EQU CYREG_PRT0_PC
SW__PC2 EQU CYREG_PRT0_PC2
SW__PORT EQU 0
SW__PS EQU CYREG_PRT0_PS
SW__SHIFT EQU 1
SW__SNAP EQU CYREG_PRT0_INTSTAT

; I2C
I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT4_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT4_DR
I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_PRT4_PC
I2C_scl__PC2 EQU CYREG_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT4_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT4_DR
I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_PRT4_PC
I2C_sda__PC2 EQU CYREG_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_PRT4_PS
I2C_sda__SHIFT EQU 1

; RED
RED__0__DM__MASK EQU 0x1C0000
RED__0__DM__SHIFT EQU 18
RED__0__DR EQU CYREG_PRT1_DR
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RED__0__HSIOM_MASK EQU 0x0F000000
RED__0__HSIOM_SHIFT EQU 24
RED__0__INTCFG EQU CYREG_PRT1_INTCFG
RED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RED__0__MASK EQU 0x40
RED__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
RED__0__OUT_SEL_SHIFT EQU 12
RED__0__OUT_SEL_VAL EQU 0
RED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__0__PC EQU CYREG_PRT1_PC
RED__0__PC2 EQU CYREG_PRT1_PC2
RED__0__PORT EQU 1
RED__0__PS EQU CYREG_PRT1_PS
RED__0__SHIFT EQU 6
RED__DR EQU CYREG_PRT1_DR
RED__INTCFG EQU CYREG_PRT1_INTCFG
RED__INTSTAT EQU CYREG_PRT1_INTSTAT
RED__MASK EQU 0x40
RED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__PC EQU CYREG_PRT1_PC
RED__PC2 EQU CYREG_PRT1_PC2
RED__PORT EQU 1
RED__PS EQU CYREG_PRT1_PS
RED__SHIFT EQU 6

; BLUE
BLUE__0__DM__MASK EQU 0xE00
BLUE__0__DM__SHIFT EQU 9
BLUE__0__DR EQU CYREG_PRT0_DR
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BLUE__0__HSIOM_MASK EQU 0x0000F000
BLUE__0__HSIOM_SHIFT EQU 12
BLUE__0__INTCFG EQU CYREG_PRT0_INTCFG
BLUE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUE__0__MASK EQU 0x08
BLUE__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
BLUE__0__OUT_SEL_SHIFT EQU 6
BLUE__0__OUT_SEL_VAL EQU 1
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUE__0__PC EQU CYREG_PRT0_PC
BLUE__0__PC2 EQU CYREG_PRT0_PC2
BLUE__0__PORT EQU 0
BLUE__0__PS EQU CYREG_PRT0_PS
BLUE__0__SHIFT EQU 3
BLUE__DR EQU CYREG_PRT0_DR
BLUE__INTCFG EQU CYREG_PRT0_INTCFG
BLUE__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUE__MASK EQU 0x08
BLUE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUE__PC EQU CYREG_PRT0_PC
BLUE__PC2 EQU CYREG_PRT0_PC2
BLUE__PORT EQU 0
BLUE__PS EQU CYREG_PRT0_PS
BLUE__SHIFT EQU 3

; UART
UART_rx__0__DM__MASK EQU 0x7000
UART_rx__0__DM__SHIFT EQU 12
UART_rx__0__DR EQU CYREG_PRT0_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__0__PC EQU CYREG_PRT0_PC
UART_rx__0__PC2 EQU CYREG_PRT0_PC2
UART_rx__0__PORT EQU 0
UART_rx__0__PS EQU CYREG_PRT0_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_PRT0_DR
UART_rx__INTCFG EQU CYREG_PRT0_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__PC EQU CYREG_PRT0_PC
UART_rx__PC2 EQU CYREG_PRT0_PC2
UART_rx__PORT EQU 0
UART_rx__PS EQU CYREG_PRT0_PS
UART_rx__SHIFT EQU 4
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
UART_tx__0__DM__MASK EQU 0x38000
UART_tx__0__DM__SHIFT EQU 15
UART_tx__0__DR EQU CYREG_PRT0_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__0__PC EQU CYREG_PRT0_PC
UART_tx__0__PC2 EQU CYREG_PRT0_PC2
UART_tx__0__PORT EQU 0
UART_tx__0__PS EQU CYREG_PRT0_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_PRT0_DR
UART_tx__INTCFG EQU CYREG_PRT0_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__PC EQU CYREG_PRT0_PC
UART_tx__PC2 EQU CYREG_PRT0_PC2
UART_tx__PORT EQU 0
UART_tx__PS EQU CYREG_PRT0_PS
UART_tx__SHIFT EQU 5

; Clock
Clock__DIVIDER_MASK EQU 0x0000FFFF
Clock__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock__ENABLE_MASK EQU 0x80000000
Clock__MASK EQU 0x80000000
Clock__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Dir_1
Dir_1__0__DM__MASK EQU 0x38000
Dir_1__0__DM__SHIFT EQU 15
Dir_1__0__DR EQU CYREG_PRT3_DR
Dir_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Dir_1__0__HSIOM_MASK EQU 0x00F00000
Dir_1__0__HSIOM_SHIFT EQU 20
Dir_1__0__INTCFG EQU CYREG_PRT3_INTCFG
Dir_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Dir_1__0__MASK EQU 0x20
Dir_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Dir_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Dir_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Dir_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Dir_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Dir_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Dir_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Dir_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Dir_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Dir_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Dir_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Dir_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Dir_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Dir_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Dir_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Dir_1__0__PC EQU CYREG_PRT3_PC
Dir_1__0__PC2 EQU CYREG_PRT3_PC2
Dir_1__0__PORT EQU 3
Dir_1__0__PS EQU CYREG_PRT3_PS
Dir_1__0__SHIFT EQU 5
Dir_1__DR EQU CYREG_PRT3_DR
Dir_1__INTCFG EQU CYREG_PRT3_INTCFG
Dir_1__INTSTAT EQU CYREG_PRT3_INTSTAT
Dir_1__MASK EQU 0x20
Dir_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Dir_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Dir_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Dir_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Dir_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Dir_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Dir_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Dir_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Dir_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Dir_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Dir_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Dir_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Dir_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Dir_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Dir_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Dir_1__PC EQU CYREG_PRT3_PC
Dir_1__PC2 EQU CYREG_PRT3_PC2
Dir_1__PORT EQU 3
Dir_1__PS EQU CYREG_PRT3_PS
Dir_1__SHIFT EQU 5

; GREEN
GREEN__0__DM__MASK EQU 0x1C0
GREEN__0__DM__SHIFT EQU 6
GREEN__0__DR EQU CYREG_PRT0_DR
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GREEN__0__HSIOM_MASK EQU 0x00000F00
GREEN__0__HSIOM_SHIFT EQU 8
GREEN__0__INTCFG EQU CYREG_PRT0_INTCFG
GREEN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN__0__MASK EQU 0x04
GREEN__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GREEN__0__OUT_SEL_SHIFT EQU 4
GREEN__0__OUT_SEL_VAL EQU 0
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN__0__PC EQU CYREG_PRT0_PC
GREEN__0__PC2 EQU CYREG_PRT0_PC2
GREEN__0__PORT EQU 0
GREEN__0__PS EQU CYREG_PRT0_PS
GREEN__0__SHIFT EQU 2
GREEN__DR EQU CYREG_PRT0_DR
GREEN__INTCFG EQU CYREG_PRT0_INTCFG
GREEN__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN__MASK EQU 0x04
GREEN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN__PC EQU CYREG_PRT0_PC
GREEN__PC2 EQU CYREG_PRT0_PC2
GREEN__PORT EQU 0
GREEN__PS EQU CYREG_PRT0_PS
GREEN__SHIFT EQU 2

; Step_1
Step_1__0__DM__MASK EQU 0xE00000
Step_1__0__DM__SHIFT EQU 21
Step_1__0__DR EQU CYREG_PRT0_DR
Step_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Step_1__0__HSIOM_MASK EQU 0xF0000000
Step_1__0__HSIOM_SHIFT EQU 28
Step_1__0__INTCFG EQU CYREG_PRT0_INTCFG
Step_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Step_1__0__MASK EQU 0x80
Step_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Step_1__0__OUT_SEL_SHIFT EQU 14
Step_1__0__OUT_SEL_VAL EQU 1
Step_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Step_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Step_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Step_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Step_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Step_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Step_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Step_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Step_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Step_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Step_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Step_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Step_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Step_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Step_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Step_1__0__PC EQU CYREG_PRT0_PC
Step_1__0__PC2 EQU CYREG_PRT0_PC2
Step_1__0__PORT EQU 0
Step_1__0__PS EQU CYREG_PRT0_PS
Step_1__0__SHIFT EQU 7
Step_1__DR EQU CYREG_PRT0_DR
Step_1__INTCFG EQU CYREG_PRT0_INTCFG
Step_1__INTSTAT EQU CYREG_PRT0_INTSTAT
Step_1__MASK EQU 0x80
Step_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Step_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Step_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Step_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Step_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Step_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Step_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Step_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Step_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Step_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Step_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Step_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Step_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Step_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Step_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Step_1__PC EQU CYREG_PRT0_PC
Step_1__PC2 EQU CYREG_PRT0_PC2
Step_1__PORT EQU 0
Step_1__PS EQU CYREG_PRT0_PS
Step_1__SHIFT EQU 7

; isr_SW
isr_SW__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_SW__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_SW__INTC_MASK EQU 0x01
isr_SW__INTC_NUMBER EQU 0
isr_SW__INTC_PRIOR_MASK EQU 0xC0
isr_SW__INTC_PRIOR_NUM EQU 3
isr_SW__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_SW__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_SW__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Dir_2_5
Dir_2_5__0__DM__MASK EQU 0x07
Dir_2_5__0__DM__SHIFT EQU 0
Dir_2_5__0__DR EQU CYREG_PRT1_DR
Dir_2_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Dir_2_5__0__HSIOM_MASK EQU 0x0000000F
Dir_2_5__0__HSIOM_SHIFT EQU 0
Dir_2_5__0__INTCFG EQU CYREG_PRT1_INTCFG
Dir_2_5__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Dir_2_5__0__MASK EQU 0x01
Dir_2_5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Dir_2_5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Dir_2_5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Dir_2_5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Dir_2_5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Dir_2_5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Dir_2_5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Dir_2_5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Dir_2_5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Dir_2_5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Dir_2_5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Dir_2_5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Dir_2_5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Dir_2_5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Dir_2_5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Dir_2_5__0__PC EQU CYREG_PRT1_PC
Dir_2_5__0__PC2 EQU CYREG_PRT1_PC2
Dir_2_5__0__PORT EQU 1
Dir_2_5__0__PS EQU CYREG_PRT1_PS
Dir_2_5__0__SHIFT EQU 0
Dir_2_5__DR EQU CYREG_PRT1_DR
Dir_2_5__INTCFG EQU CYREG_PRT1_INTCFG
Dir_2_5__INTSTAT EQU CYREG_PRT1_INTSTAT
Dir_2_5__MASK EQU 0x01
Dir_2_5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Dir_2_5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Dir_2_5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Dir_2_5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Dir_2_5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Dir_2_5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Dir_2_5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Dir_2_5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Dir_2_5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Dir_2_5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Dir_2_5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Dir_2_5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Dir_2_5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Dir_2_5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Dir_2_5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Dir_2_5__PC EQU CYREG_PRT1_PC
Dir_2_5__PC2 EQU CYREG_PRT1_PC2
Dir_2_5__PORT EQU 1
Dir_2_5__PS EQU CYREG_PRT1_PS
Dir_2_5__SHIFT EQU 0

; Dir_3_4
Dir_3_4__0__DM__MASK EQU 0xE00000
Dir_3_4__0__DM__SHIFT EQU 21
Dir_3_4__0__DR EQU CYREG_PRT2_DR
Dir_3_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Dir_3_4__0__HSIOM_MASK EQU 0xF0000000
Dir_3_4__0__HSIOM_SHIFT EQU 28
Dir_3_4__0__INTCFG EQU CYREG_PRT2_INTCFG
Dir_3_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Dir_3_4__0__MASK EQU 0x80
Dir_3_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Dir_3_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Dir_3_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Dir_3_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Dir_3_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Dir_3_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Dir_3_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Dir_3_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Dir_3_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Dir_3_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Dir_3_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Dir_3_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Dir_3_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Dir_3_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Dir_3_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Dir_3_4__0__PC EQU CYREG_PRT2_PC
Dir_3_4__0__PC2 EQU CYREG_PRT2_PC2
Dir_3_4__0__PORT EQU 2
Dir_3_4__0__PS EQU CYREG_PRT2_PS
Dir_3_4__0__SHIFT EQU 7
Dir_3_4__DR EQU CYREG_PRT2_DR
Dir_3_4__INTCFG EQU CYREG_PRT2_INTCFG
Dir_3_4__INTSTAT EQU CYREG_PRT2_INTSTAT
Dir_3_4__MASK EQU 0x80
Dir_3_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Dir_3_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Dir_3_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Dir_3_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Dir_3_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Dir_3_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Dir_3_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Dir_3_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Dir_3_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Dir_3_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Dir_3_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Dir_3_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Dir_3_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Dir_3_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Dir_3_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Dir_3_4__PC EQU CYREG_PRT2_PC
Dir_3_4__PC2 EQU CYREG_PRT2_PC2
Dir_3_4__PORT EQU 2
Dir_3_4__PS EQU CYREG_PRT2_PS
Dir_3_4__SHIFT EQU 7

; PWM_RED
PWM_RED_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_RED_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_RED_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_RED_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_RED_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_RED_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_RED_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_RED_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_RED_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_RED_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_RED_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_RED_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_RED_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_RED_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_RED_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; NeoPixel
NeoPixel_pixl__0__DM__MASK EQU 0x38
NeoPixel_pixl__0__DM__SHIFT EQU 3
NeoPixel_pixl__0__DR EQU CYREG_PRT1_DR
NeoPixel_pixl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
NeoPixel_pixl__0__HSIOM_MASK EQU 0x000000F0
NeoPixel_pixl__0__HSIOM_SHIFT EQU 4
NeoPixel_pixl__0__INTCFG EQU CYREG_PRT1_INTCFG
NeoPixel_pixl__0__INTSTAT EQU CYREG_PRT1_INTSTAT
NeoPixel_pixl__0__MASK EQU 0x02
NeoPixel_pixl__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
NeoPixel_pixl__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
NeoPixel_pixl__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
NeoPixel_pixl__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
NeoPixel_pixl__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
NeoPixel_pixl__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
NeoPixel_pixl__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
NeoPixel_pixl__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
NeoPixel_pixl__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
NeoPixel_pixl__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
NeoPixel_pixl__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
NeoPixel_pixl__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
NeoPixel_pixl__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
NeoPixel_pixl__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
NeoPixel_pixl__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
NeoPixel_pixl__0__PC EQU CYREG_PRT1_PC
NeoPixel_pixl__0__PC2 EQU CYREG_PRT1_PC2
NeoPixel_pixl__0__PORT EQU 1
NeoPixel_pixl__0__PS EQU CYREG_PRT1_PS
NeoPixel_pixl__0__SHIFT EQU 1
NeoPixel_pixl__DR EQU CYREG_PRT1_DR
NeoPixel_pixl__INTCFG EQU CYREG_PRT1_INTCFG
NeoPixel_pixl__INTSTAT EQU CYREG_PRT1_INTSTAT
NeoPixel_pixl__MASK EQU 0x02
NeoPixel_pixl__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
NeoPixel_pixl__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
NeoPixel_pixl__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
NeoPixel_pixl__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
NeoPixel_pixl__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
NeoPixel_pixl__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
NeoPixel_pixl__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
NeoPixel_pixl__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
NeoPixel_pixl__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
NeoPixel_pixl__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
NeoPixel_pixl__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
NeoPixel_pixl__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
NeoPixel_pixl__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
NeoPixel_pixl__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
NeoPixel_pixl__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
NeoPixel_pixl__PC EQU CYREG_PRT1_PC
NeoPixel_pixl__PC2 EQU CYREG_PRT1_PC2
NeoPixel_pixl__PORT EQU 1
NeoPixel_pixl__PS EQU CYREG_PRT1_PS
NeoPixel_pixl__SHIFT EQU 1

; PWM_BLUE
PWM_BLUE_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_BLUE_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_BLUE_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_BLUE_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_BLUE_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_BLUE_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_BLUE_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_BLUE_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_BLUE_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_BLUE_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_BLUE_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_BLUE_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_BLUE_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_BLUE_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_BLUE_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Step_2_5
Step_2_5__0__DM__MASK EQU 0xE00000
Step_2_5__0__DM__SHIFT EQU 21
Step_2_5__0__DR EQU CYREG_PRT3_DR
Step_2_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Step_2_5__0__HSIOM_MASK EQU 0xF0000000
Step_2_5__0__HSIOM_SHIFT EQU 28
Step_2_5__0__INTCFG EQU CYREG_PRT3_INTCFG
Step_2_5__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Step_2_5__0__MASK EQU 0x80
Step_2_5__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Step_2_5__0__OUT_SEL_SHIFT EQU 14
Step_2_5__0__OUT_SEL_VAL EQU 3
Step_2_5__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Step_2_5__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Step_2_5__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Step_2_5__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Step_2_5__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Step_2_5__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Step_2_5__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Step_2_5__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Step_2_5__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Step_2_5__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Step_2_5__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Step_2_5__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Step_2_5__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Step_2_5__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Step_2_5__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Step_2_5__0__PC EQU CYREG_PRT3_PC
Step_2_5__0__PC2 EQU CYREG_PRT3_PC2
Step_2_5__0__PORT EQU 3
Step_2_5__0__PS EQU CYREG_PRT3_PS
Step_2_5__0__SHIFT EQU 7
Step_2_5__DR EQU CYREG_PRT3_DR
Step_2_5__INTCFG EQU CYREG_PRT3_INTCFG
Step_2_5__INTSTAT EQU CYREG_PRT3_INTSTAT
Step_2_5__MASK EQU 0x80
Step_2_5__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Step_2_5__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Step_2_5__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Step_2_5__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Step_2_5__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Step_2_5__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Step_2_5__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Step_2_5__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Step_2_5__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Step_2_5__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Step_2_5__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Step_2_5__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Step_2_5__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Step_2_5__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Step_2_5__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Step_2_5__PC EQU CYREG_PRT3_PC
Step_2_5__PC2 EQU CYREG_PRT3_PC2
Step_2_5__PORT EQU 3
Step_2_5__PS EQU CYREG_PRT3_PS
Step_2_5__SHIFT EQU 7

; Step_3_4
Step_3_4__0__DM__MASK EQU 0x07
Step_3_4__0__DM__SHIFT EQU 0
Step_3_4__0__DR EQU CYREG_PRT0_DR
Step_3_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Step_3_4__0__HSIOM_MASK EQU 0x0000000F
Step_3_4__0__HSIOM_SHIFT EQU 0
Step_3_4__0__INTCFG EQU CYREG_PRT0_INTCFG
Step_3_4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Step_3_4__0__MASK EQU 0x01
Step_3_4__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Step_3_4__0__OUT_SEL_SHIFT EQU 0
Step_3_4__0__OUT_SEL_VAL EQU 3
Step_3_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Step_3_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Step_3_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Step_3_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Step_3_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Step_3_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Step_3_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Step_3_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Step_3_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Step_3_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Step_3_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Step_3_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Step_3_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Step_3_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Step_3_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Step_3_4__0__PC EQU CYREG_PRT0_PC
Step_3_4__0__PC2 EQU CYREG_PRT0_PC2
Step_3_4__0__PORT EQU 0
Step_3_4__0__PS EQU CYREG_PRT0_PS
Step_3_4__0__SHIFT EQU 0
Step_3_4__DR EQU CYREG_PRT0_DR
Step_3_4__INTCFG EQU CYREG_PRT0_INTCFG
Step_3_4__INTSTAT EQU CYREG_PRT0_INTSTAT
Step_3_4__MASK EQU 0x01
Step_3_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Step_3_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Step_3_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Step_3_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Step_3_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Step_3_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Step_3_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Step_3_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Step_3_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Step_3_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Step_3_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Step_3_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Step_3_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Step_3_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Step_3_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Step_3_4__PC EQU CYREG_PRT0_PC
Step_3_4__PC2 EQU CYREG_PRT0_PC2
Step_3_4__PORT EQU 0
Step_3_4__PS EQU CYREG_PRT0_PS
Step_3_4__SHIFT EQU 0

; PWM_GREEN
PWM_GREEN_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_GREEN_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_GREEN_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_GREEN_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_GREEN_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_GREEN_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_GREEN_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_GREEN_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_GREEN_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_GREEN_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_GREEN_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_GREEN_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_GREEN_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_GREEN_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_GREEN_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; Status_Reg_1
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
Status_Reg_1_sts_sts_reg__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_01
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_01

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Control_Reg_1_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Control_Reg_1_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Control_Reg_1_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Control_Reg_1_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

; Control_Reg_2
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

; Dir_Container
Dir_Container__0__DM__MASK EQU 0x1C0000
Dir_Container__0__DM__SHIFT EQU 18
Dir_Container__0__DR EQU CYREG_PRT0_DR
Dir_Container__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Dir_Container__0__HSIOM_MASK EQU 0x0F000000
Dir_Container__0__HSIOM_SHIFT EQU 24
Dir_Container__0__INTCFG EQU CYREG_PRT0_INTCFG
Dir_Container__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Dir_Container__0__MASK EQU 0x40
Dir_Container__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Dir_Container__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Dir_Container__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Dir_Container__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Dir_Container__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Dir_Container__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Dir_Container__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Dir_Container__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Dir_Container__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Dir_Container__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Dir_Container__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Dir_Container__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Dir_Container__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Dir_Container__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Dir_Container__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Dir_Container__0__PC EQU CYREG_PRT0_PC
Dir_Container__0__PC2 EQU CYREG_PRT0_PC2
Dir_Container__0__PORT EQU 0
Dir_Container__0__PS EQU CYREG_PRT0_PS
Dir_Container__0__SHIFT EQU 6
Dir_Container__DR EQU CYREG_PRT0_DR
Dir_Container__INTCFG EQU CYREG_PRT0_INTCFG
Dir_Container__INTSTAT EQU CYREG_PRT0_INTSTAT
Dir_Container__MASK EQU 0x40
Dir_Container__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Dir_Container__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Dir_Container__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Dir_Container__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Dir_Container__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Dir_Container__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Dir_Container__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Dir_Container__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Dir_Container__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Dir_Container__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Dir_Container__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Dir_Container__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Dir_Container__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Dir_Container__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Dir_Container__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Dir_Container__PC EQU CYREG_PRT0_PC
Dir_Container__PC2 EQU CYREG_PRT0_PC2
Dir_Container__PORT EQU 0
Dir_Container__PS EQU CYREG_PRT0_PS
Dir_Container__SHIFT EQU 6

; PWM_Container
PWM_Container_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_Container_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_Container_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_Container_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_Container_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_Container_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_Container_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_Container_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_Container_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_Container_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_Container_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_Container_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_Container_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_Container_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_Container_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Step_Container
Step_Container__0__DM__MASK EQU 0x38
Step_Container__0__DM__SHIFT EQU 3
Step_Container__0__DR EQU CYREG_PRT3_DR
Step_Container__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Step_Container__0__HSIOM_MASK EQU 0x000000F0
Step_Container__0__HSIOM_SHIFT EQU 4
Step_Container__0__INTCFG EQU CYREG_PRT3_INTCFG
Step_Container__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Step_Container__0__MASK EQU 0x02
Step_Container__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Step_Container__0__OUT_SEL_SHIFT EQU 2
Step_Container__0__OUT_SEL_VAL EQU 0
Step_Container__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Step_Container__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Step_Container__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Step_Container__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Step_Container__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Step_Container__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Step_Container__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Step_Container__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Step_Container__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Step_Container__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Step_Container__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Step_Container__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Step_Container__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Step_Container__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Step_Container__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Step_Container__0__PC EQU CYREG_PRT3_PC
Step_Container__0__PC2 EQU CYREG_PRT3_PC2
Step_Container__0__PORT EQU 3
Step_Container__0__PS EQU CYREG_PRT3_PS
Step_Container__0__SHIFT EQU 1
Step_Container__DR EQU CYREG_PRT3_DR
Step_Container__INTCFG EQU CYREG_PRT3_INTCFG
Step_Container__INTSTAT EQU CYREG_PRT3_INTSTAT
Step_Container__MASK EQU 0x02
Step_Container__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Step_Container__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Step_Container__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Step_Container__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Step_Container__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Step_Container__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Step_Container__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Step_Container__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Step_Container__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Step_Container__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Step_Container__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Step_Container__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Step_Container__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Step_Container__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Step_Container__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Step_Container__PC EQU CYREG_PRT3_PC
Step_Container__PC2 EQU CYREG_PRT3_PC2
Step_Container__PORT EQU 3
Step_Container__PS EQU CYREG_PRT3_PS
Step_Container__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
