#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Mon May 13 14:47:41 2019
# Process ID: 2244
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15332 C:\Users\cmrnn\Desktop\SoftcoreSoCFPGA\Block Memory\Vivado Project\Block Memory.xpr
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/vivado.log
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 848.523 ; gain = 140.527
update_compile_order -fileset sources_1
set_property top rd_wr_state_machine [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap03_comb2/list_ch03_14_hex_to_sseg.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap03_comb2/list_ch03_14_hex_to_sseg.sv}}
export_ip_user_files -of_objects  [get_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/sw2hex.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/sw2hex.sv}}
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'BRAM.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/synth/BRAM.v
VHDL Output written to : C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/sim/BRAM.v
VHDL Output written to : C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/hw_handoff/BRAM.hwh
Generated Block Design Tcl file C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/hw_handoff/BRAM_bd.tcl
Generated Hardware Definition File C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/synth/BRAM.hwdef
[Mon May 13 16:10:43 2019] Launched BRAM_blk_mem_gen_0_0_synth_1...
Run output will be captured here: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/BRAM_blk_mem_gen_0_0_synth_1/runme.log
[Mon May 13 16:10:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.641 ; gain = 122.707
