{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577845091666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577845091686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 10:18:11 2020 " "Processing started: Wed Jan 01 10:18:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577845091686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845091686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845091686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577845092466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577845092466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/wb2sdrc.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/wb2sdrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "sdram_controller/wb2sdrc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sdram_controller/sync_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdram_controller/sdrc_top.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdram_controller/sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115786 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115806 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115806 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115806 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577845115806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_soc " "Found entity 1: wishbone_soc" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wishbone " "Found entity 1: rom_wishbone" {  } { { "rom_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/rom_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wishbone " "Found entity 1: ram_wishbone" {  } { { "ram_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ram_wishbone.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 phy_bus_addr_conv.v(99) " "Verilog HDL Expression warning at phy_bus_addr_conv.v(99): truncated literal to match 8 bits" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/phy_bus_addr_conv.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1577845115876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_bus_addr_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_bus_addr_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_bus_addr_conv " "Found entity 1: phy_bus_addr_conv" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/phy_bus_addr_conv.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115886 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum ram_wishbone.v 7 config_string_and_timer.v(39) " "Verilog HDL macro warning at config_string_and_timer.v(39): overriding existing definition for macro \"DataMemNum\", which was defined in \"ram_wishbone.v\", line 7" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1577845115886 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 ram_wishbone.v 8 config_string_and_timer.v(40) " "Verilog HDL macro warning at config_string_and_timer.v(40): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"ram_wishbone.v\", line 8" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1577845115886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_string_and_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file config_string_and_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_string_and_timer " "Found entity 1: config_string_and_timer" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845115956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845115956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart/uart_wb.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart/uart_transmitter.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart/uart_top.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart/uart_tfifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart/uart_sync_flops.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart/uart_rfifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart/uart_regs.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart/uart_receiver.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart/uart_debug_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "uart/raminfr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async.v 4 4 " "Found 4 design units, including 4 entities, in source file uart/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/async.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116246 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/async.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116246 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/async.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116246 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "uart/async.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/async.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax/wb_conmax_top.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax/wb_conmax_slave_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116296 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(146)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(147)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(148)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(149)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(150)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(151)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(152)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(153)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(154)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(155)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(156)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(157)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(158)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(159)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(160)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(161)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax/wb_conmax_pri_dec.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax/wb_conmax_master_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax/wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax/wb_conmax_arb.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "cpu/pc_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/pc_reg.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/openriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/openriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv " "Found entity 1: openriscv" {  } { { "cpu/openriscv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mmu_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mmu_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmu_conv " "Found entity 1: mmu_conv" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mmu_conv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "cpu/mem_wb.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "cpu/llbit_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/llbit_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/if_id.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "cpu/id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/div.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "cpu/div.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "cpu/ctrl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_rom " "Found entity 1: ip_rom" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "ip_ram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_wishbone " "Found entity 1: led_wishbone" {  } { { "led_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/led_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wishbone_uart_lite.v(56) " "Verilog HDL information at wishbone_uart_lite.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_uart_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_uart_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_uart_lite " "Found entity 1: wishbone_uart_lite" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845116736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sdram_init_done wishbone_soc.v(375) " "Verilog HDL Implicit Net warning at wishbone_soc.v(375): created implicit net for \"sdram_init_done\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 375 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart/uart_regs.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart/uart_regs.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845116736 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(166) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(144) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(162) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1577845116746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wishbone_soc " "Elaborating entity \"wishbone_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577845117346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll ip_pll:ip_pll0 " "Elaborating entity \"ip_pll\" for hierarchy \"ip_pll:ip_pll0\"" {  } { { "wishbone_soc.v" "ip_pll0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845117766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip_pll:ip_pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip_pll:ip_pll0\|altpll:altpll_component\"" {  } { { "ip_pll.v" "altpll_component" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845118776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_pll:ip_pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip_pll:ip_pll0\|altpll:altpll_component\"" {  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845118836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_pll:ip_pll0\|altpll:altpll_component " "Instantiated megafunction \"ip_pll:ip_pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 6 " "Parameter \"clk1_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845118836 ""}  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577845118836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_altpll " "Found entity 1: ip_pll_altpll" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845119306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845119306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_altpll ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated " "Elaborating entity \"ip_pll_altpll\" for hierarchy \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845119306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phy_bus_addr_conv phy_bus_addr_conv:phy_bus_addr_conv0 " "Elaborating entity \"phy_bus_addr_conv\" for hierarchy \"phy_bus_addr_conv:phy_bus_addr_conv0\"" {  } { { "wishbone_soc.v" "phy_bus_addr_conv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845119906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openriscv openriscv:openriscv0 " "Elaborating entity \"openriscv\" for hierarchy \"openriscv:openriscv0\"" {  } { { "wishbone_soc.v" "openriscv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845119946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openriscv:openriscv0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openriscv:openriscv0\|pc_reg:pc_reg0\"" {  } { { "cpu/openriscv.v" "pc_reg0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openriscv:openriscv0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openriscv:openriscv0\|if_id:if_id0\"" {  } { { "cpu/openriscv.v" "if_id0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120086 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "if_id.v(93) " "Verilog HDL warning at if_id.v(93): ignoring unsupported system task" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/if_id.v" 93 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1577845120086 "|wishbone_soc|openriscv:openriscv0|if_id:if_id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openriscv:openriscv0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openriscv:openriscv0\|id:id0\"" {  } { { "cpu/openriscv.v" "id0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openriscv:openriscv0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openriscv:openriscv0\|regfile:regfile1\"" {  } { { "cpu/openriscv.v" "regfile1" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openriscv:openriscv0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openriscv:openriscv0\|id_ex:id_ex0\"" {  } { { "cpu/openriscv.v" "id_ex0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(109) " "Verilog HDL assignment warning at id_ex.v(109): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845120526 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(133) " "Verilog HDL assignment warning at id_ex.v(133): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845120526 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(157) " "Verilog HDL assignment warning at id_ex.v(157): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845120526 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openriscv:openriscv0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openriscv:openriscv0\|ex:ex0\"" {  } { { "cpu/openriscv.v" "ex0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120586 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cnt_o ex.v(87) " "Output port \"cnt_o\" at ex.v(87) has no driver" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577845120616 "|wishbone_soc|openriscv:openriscv0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openriscv:openriscv0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openriscv:openriscv0\|ex_mem:ex_mem0\"" {  } { { "cpu/openriscv.v" "ex_mem0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openriscv:openriscv0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openriscv:openriscv0\|mem:mem0\"" {  } { { "cpu/openriscv.v" "mem0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_alignment_error mem.v(127) " "Verilog HDL or VHDL warning at mem.v(127): object \"load_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845120776 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_access_error mem.v(128) " "Verilog HDL or VHDL warning at mem.v(128): object \"load_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845120776 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_alignment_error mem.v(129) " "Verilog HDL or VHDL warning at mem.v(129): object \"store_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845120776 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_access_error mem.v(130) " "Verilog HDL or VHDL warning at mem.v(130): object \"store_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845120776 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openriscv:openriscv0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openriscv:openriscv0\|mem_wb:mem_wb0\"" {  } { { "cpu/openriscv.v" "mem_wb0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openriscv:openriscv0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openriscv:openriscv0\|ctrl:ctrl0\"" {  } { { "cpu/openriscv.v" "ctrl0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openriscv:openriscv0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openriscv:openriscv0\|div:div0\"" {  } { { "cpu/openriscv.v" "div0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845120966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLbit_reg openriscv:openriscv0\|LLbit_reg:LLbit_reg0 " "Elaborating entity \"LLbit_reg\" for hierarchy \"openriscv:openriscv0\|LLbit_reg:LLbit_reg0\"" {  } { { "cpu/openriscv.v" "LLbit_reg0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845121006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openriscv:openriscv0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openriscv:openriscv0\|csr:csr0\"" {  } { { "cpu/openriscv.v" "csr0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(389) " "Verilog HDL assignment warning at csr.v(389): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(407) " "Verilog HDL assignment warning at csr.v(407): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(409) " "Verilog HDL assignment warning at csr.v(409): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 csr.v(410) " "Verilog HDL assignment warning at csr.v(410): truncated value with size 32 to match size of target (16)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 csr.v(411) " "Verilog HDL assignment warning at csr.v(411): truncated value with size 32 to match size of target (12)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(414) " "Verilog HDL assignment warning at csr.v(414): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(418) " "Verilog HDL assignment warning at csr.v(418): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(420) " "Verilog HDL assignment warning at csr.v(420): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(422) " "Verilog HDL assignment warning at csr.v(422): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 csr.v(425) " "Verilog HDL assignment warning at csr.v(425): truncated value with size 32 to match size of target (22)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(426) " "Verilog HDL assignment warning at csr.v(426): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121036 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(502) " "Verilog HDL assignment warning at csr.v(502): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121046 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(503) " "Verilog HDL assignment warning at csr.v(503): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121046 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(617) " "Verilog HDL assignment warning at csr.v(617): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121046 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(618) " "Verilog HDL assignment warning at csr.v(618): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845121046 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu_conv openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0 " "Elaborating entity \"mmu_conv\" for hierarchy \"openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0\"" {  } { { "cpu/csr.v" "mmu_conv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845122576 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mmu_conv.v(273) " "Verilog HDL warning at mmu_conv.v(273): ignoring unsupported system task" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mmu_conv.v" 273 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1577845122646 "|wishbone_soc|openriscv:openriscv0|csr:csr0|mmu_conv:mmu_conv0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "dwishbone_bus_if" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845122816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845122816 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "iwishbone_bus_if" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845122876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845122876 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_uart_lite wishbone_uart_lite:wishbone_uart_lite0 " "Elaborating entity \"wishbone_uart_lite\" for hierarchy \"wishbone_uart_lite:wishbone_uart_lite0\"" {  } { { "wishbone_soc.v" "wishbone_uart_lite0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845122916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(69) " "Verilog HDL assignment warning at wishbone_uart_lite.v(69): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845122916 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wishbone_uart_lite.v(79) " "Verilog HDL assignment warning at wishbone_uart_lite.v(79): truncated value with size 32 to match size of target (4)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845122916 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(82) " "Verilog HDL assignment warning at wishbone_uart_lite.v(82): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845122916 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_string_and_timer config_string_and_timer:config_string_and_timer0 " "Elaborating entity \"config_string_and_timer\" for hierarchy \"config_string_and_timer:config_string_and_timer0\"" {  } { { "wishbone_soc.v" "config_string_and_timer0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845122956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_read config_string_and_timer.v(67) " "Verilog HDL or VHDL warning at config_string_and_timer.v(67): object \"is_read\" assigned a value but never read" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845122956 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wishbone rom_wishbone:rom_wishbone0 " "Elaborating entity \"rom_wishbone\" for hierarchy \"rom_wishbone:rom_wishbone0\"" {  } { { "wishbone_soc.v" "rom_wishbone0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845123166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_rom rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0 " "Elaborating entity \"ip_rom\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\"" {  } { { "rom_wishbone.v" "ip_rom0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/rom_wishbone.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845123226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\"" {  } { { "ip_rom.v" "altsyncram_component" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845124766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\"" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845124826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file firmware.hex " "Parameter \"init_file\" = \"firmware.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845124826 ""}  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577845124826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mba1 " "Found entity 1: altsyncram_mba1" {  } { { "db/altsyncram_mba1.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845124936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845124936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mba1 rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated " "Elaborating entity \"altsyncram_mba1\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845124936 ""}
{ "Warning" "WMIO_MIO_WORD_HEX_BYTE_READ" "firmware.hex " "Word addressed memory initialization file \"firmware.hex\" was read in the byte-addressed format" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex" 1 -1 0 } }  } 0 113006 "Word addressed memory initialization file \"%1!s!\" was read in the byte-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1577845125136 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "12288 10635 F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex " "Memory depth (12288) in the design file differs from memory depth (10635) in the Memory Initialization File \"F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex\" -- setting initial value for remaining addresses to 0" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1577845125206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_58a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_58a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_58a " "Found entity 1: decode_58a" {  } { { "db/decode_58a.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/decode_58a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845125616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845125616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_58a rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|decode_58a:rden_decode " "Elaborating entity \"decode_58a\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|decode_58a:rden_decode\"" {  } { { "db/altsyncram_mba1.tdf" "rden_decode" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845125616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9ob " "Found entity 1: mux_9ob" {  } { { "db/mux_9ob.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/mux_9ob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845125766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845125766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9ob rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|mux_9ob:mux2 " "Elaborating entity \"mux_9ob\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|mux_9ob:mux2\"" {  } { { "db/altsyncram_mba1.tdf" "mux2" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845125766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_wishbone led_wishbone:led_wishbone0 " "Elaborating entity \"led_wishbone\" for hierarchy \"led_wishbone:led_wishbone0\"" {  } { { "wishbone_soc.v" "led_wishbone0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845125856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_top sdrc_top:sdrc_top0 " "Elaborating entity \"sdrc_top\" for hierarchy \"sdrc_top:sdrc_top0\"" {  } { { "wishbone_soc.v" "sdrc_top0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845125886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2sdrc sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc " "Elaborating entity \"wb2sdrc\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\"" {  } { { "sdram_controller/sdrc_top.v" "u_wb2sdrc" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\"" {  } { { "sdram_controller/wb2sdrc.v" "u_cmdfifo" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/wb2sdrc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126206 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126206 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126206 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126206 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\"" {  } { { "sdram_controller/wb2sdrc.v" "u_wrdatafifo" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/wb2sdrc.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126246 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (4)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126246 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (4)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126256 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (4)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126256 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\"" {  } { { "sdram_controller/wb2sdrc.v" "u_rddatafifo" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/wb2sdrc.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126306 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126306 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126306 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126316 "|wishbone_soc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_core sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core " "Elaborating entity \"sdrc_core\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\"" {  } { { "sdram_controller/sdrc_top.v" "u_sdrc_core" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_req_gen sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen " "Elaborating entity \"sdrc_req_gen\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen\"" {  } { { "sdram_controller/sdrc_core.v" "u_req_gen" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_idle sdrc_req_gen.v(160) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(160): object \"req_idle\" assigned a value but never read" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sdrc_req_gen.v(191) " "Verilog HDL assignment warning at sdrc_req_gen.v(191): truncated value with size 10 to match size of target (9)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 sdrc_req_gen.v(194) " "Verilog HDL assignment warning at sdrc_req_gen.v(194): truncated value with size 28 to match size of target (27)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 sdrc_req_gen.v(195) " "Verilog HDL assignment warning at sdrc_req_gen.v(195): truncated value with size 11 to match size of target (9)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 sdrc_req_gen.v(226) " "Verilog HDL assignment warning at sdrc_req_gen.v(226): truncated value with size 13 to match size of target (7)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdrc_req_gen.v(242) " "Verilog HDL assignment warning at sdrc_req_gen.v(242): truncated value with size 32 to match size of target (1)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_req_gen.v(244) " "Verilog HDL assignment warning at sdrc_req_gen.v(244): truncated value with size 32 to match size of target (13)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 sdrc_req_gen.v(254) " "Verilog HDL assignment warning at sdrc_req_gen.v(254): truncated value with size 9 to match size of target (7)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(257) " "Verilog HDL assignment warning at sdrc_req_gen.v(257): truncated value with size 27 to match size of target (26)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(315) " "Verilog HDL assignment warning at sdrc_req_gen.v(315): truncated value with size 27 to match size of target (26)" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126406 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_ctl sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl " "Elaborating entity \"sdrc_bank_ctl\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\"" {  } { { "sdram_controller/sdrc_core.v" "u_bank_ctl" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_ba_last sdrc_bank_ctl.v(155) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(155): object \"xfr_ba_last\" assigned a value but never read" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126456 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_row sdrc_bank_ctl.v(567) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(567): object \"cur_row\" assigned a value but never read" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126456 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_fsm sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm " "Elaborating entity \"sdrc_bank_fsm\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm\"" {  } { { "sdram_controller/sdrc_bank_ctl.v" "bank0_fsm" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(188) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(188): truncated value with size 2 to match size of target (1)" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126496 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(189) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(189): truncated value with size 2 to match size of target (1)" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126496 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(190) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(190): truncated value with size 2 to match size of target (1)" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126496 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(191) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(191): truncated value with size 2 to match size of target (1)" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126496 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_xfr_ctl sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl " "Elaborating entity \"sdrc_xfr_ctl\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\"" {  } { { "sdram_controller/sdrc_core.v" "u_xfr_ctl" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_end sdrc_xfr_ctl.v(213) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(213): object \"xfr_end\" assigned a value but never read" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126556 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_wrap sdrc_xfr_ctl.v(216) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(216): object \"xfr_wrap\" assigned a value but never read" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577845126556 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(238) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(238): truncated value with size 32 to match size of target (13)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126556 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdrc_xfr_ctl.v(250) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(250): truncated value with size 32 to match size of target (7)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126556 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdrc_xfr_ctl.v(300) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(300): truncated value with size 32 to match size of target (2)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126556 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(321) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(321): truncated value with size 32 to match size of target (13)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126566 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(615) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(615): truncated value with size 32 to match size of target (4)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126566 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(617) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(617): truncated value with size 32 to match size of target (4)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126566 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdrc_xfr_ctl.v(620) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(620): truncated value with size 32 to match size of target (12)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126566 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdrc_xfr_ctl.v(621) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(621): truncated value with size 32 to match size of target (3)" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126566 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bs_convert sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert " "Elaborating entity \"sdrc_bs_convert\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert\"" {  } { { "sdram_controller/sdrc_core.v" "u_bs_convert" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdrc_bs_convert.v(135) " "Verilog HDL assignment warning at sdrc_bs_convert.v(135): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126646 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdrc_bs_convert.v(136) " "Verilog HDL assignment warning at sdrc_bs_convert.v(136): truncated value with size 4 to match size of target (2)" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126646 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 sdrc_bs_convert.v(183) " "Verilog HDL assignment warning at sdrc_bs_convert.v(183): truncated value with size 40 to match size of target (32)" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126646 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(193) " "Verilog HDL assignment warning at sdrc_bs_convert.v(193): truncated value with size 8 to match size of target (2)" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126646 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(194) " "Verilog HDL assignment warning at sdrc_bs_convert.v(194): truncated value with size 8 to match size of target (2)" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577845126646 "|wishbone_soc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "wishbone_soc.v" "wb_conmax_top0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845126816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax/wb_conmax_top.v" "m0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845127436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax/wb_conmax_top.v" "s0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845127496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "arb" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845127536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "msel" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845127586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax/wb_conmax_msel.v" "pri_enc" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845127616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "pd0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845127636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax/wb_conmax_top.v" "rf" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845128086 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\|mem " "RAM logic \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sdram_controller/async_fifo.v" "mem" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1577845149066 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\|mem " "RAM logic \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sdram_controller/async_fifo.v" "mem" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1577845149066 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|mem " "RAM logic \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sdram_controller/async_fifo.v" "mem" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1577845149066 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1577845149066 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openriscv:openriscv0\|ex:ex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openriscv:openriscv0\|ex:ex0\|Mult0\"" {  } { { "cpu/ex.v" "Mult0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577845195474 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1577845195474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\"" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845195774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Instantiated megafunction \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577845195774 ""}  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577845195774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/mult_16t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577845195894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845195894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1577845208354 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "250 " "Ignored 250 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "250 " "Ignored 250 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1577845208684 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1577845208684 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 176 -1 0 } } { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 448 -1 0 } } { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 127 -1 0 } } { "cpu/pc_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/pc_reg.v" 113 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1577845208974 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1577845208974 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577845253443 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "803 " "803 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1577845289942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.map.smsg " "Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845291262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577845292972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577845292972 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd_i " "No output dependent on input pin \"uart_rxd_i\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577845295782 "|wishbone_soc|uart_rxd_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577845295782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17887 " "Implemented 17887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577845295782 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577845295782 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1577845295782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17764 " "Implemented 17764 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577845295782 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1577845295782 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1577845295782 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1577845295782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577845295782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5048 " "Peak virtual memory: 5048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577845295932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 10:21:35 2020 " "Processing ended: Wed Jan 01 10:21:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577845295932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:24 " "Elapsed time: 00:03:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577845295932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577845295932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577845295932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1577845301042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577845301062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 10:21:40 2020 " "Processing started: Wed Jan 01 10:21:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577845301062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577845301062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577845301062 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577845301432 ""}
{ "Info" "0" "" "Project  = wishbone_cycy10_soc" {  } {  } 0 0 "Project  = wishbone_cycy10_soc" 0 0 "Fitter" 0 0 1577845301432 ""}
{ "Info" "0" "" "Revision = wishbone_cycy10_soc" {  } {  } 0 0 "Revision = wishbone_cycy10_soc" 0 0 "Fitter" 0 0 1577845301432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577845301742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577845301742 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone_cycy10_soc 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"wishbone_cycy10_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577845301902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577845301972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577845301972 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 3 0 0 " "Implementing clock multiplication of 5, clock division of 3, and phase shift of 0 degrees (0 ps) for ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577845302152 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 6 0 0 " "Implementing clock multiplication of 5, clock division of 6, and phase shift of 0 degrees (0 ps) for ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577845302152 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1577845302152 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577845302850 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577845302990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577845304020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577845304020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577845304020 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577845304020 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 26006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577845304230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 26008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577845304230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 26010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577845304230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 26012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577845304230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 26014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577845304230 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577845304230 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577845304280 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577845305420 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1577845310160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577845310240 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577845310250 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577845310250 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1577845310250 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845310570 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845310570 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1577845310570 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845310570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845310570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845310570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845310570 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1577845310570 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1577845310730 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577845310730 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577845310730 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.330          clk " "  83.330          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577845310730 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  49.998 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577845310730 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.996 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  99.996 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577845310730 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1577845310730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577845313600 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577845313600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577845313600 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577845313600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~0  " "Automatically promoted node openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 162 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.011 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.011" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.001 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.001" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.101 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.101" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|xfr_st.11 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|xfr_st.11" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.000 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.000" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.111 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.111" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[0\] " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[0\]" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 303 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[1\] " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[1\]" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 303 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577845313600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1577845313600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577845313600 ""}  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex_mem.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 10471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577845313600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577845316440 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577845316460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577845316470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577845316510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577845316580 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577845316640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577845318100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1577845318120 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1577845318120 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577845318120 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 clk\[0\] sdr_clk_o~output " "PLL \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdr_clk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_pll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll.v" 107 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 86 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 51 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1577845318520 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577845319520 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1577845319800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577845322990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577845335490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577845335839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577845415697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:20 " "Fitter placement operations ending: elapsed time is 00:01:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577845415697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577845419627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Router estimated average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 12 { 0 ""} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577845439350 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577845439350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1577845456200 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577845456200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577845456200 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.36 " "Total time spent on timing analysis during the Fitter is 18.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577845457040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577845457270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577845460710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577845460730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577845465098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577845470308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg " "Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577845474258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5413 " "Peak virtual memory: 5413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577845478898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 10:24:38 2020 " "Processing ended: Wed Jan 01 10:24:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577845478898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577845478898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:24 " "Total CPU time (on all processors): 00:04:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577845478898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577845478898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577845482598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577845482608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 10:24:42 2020 " "Processing started: Wed Jan 01 10:24:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577845482608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577845482608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577845482608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1577845483428 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577845485778 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577845485848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577845487048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 10:24:47 2020 " "Processing ended: Wed Jan 01 10:24:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577845487048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577845487048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577845487048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577845487048 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577845488058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577845490048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577845490058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 10:24:48 2020 " "Processing started: Wed Jan 01 10:24:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577845490058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1577845490058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1577845490058 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1577845490298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1577845491128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1577845491128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845491188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845491188 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1577845492508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1577845492568 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577845492578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577845492578 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577845492578 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845492918 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845492918 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577845492918 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845492918 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845492918 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845492918 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845492918 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1577845492918 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1577845493208 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577845493358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.224 " "Worst-case setup slack is 13.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.224               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   13.224               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.068               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.068               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845493658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845493748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577845493808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577845493888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.650 " "Worst-case minimum pulse width slack is 24.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.650               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.650               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.588               0.000 clk  " "   41.588               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.476               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.476               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845493938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845493938 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845494378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845494378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845494378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845494378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 94.889 ns " "Worst Case Available Settling Time: 94.889 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845494378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845494378 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577845494378 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577845494408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577845494558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577845499125 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845500422 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845500422 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577845500422 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845500422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845500422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845500422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845500422 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1577845500422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.040 " "Worst-case setup slack is 15.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.040               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.040               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.835               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   21.835               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845500782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845500862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845500862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577845500912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577845500952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.657 " "Worst-case minimum pulse width slack is 24.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845501002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845501002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.657               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.657               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845501002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.600               0.000 clk  " "   41.600               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845501002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.495               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.495               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845501002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845501002 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845501322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845501322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845501322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845501322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 95.224 ns " "Worst Case Available Settling Time: 95.224 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845501322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845501322 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577845501322 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577845501342 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845502162 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1577845502162 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577845502162 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845502162 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845502162 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845502162 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1577845502162 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1577845502162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.465 " "Worst-case setup slack is 33.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.465               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   33.465               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.639               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.639               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845502462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845502552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577845502602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577845502652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.717 " "Worst-case minimum pulse width slack is 24.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.717               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.717               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.251               0.000 clk  " "   41.251               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.755               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.755               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577845502702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577845502702 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845503112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845503112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845503112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845503112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 97.765 ns " "Worst Case Available Settling Time: 97.765 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845503112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1577845503112 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577845503112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577845504002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577845504152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577845504522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 10:25:04 2020 " "Processing ended: Wed Jan 01 10:25:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577845504522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577845504522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577845504522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1577845504522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1577845506502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577845506512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 10:25:06 2020 " "Processing started: Wed Jan 01 10:25:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577845506512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1577845506512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1577845506512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1577845507812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_cycy10_soc.vo F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/simulation/modelsim/ simulation " "Generated file wishbone_cycy10_soc.vo in folder \"F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1577845511898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577845512188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 10:25:12 2020 " "Processing ended: Wed Jan 01 10:25:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577845512188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577845512188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577845512188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1577845512188 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 189 s " "Quartus Prime Full Compilation was successful. 0 errors, 189 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1577845512988 ""}
