(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-02-02T03:52:57Z")
 (DESIGN "01_Basic_Setup")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "01_Basic_Setup")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_1_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_2_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_3_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAN_1\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_7 (3.900:3.900:3.900))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_0\\.main_10 (3.900:3.900:3.900))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_2\\.main_9 (4.462:4.462:4.462))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_3\\.main_7 (3.900:3.900:3.900))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_6 (3.882:3.882:3.882))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_0\\.main_9 (3.882:3.882:3.882))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_2\\.main_8 (4.457:4.457:4.457))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_3\\.main_6 (3.882:3.882:3.882))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_5 (3.879:3.879:3.879))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_0\\.main_8 (3.879:3.879:3.879))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_2\\.main_7 (4.455:4.455:4.455))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_3\\.main_5 (3.879:3.879:3.879))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_3 (3.182:3.182:3.182))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_4 (3.182:3.182:3.182))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_2 (3.182:3.182:3.182))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_7 (5.234:5.234:5.234))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_7 (5.234:5.234:5.234))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_3 (2.297:2.297:2.297))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_6 (3.942:3.942:3.942))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_6 (3.942:3.942:3.942))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_7 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_0\\.main_10 (2.812:2.812:2.812))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_2\\.main_9 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_3\\.main_7 (2.812:2.812:2.812))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_6 (2.794:2.794:2.794))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_0\\.main_9 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_2\\.main_8 (2.794:2.794:2.794))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_3\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_5 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_0\\.main_8 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_2\\.main_7 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_3\\.main_5 (2.619:2.619:2.619))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (2.310:2.310:2.310))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (2.310:2.310:2.310))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_7 (3.199:3.199:3.199))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_7 (3.199:3.199:3.199))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (2.302:2.302:2.302))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_6 (3.190:3.190:3.190))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_6 (3.190:3.190:3.190))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_7 (3.782:3.782:3.782))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_0\\.main_10 (3.782:3.782:3.782))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_2\\.main_9 (4.311:4.311:4.311))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_3\\.main_7 (3.782:3.782:3.782))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_6 (3.074:3.074:3.074))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_0\\.main_9 (3.074:3.074:3.074))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_2\\.main_8 (3.061:3.061:3.061))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_3\\.main_6 (3.074:3.074:3.074))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_5 (4.316:4.316:4.316))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_0\\.main_8 (4.316:4.316:4.316))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_2\\.main_7 (3.792:3.792:3.792))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_3\\.main_5 (4.316:4.316:4.316))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (3.188:3.188:3.188))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (3.188:3.188:3.188))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_2 (3.188:3.188:3.188))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_7 (4.818:4.818:4.818))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_7 (4.818:4.818:4.818))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (2.296:2.296:2.296))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_1 (2.296:2.296:2.296))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_6 (3.186:3.186:3.186))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_6 (3.186:3.186:3.186))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_7 (3.081:3.081:3.081))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_0\\.main_10 (3.081:3.081:3.081))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_2\\.main_9 (3.069:3.069:3.069))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_3\\.main_7 (3.081:3.081:3.081))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_6 (3.814:3.814:3.814))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_0\\.main_9 (3.814:3.814:3.814))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_2\\.main_8 (4.342:4.342:4.342))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_3\\.main_6 (3.814:3.814:3.814))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_5 (4.285:4.285:4.285))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_0\\.main_8 (4.285:4.285:4.285))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_2\\.main_7 (3.744:3.744:3.744))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_3\\.main_5 (4.285:4.285:4.285))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_3 (2.309:2.309:2.309))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_4 (2.309:2.309:2.309))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_2 (2.309:2.309:2.309))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_7 (3.204:3.204:3.204))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_7 (3.204:3.204:3.204))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_3 (3.193:3.193:3.193))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_1 (3.193:3.193:3.193))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_6 (7.368:7.368:7.368))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_6 (7.368:7.368:7.368))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\).fb \\CAN_1\:CanIP\\.can_rx (3.306:3.306:3.306))
    (INTERCONNECT LIO_0\(0\).fb wire_LED_B.main_0 (5.206:5.206:5.206))
    (INTERCONNECT \\USBUART_1\:USB\\.sof_int \\USBUART_1\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_0.main_0 (5.044:5.044:5.044))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_1.main_0 (5.044:5.044:5.044))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_last\\.main_0 (5.952:5.952:5.952))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_postpoll\\.main_0 (5.044:5.044:5.044))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_0\\.main_0 (5.786:5.786:5.786))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_2\\.main_0 (5.917:5.917:5.917))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_status_3\\.main_0 (5.786:5.786:5.786))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_0\\.main_0 (6.848:6.848:6.848))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_1\\.main_0 (6.848:6.848:6.848))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_last\\.main_0 (5.075:5.075:5.075))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_postpoll\\.main_0 (6.848:6.848:6.848))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_0\\.main_0 (5.088:5.088:5.088))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_2\\.main_0 (5.075:5.075:5.075))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_status_3\\.main_0 (5.088:5.088:5.088))
    (INTERCONNECT Net_6208.q SAIO_1\(0\).pin_input (7.227:7.227:7.227))
    (INTERCONNECT Net_6209.q SDIO_1\(0\).pin_input (7.455:7.455:7.455))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_0.main_0 (7.530:7.530:7.530))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_1.main_0 (7.530:7.530:7.530))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_last\\.main_0 (5.880:5.880:5.880))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_postpoll\\.main_0 (7.530:7.530:7.530))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_0\\.main_0 (5.880:5.880:5.880))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_2\\.main_0 (5.899:5.899:5.899))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_status_3\\.main_0 (5.880:5.880:5.880))
    (INTERCONNECT \\CAN_1\:CanIP\\.can_tx CAN_TX\(0\).pin_input (2.605:2.605:2.605))
    (INTERCONNECT Net_719.q MODX_3_TXD\(0\).pin_input (9.508:9.508:9.508))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_0.main_0 (5.983:5.983:5.983))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_1.main_0 (5.983:5.983:5.983))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_last\\.main_0 (5.983:5.983:5.983))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_postpoll\\.main_0 (5.983:5.983:5.983))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_0\\.main_1 (5.133:5.133:5.133))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_2\\.main_1 (5.142:5.142:5.142))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_status_3\\.main_1 (5.133:5.133:5.133))
    (INTERCONNECT Net_737.q MODX_1_TXD\(0\).pin_input (7.201:7.201:7.201))
    (INTERCONNECT Net_745.q MODX_2_TXD\(0\).pin_input (7.044:7.044:7.044))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_0.main_2 (5.427:5.427:5.427))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_1.main_2 (5.427:5.427:5.427))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_last\\.main_0 (5.427:5.427:5.427))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_postpoll\\.main_0 (5.427:5.427:5.427))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_0\\.main_5 (6.206:6.206:6.206))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_2\\.main_5 (6.224:6.224:6.224))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_status_3\\.main_5 (6.206:6.206:6.206))
    (INTERCONNECT \\CAN_1\:CanIP\\.interrupt \\CAN_1\:isr\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_0\:BUART\:counter_load_not\\.q \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.896:2.896:2.896))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_2 (3.369:3.369:3.369))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_3 (3.369:3.369:3.369))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_3 (3.357:3.357:3.357))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_2 (3.369:3.369:3.369))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_3 (3.369:3.369:3.369))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_2 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_2 (4.184:4.184:4.184))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_2 (4.184:4.184:4.184))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_1 (3.628:3.628:3.628))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_0 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_counter_load\\.q \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.load (2.877:2.877:2.877))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:rx_status_4\\.main_1 (3.667:3.667:3.667))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:rx_status_5\\.main_0 (3.650:3.650:3.650))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_6 (2.893:2.893:2.893))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:rx_status_4\\.main_0 (4.516:4.516:4.516))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.861:2.861:2.861))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_postpoll\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.309:2.309:2.309))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_1 (3.793:3.793:3.793))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_1 (4.317:4.317:4.317))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_2 (4.317:4.317:4.317))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_2 (3.793:3.793:3.793))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_1 (4.317:4.317:4.317))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.793:3.793:3.793))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_2 (4.317:4.317:4.317))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.778:3.778:3.778))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_3 (2.696:2.696:2.696))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_4 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_5 (2.696:2.696:2.696))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_4 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.696:2.696:2.696))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_2 (4.618:4.618:4.618))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_3 (6.228:6.228:6.228))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_4 (6.228:6.228:6.228))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_4 (4.618:4.618:4.618))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_3 (6.228:6.228:6.228))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_2 (4.618:4.618:4.618))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_4 (6.228:6.228:6.228))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_0\:BUART\:rx_status_5\\.main_1 (4.315:4.315:4.315))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_3\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_3 (2.250:2.250:2.250))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_4\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_4 (4.364:4.364:4.364))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_5\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_5 (4.345:4.345:4.345))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_5 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_5 (3.718:3.718:3.718))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_5 (3.718:3.718:3.718))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:txn\\.main_6 (2.810:2.810:2.810))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:counter_load_not\\.main_2 (4.492:4.492:4.492))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.087:4.087:4.087))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_bitclk\\.main_2 (5.067:5.067:5.067))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_0\\.main_2 (5.067:5.067:5.067))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_2 (2.662:2.662:2.662))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_2 (2.662:2.662:2.662))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_status_0\\.main_2 (5.067:5.067:5.067))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:txn\\.main_5 (3.195:3.195:3.195))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_1 (4.265:4.265:4.265))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_state_0\\.main_3 (3.693:3.693:3.693))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_status_0\\.main_3 (3.693:3.693:3.693))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_3 (2.776:2.776:2.776))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:tx_status_2\\.main_0 (2.809:2.809:2.809))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_0\:BUART\:txn\\.main_3 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_1 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.207:3.207:3.207))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_1 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_1 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_1 (3.724:3.724:3.724))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_1 (3.724:3.724:3.724))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_1 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:txn\\.main_2 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_0 (4.494:4.494:4.494))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.087:4.087:4.087))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_0 (5.044:5.044:5.044))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_0 (5.044:5.044:5.044))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_0 (2.644:2.644:2.644))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_0 (2.644:2.644:2.644))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_0 (5.044:5.044:5.044))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:txn\\.main_1 (4.494:4.494:4.494))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_3 (4.325:4.325:4.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_3 (4.878:4.878:4.878))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_4 (4.878:4.878:4.878))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_4 (4.878:4.878:4.878))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:txn\\.main_4 (4.325:4.325:4.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_2\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q Net_719.main_0 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q \\UART_MODX_0\:BUART\:txn\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_MODX_1\:BUART\:counter_load_not\\.q \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_2 (4.016:4.016:4.016))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_3 (4.016:4.016:4.016))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_3 (4.009:4.009:4.009))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_2 (4.016:4.016:4.016))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_3 (4.016:4.016:4.016))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.510:4.510:4.510))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_counter_load\\.q \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.load (2.865:2.865:2.865))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:rx_status_4\\.main_1 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:rx_status_5\\.main_0 (3.648:3.648:3.648))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_6 (3.632:3.632:3.632))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:rx_status_4\\.main_0 (4.893:4.893:4.893))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.375:5.375:5.375))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_postpoll\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.316:2.316:2.316))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_1 (3.480:3.480:3.480))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_1 (4.011:4.011:4.011))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_2 (4.011:4.011:4.011))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_2 (3.480:3.480:3.480))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_1 (4.011:4.011:4.011))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.480:3.480:3.480))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_2 (4.011:4.011:4.011))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.924:4.924:4.924))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_3 (2.525:2.525:2.525))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_5 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_5 (2.525:2.525:2.525))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.525:2.525:2.525))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_5 (2.522:2.522:2.522))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_2 (3.437:3.437:3.437))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_3 (3.984:3.984:3.984))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_4 (3.984:3.984:3.984))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_4 (3.437:3.437:3.437))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_3 (3.984:3.984:3.984))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_2 (3.437:3.437:3.437))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_4 (3.984:3.984:3.984))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_1\:BUART\:rx_status_5\\.main_1 (5.528:5.528:5.528))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_3\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_3 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_4\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_4 (4.203:4.203:4.203))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_5\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_5 (4.530:4.530:4.530))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_5 (2.775:2.775:2.775))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_5 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_5 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:txn\\.main_6 (3.688:3.688:3.688))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:counter_load_not\\.main_2 (4.163:4.163:4.163))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.860:4.860:4.860))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_bitclk\\.main_2 (4.861:4.861:4.861))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_0\\.main_2 (4.163:4.163:4.163))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_2 (4.861:4.861:4.861))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_2 (4.861:4.861:4.861))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_status_0\\.main_2 (4.163:4.163:4.163))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_4 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_4 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:txn\\.main_5 (3.857:3.857:3.857))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_0 (8.028:8.028:8.028))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_0 (7.707:7.707:7.707))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_0 (7.707:7.707:7.707))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_0 (8.028:8.028:8.028))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_0 (7.707:7.707:7.707))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_0 (8.028:8.028:8.028))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_0 (7.707:7.707:7.707))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (15.122:15.122:15.122))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_0 (7.699:7.699:7.699))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_0 (7.563:7.563:7.563))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_1 (7.563:7.563:7.563))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_1 (7.699:7.699:7.699))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_0 (7.563:7.563:7.563))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_0 (7.699:7.699:7.699))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_1 (7.563:7.563:7.563))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (15.119:15.119:15.119))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_0 (13.439:13.439:13.439))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_0 (14.739:14.739:14.739))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_0 (14.739:14.739:14.739))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_0 (13.439:13.439:13.439))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_0 (14.739:14.739:14.739))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_0 (13.439:13.439:13.439))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_0 (14.739:14.739:14.739))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (14.043:14.043:14.043))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_0 (16.468:16.468:16.468))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_0 (16.468:16.468:16.468))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_1 (16.164:16.164:16.164))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_1 (16.468:16.468:16.468))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_0 (16.164:16.164:16.164))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_0 (16.468:16.468:16.468))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_1 (16.164:16.164:16.164))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (17.819:17.819:17.819))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_0 (19.208:19.208:19.208))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_0 (19.771:19.771:19.771))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_1 (19.771:19.771:19.771))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_1 (19.208:19.208:19.208))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_0 (19.771:19.771:19.771))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_0 (19.208:19.208:19.208))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_1 (19.771:19.771:19.771))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (18.801:18.801:18.801))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_1 (4.171:4.171:4.171))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_state_0\\.main_3 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_status_0\\.main_3 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:tx_status_2\\.main_0 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_1\:BUART\:txn\\.main_3 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.891:2.891:2.891))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_1 (2.880:2.880:2.880))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_1 (2.880:2.880:2.880))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_1 (2.880:2.880:2.880))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:txn\\.main_2 (3.794:3.794:3.794))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.089:3.089:3.089))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_0 (3.079:3.079:3.079))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_0 (3.079:3.079:3.079))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_0 (3.079:3.079:3.079))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:txn\\.main_1 (3.838:3.838:3.838))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_3 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_4 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_4 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:txn\\.main_4 (5.363:5.363:5.363))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_2\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_2 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q Net_737.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q \\UART_MODX_1\:BUART\:txn\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_MODX_2\:BUART\:counter_load_not\\.q \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.249:2.249:2.249))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_2 (6.085:6.085:6.085))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_2 (6.085:6.085:6.085))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_2 (4.646:4.646:4.646))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_2 (6.085:6.085:6.085))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_2 (6.085:6.085:6.085))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.654:4.654:4.654))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_2 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (3.849:3.849:3.849))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (3.849:3.849:3.849))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_1 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (3.847:3.847:3.847))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (3.847:3.847:3.847))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_0 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_counter_load\\.q \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.load (2.937:2.937:2.937))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:rx_status_4\\.main_1 (3.648:3.648:3.648))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:rx_status_5\\.main_0 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_6 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:rx_status_4\\.main_0 (4.141:4.141:4.141))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.639:2.639:2.639))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_postpoll\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.910:2.910:2.910))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_1 (4.058:4.058:4.058))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_1 (6.353:6.353:6.353))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_1 (6.353:6.353:6.353))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_1 (4.058:4.058:4.058))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_1 (6.353:6.353:6.353))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_1 (4.058:4.058:4.058))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_1 (6.353:6.353:6.353))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.066:4.066:4.066))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_3 (6.076:6.076:6.076))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_4 (3.780:3.780:3.780))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_4 (3.780:3.780:3.780))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_4 (6.076:6.076:6.076))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_4 (3.780:3.780:3.780))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_3 (6.076:6.076:6.076))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_4 (3.780:3.780:3.780))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_2 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_3 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_2 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_2\:BUART\:rx_status_5\\.main_1 (2.918:2.918:2.918))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_3\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_3 (3.674:3.674:3.674))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_4\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_5\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_5 (2.941:2.941:2.941))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_5 (4.277:4.277:4.277))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_5 (3.729:3.729:3.729))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_5 (3.729:3.729:3.729))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:txn\\.main_6 (3.356:3.356:3.356))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:counter_load_not\\.main_2 (2.981:2.981:2.981))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.975:2.975:2.975))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_bitclk\\.main_2 (2.850:2.850:2.850))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_0\\.main_2 (2.850:2.850:2.850))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_2 (2.981:2.981:2.981))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_2 (2.981:2.981:2.981))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_status_0\\.main_2 (2.850:2.850:2.850))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_4 (2.708:2.708:2.708))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_4 (2.708:2.708:2.708))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:txn\\.main_5 (2.692:2.692:2.692))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_1 (4.029:4.029:4.029))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_state_0\\.main_3 (3.489:3.489:3.489))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_status_0\\.main_3 (3.489:3.489:3.489))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_3 (6.082:6.082:6.082))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:tx_status_2\\.main_0 (4.539:4.539:4.539))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_2\:BUART\:txn\\.main_3 (2.224:2.224:2.224))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_1 (3.415:3.415:3.415))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.626:4.626:4.626))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_1 (4.084:4.084:4.084))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_1 (4.084:4.084:4.084))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_1 (3.415:3.415:3.415))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_1 (3.415:3.415:3.415))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_1 (4.084:4.084:4.084))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:txn\\.main_2 (3.418:3.418:3.418))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_0 (3.116:3.116:3.116))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_0 (3.116:3.116:3.116))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_0 (3.116:3.116:3.116))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_0 (3.107:3.107:3.107))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:txn\\.main_1 (3.119:3.119:3.119))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_3 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_3 (3.350:3.350:3.350))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_4 (3.350:3.350:3.350))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_3 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_3 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_4 (3.350:3.350:3.350))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:txn\\.main_4 (4.275:4.275:4.275))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_2\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_2 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q Net_745.main_0 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q \\UART_MODX_2\:BUART\:txn\\.main_0 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_STIM_0\:BUART\:counter_load_not\\.q \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_2 (5.194:5.194:5.194))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_3 (5.205:5.205:5.205))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_3 (5.194:5.194:5.194))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_2 (5.205:5.205:5.205))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_3 (5.205:5.205:5.205))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.498:5.498:5.498))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_2 (4.007:4.007:4.007))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_2 (4.007:4.007:4.007))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_1 (3.999:3.999:3.999))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_1 (3.999:3.999:3.999))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_0 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_counter_load\\.q \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.load (2.331:2.331:2.331))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:rx_status_4\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:rx_status_5\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_6 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:rx_status_4\\.main_0 (3.823:3.823:3.823))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.401:4.401:4.401))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_postpoll\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.416:4.416:4.416))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_1 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_1 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_2 (3.110:3.110:3.110))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_2 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_1 (3.110:3.110:3.110))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_2 (3.110:3.110:3.110))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.991:4.991:4.991))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_3 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_5 (2.786:2.786:2.786))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_5 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_4 (2.786:2.786:2.786))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_5 (2.786:2.786:2.786))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_2 (4.367:4.367:4.367))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_3 (4.367:4.367:4.367))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_4 (5.932:5.932:5.932))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_4 (4.367:4.367:4.367))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_3 (5.932:5.932:5.932))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_2 (4.367:4.367:4.367))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_4 (5.932:5.932:5.932))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_0\:BUART\:rx_status_5\\.main_1 (2.910:2.910:2.910))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_3\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_3 (2.900:2.900:2.900))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_4\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_4 (5.223:5.223:5.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_5\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_5 (3.636:3.636:3.636))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_5 (2.940:2.940:2.940))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_5 (3.096:3.096:3.096))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_5 (3.096:3.096:3.096))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:txn\\.main_6 (3.093:3.093:3.093))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:counter_load_not\\.main_2 (4.028:4.028:4.028))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.603:4.603:4.603))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_bitclk\\.main_2 (3.633:3.633:3.633))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_0\\.main_2 (4.028:4.028:4.028))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_2 (3.633:3.633:3.633))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_2 (3.633:3.633:3.633))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_status_0\\.main_2 (4.028:4.028:4.028))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_4 (3.580:3.580:3.580))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_4 (3.580:3.580:3.580))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:txn\\.main_5 (4.540:4.540:4.540))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_1 (4.527:4.527:4.527))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_state_0\\.main_3 (3.492:3.492:3.492))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_status_0\\.main_3 (3.492:3.492:3.492))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_3 (6.059:6.059:6.059))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:tx_status_2\\.main_0 (5.406:5.406:5.406))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_0\:BUART\:txn\\.main_3 (2.334:2.334:2.334))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_1 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.230:3.230:3.230))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_1 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_1 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_1 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_1 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_1 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:txn\\.main_2 (3.222:3.222:3.222))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_0 (3.419:3.419:3.419))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.421:3.421:3.421))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_0 (3.419:3.419:3.419))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_0 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_0 (3.419:3.419:3.419))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:txn\\.main_1 (3.566:3.566:3.566))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_3 (4.111:4.111:4.111))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_3 (4.676:4.676:4.676))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_4 (4.111:4.111:4.111))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_3 (4.676:4.676:4.676))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_3 (4.676:4.676:4.676))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_4 (4.111:4.111:4.111))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:txn\\.main_4 (3.280:3.280:3.280))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_2\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_2 (2.865:2.865:2.865))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q Net_6209.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q \\UART_STIM_0\:BUART\:txn\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_STIM_1\:BUART\:counter_load_not\\.q \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (7.629:7.629:7.629))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_0\\.main_3 (3.800:3.800:3.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_4 (3.800:3.800:3.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_2 (3.800:3.800:3.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_10 (6.670:6.670:6.670))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_7 (6.670:6.670:6.670))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_3 (3.799:3.799:3.799))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_1 (3.799:3.799:3.799))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_9 (6.570:6.570:6.570))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_6 (6.570:6.570:6.570))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_2 (7.040:7.040:7.040))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_3 (7.040:7.040:7.040))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_3 (6.921:6.921:6.921))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_2 (7.040:7.040:7.040))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_3 (7.040:7.040:7.040))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (7.066:7.066:7.066))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_2 (6.295:6.295:6.295))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_0\\.main_2 (6.111:6.111:6.111))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_1\\.main_2 (6.111:6.111:6.111))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_1 (6.111:6.111:6.111))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_0\\.main_1 (6.209:6.209:6.209))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_1\\.main_1 (6.209:6.209:6.209))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_0 (6.209:6.209:6.209))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_7 (2.828:2.828:2.828))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_0\\.main_8 (2.828:2.828:2.828))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_2\\.main_8 (2.810:2.810:2.810))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_3\\.main_7 (2.828:2.828:2.828))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_6 (2.814:2.814:2.814))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_0\\.main_7 (2.814:2.814:2.814))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_2\\.main_7 (2.790:2.790:2.790))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_3\\.main_6 (2.814:2.814:2.814))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_5 (2.830:2.830:2.830))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_0\\.main_6 (2.830:2.830:2.830))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_2\\.main_6 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_3\\.main_5 (2.830:2.830:2.830))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_counter_load\\.q \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:rx_status_4\\.main_1 (2.938:2.938:2.938))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:rx_status_5\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_9 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:rx_status_4\\.main_0 (3.208:3.208:3.208))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.291:2.291:2.291))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_postpoll\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (6.221:6.221:6.221))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_1 (4.921:4.921:4.921))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_1 (6.889:6.889:6.889))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_2 (6.889:6.889:6.889))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_2 (4.921:4.921:4.921))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_1 (6.889:6.889:6.889))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.921:4.921:4.921))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_2 (6.889:6.889:6.889))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.322:6.322:6.322))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_3 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_4 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_5 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_5 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_4 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_5 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_2 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_3 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_4 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_4 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_3 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_2 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_4 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_1\:BUART\:rx_status_5\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_3\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_3 (7.350:7.350:7.350))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_4\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_4 (5.205:5.205:5.205))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_5\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_5 (6.699:6.699:6.699))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_5 (6.311:6.311:6.311))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_5 (9.998:9.998:9.998))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_5 (9.998:9.998:9.998))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:txn\\.main_6 (9.423:9.423:9.423))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:counter_load_not\\.main_2 (7.914:7.914:7.914))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.218:4.218:4.218))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_bitclk\\.main_2 (8.839:8.839:8.839))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_0\\.main_2 (7.914:7.914:7.914))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_2 (4.229:4.229:4.229))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_2 (4.229:4.229:4.229))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_status_0\\.main_2 (7.914:7.914:7.914))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_4 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_4 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:txn\\.main_5 (3.106:3.106:3.106))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_1 (6.810:6.810:6.810))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_state_0\\.main_3 (6.835:6.835:6.835))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_status_0\\.main_3 (6.835:6.835:6.835))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_3 (9.468:9.468:9.468))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:tx_status_2\\.main_0 (7.977:7.977:7.977))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_1\:BUART\:txn\\.main_3 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_1 (4.690:4.690:4.690))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (8.394:8.394:8.394))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_1 (6.350:6.350:6.350))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_1 (4.690:4.690:4.690))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_1 (8.385:8.385:8.385))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_1 (8.385:8.385:8.385))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_1 (4.690:4.690:4.690))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:txn\\.main_2 (8.364:8.364:8.364))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_0 (8.338:8.338:8.338))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.237:4.237:4.237))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_0 (9.672:9.672:9.672))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_0 (8.338:8.338:8.338))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_0 (3.569:3.569:3.569))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_0 (3.569:3.569:3.569))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_0 (8.338:8.338:8.338))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:txn\\.main_1 (4.246:4.246:4.246))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_3 (7.400:7.400:7.400))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_3 (8.316:8.316:8.316))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_4 (7.400:7.400:7.400))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_3 (3.930:3.930:3.930))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_3 (3.930:3.930:3.930))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_4 (7.400:7.400:7.400))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:txn\\.main_4 (4.505:4.505:4.505))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_2\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q Net_6208.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q \\UART_STIM_1\:BUART\:txn\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\USBUART_1\:Dp\\.interrupt \\USBUART_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.usb_int \\USBUART_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.arb_int \\USBUART_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_0 \\USBUART_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_1 \\USBUART_1\:ep_1\\.interrupt (9.058:9.058:9.058))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_2 \\USBUART_1\:ep_2\\.interrupt (9.092:9.092:9.092))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_3 \\USBUART_1\:ep_3\\.interrupt (9.095:9.095:9.095))
    (INTERCONNECT __ONE__.q BUZZER\(0\).pin_input (8.801:8.801:8.801))
    (INTERCONNECT KEY_1\(0\).fb LED_R\(0\).pin_input (5.894:5.894:5.894))
    (INTERCONNECT wire_LED_B.q LED_B\(0\).pin_input (6.953:6.953:6.953))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\CAN_1\:CanIP\\.clock (0.000:0.000:0.000))
    (INTERCONNECT LIO_11\(0\)_PAD LIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_12\(0\)_PAD LIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_0\(0\)_PAD AIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_1\(0\)_PAD AIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_2\(0\)_PAD AIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_3\(0\)_PAD AIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_8\(0\)_PAD AIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_9\(0\)_PAD AIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_10\(0\)_PAD AIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_11\(0\)_PAD AIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_12\(0\)_PAD AIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_13\(0\)_PAD AIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_14\(0\)_PAD AIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_15\(0\)_PAD AIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_7\(0\)_PAD AIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_6\(0\)_PAD AIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_5\(0\)_PAD AIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_4\(0\)_PAD AIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_0\(0\)_PAD DIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_1\(0\)_PAD DIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_2\(0\)_PAD DIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_3\(0\)_PAD DIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_4\(0\)_PAD DIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_5\(0\)_PAD DIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_6\(0\)_PAD DIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_7\(0\)_PAD DIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_8\(0\)_PAD DIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_9\(0\)_PAD DIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_10\(0\)_PAD DIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_11\(0\)_PAD DIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_12\(0\)_PAD DIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_13\(0\)_PAD DIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_14\(0\)_PAD DIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_15\(0\)_PAD DIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_0\(0\)_PAD SAIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\)_PAD SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_0\(0\)_PAD SDIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_IO\(0\)_PAD MODX_3_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\)_PAD SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_2\(0\)_PAD LIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\)_PAD BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\)_PAD LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\)_PAD LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\)_PAD CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\)_PAD CAN_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\)_PAD MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_RXD\(0\)_PAD MODX_1_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\)_PAD MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_RXD\(0\)_PAD MODX_3_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_RXD\(0\)_PAD MODX_2_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\)_PAD MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_IO\(0\)_PAD MODX_1_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_IO\(0\)_PAD MODX_2_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_13_RST\(0\)_PAD LIO_13_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\)_PAD LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_1\(0\)_PAD LIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_10\(0\)_PAD LIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_9\(0\)_PAD LIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_8\(0\)_PAD LIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_7\(0\)_PAD LIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_6\(0\)_PAD LIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_5\(0\)_PAD LIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_4\(0\)_PAD LIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_3\(0\)_PAD LIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_0\(0\)_PAD LIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_2\(0\)_PAD KEY_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_1\(0\)_PAD KEY_1\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
