#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Sat Aug  3 12:21:36 2024
# Process ID: 839
# Current directory: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth
# Command line: vivado -mode tcl -source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/synthesize.tcl
# Log file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/vivado.log
# Journal file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/vivado.jou
#-----------------------------------------------------------
source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/synthesize.tcl
# set_param general.maxThreads 8
# read_vhdl -vhdl2008 [glob /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/hdl/*.vhd]
# read_xdc /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/period_4.xdc
# synth_design -top if_loop_1 -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_1 -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.305 ; gain = 152.582 ; free physical = 187870 ; free virtual = 249286
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:36]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:887]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:308]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:887]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:887]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:308]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:887]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (5#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (6#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:522]
INFO: [Synth 8-256] done synthesizing module '\fork ' (7#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (8#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1579]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1579]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1212]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1020]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1031]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1051]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1054]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1212]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1653]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:752]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:752]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1650]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1653]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (16#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (18#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'branch' (19#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'DVR' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:2059]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:2061]
INFO: [Synth 8-256] done synthesizing module 'DVR' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:2059]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'DVR__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:2059]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DVR__parameterized0' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:2059]
INFO: [Synth 8-638] synthesizing module 'source' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:988]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:980]
INFO: [Synth 8-256] done synthesizing module 'source' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:988]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized0' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 5 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 5 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized1' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 3 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized2' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 3 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized2' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'select_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:519]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'antitokens' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'antitokens' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'select_op' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:519]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (28#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:380]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (28#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'end_node' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:380]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (30#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (31#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (32#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (33#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (34#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (35#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (36#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (37#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (38#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (39#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (40#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:958]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (41#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:958]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:958]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (41#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/elastic_components.vhd:958]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:32]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:49]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_2 in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:667]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_2 in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:663]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_3 in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:668]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_3 in module/entity if_loop_1 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'if_loop_1' (42#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/hdl/if_loop_1.vhd:36]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design sext_op has unconnected port clk
WARNING: [Synth 8-3331] design sext_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port n_ready_out
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_we1
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[31]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[30]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[29]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[28]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[27]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[26]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[25]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[24]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[23]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[22]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[21]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[20]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[19]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[18]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[17]
WARNING: [Synth 8-3331] design if_loop_1 has unconnected port a_dout1[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1951.059 ; gain = 212.336 ; free physical = 187888 ; free virtual = 249306
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.023 ; gain = 215.301 ; free physical = 187887 ; free virtual = 249304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.023 ; gain = 215.301 ; free physical = 187887 ; free virtual = 249304
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/period_4.xdc]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.742 ; gain = 0.000 ; free physical = 187783 ; free virtual = 249200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2128.742 ; gain = 0.000 ; free physical = 187782 ; free virtual = 249199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 187862 ; free virtual = 249279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 187862 ; free virtual = 249279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 187862 ; free virtual = 249279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 187853 ; free virtual = 249271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 21    
	                1 Bit    Registers := 85    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DVR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DVR__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module antitokens 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module select_op 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tehb7/data_reg_reg[0]' (FDCE) to 'tehb7/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tehb7/data_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select0/Antitokens/reg_out1_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188284 ; free virtual = 249705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188168 ; free virtual = 249588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188130 ; free virtual = 249551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188130 ; free virtual = 249551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188129 ; free virtual = 249550
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188129 ; free virtual = 249550
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188129 ; free virtual = 249550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188129 ; free virtual = 249550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188130 ; free virtual = 249551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188130 ; free virtual = 249551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |    35|
|3     |LUT2   |   208|
|4     |LUT3   |   145|
|5     |LUT4   |   112|
|6     |LUT5   |   106|
|7     |LUT6   |   101|
|8     |FDCE   |   640|
|9     |FDPE   |    34|
|10    |FDRE   |    76|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------+------+
|      |Instance                           |Module                        |Cells |
+------+-----------------------------------+------------------------------+------+
|1     |top                                |                              |  1497|
|2     |  addi0                            |add_op                        |     8|
|3     |  addi1                            |add_op_0                      |     8|
|4     |  cmpi0                            |icmp_sgt_op                   |     4|
|5     |  cmpi1                            |icmp_ult_op                   |     4|
|6     |  addi2                            |add_op_1                      |    39|
|7     |  control_merge3                   |cntrlMerge                    |    60|
|8     |    fork_C1                        |fork__parameterized1          |    40|
|9     |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_49    |     4|
|10    |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_50    |    36|
|11    |    oehb1                          |TEHB__parameterized0_48       |    20|
|12    |  fork0                            |\fork                         |     3|
|13    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_46    |     1|
|14    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_47    |     2|
|15    |  fork1                            |fork_2                        |     2|
|16    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_44    |     1|
|17    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_45    |     1|
|18    |  fork2                            |fork__parameterized0          |     2|
|19    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_42    |     1|
|20    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_43    |     1|
|21    |  fork3                            |fork__parameterized0_3        |     2|
|22    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_40    |     1|
|23    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_41    |     1|
|24    |  fork4                            |fork__parameterized2          |     3|
|25    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_37    |     1|
|26    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_38    |     1|
|27    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_39    |     1|
|28    |  fork5                            |fork__parameterized3          |     9|
|29    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_33    |     2|
|30    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_34    |     2|
|31    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_35    |     3|
|32    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_36    |     2|
|33    |  fork6                            |fork__parameterized0_4        |     6|
|34    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_31    |     4|
|35    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_32    |     2|
|36    |  fork7                            |fork__parameterized0_5        |     4|
|37    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_29    |     3|
|38    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_30    |     1|
|39    |  fork8                            |fork__parameterized0_6        |     6|
|40    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock       |     2|
|41    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_28    |     4|
|42    |  mc_load0                         |mc_load_op                    |   135|
|43    |    Buffer_1                       |TEHB_26                       |    65|
|44    |    Buffer_2                       |TEHB_27                       |    70|
|45    |  mem_controller0                  |MemCont                       |   181|
|46    |    read_arbiter                   |read_memory_arbiter           |    66|
|47    |      data                         |read_data_signals             |    66|
|48    |  mux0                             |mux                           |    81|
|49    |    tehb1                          |TEHB_25                       |    81|
|50    |  mux1                             |mux_7                         |    67|
|51    |    tehb1                          |TEHB_24                       |    67|
|52    |  mux2                             |mux_8                         |    81|
|53    |    tehb1                          |TEHB_23                       |    81|
|54    |  n                                |start_node                    |   138|
|55    |    startBuff                      |elasticBuffer                 |   134|
|56    |      oehb1                        |OEHB                          |    69|
|57    |      tehb1                        |TEHB_22                       |    65|
|58    |  oehb0                            |nontranspFifo                 |    30|
|59    |    fifo                           |elasticFifoInner_20           |    22|
|60    |    tehb                           |TEHB__parameterized0_21       |     8|
|61    |  oehb1                            |nontranspFifo_9               |    25|
|62    |    fifo                           |elasticFifoInner              |    22|
|63    |    tehb                           |TEHB__parameterized0_19       |     3|
|64    |  return1                          |ret_op                        |    65|
|65    |    tehb                           |TEHB                          |    65|
|66    |  select0                          |select_op                     |     1|
|67    |    Antitokens                     |antitokens                    |     1|
|68    |  start_0                          |start_node__parameterized0    |    10|
|69    |    startBuff                      |elasticBuffer__parameterized0 |     6|
|70    |      oehb1                        |OEHB__parameterized0          |     2|
|71    |      tehb1                        |TEHB__parameterized0          |     4|
|72    |  tehb0                            |DVR                           |    39|
|73    |  tehb1                            |DVR_10                        |    34|
|74    |  tehb10                           |DVR_11                        |    66|
|75    |  tehb2                            |DVR_12                        |    36|
|76    |  tehb3                            |DVR_13                        |    99|
|77    |  tehb4                            |DVR__parameterized0           |     3|
|78    |  tehb5                            |DVR_14                        |    40|
|79    |  tehb6                            |DVR_15                        |    37|
|80    |  tehb7                            |DVR_16                        |    34|
|81    |  tehb8                            |DVR_17                        |   101|
|82    |  tehb9                            |DVR_18                        |    34|
+------+-----------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188130 ; free virtual = 249551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2128.742 ; gain = 215.301 ; free physical = 188183 ; free virtual = 249604
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2128.742 ; gain = 390.020 ; free physical = 188183 ; free virtual = 249604
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_1/out/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.570 ; gain = 0.000 ; free physical = 188121 ; free virtual = 249542
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 2173.570 ; gain = 688.828 ; free physical = 188241 ; free virtual = 249662
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:23:07 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : if_loop_1
| Device       : 7k160tfbg484-2
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  563 |     0 |    101400 |  0.56 |
|   LUT as Logic          |  563 |     0 |    101400 |  0.56 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |  750 |     0 |    202800 |  0.37 |
|   Register as Flip Flop |  750 |     0 |    202800 |  0.37 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 34    |          Yes |           - |          Set |
| 640   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 76    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  640 |        Flop & Latch |
| LUT2     |  208 |                 LUT |
| LUT3     |  145 |                 LUT |
| LUT4     |  112 |                 LUT |
| LUT5     |  106 |                 LUT |
| LUT6     |  101 |                 LUT |
| FDRE     |   76 |        Flop & Latch |
| CARRY4   |   40 |          CarryLogic |
| LUT1     |   35 |                 LUT |
| FDPE     |   34 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:23:12 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 fork4/generateBlocks[2].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.019ns (23.244%)  route 3.365ns (76.756%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=749, unset)          0.537     0.537    fork4/generateBlocks[2].regblock/clk
                         FDPE                                         r  fork4/generateBlocks[2].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  fork4/generateBlocks[2].regblock/reg_value_reg/Q
                         net (fo=1, unplaced)         0.527     1.239    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_25
                         LUT6 (Prop_lut6_I0_O)        0.123     1.362 r  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_2__2/O
                         net (fo=10, unplaced)        0.285     1.647    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.043     1.690 r  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_3__0/O
                         net (fo=68, unplaced)        0.360     2.050    mux0/tehb1/data_reg_reg[31]_0
                         LUT4 (Prop_lut4_I3_O)        0.043     2.093 f  mux0/tehb1/data_reg[0]_i_1__1/O
                         net (fo=3, unplaced)         0.425     2.518    mux2/tehb1/dataOutArray[0]0_carry__2[0]
                         LUT4 (Prop_lut4_I1_O)        0.051     2.569 r  mux2/tehb1/dataOutArray[0]0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     2.569    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.293     2.862 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.869    cmpi1/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.923 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.923    cmpi1/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.977 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.977    cmpi1/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.031 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=17, unplaced)        0.684     3.715    fork5/generateBlocks[2].regblock/dataInArray[0]1_out[0]
                         LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  fork5/generateBlocks[2].regblock/full_reg_i_7/O
                         net (fo=2, unplaced)         0.418     4.176    fork5/generateBlocks[2].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     4.219 r  fork5/generateBlocks[2].regblock/full_reg_i_3__0/O
                         net (fo=11, unplaced)        0.316     4.535    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_17
                         LUT6 (Prop_lut6_I2_O)        0.043     4.578 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1__3/O
                         net (fo=32, unplaced)        0.343     4.921    mux0/tehb1/E[0]
                         FDCE                                         r  mux0/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=749, unset)          0.510     4.510    mux0/tehb1/clk
                         FDCE                                         r  mux0/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    mux0/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                 -0.691    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2529.660 ; gain = 356.090 ; free physical = 187907 ; free virtual = 249328
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.816 ; gain = 168.156 ; free physical = 187902 ; free virtual = 249323

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ccf774e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187902 ; free virtual = 249323

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ccf774e0

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ccf774e0

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17d6e8e14

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17d6e8e14

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17d6e8e14

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17d6e8e14

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249
Ending Logic Optimization Task | Checksum: 99f2c78e

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 99f2c78e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187828 ; free virtual = 249249

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 99f2c78e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187827 ; free virtual = 249248

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187827 ; free virtual = 249248
Ending Netlist Obfuscation Task | Checksum: 99f2c78e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.816 ; gain = 0.000 ; free physical = 187827 ; free virtual = 249248
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2697.816 ; gain = 168.156 ; free physical = 187827 ; free virtual = 249248
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.820 ; gain = 0.000 ; free physical = 187824 ; free virtual = 249245
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 07b9772b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2697.820 ; gain = 0.000 ; free physical = 187824 ; free virtual = 249245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.820 ; gain = 0.000 ; free physical = 187824 ; free virtual = 249245

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4247f401

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.820 ; gain = 0.000 ; free physical = 187819 ; free virtual = 249240

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 857f24c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.820 ; gain = 0.000 ; free physical = 187816 ; free virtual = 249237

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 857f24c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.820 ; gain = 0.000 ; free physical = 187816 ; free virtual = 249237
Phase 1 Placer Initialization | Checksum: 857f24c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.820 ; gain = 0.000 ; free physical = 187816 ; free virtual = 249237

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e9004e90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.816 ; gain = 7.996 ; free physical = 187812 ; free virtual = 249233

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187785 ; free virtual = 249205

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 138700fc0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187785 ; free virtual = 249205
Phase 2.2 Global Placement Core | Checksum: a2a5cef2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187785 ; free virtual = 249205
Phase 2 Global Placement | Checksum: a2a5cef2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187785 ; free virtual = 249205

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1206683e9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187787 ; free virtual = 249207

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1271a0813

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187786 ; free virtual = 249207

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 85498901

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187785 ; free virtual = 249206

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 555a2792

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187785 ; free virtual = 249206

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 6c72b88a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187787 ; free virtual = 249208

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a9e237ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187784 ; free virtual = 249205

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c4c9e2a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187784 ; free virtual = 249205

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f519c232

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187784 ; free virtual = 249205

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 10aaa2175

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187784 ; free virtual = 249205
Phase 3 Detail Placement | Checksum: 10aaa2175

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187784 ; free virtual = 249205

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a890f4de

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: a890f4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187785 ; free virtual = 249206
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.030. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 100c73b56

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187784 ; free virtual = 249205
Phase 4.1 Post Commit Optimization | Checksum: 100c73b56

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187784 ; free virtual = 249205

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 100c73b56

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187786 ; free virtual = 249207

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 100c73b56

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187786 ; free virtual = 249207

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187786 ; free virtual = 249207
Phase 4.4 Final Placement Cleanup | Checksum: 11e08f85c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187786 ; free virtual = 249207
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11e08f85c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187786 ; free virtual = 249207
Ending Placer Task | Checksum: ecab0819

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2721.824 ; gain = 24.004 ; free physical = 187786 ; free virtual = 249207
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2721.824 ; gain = 24.008 ; free physical = 187813 ; free virtual = 249234
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187783 ; free virtual = 249204

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.055 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187799 ; free virtual = 249220
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.055 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1d289a5fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.055 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219
Ending Physical Synthesis Task | Checksum: 1d289a5fb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.824 ; gain = 0.000 ; free physical = 187798 ; free virtual = 249219
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 725d2d13 ConstDB: 0 ShapeSum: cb86c82c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 110a5fdbb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2881.477 ; gain = 65.656 ; free physical = 187576 ; free virtual = 248997
Post Restoration Checksum: NetGraph: 21cb054b NumContArr: eedaf870 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 110a5fdbb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2897.289 ; gain = 81.469 ; free physical = 187576 ; free virtual = 248997

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 110a5fdbb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2909.289 ; gain = 93.469 ; free physical = 187539 ; free virtual = 248960

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 110a5fdbb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2909.289 ; gain = 93.469 ; free physical = 187539 ; free virtual = 248960
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2ba4d6f9e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2920.109 ; gain = 104.289 ; free physical = 187539 ; free virtual = 248960
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.292  | TNS=0.000  | WHS=-0.119 | THS=-16.848|

Phase 2 Router Initialization | Checksum: 1eb7891a2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2920.109 ; gain = 104.289 ; free physical = 187537 ; free virtual = 248959

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1032
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1032
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 54f20a91

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187532 ; free virtual = 248953

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.169 | TNS=-6.295 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18575f5c9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187531 ; free virtual = 248952

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.736 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2074f82e3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.228 | TNS=-12.319| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d78669f1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951
Phase 4 Rip-up And Reroute | Checksum: 1d78669f1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 158bf31ff

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.050  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 158bf31ff

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 158bf31ff

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951
Phase 5 Delay and Skew Optimization | Checksum: 158bf31ff

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 105118673

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.050  | TNS=0.000  | WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 105118673

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951
Phase 6 Post Hold Fix | Checksum: 105118673

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0650477 %
  Global Horizontal Routing Utilization  = 0.0880222 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1438bd818

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1438bd818

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187529 ; free virtual = 248950

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c205c282

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187529 ; free virtual = 248951

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.050  | TNS=0.000  | WHS=0.109  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c205c282

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187530 ; free virtual = 248951
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2921.109 ; gain = 105.289 ; free physical = 187571 ; free virtual = 248992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2921.109 ; gain = 199.285 ; free physical = 187572 ; free virtual = 248993
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:24:41 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : if_loop_1
| Device       : 7k160tfbg484-2
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  563 |     0 |    101400 |  0.56 |
|   LUT as Logic          |  563 |     0 |    101400 |  0.56 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |  750 |     0 |    202800 |  0.37 |
|   Register as Flip Flop |  750 |     0 |    202800 |  0.37 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 34    |          Yes |           - |          Set |
| 640   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 76    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  222 |     0 |     25350 |  0.88 |
|   SLICEL                                   |  113 |     0 |           |       |
|   SLICEM                                   |  109 |     0 |           |       |
| LUT as Logic                               |  563 |     0 |    101400 |  0.56 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  419 |       |           |       |
|   using O5 and O6                          |  144 |       |           |       |
| LUT as Memory                              |    0 |     0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  750 |     0 |    202800 |  0.37 |
|   Register driven from within the Slice    |  417 |       |           |       |
|   Register driven from outside the Slice   |  333 |       |           |       |
|     LUT in front of the register is unused |  200 |       |           |       |
|     LUT in front of the register is used   |  133 |       |           |       |
| Unique Control Sets                        |   21 |       |     25350 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  640 |        Flop & Latch |
| LUT2     |  208 |                 LUT |
| LUT3     |  145 |                 LUT |
| LUT4     |  112 |                 LUT |
| LUT5     |  106 |                 LUT |
| LUT6     |  101 |                 LUT |
| FDRE     |   76 |        Flop & Latch |
| CARRY4   |   40 |          CarryLogic |
| LUT1     |   35 |                 LUT |
| FDPE     |   34 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_1/out/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:24:42 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 control_merge3/oehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.986ns (26.697%)  route 2.707ns (73.303%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=749, unset)          1.269     1.269    control_merge3/oehb1/clk
    SLICE_X20Y128        FDCE                                         r  control_merge3/oehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDCE (Prop_fdce_C_Q)         0.259     1.528 f  control_merge3/oehb1/full_reg_reg/Q
                         net (fo=15, routed)          0.482     2.010    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_0
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     2.053 f  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_2__2/O
                         net (fo=10, routed)          0.260     2.313    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X20Y129        LUT5 (Prop_lut5_I0_O)        0.043     2.356 f  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_3__0/O
                         net (fo=68, routed)          0.282     2.637    mux0/tehb1/data_reg_reg[31]_0
    SLICE_X22Y129        LUT4 (Prop_lut4_I3_O)        0.043     2.680 r  mux0/tehb1/data_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.453     3.133    mux0/tehb1/D[2]
    SLICE_X21Y128        LUT4 (Prop_lut4_I0_O)        0.043     3.176 r  mux0/tehb1/dataOutArray[0]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.176    cmpi1/S[1]
    SLICE_X21Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.443 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.443    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X21Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.496 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.549 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.549    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.602 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=17, routed)          0.453     4.055    fork5/generateBlocks[2].regblock/dataInArray[0]1_out[0]
    SLICE_X19Y132        LUT5 (Prop_lut5_I4_O)        0.043     4.098 r  fork5/generateBlocks[2].regblock/full_reg_i_7/O
                         net (fo=2, routed)           0.327     4.425    fork5/generateBlocks[2].regblock/reg_value_reg_1
    SLICE_X17Y131        LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  fork5/generateBlocks[2].regblock/full_reg_i_3__0/O
                         net (fo=11, routed)          0.125     4.593    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_17
    SLICE_X17Y131        LUT6 (Prop_lut6_I2_O)        0.043     4.636 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1__3/O
                         net (fo=32, routed)          0.326     4.962    mux0/tehb1/E[0]
    SLICE_X16Y131        FDCE                                         r  mux0/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=749, unset)          1.144     5.144    mux0/tehb1/clk
    SLICE_X16Y131        FDCE                                         r  mux0/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.229    
                         clock uncertainty           -0.035     5.194    
    SLICE_X16Y131        FDCE (Setup_fdce_C_CE)      -0.178     5.016    mux0/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  0.053    




# exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  3 12:24:42 2024...
