Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\16.1\TesteIOproj\testeio.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\16.1\TesteIOproj\testeio\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TesteIOproj/testeio.qsys
Progress: Reading input file
Progress: Adding chrom_seg_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_0
Progress: Adding chrom_seg_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_1
Progress: Adding chrom_seg_10 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_10
Progress: Adding chrom_seg_11 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_11
Progress: Adding chrom_seg_12 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_12
Progress: Adding chrom_seg_13 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_13
Progress: Adding chrom_seg_14 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_14
Progress: Adding chrom_seg_15 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_15
Progress: Adding chrom_seg_16 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_16
Progress: Adding chrom_seg_17 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_17
Progress: Adding chrom_seg_18 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_18
Progress: Adding chrom_seg_19 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_19
Progress: Adding chrom_seg_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_2
Progress: Adding chrom_seg_20 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_20
Progress: Adding chrom_seg_21 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_21
Progress: Adding chrom_seg_22 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_22
Progress: Adding chrom_seg_23 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_23
Progress: Adding chrom_seg_24 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_24
Progress: Adding chrom_seg_25 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_25
Progress: Adding chrom_seg_26 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_26
Progress: Adding chrom_seg_27 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_27
Progress: Adding chrom_seg_28 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_28
Progress: Adding chrom_seg_29 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_29
Progress: Adding chrom_seg_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_3
Progress: Adding chrom_seg_30 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_30
Progress: Adding chrom_seg_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_4
Progress: Adding chrom_seg_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_5
Progress: Adding chrom_seg_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_6
Progress: Adding chrom_seg_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_7
Progress: Adding chrom_seg_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_8
Progress: Adding chrom_seg_9 [altera_avalon_pio 16.1]
Progress: Parameterizing module chrom_seg_9
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding done_processing_chrom [altera_avalon_pio 16.1]
Progress: Parameterizing module done_processing_chrom
Progress: Adding done_processing_feedback [altera_avalon_pio 16.1]
Progress: Parameterizing module done_processing_feedback
Progress: Adding error_sum_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_0
Progress: Adding error_sum_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_1
Progress: Adding error_sum_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_2
Progress: Adding error_sum_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_3
Progress: Adding error_sum_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_4
Progress: Adding error_sum_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_5
Progress: Adding error_sum_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_6
Progress: Adding error_sum_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module error_sum_7
Progress: Adding expected_output_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_0
Progress: Adding expected_output_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_1
Progress: Adding expected_output_10 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_10
Progress: Adding expected_output_11 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_11
Progress: Adding expected_output_12 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_12
Progress: Adding expected_output_13 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_13
Progress: Adding expected_output_14 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_14
Progress: Adding expected_output_15 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_15
Progress: Adding expected_output_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_2
Progress: Adding expected_output_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_3
Progress: Adding expected_output_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_4
Progress: Adding expected_output_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_5
Progress: Adding expected_output_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_6
Progress: Adding expected_output_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_7
Progress: Adding expected_output_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_8
Progress: Adding expected_output_9 [altera_avalon_pio 16.1]
Progress: Parameterizing module expected_output_9
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding input_sequence_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_0
Progress: Adding input_sequence_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_1
Progress: Adding input_sequence_10 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_10
Progress: Adding input_sequence_11 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_11
Progress: Adding input_sequence_12 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_12
Progress: Adding input_sequence_13 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_13
Progress: Adding input_sequence_14 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_14
Progress: Adding input_sequence_15 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_15
Progress: Adding input_sequence_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_2
Progress: Adding input_sequence_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_3
Progress: Adding input_sequence_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_4
Progress: Adding input_sequence_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_5
Progress: Adding input_sequence_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_6
Progress: Adding input_sequence_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_7
Progress: Adding input_sequence_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_8
Progress: Adding input_sequence_9 [altera_avalon_pio 16.1]
Progress: Parameterizing module input_sequence_9
Progress: Adding ready_to_process [altera_avalon_pio 16.1]
Progress: Parameterizing module ready_to_process
Progress: Adding sequences_to_process [altera_avalon_pio 16.1]
Progress: Parameterizing module sequences_to_process
Progress: Adding start_processing_chrom [altera_avalon_pio 16.1]
Progress: Parameterizing module start_processing_chrom
Progress: Adding two_port_mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module two_port_mem
Progress: Adding two_port_mem_correct [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module two_port_mem_correct
Progress: Adding valid_output_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_0
Progress: Adding valid_output_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_1
Progress: Adding valid_output_10 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_10
Progress: Adding valid_output_11 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_11
Progress: Adding valid_output_12 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_12
Progress: Adding valid_output_13 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_13
Progress: Adding valid_output_14 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_14
Progress: Adding valid_output_15 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_15
Progress: Adding valid_output_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_2
Progress: Adding valid_output_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_3
Progress: Adding valid_output_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_4
Progress: Adding valid_output_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_5
Progress: Adding valid_output_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_6
Progress: Adding valid_output_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_7
Progress: Adding valid_output_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_8
Progress: Adding valid_output_9 [altera_avalon_pio 16.1]
Progress: Parameterizing module valid_output_9
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: testeio.done_processing_chrom: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.error_sum_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: testeio.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: testeio.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: testeio.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: testeio.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: testeio.ready_to_process: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: testeio.: You have exported the interface two_port_mem_correct.s2 but not its associated reset interface.  Export the driver(s) of two_port_mem_correct.reset2
Warning: testeio.: You have exported the interface two_port_mem.s2 but not its associated reset interface.  Export the driver(s) of two_port_mem.reset2
Info: testeio: Generating testeio "testeio" for QUARTUS_SYNTH
Error: Generation stopped, 97 or more modules remaining
Info: testeio: Done "testeio" with 10 modules, 1 files
Error: qsys-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
