#include "../../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

/******************************** PLL ********************************/

// S5E8535
// JSON/20211129/TOP_TOP
struct cmucal_pll_table PLL_SHARED0_rate_table[] = {
    PLL_RATE_MPS(1600, 123, 2, 1),
    PLL_RATE_MPS(1600, 123, 2, 1),
    PLL_RATE_MPS(1600, 123, 2, 1),
    PLL_RATE_MPS(1600, 123, 2, 1),
    PLL_RATE_MPS(1600, 123, 2, 1),
    PLL_RATE_MPS(1600, 123, 2, 1),
    PLL_RATE_MPS(800, 123, 2, 1),
    PLL_RATE_MPS(800, 123, 2, 1),
    PLL_RATE_MPS(800, 123, 2, 1),
    PLL_RATE_MPS(800, 123, 2, 1),
    PLL_RATE_MPS(800, 123, 2, 1),
    PLL_RATE_MPS(800, 123, 2, 1),
    PLL_RATE_MPS(533, 123, 2, 1),
    PLL_RATE_MPS(533, 123, 2, 1),
    PLL_RATE_MPS(533, 123, 2, 1),
    PLL_RATE_MPS(533, 123, 2, 1),
    PLL_RATE_MPS(533, 123, 2, 1),
    PLL_RATE_MPS(533, 123, 2, 1),
    PLL_RATE_MPS(400, 123, 2, 1),
    PLL_RATE_MPS(400, 123, 2, 1),
    PLL_RATE_MPS(400, 123, 2, 1),
    PLL_RATE_MPS(400, 123, 2, 1),
    PLL_RATE_MPS(400, 123, 2, 1),
    PLL_RATE_MPS(400, 123, 2, 1),
};

struct cmucal_pll_table PLL_SHARED1_rate_table[] = {
    PLL_RATE_MPS(1334, 205, 8, 0),
    PLL_RATE_MPS(1334, 205, 8, 0),
    PLL_RATE_MPS(1334, 205, 8, 0),
    PLL_RATE_MPS(1334, 205, 8, 0),
    PLL_RATE_MPS(1334, 205, 8, 0),
    PLL_RATE_MPS(1334, 205, 8, 0),
    PLL_RATE_MPS(666, 205, 8, 0),
    PLL_RATE_MPS(666, 205, 8, 0),
    PLL_RATE_MPS(666, 205, 8, 0),
    PLL_RATE_MPS(666, 205, 8, 0),
    PLL_RATE_MPS(666, 205, 8, 0),
    PLL_RATE_MPS(666, 205, 8, 0),
    PLL_RATE_MPS(444, 205, 8, 0),
    PLL_RATE_MPS(444, 205, 8, 0),
    PLL_RATE_MPS(444, 205, 8, 0),
    PLL_RATE_MPS(444, 205, 8, 0),
    PLL_RATE_MPS(444, 205, 8, 0),
    PLL_RATE_MPS(444, 205, 8, 0),
    PLL_RATE_MPS(333, 205, 8, 0),
    PLL_RATE_MPS(333, 205, 8, 0),
    PLL_RATE_MPS(333, 205, 8, 0),
    PLL_RATE_MPS(333, 205, 8, 0),
    PLL_RATE_MPS(333, 205, 8, 0),
    PLL_RATE_MPS(333, 205, 8, 0),
};

struct cmucal_pll_table PLL_G3D_rate_table[] = {
    PLL_RATE_MPS(951, 475, 13, 1),
    PLL_RATE_MPS(601, 300, 13, 1),
    PLL_RATE_MPS(400, 400, 13, 2),
    PLL_RATE_MPS(151, 300, 13, 3),
    PLL_RATE_MPS(951, 205, 4, 0),
    PLL_RATE_MPS(951, 205, 4, 0),
    PLL_RATE_MPS(476, 475, 13, 1),
    PLL_RATE_MPS(301, 300, 13, 1),
    PLL_RATE_MPS(200, 400, 13, 2),
    PLL_RATE_MPS(76, 300, 13, 3),
    PLL_RATE_MPS(476, 205, 4, 0),
    PLL_RATE_MPS(476, 205, 4, 0),
    PLL_RATE_MPS(318, 475, 13, 1),
    PLL_RATE_MPS(200, 300, 13, 1),
    PLL_RATE_MPS(134, 400, 13, 2),
    PLL_RATE_MPS(50, 300, 13, 3),
    PLL_RATE_MPS(318, 205, 4, 0),
    PLL_RATE_MPS(318, 205, 4, 0),
    PLL_RATE_MPS(238, 475, 13, 1),
    PLL_RATE_MPS(151, 300, 13, 1),
    PLL_RATE_MPS(100, 400, 13, 2),
    PLL_RATE_MPS(38, 300, 13, 3),
    PLL_RATE_MPS(238, 205, 4, 0),
    PLL_RATE_MPS(238, 205, 4, 0),
};

struct cmucal_pll_table PLL_MMC_rate_table[] = {
    PLL_RATE_MPS(809, 123, 8, 0),
    PLL_RATE_MPS(809, 123, 8, 0),
    PLL_RATE_MPS(809, 123, 8, 0),
    PLL_RATE_MPS(809, 123, 8, 0),
    PLL_RATE_MPS(809, 123, 8, 0),
    PLL_RATE_MPS(809, 123, 8, 1),
    PLL_RATE_MPS(761, 123, 8, 0),
    PLL_RATE_MPS(761, 123, 8, 0),
    PLL_RATE_MPS(761, 123, 8, 0),
    PLL_RATE_MPS(761, 123, 8, 0),
    PLL_RATE_MPS(761, 123, 8, 0),
    PLL_RATE_MPS(761, 123, 8, 1),
    PLL_RATE_MPS(405, 123, 8, 0),
    PLL_RATE_MPS(405, 123, 8, 0),
    PLL_RATE_MPS(405, 123, 8, 0),
    PLL_RATE_MPS(405, 123, 8, 0),
    PLL_RATE_MPS(405, 123, 8, 0),
    PLL_RATE_MPS(405, 123, 8, 1),
    PLL_RATE_MPS(271, 123, 8, 0),
    PLL_RATE_MPS(271, 123, 8, 0),
    PLL_RATE_MPS(271, 123, 8, 0),
    PLL_RATE_MPS(271, 123, 8, 0),
    PLL_RATE_MPS(271, 123, 8, 0),
    PLL_RATE_MPS(271, 123, 8, 1),
    PLL_RATE_MPS(203, 123, 8, 0),
    PLL_RATE_MPS(203, 123, 8, 0),
    PLL_RATE_MPS(203, 123, 8, 0),
    PLL_RATE_MPS(203, 123, 8, 0),
    PLL_RATE_MPS(203, 123, 8, 0),
    PLL_RATE_MPS(203, 123, 8, 1),
};

// JSON/20211103/ALIVEROOT_ALIVEROOT
// JSON/20211214/ALIVE_ALIVE
// JSON/20211214/AUD_AUD
struct cmucal_pll_table PLL_AUD_rate_table[] = {
    PLL_RATE_MPSF(1179648000, 91, 4, 0, 3187526500),
    PLL_RATE_MPSF(1083801600, 83, 4, 0, 1586362600),

};

// JSON/20211007/CHUB_CHUB
// JSON/20210927/DPU_DPU
// JSON/20211019/G3D_G3D
// JSON/20211116/HSI_HSI
// JSON/20210927/MFC_MFC
// JSON/20211025/MIF_MIF0
struct cmucal_pll_table PLL_MIF_MAIN_rate_table[] = {
    PLL_RATE_MPS(5460, 205, 5, 0),
    PLL_RATE_MPS(3080, 237, 8, 0),
    PLL_RATE_MPS(1692, 195, 6, 1),
    PLL_RATE_MPS(844, 162, 5, 2),
    PLL_RATE_MPS(5460, 205, 5, 0),
    PLL_RATE_MPS(5460, 205, 5, 0),
};

struct cmucal_pll_table PLL_MIF_SUB_rate_table[] = {
    PLL_RATE_MPS(5460, 205, 5, 0),
    PLL_RATE_MPS(3080, 237, 8, 0),
    PLL_RATE_MPS(1692, 195, 6, 1),
    PLL_RATE_MPS(844, 162, 5, 2),
    PLL_RATE_MPS(5460, 205, 5, 0),
    PLL_RATE_MPS(5460, 205, 5, 0),
};

// JSON/20211105/NOCL0_NOCL0
// JSON/20211015/NOCL1A_NOCL1A
// JSON/20211103/PERI_PERI
// JSON/20210927/RGBP_RGBP
// JSON/20211015/USB_USB
// JSON/20210927/YUVP_YUVP
// JSON/20210927/CSIS_CSIS
// JSON/20210927/CSTAT_CSTAT
// JSON/20211103/M2M_M2M
// JSON/20211014/CMGP_CMGP
// JSON/20211026/DBGCORE_DBGCORE
// JSON/20211015/ICPU_ICPU
// JSON/20210924/CPUCL0_CPUCL0
struct cmucal_pll_table PLL_CPUCL0_rate_table[] = {
    PLL_RATE_MPS(52, 269, 7, 0),
    PLL_RATE_MPS(52, 196, 6, 0),
    PLL_RATE_MPS(52, 173, 6, 0),
    PLL_RATE_MPS(52, 96, 5, 0),
    PLL_RATE_MPS(52, 208, 6, 2),
    PLL_RATE_MPS(52, 77, 5, 2),
    PLL_RATE_MPS(52, 269, 7, 0),
    PLL_RATE_MPS(52, 196, 6, 0),
    PLL_RATE_MPS(52, 173, 6, 0),
    PLL_RATE_MPS(52, 96, 5, 0),
    PLL_RATE_MPS(52, 208, 6, 2),
    PLL_RATE_MPS(52, 77, 5, 2),
    PLL_RATE_MPS(52, 269, 7, 0),
    PLL_RATE_MPS(52, 196, 6, 0),
    PLL_RATE_MPS(52, 173, 6, 0),
    PLL_RATE_MPS(52, 96, 5, 0),
    PLL_RATE_MPS(52, 208, 6, 2),
    PLL_RATE_MPS(52, 77, 5, 2),
    PLL_RATE_MPS(52, 269, 7, 0),
    PLL_RATE_MPS(52, 196, 6, 0),
    PLL_RATE_MPS(52, 173, 6, 0),
    PLL_RATE_MPS(52, 96, 5, 0),
    PLL_RATE_MPS(52, 208, 6, 2),
    PLL_RATE_MPS(52, 77, 5, 2),
};

// JSON/20211103/S2D_S2D
struct cmucal_pll_table PLL_MIF_S2D_rate_table[] = {
};

// JSON/20211019/CPUCL1_CPUCL1
struct cmucal_pll_table PLL_CPUCL1_rate_table[] = {
    PLL_RATE_MPS(2500, 288, 6, 0),
    PLL_RATE_MPS(2000, 269, 7, 0),
    PLL_RATE_MPS(1700, 196, 6, 0),
    PLL_RATE_MPS(1100, 254, 6, 1),
    PLL_RATE_MPS(500, 96, 5, 1),
    PLL_RATE_MPS(500, 96, 5, 1),
    PLL_RATE_MPS(1250, 288, 6, 0),
    PLL_RATE_MPS(1000, 269, 7, 0),
    PLL_RATE_MPS(850, 196, 6, 0),
    PLL_RATE_MPS(550, 254, 6, 1),
    PLL_RATE_MPS(250, 96, 5, 1),
    PLL_RATE_MPS(250, 96, 5, 1),
    PLL_RATE_MPS(834, 288, 6, 0),
    PLL_RATE_MPS(667, 269, 7, 0),
    PLL_RATE_MPS(567, 196, 6, 0),
    PLL_RATE_MPS(367, 254, 6, 1),
    PLL_RATE_MPS(167, 96, 5, 1),
    PLL_RATE_MPS(167, 96, 5, 1),
    PLL_RATE_MPS(625, 288, 6, 0),
    PLL_RATE_MPS(500, 269, 7, 0),
    PLL_RATE_MPS(425, 196, 6, 0),
    PLL_RATE_MPS(275, 254, 6, 1),
    PLL_RATE_MPS(125, 96, 5, 1),
    PLL_RATE_MPS(125, 96, 5, 1),
};

// JSON/20211014/CPUCL0_GLB_CPUCL0_GLB
// JSON/20211116/DSU_DSU
struct cmucal_pll_table PLL_DSU_rate_table[] = {
    PLL_RATE_MPS(1800, 173, 5, 0),
    PLL_RATE_MPS(1500, 173, 6, 0),
    PLL_RATE_MPS(1200, 277, 6, 1),
    PLL_RATE_MPS(800, 77, 5, 0),
    PLL_RATE_MPS(400, 77, 5, 1),
    PLL_RATE_MPS(150, 277, 6, 4),
    PLL_RATE_MPS(900, 173, 5, 0),
    PLL_RATE_MPS(750, 173, 6, 0),
    PLL_RATE_MPS(600, 277, 6, 1),
    PLL_RATE_MPS(400, 77, 5, 0),
    PLL_RATE_MPS(200, 77, 5, 1),
    PLL_RATE_MPS(75, 277, 6, 4),
    PLL_RATE_MPS(600, 173, 5, 0),
    PLL_RATE_MPS(500, 173, 6, 0),
    PLL_RATE_MPS(400, 277, 6, 1),
    PLL_RATE_MPS(267, 77, 5, 0),
    PLL_RATE_MPS(134, 77, 5, 1),
    PLL_RATE_MPS(50, 277, 6, 4),
    PLL_RATE_MPS(450, 173, 5, 0),
    PLL_RATE_MPS(375, 173, 6, 0),
    PLL_RATE_MPS(300, 277, 6, 1),
    PLL_RATE_MPS(200, 77, 5, 0),
    PLL_RATE_MPS(100, 77, 5, 1),
    PLL_RATE_MPS(38, 277, 6, 4),
};

// JSON/SCRT_JSON/MODEM_MODEM

#define SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9	0
#define SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8	1
struct cmucal_pll cmucal_pll_list[] = {
// S5E8535,
// JSON/20211129/TOP_TOP
    CLK_RPLL(frd_5312_rpll, PLL_SHARED0, OSCCLK_CMU, PLL_SHARED0__LOCKTIME, PLL_SHARED0__ENABLE, PLL_SHARED0__STABLE, PLL_SHARED0__PDIV, PLL_SHARED0__MDIV, PLL_SHARED0__SDIV, PLL_SHARED0__FDIV, PLL_SHARED0_rate_table, 0, 0),
    CLK_RPLL(frd_5312_rpll, PLL_SHARED1, OSCCLK_CMU, PLL_SHARED1__LOCKTIME, PLL_SHARED1__ENABLE, PLL_SHARED1__STABLE, PLL_SHARED1__PDIV, PLL_SHARED1__MDIV, PLL_SHARED1__SDIV, PLL_SHARED1__FDIV, PLL_SHARED1_rate_table, 0, 0),
    CLK_RPLL(frd_5312_rpll, PLL_G3D, OSCCLK_CMU, PLL_G3D__LOCKTIME, PLL_G3D__ENABLE, PLL_G3D__STABLE, PLL_G3D__PDIV, PLL_G3D__MDIV, PLL_G3D__SDIV, PLL_G3D__FDIV, PLL_G3D_rate_table, 0, 0),
    CLK_RPLL(frd_5312_rpll, PLL_MMC, OSCCLK_CMU, PLL_MMC__LOCKTIME, PLL_MMC__ENABLE, PLL_MMC__STABLE, PLL_MMC__PDIV, PLL_MMC__MDIV, PLL_MMC__SDIV, PLL_MMC__FDIV, PLL_MMC_rate_table, 0, 0),
// JSON/20211103/ALIVEROOT_ALIVEROOT,
// JSON/20211214/ALIVE_ALIVE,
// JSON/20211214/AUD_AUD
    CLK_RPLL(frd_5312_rpll, PLL_AUD, OSCCLK_AUD, PLL_AUD__LOCKTIME, PLL_AUD__ENABLE, PLL_AUD__STABLE, PLL_AUD__PDIV, PLL_AUD__MDIV, PLL_AUD__SDIV, PLL_AUD__FDIV, PLL_AUD_rate_table, 150, 500),
// JSON/20211007/CHUB_CHUB,
// JSON/20210927/DPU_DPU,
// JSON/20211019/G3D_G3D,
// JSON/20211116/HSI_HSI,
// JSON/20210927/MFC_MFC,
// JSON/20211025/MIF_MIF0
    CLK_RPLL(frd_5602_ipll, PLL_MIF_MAIN_MIF0, DFTMUX_CLK_MIF_OSCCLK_MIF0, PLL_MIF_MAIN__LOCKTIME_MIF0, PLL_MIF_MAIN__ENABLE_MIF0, PLL_MIF_MAIN__STABLE_MIF0, PLL_MIF_MAIN__PDIV_MIF0, PLL_MIF_MAIN__MDIV_MIF0, PLL_MIF_MAIN__SDIV_MIF0, EMPTY_CAL_ID, PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_RPLL(frd_5602_ipll, PLL_MIF_SUB_MIF0, DFTMUX_CLK_MIF_OSCCLK_MIF0, PLL_MIF_SUB__LOCKTIME_MIF0, PLL_MIF_SUB__ENABLE_MIF0, PLL_MIF_SUB__STABLE_MIF0, PLL_MIF_SUB__PDIV_MIF0, PLL_MIF_SUB__MDIV_MIF0, PLL_MIF_SUB__SDIV_MIF0, EMPTY_CAL_ID, PLL_MIF_SUB_rate_table, 0, 0),
// JSON/20211025/MIF_MIF1
    CLK_RPLL(frd_5602_ipll, PLL_MIF_MAIN_MIF1, DFTMUX_CLK_MIF_OSCCLK_MIF1, PLL_MIF_MAIN__LOCKTIME_MIF1, PLL_MIF_MAIN__ENABLE_MIF1, PLL_MIF_MAIN__STABLE_MIF1, PLL_MIF_MAIN__PDIV_MIF1, PLL_MIF_MAIN__MDIV_MIF1, PLL_MIF_MAIN__SDIV_MIF1, EMPTY_CAL_ID, PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_RPLL(frd_5602_ipll, PLL_MIF_SUB_MIF1, DFTMUX_CLK_MIF_OSCCLK_MIF1, PLL_MIF_SUB__LOCKTIME_MIF1, PLL_MIF_SUB__ENABLE_MIF1, PLL_MIF_SUB__STABLE_MIF1, PLL_MIF_SUB__PDIV_MIF1, PLL_MIF_SUB__MDIV_MIF1, PLL_MIF_SUB__SDIV_MIF1, EMPTY_CAL_ID, PLL_MIF_SUB_rate_table, 0, 0),
// JSON/20211105/NOCL0_NOCL0,
// JSON/20211015/NOCL1A_NOCL1A,
// JSON/20211103/PERI_PERI,
// JSON/20210927/RGBP_RGBP,
// JSON/20211015/USB_USB,
// JSON/20210927/YUVP_YUVP,
// JSON/20210927/CSIS_CSIS,
// JSON/20210927/CSTAT_CSTAT,
// JSON/20211103/M2M_M2M,
// JSON/20211014/CMGP_CMGP,
// JSON/20211026/DBGCORE_DBGCORE,
// JSON/20211015/ICPU_ICPU,
// JSON/20210924/CPUCL0_CPUCL0
    CLK_RPLL(frd_5312_rpll, PLL_CPUCL0, OSCCLK_CPUCL0, PLL_CPUCL0__LOCKTIME, PLL_CPUCL0__ENABLE, PLL_CPUCL0__STABLE, PLL_CPUCL0__PDIV, PLL_CPUCL0__MDIV, PLL_CPUCL0__SDIV, PLL_CPUCL0__FDIV, PLL_CPUCL0_rate_table, 0, 0),
// JSON/20211103/S2D_S2D
    CLK_RPLL(frd_5602_ipll, PLL_MIF_S2D, DFTMUX_CLK_S2D_OSCCLK, PLL_MIF_S2D__LOCKTIME, PLL_MIF_S2D__ENABLE,  PLL_MIF_S2D__STABLE, PLL_MIF_S2D__PDIV, PLL_MIF_S2D__MDIV, PLL_MIF_S2D__SDIV, EMPTY_CAL_ID, PLL_MIF_S2D_rate_table, 0, 0),
// JSON/20211019/CPUCL1_CPUCL1
    CLK_RPLL(frd_5312_rpll, PLL_CPUCL1, OSCCLK_CPUCL1, PLL_CPUCL1__LOCKTIME, PLL_CPUCL1__ENABLE, PLL_CPUCL1__STABLE, PLL_CPUCL1__PDIV, PLL_CPUCL1__MDIV, PLL_CPUCL1__SDIV, PLL_CPUCL1__FDIV, PLL_CPUCL1_rate_table, 0, 0),
// JSON/20211014/CPUCL0_GLB_CPUCL0_GLB,
// JSON/20211116/DSU_DSU
    CLK_RPLL(frd_5312_rpll, PLL_DSU, OSCCLK_DSU, PLL_DSU__LOCKTIME, PLL_DSU__ENABLE, PLL_DSU__STABLE, PLL_DSU__PDIV, PLL_DSU__MDIV, PLL_DSU__SDIV, PLL_DSU__FDIV, PLL_DSU_rate_table, 0, 0),
// JSON/SCRT_JSON/MODEM_MODEM
};
unsigned int cmucal_pll_size = num_of_pll;

/******************************** MUX ********************************/

// S5E8535
// JSON/20211129/TOP_TOP
enum clk_id cmucal_MUX_CLKCMU_AUD_CPU_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_AUD_NOC_parents[] = {
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CPUCL0_SWITCH_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_CPUCL0_NOCP_parents[] = {
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CPUCL0_DBG_NOC_parents[] = {
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_DSU_SWITCH_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_CPUCL1_SWITCH_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_CIS_CLK0_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CIS_CLK1_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CIS_CLK2_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CIS_CLK3_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CIS_CLK4_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CIS_CLK5_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CMU_BOOST_TOP_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CMU_BOOST_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CMU_BOOST_CPU_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CMU_BOOST_MIF_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CSIS_NOC_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CSTAT_NOC_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CSTAT_BYRP_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_DPU_NOC_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_DPU_DSIM_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_G3D_NOC_parents[] = {
    GATE_CLKCMU_G3D_NOC,
    DIV_CLKCMU_G3D_SWITCH,
};
enum clk_id cmucal_MUX_CLKCMU_G3D_SWITCH_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_HSI_NOC_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
    PLL_MMC_D2,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLKCMU_HSI_UFS_EMBD_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_NOC_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_JPEG_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_GDC_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_LME_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_VRA_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_MFC_NOC_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_MIF_SWITCH_parents[] = {
    PLL_SHARED0_D1,
    PLL_SHARED1_D1,
    PLL_SHARED0_D2,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_MIF_NOCP_parents[] = {
    PLL_SHARED0_D1,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_NOCL0_NOC_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_NOCL0_SC_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_NOCL1A_NOC_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_PERI_NOC_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
    PLL_MMC_D2,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLKCMU_PERI_MMC_CARD_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D2,
    PLL_MMC_D1,
    PLL_SHARED1_D2,
};
enum clk_id cmucal_MUX_CLKCMU_PERI_IP_parents[] = {
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_RGBP_NOC_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_USB_NOC_parents[] = {
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_USB_USB20DRD_parents[] = {
    OSCCLK_CMU,
    PLL_SHARED0_D3,
    PLL_SHARED0_D4,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_YUVP_NOC_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_ALIVE_NOC_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D4,
};
enum clk_id cmucal_MUX_CLKCMU_CSIS_DCPHY_parents[] = {
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_ICPU_NOCD_0_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_ICPU_NOCD_1_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
    PLL_SHARED0_D4,
};
enum clk_id cmucal_MUX_CLKCMU_NOCL1A_NOCL0_parents[] = {
    PLL_SHARED0_D2,
    PLL_SHARED1_D2,
    PLL_SHARED0_D3,
    PLL_SHARED1_D3,
};
enum clk_id cmucal_MUX_CLKCMU_ICPU_NOC_0_parents[] = {
    DIV_CLKCMU_ICPU_NOCD_0,
    GATE_CLKCMU_ICPU_NOC_0_ALT,
};
enum clk_id cmucal_CMU_CUSTOM_TOP_MUX_CMUREF_parents[] = {
    OSCCLK_CMU,
    DIV_CLKCMU_CMU_BOOST_TOP,
};
// JSON/20211103/ALIVEROOT_ALIVEROOT
enum clk_id cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_CMGP_parents[] = {
    I_STABLE_CLK_52,
    RCO,
};
enum clk_id cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_CHUB_parents[] = {
    I_STABLE_CLK_52,
    RCO,
};
enum clk_id cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_PMU_parents[] = {
    I_STABLE_CLK_52,
    RCO,
};
enum clk_id cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_CMU_parents[] = {
    I_STABLE_CLK_52,
    RCO,
};
enum clk_id cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_SPMI_parents[] = {
    I_STABLE_CLK_52,
    RCO,
};
enum clk_id cmucal_MUX_REFCLK_OSC_parents[] = {
    I_STABLE_CLK_52,
    DIV_CLK_ALIVE_OSCCLK_RCO_CMU,
};
// JSON/20211214/ALIVE_ALIVE
enum clk_id cmucal_MUX_CLKCMU_AP2GNSS_parents[] = {
    MUX_CLKCMU_ALIVE_NOC_USER,
    RCO_400,
};
enum clk_id cmucal_MUX_CLKCMU_CMGP_PERI_parents[] = {
    MUX_CLK_RCO_ALIVE_USER,
    RCO_400,
    MUX_CLKCMU_ALIVE_NOC_USER,
    OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_MUX_CLKCMU_CMGP_NOC_parents[] = {
    MUX_CLK_RCO_ALIVE_USER,
    RCO_400,
    MUX_CLKCMU_ALIVE_NOC_USER,
    OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_MUX_CLK_ALIVE_NOC_parents[] = {
    MUX_CLK_RCO_ALIVE_USER,
    RCO_400,
    MUX_CLKCMU_ALIVE_NOC_USER,
    OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_MUX_CLKCMU_CHUB_NOC_parents[] = {
    MUX_CLK_RCO_ALIVE_USER,
    RCO_400,
    MUX_CLKCMU_ALIVE_NOC_USER,
    OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_MUX_CLK_ALIVE_PMU_SUB_parents[] = {
    OSCCLK_ALIVE,
    MUX_CLK_ALIVE_NOC,
};
enum clk_id cmucal_MUX_CLK_ALIVE_I2C0_parents[] = {
    DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO,
    MUX_CLK_ALIVE_NOC,
};
enum clk_id cmucal_MUX_CLK_ALIVE_DBGCORE_UART_parents[] = {
    OSCCLK_RCO_ALIVE,
    MUX_CLK_ALIVE_NOC,
};
enum clk_id cmucal_MUX_CLK_ALIVE_USI0_parents[] = {
    OSCCLK_RCO_ALIVE,
    MUX_CLK_ALIVE_NOC,
};
enum clk_id cmucal_MUX_CLK_ALIVE_SPMI_parents[] = {
    DIV_CLK_ALIVE_SPMI,
    MUX_CLK_RCO_ALIVE_I3C_PMIC_USER,
};
enum clk_id cmucal_MUX_CLKCMU_DBGCORE_NOC_parents[] = {
    MUX_CLK_RCO_ALIVE_USER,
    RCO_400,
    MUX_CLKCMU_ALIVE_NOC_USER,
    OSCCLK_RCO_ALIVE,
};
// JSON/20211214/AUD_AUD
enum clk_id cmucal_MUX_CLK_AUD_CPU_parents[] = {
    MUX_CLK_AUD_CPU_PLL,
    MUX_CLKCMU_AUD_CPU_USER,
};
enum clk_id cmucal_MUX_HCHGEN_CLK_AUD_CPU_parents[] = {
    MUX_CLK_AUD_CPU,
    OSCCLK_AUD,
};
enum clk_id cmucal_MUX_CLK_AUD_CPU_PLL_parents[] = {
    PLL_AUD_D1,
    PLL_AUD_D2,
    PLL_AUD_D3,
    PLL_AUD_D4,
};
enum clk_id cmucal_MUX_CLK_AUD_NOC_PLL_parents[] = {
    PLL_AUD_D1,
    PLL_AUD_D2,
    PLL_AUD_D3,
    PLL_AUD_D4,
};
enum clk_id cmucal_MUX_CLK_AUD_NOC_parents[] = {
    MUX_CLK_AUD_NOC_PLL,
    MUX_CLKCMU_AUD_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_AUD_AUDIF_parents[] = {
    PLL_AUD_D3,
    PLL_AUD_D4,
};
enum clk_id cmucal_MUX_CLK_AUD_UAIF0_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLK_AUD_UAIF1_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLK_AUD_UAIF2_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLK_AUD_UAIF3_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLK_AUD_UAIF4_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_AUD,
};
enum clk_id cmucal_MUX_CLK_AUD_UAIF5_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_AUD,
};
enum clk_id cmucal_MUX_CLK_AUD_UAIF6_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLK_AUD_DSIF_parents[] = {
    DIV_CLK_AUD_AUDIF,
    OSCCLK_CMU,
};
enum clk_id cmucal_MUX_CLK_AUD_PCMC_parents[] = {
    MUX_CP_PCMC_CLK_USER,
    PLL_AUD_D2,
};
enum clk_id cmucal_MUX_CLK_AUD_FM_parents[] = {
    OSCCLK_AUD,
    DIV_CLK_AUD_FM_SPDY,
};
// JSON/20211007/CHUB_CHUB
enum clk_id cmucal_MUX_CLK_CHUB_USI0_parents[] = {
    MUX_CLKCMU_CHUB_RCO_USER,
    MUX_CLKCMU_CHUB_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_CHUB_USI1_parents[] = {
    MUX_CLKCMU_CHUB_RCO_USER,
    MUX_CLKCMU_CHUB_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_CHUB_I2C1_parents[] = {
    MUX_CLKCMU_CHUB_RCO_USER,
    MUX_CLKCMU_CHUB_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_CHUB_NOC_parents[] = {
    MUX_CLKCMU_CHUB_RCO_USER,
    MUX_CLKCMU_CHUB_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_CHUB_USI2_parents[] = {
    MUX_CLKCMU_CHUB_RCO_USER,
    MUX_CLKCMU_CHUB_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_CHUB_TIMER_parents[] = {
    OSCCLK_RCO_CHUB,
    OSCCLK_RCO_CHUB,
};
enum clk_id cmucal_MUX_CLK_CHUB_I2C2_parents[] = {
    MUX_CLKCMU_CHUB_RCO_USER,
    MUX_CLKCMU_CHUB_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_CHUB_I3C_parents[] = {
    MUX_CLKCMU_CHUB_RCO_USER,
    MUX_CLKCMU_CHUB_NOC_USER,
};
// JSON/20210927/DPU_DPU
// JSON/20211019/G3D_G3D
// JSON/20211116/HSI_HSI
// JSON/20210927/MFC_MFC
// JSON/20211025/MIF_MIF0
enum clk_id cmucal_CLKMUX_MIF_DDRPHY2X_parents_MIF0[] = {
    OSCCLK_MIF_MIF0,
    MUX_CLKCMU_MIF_SWITCH,
    PLL_MIF_MAIN_MIF0,
    PLL_MIF_SUB_MIF0,
};
enum clk_id cmucal_MUX_MIF_CMUREF_parents_MIF0[] = {
    OSCCLK_MIF_MIF0,
    DIV_CLKCMU_CMU_BOOST_MIF,
};
// JSON/20211025/MIF_MIF1
enum clk_id cmucal_CLKMUX_MIF_DDRPHY2X_parents_MIF1[] = {
    OSCCLK_MIF_MIF1,
    MUX_CLKCMU_MIF_SWITCH,
    PLL_MIF_MAIN_MIF1,
    PLL_MIF_SUB_MIF1,
};
enum clk_id cmucal_MUX_MIF_CMUREF_parents_MIF1[] = {
    OSCCLK_MIF_MIF1,
    DIV_CLKCMU_CMU_BOOST_MIF,
};
// JSON/20211105/NOCL0_NOCL0
enum clk_id cmucal_MUX_NOCL0_CMUREF_parents[] = {
    OSCCLK_NOCL0,
    DIV_CLKCMU_CMU_BOOST,
};
enum clk_id cmucal_MUX_CLKCMU_NOCL0_GIC_parents[] = {
    DIV_CLK_NOCL0_NOCP,
    OSCCLK_NOCL0,
};
// JSON/20211015/NOCL1A_NOCL1A
enum clk_id cmucal_MUX_NOCL1A_CMUREF_parents[] = {
    OSCCLK_NOCL1A,
    DIV_CLKCMU_CMU_BOOST,
};
// JSON/20211103/PERI_PERI
enum clk_id cmucal_MUX_CLK_PERI_USI00_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_USI01_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_USI02_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_USI03_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_USI04_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_USI05_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_USI06_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_UART_DBG_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
enum clk_id cmucal_MUX_CLK_PERI_I2C_parents[] = {
    OSCCLK_PERI,
    MUX_CLKCMU_PERI_IP_USER,
};
// JSON/20210927/RGBP_RGBP
// JSON/20211015/USB_USB
enum clk_id cmucal_MUX_CLK_USB_NOC_parents[] = {
    MUX_CLKCMU_USB_NOC_USER,
    MUX_CLKAUD_USB_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_USB_USB20DRD_parents[] = {
    OSCCLK_CMU,
    MUX_CLKCMU_USB_USB20DRD_USER,
};
// JSON/20210927/YUVP_YUVP
// JSON/20210927/CSIS_CSIS
enum clk_id cmucal_MUX_CLK_CSIS_DCPHY_parents[] = {
    MUX_CLKCMU_CSIS_DCPHY_USER,
    MUX_CLKCMU_CSIS_NOC_USER,
};
// JSON/20210927/CSTAT_CSTAT
// JSON/20211103/M2M_M2M
// JSON/20211014/CMGP_CMGP
enum clk_id cmucal_MUX_CLK_CMGP_NOC_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_NOC_USER,
};
enum clk_id cmucal_MUX_CLK_CMGP_USI0_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_PERI_USER,
};
enum clk_id cmucal_MUX_CLK_CMGP_USI1_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_PERI_USER,
};
enum clk_id cmucal_MUX_CLK_CMGP_USI2_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_PERI_USER,
};
enum clk_id cmucal_MUX_CLK_CMGP_USI3_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_PERI_USER,
};
enum clk_id cmucal_MUX_CLK_CMGP_USI4_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_PERI_USER,
};
enum clk_id cmucal_MUX_CLK_CMGP_I2C_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_PERI_USER,
};
enum clk_id cmucal_MUX_CLK_CMGP_I3C_parents[] = {
    MUX_CLKCMU_CMGP_RCO_USER,
    MUX_CLKCMU_CMGP_PERI_USER,
};
// JSON/20211026/DBGCORE_DBGCORE
enum clk_id cmucal_MUX_CLK_DBGCORE_NOC_parents[] = {
    MUX_CLKCMU_DBGCORE_USER,
    OSCCLK_CMU,
};
// JSON/20211015/ICPU_ICPU
// JSON/20210924/CPUCL0_CPUCL0
enum clk_id cmucal_MUX_CLK_CPUCL0_PLL_parents[] = {
    PLL_CPUCL0_D1,
    MUX_CLKCMU_CPUCL0_SWITCH_USER,
    DFTMUX_CLK_CPUCL0_OSCCLK,
    DFTMUX_CLK_CPUCL0_OSCCLK,
};
enum clk_id cmucal_MUX_CPUCL0_CMUREF_parents[] = {
    OSCCLK_CPUCL0,
    DIV_CLKCMU_CMU_BOOST_CPU,
};
// JSON/20211103/S2D_S2D
enum clk_id cmucal_CLKMUX_MIF_DDRPHY2X_S2D_parents[] = {
    OSCCLK_S2D,
    PLL_MIF_S2D,
    PLL_MIF_S2D,
    PLL_MIF_S2D,
};
enum clk_id cmucal_MUX_CLK_S2D_CORE_parents[] = {
    DFTMUX_CLK_S2D_OSCCLK,
    DFTMUX_CLK_S2D_OSCCLK,
};
// JSON/20211019/CPUCL1_CPUCL1
enum clk_id cmucal_MUX_CLK_CPUCL1_PLL_parents[] = {
    PLL_CPUCL1_D1,
    MUX_CLKCMU_CPUCL1_SWITCH_USER,
    OSCCLK_CPUCL1,
    OSCCLK_CPUCL1,
};
enum clk_id cmucal_MUX_CLK_CPUCL1_HTU_parents[] = {
    PLL_CPUCL1_D2,
    PLL_CPUCL1_D3,
    MUX_CLKCMU_CPUCL1_SWITCH_USER,
    OSCCLK_CPUCL1,
};
enum clk_id cmucal_MUX_CPUCL1_CMUREF_parents[] = {
    OSCCLK_CPUCL1,
    DIV_CLKCMU_CMU_BOOST_CPU,
};
// JSON/20211014/CPUCL0_GLB_CPUCL0_GLB
// JSON/20211116/DSU_DSU
enum clk_id cmucal_MUX_CLK_DSU_PLL_parents[] = {
    PLL_DSU_D1,
    MUX_CLKCMU_DSU_SWITCH_USER,
    OSCCLK_DSU,
    OSCCLK_DSU,
};
enum clk_id cmucal_MUX_DSU_CMUREF_parents[] = {
    OSCCLK_DSU,
    DIV_CLKCMU_CMU_BOOST,
};
// JSON/SCRT_JSON/MODEM_MODEM

// S5E8535
// JSON/20211129/TOP_TOP
// JSON/20211103/ALIVEROOT_ALIVEROOT
// JSON/20211214/ALIVE_ALIVE
enum clk_id cmucal_MUX_CLK_RCO_ALIVE_USER_parents[] = {
    OSCCLK_RCO_ALIVE,
    OSCCLK_RCO_ALIVE,
};
enum clk_id cmucal_MUX_CLKCMU_ALIVE_NOC_USER_parents[] = {
    OSCCLK_RCO_ALIVE,
    DIV_CLKCMU_ALIVE_NOC,
};
enum clk_id cmucal_MUX_CLK_ALIVE_TIMER_USER_parents[] = {
    OSCCLK_RCO_ALIVE,
    OSCCLK_ALIVE,
};
enum clk_id cmucal_MUX_CLK_RCO_ALIVE_I3C_PMIC_USER_parents[] = {
    OSCCLK_RCO_ALIVE,
    OSCCLK_RCO_SPMI,
};
// JSON/20211214/AUD_AUD
enum clk_id cmucal_MUX_CLKCMU_AUD_CPU_USER_parents[] = {
    OSCCLK_AUD,
    DIV_CLKCMU_AUD_CPU,
};
enum clk_id cmucal_MUX_CLKCMU_AUD_NOC_USER_parents[] = {
    OSCCLK_AUD,
    DIV_CLKCMU_AUD_NOC,
};
enum clk_id cmucal_MUX_CP_PCMC_CLK_USER_parents[] = {
    OSCCLK_AUD,
    OSCCLK_AUD,
};
// JSON/20211007/CHUB_CHUB
enum clk_id cmucal_MUX_CLKCMU_CHUB_RCO_USER_parents[] = {
    OSCCLK_RCO_CHUB,
    OSCCLK_RCO_CHUB,
};
enum clk_id cmucal_MUX_CLKCMU_CHUB_NOC_USER_parents[] = {
    OSCCLK_RCO_CHUB,
    OSCCLK_RCO_CHUB,
};
// JSON/20210927/DPU_DPU
enum clk_id cmucal_MUX_CLKCMU_DPU_NOC_USER_parents[] = {
    OSCCLK_DPU,
    DIV_CLKCMU_DPU_NOC,
};
enum clk_id cmucal_MUX_CLKCMU_DPU_DSIM_USER_parents[] = {
    OSCCLK_DPU,
    DIV_CLKCMU_DPU_DSIM,
};
// JSON/20211019/G3D_G3D
enum clk_id cmucal_MUX_CLKCMU_G3D_NOC_USER_parents[] = {
    OSCCLK_G3D,
    DIV_CLKCMU_G3D_SWITCH,
};
// JSON/20211116/HSI_HSI
enum clk_id cmucal_MUX_CLKCMU_HSI_UFS_EMBD_USER_parents[] = {
    OSCCLK_HSI,
    DIV_CLKCMU_HSI_UFS_EMBD,
};
enum clk_id cmucal_MUX_CLKCMU_HSI_NOC_USER_parents[] = {
    OSCCLK_HSI,
    DIV_CLKCMU_HSI_NOC,
};
// JSON/20210927/MFC_MFC
enum clk_id cmucal_MUX_CLKCMU_MFC_NOC_USER_parents[] = {
    OSCCLK_MFC,
    DIV_CLKCMU_MFC_NOC,
};
// JSON/20211025/MIF_MIF0
enum clk_id cmucal_MUX_CLKCMU_MIF_NOCP_USER_parents_MIF0[] = {
    OSCCLK_MIF_MIF0,
    DIV_CLKCMU_MIF_NOCP,
};
// JSON/20211025/MIF_MIF1
enum clk_id cmucal_MUX_CLKCMU_MIF_NOCP_USER_parents_MIF1[] = {
    OSCCLK_MIF_MIF1,
    DIV_CLKCMU_MIF_NOCP,
};
// JSON/20211105/NOCL0_NOCL0
enum clk_id cmucal_MUX_CLKCMU_NOCL0_SC_USER_parents[] = {
    OSCCLK_NOCL0,
    DIV_CLKCMU_NOCL0_SC,
};
enum clk_id cmucal_MUX_CLKCMU_NOCL0_NOC_USER_parents[] = {
    OSCCLK_NOCL0,
    DIV_CLKCMU_NOCL0_NOC,
};
// JSON/20211015/NOCL1A_NOCL1A
enum clk_id cmucal_MUX_CLKCMU_NOCL1A_NOC_USER_parents[] = {
    OSCCLK_NOCL1A,
    DIV_CLKCMU_NOCL1A_NOC,
};
enum clk_id cmucal_MUX_CLKCMU_NOCL1A_NOCL0_USER_parents[] = {
    OSCCLK_NOCL1A,
    DIV_CLKCMU_NOCL1A_NOCL0,
};
// JSON/20211103/PERI_PERI
enum clk_id cmucal_MUX_CLKCMU_PERI_MMC_CARD_USER_parents[] = {
    OSCCLK_PERI,
    DIV_CLKCMU_PERI_MMC_CARD,
};
enum clk_id cmucal_MUX_CLKCMU_PERI_IP_USER_parents[] = {
    OSCCLK_PERI,
    DIV_CLKCMU_PERI_IP,
};
enum clk_id cmucal_MUX_CLKCMU_PERI_NOCP_USER_parents[] = {
    OSCCLK_PERI,
    DIV_CLKCMU_PERI_NOC,
};
// JSON/20210927/RGBP_RGBP
enum clk_id cmucal_MUX_CLKCMU_RGBP_NOC_USER_parents[] = {
    OSCCLK_RGBP,
    DIV_CLKCMU_RGBP_NOC,
};
// JSON/20211015/USB_USB
enum clk_id cmucal_MUX_CLKCMU_USB_NOC_USER_parents[] = {
    OSCCLK_USB,
    DIV_CLKCMU_USB_NOC,
};
enum clk_id cmucal_MUX_CLKCMU_USB_USB20DRD_USER_parents[] = {
    OSCCLK_USB,
    DIV_CLKCMU_USB_USB20DRD,
};
enum clk_id cmucal_MUX_CLKAUD_USB_NOC_USER_parents[] = {
    OSCCLK_USB,
    DIV_CLK_AUD_USB_NOC,
};
// JSON/20210927/YUVP_YUVP
enum clk_id cmucal_MUX_CLKCMU_YUVP_NOC_USER_parents[] = {
    OSCCLK_YUVP,
    DIV_CLKCMU_YUVP_NOC,
};
// JSON/20210927/CSIS_CSIS
enum clk_id cmucal_MUX_CLKCMU_CSIS_NOC_USER_parents[] = {
    OSCCLK_CSIS,
    DIV_CLKCMU_CSIS_NOC,
};
enum clk_id cmucal_MUX_CLKCMU_CSIS_DCPHY_USER_parents[] = {
    OSCCLK_CSIS,
    DIV_CLKCMU_CSIS_DCPHY,
};
// JSON/20210927/CSTAT_CSTAT
enum clk_id cmucal_MUX_CLKCMU_CSTAT_BYRP_USER_parents[] = {
    OSCCLK_CSTAT,
    DIV_CLKCMU_CSTAT_BYRP,
};
enum clk_id cmucal_MUX_CLKCMU_CSTAT_NOC_USER_parents[] = {
    OSCCLK_CSTAT,
    DIV_CLKCMU_CSTAT_NOC,
};
// JSON/20211103/M2M_M2M
enum clk_id cmucal_MUX_CLKCMU_M2M_NOC_USER_parents[] = {
    OSCCLK_M2M,
    DIV_CLKCMU_M2M_NOC,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_JPEG_USER_parents[] = {
    OSCCLK_M2M,
    DIV_CLKCMU_M2M_JPEG,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_GDC_USER_parents[] = {
    OSCCLK_M2M,
    DIV_CLKCMU_M2M_GDC,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_LME_USER_parents[] = {
    OSCCLK_M2M,
    DIV_CLKCMU_M2M_LME,
};
enum clk_id cmucal_MUX_CLKCMU_M2M_VRA_USER_parents[] = {
    OSCCLK_M2M,
    DIV_CLKCMU_M2M_VRA,
};
// JSON/20211014/CMGP_CMGP
enum clk_id cmucal_MUX_CLKCMU_CMGP_NOC_USER_parents[] = {
    OSCCLK_RCO_CMGP,
    MUX_CLK_RCO_ALIVE_USER,
};
enum clk_id cmucal_MUX_CLKCMU_CMGP_RCO_USER_parents[] = {
    OSCCLK_RCO_CMGP,
    OSCCLK_RCO_CMGP,
};
enum clk_id cmucal_MUX_CLKCMU_CMGP_PERI_USER_parents[] = {
    OSCCLK_RCO_CMGP,
    DIV_CLK_ALIVE_CMGP_PERI_ALIVE,
};
// JSON/20211026/DBGCORE_DBGCORE
enum clk_id cmucal_MUX_CLKCMU_DBGCORE_USER_parents[] = {
    OSCCLK_DBGCORE,
    OSCCLK_DBGCORE,
};
// JSON/20211015/ICPU_ICPU
enum clk_id cmucal_MUX_CLKCMU_ICPU_NOC_0_USER_parents[] = {
    OSCCLK_ICPU,
    DIV_CLKCMU_ICPU_NOCD_0,
};
enum clk_id cmucal_MUX_CLKCMU_ICPU_NOCD_1_USER_parents[] = {
    OSCCLK_ICPU,
    DIV_CLKCMU_ICPU_NOCD_1,
};
// JSON/20210924/CPUCL0_CPUCL0
enum clk_id cmucal_MUX_CLKCMU_CPUCL0_SWITCH_USER_parents[] = {
    OSCCLK_CPUCL0,
    DIV_CLKCMU_CPUCL0_SWITCH,
};
// JSON/20211103/S2D_S2D
// JSON/20211019/CPUCL1_CPUCL1
enum clk_id cmucal_MUX_CLKCMU_CPUCL1_SWITCH_USER_parents[] = {
    OSCCLK_CPUCL1,
    DIV_CLKCMU_CPUCL1_SWITCH,
};
// JSON/20211014/CPUCL0_GLB_CPUCL0_GLB
enum clk_id cmucal_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_parents[] = {
    OSCCLK_CPUCL0,
    DIV_CLKCMU_CPUCL0_DBG_NOC,
};
enum clk_id cmucal_MUX_CLKCMU_CPUCL0_NOCP_USER_parents[] = {
    OSCCLK_CPUCL0,
    DIV_CLKCMU_CPUCL0_NOCP,
};
// JSON/20211116/DSU_DSU
enum clk_id cmucal_MUX_CLKCMU_DSU_SWITCH_USER_parents[] = {
    OSCCLK_DSU,
    DIV_CLKCMU_DSU_SWITCH,
};
// JSON/SCRT_JSON/MODEM_MODEM

struct cmucal_mux cmucal_mux_list[] = {
// S5E8535,
// JSON/20211129/TOP_TOP
    CLK_MUX(MUX_CLKCMU_AUD_CPU, cmucal_MUX_CLKCMU_AUD_CPU_parents, MUX_CLKCMU_AUD_CPU__SELECT, MUX_CLKCMU_AUD_CPU__BUSY, MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_AUD_NOC, cmucal_MUX_CLKCMU_AUD_NOC_parents, MUX_CLKCMU_AUD_NOC__SELECT, MUX_CLKCMU_AUD_NOC__BUSY, MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH, cmucal_MUX_CLKCMU_CPUCL0_SWITCH_parents, MUX_CLKCMU_CPUCL0_SWITCH__SELECT, MUX_CLKCMU_CPUCL0_SWITCH__BUSY, MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CPUCL0_NOCP, cmucal_MUX_CLKCMU_CPUCL0_NOCP_parents, MUX_CLKCMU_CPUCL0_NOCP__SELECT, MUX_CLKCMU_CPUCL0_NOCP__BUSY, MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CPUCL0_DBG_NOC, cmucal_MUX_CLKCMU_CPUCL0_DBG_NOC_parents, MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT, MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY, MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_DSU_SWITCH, cmucal_MUX_CLKCMU_DSU_SWITCH_parents, MUX_CLKCMU_DSU_SWITCH__SELECT, MUX_CLKCMU_DSU_SWITCH__BUSY, MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH, cmucal_MUX_CLKCMU_CPUCL1_SWITCH_parents, MUX_CLKCMU_CPUCL1_SWITCH__SELECT, MUX_CLKCMU_CPUCL1_SWITCH__BUSY, MUX_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CIS_CLK0, cmucal_MUX_CLKCMU_CIS_CLK0_parents, MUX_CLKCMU_CIS_CLK0__SELECT, MUX_CLKCMU_CIS_CLK0__BUSY, MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CIS_CLK1, cmucal_MUX_CLKCMU_CIS_CLK1_parents, MUX_CLKCMU_CIS_CLK1__SELECT, MUX_CLKCMU_CIS_CLK1__BUSY, MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CIS_CLK2, cmucal_MUX_CLKCMU_CIS_CLK2_parents, MUX_CLKCMU_CIS_CLK2__SELECT, MUX_CLKCMU_CIS_CLK2__BUSY, MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CIS_CLK3, cmucal_MUX_CLKCMU_CIS_CLK3_parents, MUX_CLKCMU_CIS_CLK3__SELECT, MUX_CLKCMU_CIS_CLK3__BUSY, MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CIS_CLK4, cmucal_MUX_CLKCMU_CIS_CLK4_parents, MUX_CLKCMU_CIS_CLK4__SELECT, MUX_CLKCMU_CIS_CLK4__BUSY, MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CIS_CLK5, cmucal_MUX_CLKCMU_CIS_CLK5_parents, MUX_CLKCMU_CIS_CLK5__SELECT, MUX_CLKCMU_CIS_CLK5__BUSY, MUX_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMU_BOOST_TOP, cmucal_MUX_CLKCMU_CMU_BOOST_TOP_parents, MUX_CLKCMU_CMU_BOOST_TOP__SELECT, MUX_CLKCMU_CMU_BOOST_TOP__BUSY, MUX_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMU_BOOST, cmucal_MUX_CLKCMU_CMU_BOOST_parents, MUX_CLKCMU_CMU_BOOST__SELECT, MUX_CLKCMU_CMU_BOOST__BUSY, MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMU_BOOST_CPU, cmucal_MUX_CLKCMU_CMU_BOOST_CPU_parents, MUX_CLKCMU_CMU_BOOST_CPU__SELECT, MUX_CLKCMU_CMU_BOOST_CPU__BUSY, MUX_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMU_BOOST_MIF, cmucal_MUX_CLKCMU_CMU_BOOST_MIF_parents, MUX_CLKCMU_CMU_BOOST_MIF__SELECT, MUX_CLKCMU_CMU_BOOST_MIF__BUSY, MUX_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CSIS_NOC, cmucal_MUX_CLKCMU_CSIS_NOC_parents, MUX_CLKCMU_CSIS_NOC__SELECT, MUX_CLKCMU_CSIS_NOC__BUSY, MUX_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CSTAT_NOC, cmucal_MUX_CLKCMU_CSTAT_NOC_parents, MUX_CLKCMU_CSTAT_NOC__SELECT, MUX_CLKCMU_CSTAT_NOC__BUSY, MUX_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CSTAT_BYRP, cmucal_MUX_CLKCMU_CSTAT_BYRP_parents, MUX_CLKCMU_CSTAT_BYRP__SELECT, MUX_CLKCMU_CSTAT_BYRP__BUSY, MUX_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_DPU_NOC, cmucal_MUX_CLKCMU_DPU_NOC_parents, MUX_CLKCMU_DPU_NOC__SELECT, MUX_CLKCMU_DPU_NOC__BUSY, MUX_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_DPU_DSIM, cmucal_MUX_CLKCMU_DPU_DSIM_parents, MUX_CLKCMU_DPU_DSIM__SELECT, MUX_CLKCMU_DPU_DSIM__BUSY, MUX_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_G3D_NOC, cmucal_MUX_CLKCMU_G3D_NOC_parents, MUX_CLKCMU_G3D_NOC__SELECT, MUX_CLKCMU_G3D_NOC__BUSY, MUX_CLKCMU_G3D_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_G3D_SWITCH, cmucal_MUX_CLKCMU_G3D_SWITCH_parents, MUX_CLKCMU_G3D_SWITCH__SELECT, MUX_CLKCMU_G3D_SWITCH__BUSY, MUX_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_HSI_NOC, cmucal_MUX_CLKCMU_HSI_NOC_parents, MUX_CLKCMU_HSI_NOC__SELECT, MUX_CLKCMU_HSI_NOC__BUSY, MUX_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_HSI_UFS_EMBD, cmucal_MUX_CLKCMU_HSI_UFS_EMBD_parents, MUX_CLKCMU_HSI_UFS_EMBD__SELECT, MUX_CLKCMU_HSI_UFS_EMBD__BUSY, MUX_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_NOC, cmucal_MUX_CLKCMU_M2M_NOC_parents, MUX_CLKCMU_M2M_NOC__SELECT, MUX_CLKCMU_M2M_NOC__BUSY, MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_JPEG, cmucal_MUX_CLKCMU_M2M_JPEG_parents, MUX_CLKCMU_M2M_JPEG__SELECT, MUX_CLKCMU_M2M_JPEG__BUSY, MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_GDC, cmucal_MUX_CLKCMU_M2M_GDC_parents, MUX_CLKCMU_M2M_GDC__SELECT, MUX_CLKCMU_M2M_GDC__BUSY, MUX_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_LME, cmucal_MUX_CLKCMU_M2M_LME_parents, MUX_CLKCMU_M2M_LME__SELECT, MUX_CLKCMU_M2M_LME__BUSY, MUX_CLKCMU_M2M_LME__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_VRA, cmucal_MUX_CLKCMU_M2M_VRA_parents, MUX_CLKCMU_M2M_VRA__SELECT, MUX_CLKCMU_M2M_VRA__BUSY, MUX_CLKCMU_M2M_VRA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_MFC_NOC, cmucal_MUX_CLKCMU_MFC_NOC_parents, MUX_CLKCMU_MFC_NOC__SELECT, MUX_CLKCMU_MFC_NOC__BUSY, MUX_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_MIF_SWITCH, cmucal_MUX_CLKCMU_MIF_SWITCH_parents, MUX_CLKCMU_MIF_SWITCH__SELECT, MUX_CLKCMU_MIF_SWITCH__BUSY, MUX_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_MIF_NOCP, cmucal_MUX_CLKCMU_MIF_NOCP_parents, MUX_CLKCMU_MIF_NOCP__SELECT, MUX_CLKCMU_MIF_NOCP__BUSY, MUX_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL0_NOC, cmucal_MUX_CLKCMU_NOCL0_NOC_parents, MUX_CLKCMU_NOCL0_NOC__SELECT, MUX_CLKCMU_NOCL0_NOC__BUSY, MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL0_SC, cmucal_MUX_CLKCMU_NOCL0_SC_parents, MUX_CLKCMU_NOCL0_SC__SELECT, MUX_CLKCMU_NOCL0_SC__BUSY, MUX_CLKCMU_NOCL0_SC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL1A_NOC, cmucal_MUX_CLKCMU_NOCL1A_NOC_parents, MUX_CLKCMU_NOCL1A_NOC__SELECT, MUX_CLKCMU_NOCL1A_NOC__BUSY, MUX_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_PERI_NOC, cmucal_MUX_CLKCMU_PERI_NOC_parents, MUX_CLKCMU_PERI_NOC__SELECT, MUX_CLKCMU_PERI_NOC__BUSY, MUX_CLKCMU_PERI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_PERI_MMC_CARD, cmucal_MUX_CLKCMU_PERI_MMC_CARD_parents, MUX_CLKCMU_PERI_MMC_CARD__SELECT, MUX_CLKCMU_PERI_MMC_CARD__BUSY, MUX_CLKCMU_PERI_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_PERI_IP, cmucal_MUX_CLKCMU_PERI_IP_parents, MUX_CLKCMU_PERI_IP__SELECT, MUX_CLKCMU_PERI_IP__BUSY, MUX_CLKCMU_PERI_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_RGBP_NOC, cmucal_MUX_CLKCMU_RGBP_NOC_parents, MUX_CLKCMU_RGBP_NOC__SELECT, MUX_CLKCMU_RGBP_NOC__BUSY, MUX_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_USB_NOC, cmucal_MUX_CLKCMU_USB_NOC_parents, MUX_CLKCMU_USB_NOC__SELECT, MUX_CLKCMU_USB_NOC__BUSY, MUX_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_USB_USB20DRD, cmucal_MUX_CLKCMU_USB_USB20DRD_parents, MUX_CLKCMU_USB_USB20DRD__SELECT, MUX_CLKCMU_USB_USB20DRD__BUSY, MUX_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_YUVP_NOC, cmucal_MUX_CLKCMU_YUVP_NOC_parents, MUX_CLKCMU_YUVP_NOC__SELECT, MUX_CLKCMU_YUVP_NOC__BUSY, MUX_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_ALIVE_NOC, cmucal_MUX_CLKCMU_ALIVE_NOC_parents, MUX_CLKCMU_ALIVE_NOC__SELECT, MUX_CLKCMU_ALIVE_NOC__BUSY, MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CSIS_DCPHY, cmucal_MUX_CLKCMU_CSIS_DCPHY_parents, MUX_CLKCMU_CSIS_DCPHY__SELECT, MUX_CLKCMU_CSIS_DCPHY__BUSY, MUX_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_ICPU_NOCD_0, cmucal_MUX_CLKCMU_ICPU_NOCD_0_parents, MUX_CLKCMU_ICPU_NOCD_0__SELECT, MUX_CLKCMU_ICPU_NOCD_0__BUSY, MUX_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_ICPU_NOCD_1, cmucal_MUX_CLKCMU_ICPU_NOCD_1_parents, MUX_CLKCMU_ICPU_NOCD_1__SELECT, MUX_CLKCMU_ICPU_NOCD_1__BUSY, MUX_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL1A_NOCL0, cmucal_MUX_CLKCMU_NOCL1A_NOCL0_parents, MUX_CLKCMU_NOCL1A_NOCL0__SELECT, MUX_CLKCMU_NOCL1A_NOCL0__BUSY, MUX_CLKCMU_NOCL1A_NOCL0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_ICPU_NOC_0, cmucal_MUX_CLKCMU_ICPU_NOC_0_parents, MUX_CLKCMU_ICPU_NOC_0__SELECT, MUX_CLKCMU_ICPU_NOC_0__BUSY, MUX_CLKCMU_ICPU_NOC_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMU_CUSTOM_TOP_MUX_CMUREF, cmucal_CMU_CUSTOM_TOP_MUX_CMUREF_parents, CMU_CUSTOM_TOP_MUX_CMUREF__SELECT, CMU_CUSTOM_TOP_MUX_CMUREF__BUSY, EMPTY_CAL_ID),
// JSON/20211103/ALIVEROOT_ALIVEROOT
    CLK_MUX(MUX_CLK_ALIVE_OSCCLK_RCO_CMGP, cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_CMGP_parents, MUX_CLK_ALIVE_OSCCLK_RCO_CMGP__SELECT, MUX_CLK_ALIVE_OSCCLK_RCO_CMGP__BUSY, MUX_CLK_ALIVE_OSCCLK_RCO_CMGP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_OSCCLK_RCO_CHUB, cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_CHUB_parents, MUX_CLK_ALIVE_OSCCLK_RCO_CHUB__SELECT, MUX_CLK_ALIVE_OSCCLK_RCO_CHUB__BUSY, MUX_CLK_ALIVE_OSCCLK_RCO_CHUB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_OSCCLK_RCO_PMU, cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_PMU_parents, MUX_CLK_ALIVE_OSCCLK_RCO_PMU__SELECT, MUX_CLK_ALIVE_OSCCLK_RCO_PMU__BUSY, MUX_CLK_ALIVE_OSCCLK_RCO_PMU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_OSCCLK_RCO_CMU, cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_CMU_parents, MUX_CLK_ALIVE_OSCCLK_RCO_CMU__SELECT, MUX_CLK_ALIVE_OSCCLK_RCO_CMU__BUSY, MUX_CLK_ALIVE_OSCCLK_RCO_CMU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_OSCCLK_RCO_SPMI, cmucal_MUX_CLK_ALIVE_OSCCLK_RCO_SPMI_parents, MUX_CLK_ALIVE_OSCCLK_RCO_SPMI__SELECT, MUX_CLK_ALIVE_OSCCLK_RCO_SPMI__BUSY, MUX_CLK_ALIVE_OSCCLK_RCO_SPMI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_REFCLK_OSC, cmucal_MUX_REFCLK_OSC_parents, MUX_REFCLK_OSC__SELECT, MUX_REFCLK_OSC__BUSY, MUX_REFCLK_OSC__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211214/ALIVE_ALIVE
    CLK_MUX(MUX_CLKCMU_AP2GNSS, cmucal_MUX_CLKCMU_AP2GNSS_parents, MUX_CLKCMU_AP2GNSS__SELECT, MUX_CLKCMU_AP2GNSS__BUSY, MUX_CLKCMU_AP2GNSS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMGP_PERI, cmucal_MUX_CLKCMU_CMGP_PERI_parents, MUX_CLKCMU_CMGP_PERI__SELECT, MUX_CLKCMU_CMGP_PERI__BUSY, MUX_CLKCMU_CMGP_PERI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMGP_NOC, cmucal_MUX_CLKCMU_CMGP_NOC_parents, MUX_CLKCMU_CMGP_NOC__SELECT, MUX_CLKCMU_CMGP_NOC__BUSY, MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_NOC, cmucal_MUX_CLK_ALIVE_NOC_parents, MUX_CLK_ALIVE_NOC__SELECT, MUX_CLK_ALIVE_NOC__BUSY, MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CHUB_NOC, cmucal_MUX_CLKCMU_CHUB_NOC_parents, MUX_CLKCMU_CHUB_NOC__SELECT, MUX_CLKCMU_CHUB_NOC__BUSY, MUX_CLKCMU_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_PMU_SUB, cmucal_MUX_CLK_ALIVE_PMU_SUB_parents, MUX_CLK_ALIVE_PMU_SUB__SELECT, MUX_CLK_ALIVE_PMU_SUB__BUSY, MUX_CLK_ALIVE_PMU_SUB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_I2C0, cmucal_MUX_CLK_ALIVE_I2C0_parents, MUX_CLK_ALIVE_I2C0__SELECT, MUX_CLK_ALIVE_I2C0__BUSY, MUX_CLK_ALIVE_I2C0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_DBGCORE_UART, cmucal_MUX_CLK_ALIVE_DBGCORE_UART_parents, MUX_CLK_ALIVE_DBGCORE_UART__SELECT, MUX_CLK_ALIVE_DBGCORE_UART__BUSY, MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_USI0, cmucal_MUX_CLK_ALIVE_USI0_parents, MUX_CLK_ALIVE_USI0__SELECT, MUX_CLK_ALIVE_USI0__BUSY, MUX_CLK_ALIVE_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_SPMI, cmucal_MUX_CLK_ALIVE_SPMI_parents, MUX_CLK_ALIVE_SPMI__SELECT, MUX_CLK_ALIVE_SPMI__BUSY, MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_DBGCORE_NOC, cmucal_MUX_CLKCMU_DBGCORE_NOC_parents, MUX_CLKCMU_DBGCORE_NOC__SELECT, MUX_CLKCMU_DBGCORE_NOC__BUSY, MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_RCO_ALIVE_USER, cmucal_MUX_CLK_RCO_ALIVE_USER_parents, MUX_CLK_RCO_ALIVE_USER__MUX_SEL, MUX_CLK_RCO_ALIVE_USER__MUX_BUSY, MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_ALIVE_NOC_USER, cmucal_MUX_CLKCMU_ALIVE_NOC_USER_parents, MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL, MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY, MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_ALIVE_TIMER_USER, cmucal_MUX_CLK_ALIVE_TIMER_USER_parents, MUX_CLK_ALIVE_TIMER_USER__MUX_SEL, MUX_CLK_ALIVE_TIMER_USER__MUX_BUSY, MUX_CLK_ALIVE_TIMER_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_RCO_ALIVE_I3C_PMIC_USER, cmucal_MUX_CLK_RCO_ALIVE_I3C_PMIC_USER_parents, MUX_CLK_RCO_ALIVE_I3C_PMIC_USER__MUX_SEL, MUX_CLK_RCO_ALIVE_I3C_PMIC_USER__MUX_BUSY, MUX_CLK_RCO_ALIVE_I3C_PMIC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211214/AUD_AUD
    CLK_MUX(MUX_CLK_AUD_CPU, cmucal_MUX_CLK_AUD_CPU_parents, MUX_CLK_AUD_CPU__SELECT, MUX_CLK_AUD_CPU__BUSY, MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_HCHGEN_CLK_AUD_CPU, cmucal_MUX_HCHGEN_CLK_AUD_CPU_parents, MUX_HCHGEN_CLK_AUD_CPU__SELECT, MUX_HCHGEN_CLK_AUD_CPU__BUSY, MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_CPU_PLL, cmucal_MUX_CLK_AUD_CPU_PLL_parents, MUX_CLK_AUD_CPU_PLL__SELECT, MUX_CLK_AUD_CPU_PLL__BUSY, MUX_CLK_AUD_CPU_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_NOC_PLL, cmucal_MUX_CLK_AUD_NOC_PLL_parents, MUX_CLK_AUD_NOC_PLL__SELECT, MUX_CLK_AUD_NOC_PLL__BUSY, MUX_CLK_AUD_NOC_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_NOC, cmucal_MUX_CLK_AUD_NOC_parents, MUX_CLK_AUD_NOC__SELECT, MUX_CLK_AUD_NOC__BUSY, MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_AUDIF, cmucal_MUX_CLK_AUD_AUDIF_parents, MUX_CLK_AUD_AUDIF__SELECT, MUX_CLK_AUD_AUDIF__BUSY, MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_UAIF0, cmucal_MUX_CLK_AUD_UAIF0_parents, MUX_CLK_AUD_UAIF0__SELECT, MUX_CLK_AUD_UAIF0__BUSY, MUX_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_UAIF1, cmucal_MUX_CLK_AUD_UAIF1_parents, MUX_CLK_AUD_UAIF1__SELECT, MUX_CLK_AUD_UAIF1__BUSY, MUX_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_UAIF2, cmucal_MUX_CLK_AUD_UAIF2_parents, MUX_CLK_AUD_UAIF2__SELECT, MUX_CLK_AUD_UAIF2__BUSY, MUX_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_UAIF3, cmucal_MUX_CLK_AUD_UAIF3_parents, MUX_CLK_AUD_UAIF3__SELECT, MUX_CLK_AUD_UAIF3__BUSY, MUX_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_UAIF4, cmucal_MUX_CLK_AUD_UAIF4_parents, MUX_CLK_AUD_UAIF4__SELECT, MUX_CLK_AUD_UAIF4__BUSY, MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_UAIF5, cmucal_MUX_CLK_AUD_UAIF5_parents, MUX_CLK_AUD_UAIF5__SELECT, MUX_CLK_AUD_UAIF5__BUSY, MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_UAIF6, cmucal_MUX_CLK_AUD_UAIF6_parents, MUX_CLK_AUD_UAIF6__SELECT, MUX_CLK_AUD_UAIF6__BUSY, MUX_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_DSIF, cmucal_MUX_CLK_AUD_DSIF_parents, MUX_CLK_AUD_DSIF__SELECT, MUX_CLK_AUD_DSIF__BUSY, MUX_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_PCMC, cmucal_MUX_CLK_AUD_PCMC_parents, MUX_CLK_AUD_PCMC__SELECT, MUX_CLK_AUD_PCMC__BUSY, MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_AUD_FM, cmucal_MUX_CLK_AUD_FM_parents, MUX_CLK_AUD_FM__SELECT, MUX_CLK_AUD_FM__BUSY, MUX_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_AUD_CPU_USER, cmucal_MUX_CLKCMU_AUD_CPU_USER_parents, MUX_CLKCMU_AUD_CPU_USER__MUX_SEL, MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY, MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_AUD_NOC_USER, cmucal_MUX_CLKCMU_AUD_NOC_USER_parents, MUX_CLKCMU_AUD_NOC_USER__MUX_SEL, MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY, MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CP_PCMC_CLK_USER, cmucal_MUX_CP_PCMC_CLK_USER_parents, MUX_CP_PCMC_CLK_USER__MUX_SEL, MUX_CP_PCMC_CLK_USER__MUX_BUSY, MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211007/CHUB_CHUB
    CLK_MUX(MUX_CLK_CHUB_USI0, cmucal_MUX_CLK_CHUB_USI0_parents, MUX_CLK_CHUB_USI0__SELECT, MUX_CLK_CHUB_USI0__BUSY, MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CHUB_USI1, cmucal_MUX_CLK_CHUB_USI1_parents, MUX_CLK_CHUB_USI1__SELECT, MUX_CLK_CHUB_USI1__BUSY, MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CHUB_I2C1, cmucal_MUX_CLK_CHUB_I2C1_parents, MUX_CLK_CHUB_I2C1__SELECT, MUX_CLK_CHUB_I2C1__BUSY, MUX_CLK_CHUB_I2C1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CHUB_NOC, cmucal_MUX_CLK_CHUB_NOC_parents, MUX_CLK_CHUB_NOC__SELECT, MUX_CLK_CHUB_NOC__BUSY, MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CHUB_USI2, cmucal_MUX_CLK_CHUB_USI2_parents, MUX_CLK_CHUB_USI2__SELECT, MUX_CLK_CHUB_USI2__BUSY, MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CHUB_TIMER, cmucal_MUX_CLK_CHUB_TIMER_parents, MUX_CLK_CHUB_TIMER__SELECT, MUX_CLK_CHUB_TIMER__BUSY, MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CHUB_I2C2, cmucal_MUX_CLK_CHUB_I2C2_parents, MUX_CLK_CHUB_I2C2__SELECT, MUX_CLK_CHUB_I2C2__BUSY, MUX_CLK_CHUB_I2C2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CHUB_I3C, cmucal_MUX_CLK_CHUB_I3C_parents, MUX_CLK_CHUB_I3C__SELECT, MUX_CLK_CHUB_I3C__BUSY, MUX_CLK_CHUB_I3C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CHUB_RCO_USER, cmucal_MUX_CLKCMU_CHUB_RCO_USER_parents, MUX_CLKCMU_CHUB_RCO_USER__MUX_SEL, MUX_CLKCMU_CHUB_RCO_USER__MUX_BUSY, MUX_CLKCMU_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CHUB_NOC_USER, cmucal_MUX_CLKCMU_CHUB_NOC_USER_parents, MUX_CLKCMU_CHUB_NOC_USER__MUX_SEL, MUX_CLKCMU_CHUB_NOC_USER__MUX_BUSY, MUX_CLKCMU_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/DPU_DPU
    CLK_MUX(MUX_CLKCMU_DPU_NOC_USER, cmucal_MUX_CLKCMU_DPU_NOC_USER_parents, MUX_CLKCMU_DPU_NOC_USER__MUX_SEL, MUX_CLKCMU_DPU_NOC_USER__MUX_BUSY, MUX_CLKCMU_DPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_DPU_DSIM_USER, cmucal_MUX_CLKCMU_DPU_DSIM_USER_parents, MUX_CLKCMU_DPU_DSIM_USER__MUX_SEL, MUX_CLKCMU_DPU_DSIM_USER__MUX_BUSY, MUX_CLKCMU_DPU_DSIM_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211019/G3D_G3D
    CLK_MUX(MUX_CLKCMU_G3D_NOC_USER, cmucal_MUX_CLKCMU_G3D_NOC_USER_parents, MUX_CLKCMU_G3D_NOC_USER__MUX_SEL, MUX_CLKCMU_G3D_NOC_USER__MUX_BUSY, MUX_CLKCMU_G3D_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211116/HSI_HSI
    CLK_MUX(MUX_CLKCMU_HSI_UFS_EMBD_USER, cmucal_MUX_CLKCMU_HSI_UFS_EMBD_USER_parents, MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_SEL, MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_BUSY, MUX_CLKCMU_HSI_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_HSI_NOC_USER, cmucal_MUX_CLKCMU_HSI_NOC_USER_parents, MUX_CLKCMU_HSI_NOC_USER__MUX_SEL, MUX_CLKCMU_HSI_NOC_USER__MUX_BUSY, MUX_CLKCMU_HSI_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/MFC_MFC
    CLK_MUX(MUX_CLKCMU_MFC_NOC_USER, cmucal_MUX_CLKCMU_MFC_NOC_USER_parents, MUX_CLKCMU_MFC_NOC_USER__MUX_SEL, MUX_CLKCMU_MFC_NOC_USER__MUX_BUSY, MUX_CLKCMU_MFC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211025/MIF_MIF0
    CLK_MUX(CLKMUX_MIF_DDRPHY2X_MIF0, cmucal_CLKMUX_MIF_DDRPHY2X_parents_MIF0, CLKMUX_MIF_DDRPHY2X__MUX_SEL_MIF0, CLKMUX_MIF_DDRPHY2X__MUX_BUSY_MIF0, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING_MIF0),
    CLK_MUX(MUX_MIF_CMUREF_MIF0, cmucal_MUX_MIF_CMUREF_parents_MIF0, MUX_MIF_CMUREF__SELECT_MIF0, MUX_MIF_CMUREF__BUSY_MIF0, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING_MIF0),
    CLK_MUX(MUX_CLKCMU_MIF_NOCP_USER_MIF0, cmucal_MUX_CLKCMU_MIF_NOCP_USER_parents_MIF0, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL_MIF0, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY_MIF0, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING_MIF0),
// JSON/20211025/MIF_MIF1
    CLK_MUX(CLKMUX_MIF_DDRPHY2X_MIF1, cmucal_CLKMUX_MIF_DDRPHY2X_parents_MIF1, CLKMUX_MIF_DDRPHY2X__MUX_SEL_MIF1, CLKMUX_MIF_DDRPHY2X__MUX_BUSY_MIF1, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING_MIF1),
    CLK_MUX(MUX_MIF_CMUREF_MIF1, cmucal_MUX_MIF_CMUREF_parents_MIF1, MUX_MIF_CMUREF__SELECT_MIF1, MUX_MIF_CMUREF__BUSY_MIF1, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING_MIF1),
    CLK_MUX(MUX_CLKCMU_MIF_NOCP_USER_MIF1, cmucal_MUX_CLKCMU_MIF_NOCP_USER_parents_MIF1, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL_MIF1, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY_MIF1, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING_MIF1),
// JSON/20211105/NOCL0_NOCL0
    CLK_MUX(MUX_NOCL0_CMUREF, cmucal_MUX_NOCL0_CMUREF_parents, MUX_NOCL0_CMUREF__SELECT, MUX_NOCL0_CMUREF__BUSY, MUX_NOCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL0_GIC, cmucal_MUX_CLKCMU_NOCL0_GIC_parents, MUX_CLKCMU_NOCL0_GIC__SELECT, MUX_CLKCMU_NOCL0_GIC__BUSY, MUX_CLKCMU_NOCL0_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL0_SC_USER, cmucal_MUX_CLKCMU_NOCL0_SC_USER_parents, MUX_CLKCMU_NOCL0_SC_USER__MUX_SEL, MUX_CLKCMU_NOCL0_SC_USER__MUX_BUSY, MUX_CLKCMU_NOCL0_SC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL0_NOC_USER, cmucal_MUX_CLKCMU_NOCL0_NOC_USER_parents, MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211015/NOCL1A_NOCL1A
    CLK_MUX(MUX_NOCL1A_CMUREF, cmucal_MUX_NOCL1A_CMUREF_parents, MUX_NOCL1A_CMUREF__SELECT, MUX_NOCL1A_CMUREF__BUSY, MUX_NOCL1A_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL1A_NOC_USER, cmucal_MUX_CLKCMU_NOCL1A_NOC_USER_parents, MUX_CLKCMU_NOCL1A_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL1A_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL1A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_NOCL1A_NOCL0_USER, cmucal_MUX_CLKCMU_NOCL1A_NOCL0_USER_parents, MUX_CLKCMU_NOCL1A_NOCL0_USER__MUX_SEL, MUX_CLKCMU_NOCL1A_NOCL0_USER__MUX_BUSY, MUX_CLKCMU_NOCL1A_NOCL0_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211103/PERI_PERI
    CLK_MUX(MUX_CLK_PERI_USI00, cmucal_MUX_CLK_PERI_USI00_parents, MUX_CLK_PERI_USI00__SELECT, MUX_CLK_PERI_USI00__BUSY, MUX_CLK_PERI_USI00__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_USI01, cmucal_MUX_CLK_PERI_USI01_parents, MUX_CLK_PERI_USI01__SELECT, MUX_CLK_PERI_USI01__BUSY, MUX_CLK_PERI_USI01__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_USI02, cmucal_MUX_CLK_PERI_USI02_parents, MUX_CLK_PERI_USI02__SELECT, MUX_CLK_PERI_USI02__BUSY, MUX_CLK_PERI_USI02__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_USI03, cmucal_MUX_CLK_PERI_USI03_parents, MUX_CLK_PERI_USI03__SELECT, MUX_CLK_PERI_USI03__BUSY, MUX_CLK_PERI_USI03__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_USI04, cmucal_MUX_CLK_PERI_USI04_parents, MUX_CLK_PERI_USI04__SELECT, MUX_CLK_PERI_USI04__BUSY, MUX_CLK_PERI_USI04__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_USI05, cmucal_MUX_CLK_PERI_USI05_parents, MUX_CLK_PERI_USI05__SELECT, MUX_CLK_PERI_USI05__BUSY, MUX_CLK_PERI_USI05__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_USI06, cmucal_MUX_CLK_PERI_USI06_parents, MUX_CLK_PERI_USI06__SELECT, MUX_CLK_PERI_USI06__BUSY, MUX_CLK_PERI_USI06__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_UART_DBG, cmucal_MUX_CLK_PERI_UART_DBG_parents, MUX_CLK_PERI_UART_DBG__SELECT, MUX_CLK_PERI_UART_DBG__BUSY, MUX_CLK_PERI_UART_DBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_PERI_I2C, cmucal_MUX_CLK_PERI_I2C_parents, MUX_CLK_PERI_I2C__SELECT, MUX_CLK_PERI_I2C__BUSY, MUX_CLK_PERI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_PERI_MMC_CARD_USER, cmucal_MUX_CLKCMU_PERI_MMC_CARD_USER_parents, MUX_CLKCMU_PERI_MMC_CARD_USER__MUX_SEL, MUX_CLKCMU_PERI_MMC_CARD_USER__MUX_BUSY, MUX_CLKCMU_PERI_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_PERI_IP_USER, cmucal_MUX_CLKCMU_PERI_IP_USER_parents, MUX_CLKCMU_PERI_IP_USER__MUX_SEL, MUX_CLKCMU_PERI_IP_USER__MUX_BUSY, MUX_CLKCMU_PERI_IP_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_PERI_NOCP_USER, cmucal_MUX_CLKCMU_PERI_NOCP_USER_parents, MUX_CLKCMU_PERI_NOCP_USER__MUX_SEL, MUX_CLKCMU_PERI_NOCP_USER__MUX_BUSY, MUX_CLKCMU_PERI_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/RGBP_RGBP
    CLK_MUX(MUX_CLKCMU_RGBP_NOC_USER, cmucal_MUX_CLKCMU_RGBP_NOC_USER_parents, MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL, MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY, MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211015/USB_USB
    CLK_MUX(MUX_CLK_USB_NOC, cmucal_MUX_CLK_USB_NOC_parents, MUX_CLK_USB_NOC__SELECT, MUX_CLK_USB_NOC__BUSY, MUX_CLK_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_USB_USB20DRD, cmucal_MUX_CLK_USB_USB20DRD_parents, MUX_CLK_USB_USB20DRD__SELECT, MUX_CLK_USB_USB20DRD__BUSY, MUX_CLK_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_USB_NOC_USER, cmucal_MUX_CLKCMU_USB_NOC_USER_parents, MUX_CLKCMU_USB_NOC_USER__MUX_SEL, MUX_CLKCMU_USB_NOC_USER__MUX_BUSY, MUX_CLKCMU_USB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_USB_USB20DRD_USER, cmucal_MUX_CLKCMU_USB_USB20DRD_USER_parents, MUX_CLKCMU_USB_USB20DRD_USER__MUX_SEL, MUX_CLKCMU_USB_USB20DRD_USER__MUX_BUSY, MUX_CLKCMU_USB_USB20DRD_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKAUD_USB_NOC_USER, cmucal_MUX_CLKAUD_USB_NOC_USER_parents, MUX_CLKAUD_USB_NOC_USER__MUX_SEL, MUX_CLKAUD_USB_NOC_USER__MUX_BUSY, MUX_CLKAUD_USB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/YUVP_YUVP
    CLK_MUX(MUX_CLKCMU_YUVP_NOC_USER, cmucal_MUX_CLKCMU_YUVP_NOC_USER_parents, MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL, MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY, MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/CSIS_CSIS
    CLK_MUX(MUX_CLK_CSIS_DCPHY, cmucal_MUX_CLK_CSIS_DCPHY_parents, MUX_CLK_CSIS_DCPHY__SELECT, MUX_CLK_CSIS_DCPHY__BUSY, MUX_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CSIS_NOC_USER, cmucal_MUX_CLKCMU_CSIS_NOC_USER_parents, MUX_CLKCMU_CSIS_NOC_USER__MUX_SEL, MUX_CLKCMU_CSIS_NOC_USER__MUX_BUSY, MUX_CLKCMU_CSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CSIS_DCPHY_USER, cmucal_MUX_CLKCMU_CSIS_DCPHY_USER_parents, MUX_CLKCMU_CSIS_DCPHY_USER__MUX_SEL, MUX_CLKCMU_CSIS_DCPHY_USER__MUX_BUSY, MUX_CLKCMU_CSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/CSTAT_CSTAT
    CLK_MUX(MUX_CLKCMU_CSTAT_BYRP_USER, cmucal_MUX_CLKCMU_CSTAT_BYRP_USER_parents, MUX_CLKCMU_CSTAT_BYRP_USER__MUX_SEL, MUX_CLKCMU_CSTAT_BYRP_USER__MUX_BUSY, MUX_CLKCMU_CSTAT_BYRP_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CSTAT_NOC_USER, cmucal_MUX_CLKCMU_CSTAT_NOC_USER_parents, MUX_CLKCMU_CSTAT_NOC_USER__MUX_SEL, MUX_CLKCMU_CSTAT_NOC_USER__MUX_BUSY, MUX_CLKCMU_CSTAT_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211103/M2M_M2M
    CLK_MUX(MUX_CLKCMU_M2M_NOC_USER, cmucal_MUX_CLKCMU_M2M_NOC_USER_parents, MUX_CLKCMU_M2M_NOC_USER__MUX_SEL, MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY, MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_JPEG_USER, cmucal_MUX_CLKCMU_M2M_JPEG_USER_parents, MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL, MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY, MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_GDC_USER, cmucal_MUX_CLKCMU_M2M_GDC_USER_parents, MUX_CLKCMU_M2M_GDC_USER__MUX_SEL, MUX_CLKCMU_M2M_GDC_USER__MUX_BUSY, MUX_CLKCMU_M2M_GDC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_LME_USER, cmucal_MUX_CLKCMU_M2M_LME_USER_parents, MUX_CLKCMU_M2M_LME_USER__MUX_SEL, MUX_CLKCMU_M2M_LME_USER__MUX_BUSY, MUX_CLKCMU_M2M_LME_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_M2M_VRA_USER, cmucal_MUX_CLKCMU_M2M_VRA_USER_parents, MUX_CLKCMU_M2M_VRA_USER__MUX_SEL, MUX_CLKCMU_M2M_VRA_USER__MUX_BUSY, MUX_CLKCMU_M2M_VRA_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211014/CMGP_CMGP
    CLK_MUX(MUX_CLK_CMGP_NOC, cmucal_MUX_CLK_CMGP_NOC_parents, MUX_CLK_CMGP_NOC__SELECT, MUX_CLK_CMGP_NOC__BUSY, MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CMGP_USI0, cmucal_MUX_CLK_CMGP_USI0_parents, MUX_CLK_CMGP_USI0__SELECT, MUX_CLK_CMGP_USI0__BUSY, MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CMGP_USI1, cmucal_MUX_CLK_CMGP_USI1_parents, MUX_CLK_CMGP_USI1__SELECT, MUX_CLK_CMGP_USI1__BUSY, MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CMGP_USI2, cmucal_MUX_CLK_CMGP_USI2_parents, MUX_CLK_CMGP_USI2__SELECT, MUX_CLK_CMGP_USI2__BUSY, MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CMGP_USI3, cmucal_MUX_CLK_CMGP_USI3_parents, MUX_CLK_CMGP_USI3__SELECT, MUX_CLK_CMGP_USI3__BUSY, MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CMGP_USI4, cmucal_MUX_CLK_CMGP_USI4_parents, MUX_CLK_CMGP_USI4__SELECT, MUX_CLK_CMGP_USI4__BUSY, MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CMGP_I2C, cmucal_MUX_CLK_CMGP_I2C_parents, MUX_CLK_CMGP_I2C__SELECT, MUX_CLK_CMGP_I2C__BUSY, MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CMGP_I3C, cmucal_MUX_CLK_CMGP_I3C_parents, MUX_CLK_CMGP_I3C__SELECT, MUX_CLK_CMGP_I3C__BUSY, MUX_CLK_CMGP_I3C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMGP_NOC_USER, cmucal_MUX_CLKCMU_CMGP_NOC_USER_parents, MUX_CLKCMU_CMGP_NOC_USER__MUX_SEL, MUX_CLKCMU_CMGP_NOC_USER__MUX_BUSY, MUX_CLKCMU_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMGP_RCO_USER, cmucal_MUX_CLKCMU_CMGP_RCO_USER_parents, MUX_CLKCMU_CMGP_RCO_USER__MUX_SEL, MUX_CLKCMU_CMGP_RCO_USER__MUX_BUSY, MUX_CLKCMU_CMGP_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CMGP_PERI_USER, cmucal_MUX_CLKCMU_CMGP_PERI_USER_parents, MUX_CLKCMU_CMGP_PERI_USER__MUX_SEL, MUX_CLKCMU_CMGP_PERI_USER__MUX_BUSY, MUX_CLKCMU_CMGP_PERI_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211026/DBGCORE_DBGCORE
    CLK_MUX(MUX_CLK_DBGCORE_NOC, cmucal_MUX_CLK_DBGCORE_NOC_parents, EMPTY_CAL_ID, MUX_CLK_DBGCORE_NOC__BUSY, MUX_CLK_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_DBGCORE_USER, cmucal_MUX_CLKCMU_DBGCORE_USER_parents, MUX_CLKCMU_DBGCORE_USER__MUX_SEL, MUX_CLKCMU_DBGCORE_USER__MUX_BUSY, MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211015/ICPU_ICPU
    CLK_MUX(MUX_CLKCMU_ICPU_NOC_0_USER, cmucal_MUX_CLKCMU_ICPU_NOC_0_USER_parents, MUX_CLKCMU_ICPU_NOC_0_USER__MUX_SEL, MUX_CLKCMU_ICPU_NOC_0_USER__MUX_BUSY, MUX_CLKCMU_ICPU_NOC_0_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_ICPU_NOCD_1_USER, cmucal_MUX_CLKCMU_ICPU_NOCD_1_USER_parents, MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_SEL, MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_BUSY, MUX_CLKCMU_ICPU_NOCD_1_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210924/CPUCL0_CPUCL0
    CLK_MUX(MUX_CLK_CPUCL0_PLL, cmucal_MUX_CLK_CPUCL0_PLL_parents, MUX_CLK_CPUCL0_PLL__SELECT, MUX_CLK_CPUCL0_PLL__BUSY, MUX_CLK_CPUCL0_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CPUCL0_CMUREF, cmucal_MUX_CPUCL0_CMUREF_parents, MUX_CPUCL0_CMUREF__SELECT, MUX_CPUCL0_CMUREF__BUSY, MUX_CPUCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH_USER, cmucal_MUX_CLKCMU_CPUCL0_SWITCH_USER_parents, MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211103/S2D_S2D
    CLK_MUX(CLKMUX_MIF_DDRPHY2X_S2D, cmucal_CLKMUX_MIF_DDRPHY2X_S2D_parents, CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL, CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY, CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_S2D_CORE, cmucal_MUX_CLK_S2D_CORE_parents, MUX_CLK_S2D_CORE__SELECT, MUX_CLK_S2D_CORE__BUSY, MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211019/CPUCL1_CPUCL1
    CLK_MUX(MUX_CLK_CPUCL1_PLL, cmucal_MUX_CLK_CPUCL1_PLL_parents, MUX_CLK_CPUCL1_PLL__SELECT, MUX_CLK_CPUCL1_PLL__BUSY, MUX_CLK_CPUCL1_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLK_CPUCL1_HTU, cmucal_MUX_CLK_CPUCL1_HTU_parents, MUX_CLK_CPUCL1_HTU__SELECT, MUX_CLK_CPUCL1_HTU__BUSY, MUX_CLK_CPUCL1_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CPUCL1_CMUREF, cmucal_MUX_CPUCL1_CMUREF_parents, MUX_CPUCL1_CMUREF__SELECT, MUX_CPUCL1_CMUREF__BUSY, MUX_CPUCL1_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH_USER, cmucal_MUX_CLKCMU_CPUCL1_SWITCH_USER_parents, MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL1_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211014/CPUCL0_GLB_CPUCL0_GLB
    CLK_MUX(MUX_CLKCMU_CPUCL0_DBG_NOC_USER, cmucal_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_parents, MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_CPUCL0_NOCP_USER, cmucal_MUX_CLKCMU_CPUCL0_NOCP_USER_parents, MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211116/DSU_DSU
    CLK_MUX(MUX_CLK_DSU_PLL, cmucal_MUX_CLK_DSU_PLL_parents, MUX_CLK_DSU_PLL__SELECT, MUX_CLK_DSU_PLL__BUSY, MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_DSU_CMUREF, cmucal_MUX_DSU_CMUREF_parents, MUX_DSU_CMUREF__SELECT, MUX_DSU_CMUREF__BUSY, MUX_DSU_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MUX_CLKCMU_DSU_SWITCH_USER, cmucal_MUX_CLKCMU_DSU_SWITCH_USER_parents, MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL, MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SCRT_JSON/MODEM_MODEM
};
unsigned int cmucal_mux_size = num_of_mux;

/******************************** DIV ********************************/
struct cmucal_div cmucal_div_list[] = {
// S5E8535,
// JSON/20211129/TOP_TOP
    CLK_DIV(DIV_CLKCMU_AUD_CPU, GATE_CLKCMU_AUD_CPU, DIV_CLKCMU_AUD_CPU__DIVRATIO, DIV_CLKCMU_AUD_CPU__BUSY, DIV_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_AUD_NOC, GATE_CLKCMU_AUD_NOC, DIV_CLKCMU_AUD_NOC__DIVRATIO, DIV_CLKCMU_AUD_NOC__BUSY, DIV_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CPUCL0_SWITCH, GATE_CLKCMU_CPUCL0_SWITCH, DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL0_SWITCH__BUSY, DIV_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CPUCL0_NOCP, GATE_CLKCMU_CPUCL0_NOCP, DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO, DIV_CLKCMU_CPUCL0_NOCP__BUSY, DIV_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CPUCL0_DBG_NOC, GATE_CLKCMU_CPUCL0_DBG_NOC, DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO, DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY, DIV_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_DSU_SWITCH, GATE_CLKCMU_DSU_SWITCH, DIV_CLKCMU_DSU_SWITCH__DIVRATIO, DIV_CLKCMU_DSU_SWITCH__BUSY, DIV_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CPUCL1_SWITCH, GATE_CLKCMU_CPUCL1_SWITCH, DIV_CLKCMU_CPUCL1_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL1_SWITCH__BUSY, DIV_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CIS_CLK0, GATE_CLKCMU_CIS_CLK0, DIV_CLKCMU_CIS_CLK0__DIVRATIO, DIV_CLKCMU_CIS_CLK0__BUSY, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CIS_CLK1, GATE_CLKCMU_CIS_CLK1, DIV_CLKCMU_CIS_CLK1__DIVRATIO, DIV_CLKCMU_CIS_CLK1__BUSY, DIV_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CIS_CLK2, GATE_CLKCMU_CIS_CLK2, DIV_CLKCMU_CIS_CLK2__DIVRATIO, DIV_CLKCMU_CIS_CLK2__BUSY, DIV_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CIS_CLK3, GATE_CLKCMU_CIS_CLK3, DIV_CLKCMU_CIS_CLK3__DIVRATIO, DIV_CLKCMU_CIS_CLK3__BUSY, DIV_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CIS_CLK4, GATE_CLKCMU_CIS_CLK4, DIV_CLKCMU_CIS_CLK4__DIVRATIO, DIV_CLKCMU_CIS_CLK4__BUSY, DIV_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CIS_CLK5, GATE_CLKCMU_CIS_CLK5, DIV_CLKCMU_CIS_CLK5__DIVRATIO, DIV_CLKCMU_CIS_CLK5__BUSY, DIV_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CMU_BOOST_TOP, GATE_CLKCMU_CMU_BOOST_TOP, DIV_CLKCMU_CMU_BOOST_TOP__DIVRATIO, DIV_CLKCMU_CMU_BOOST_TOP__BUSY, DIV_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CMU_BOOST, GATE_CLKCMU_CMU_BOOST, DIV_CLKCMU_CMU_BOOST__DIVRATIO, DIV_CLKCMU_CMU_BOOST__BUSY, DIV_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CSIS_NOC, GATE_CLKCMU_CSIS_NOC, DIV_CLKCMU_CSIS_NOC__DIVRATIO, DIV_CLKCMU_CSIS_NOC__BUSY, DIV_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CMU_BOOST_CPU, GATE_CLKCMU_CMU_BOOST_CPU, DIV_CLKCMU_CMU_BOOST_CPU__DIVRATIO, DIV_CLKCMU_CMU_BOOST_CPU__BUSY, DIV_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CMU_BOOST_MIF, GATE_CLKCMU_CMU_BOOST_MIF, DIV_CLKCMU_CMU_BOOST_MIF__DIVRATIO, DIV_CLKCMU_CMU_BOOST_MIF__BUSY, DIV_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CSTAT_NOC, GATE_CLKCMU_CSTAT_NOC, DIV_CLKCMU_CSTAT_NOC__DIVRATIO, DIV_CLKCMU_CSTAT_NOC__BUSY, DIV_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CSTAT_BYRP, GATE_CLKCMU_CSTAT_BYRP, DIV_CLKCMU_CSTAT_BYRP__DIVRATIO, DIV_CLKCMU_CSTAT_BYRP__BUSY, DIV_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_DPU_NOC, GATE_CLKCMU_DPU_NOC, DIV_CLKCMU_DPU_NOC__DIVRATIO, DIV_CLKCMU_DPU_NOC__BUSY, DIV_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_DPU_DSIM, GATE_CLKCMU_DPU_DSIM, DIV_CLKCMU_DPU_DSIM__DIVRATIO, DIV_CLKCMU_DPU_DSIM__BUSY, DIV_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_G3D_SWITCH, GATE_CLKCMU_G3D_SWITCH, DIV_CLKCMU_G3D_SWITCH__DIVRATIO, DIV_CLKCMU_G3D_SWITCH__BUSY, DIV_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_HSI_NOC, GATE_CLKCMU_HSI_NOC, DIV_CLKCMU_HSI_NOC__DIVRATIO, DIV_CLKCMU_HSI_NOC__BUSY, DIV_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_HSI_UFS_EMBD, GATE_CLKCMU_HSI_UFS_EMBD, DIV_CLKCMU_HSI_UFS_EMBD__DIVRATIO, DIV_CLKCMU_HSI_UFS_EMBD__BUSY, DIV_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_M2M_NOC, GATE_CLKCMU_M2M_NOC, DIV_CLKCMU_M2M_NOC__DIVRATIO, DIV_CLKCMU_M2M_NOC__BUSY, DIV_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_M2M_JPEG, GATE_CLKCMU_M2M_JPEG, DIV_CLKCMU_M2M_JPEG__DIVRATIO, DIV_CLKCMU_M2M_JPEG__BUSY, DIV_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_M2M_GDC, GATE_CLKCMU_M2M_GDC, DIV_CLKCMU_M2M_GDC__DIVRATIO, DIV_CLKCMU_M2M_GDC__BUSY, DIV_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_M2M_LME, GATE_CLKCMU_M2M_LME, DIV_CLKCMU_M2M_LME__DIVRATIO, DIV_CLKCMU_M2M_LME__BUSY, DIV_CLKCMU_M2M_LME__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_M2M_VRA, GATE_CLKCMU_M2M_VRA, DIV_CLKCMU_M2M_VRA__DIVRATIO, DIV_CLKCMU_M2M_VRA__BUSY, DIV_CLKCMU_M2M_VRA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_MFC_NOC, GATE_CLKCMU_MFC_NOC, DIV_CLKCMU_MFC_NOC__DIVRATIO, DIV_CLKCMU_MFC_NOC__BUSY, DIV_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_MIF_NOCP, GATE_CLKCMU_MIF_NOCP, DIV_CLKCMU_MIF_NOCP__DIVRATIO, DIV_CLKCMU_MIF_NOCP__BUSY, DIV_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_NOCL0_NOC, GATE_CLKCMU_NOCL0_NOC, DIV_CLKCMU_NOCL0_NOC__DIVRATIO, DIV_CLKCMU_NOCL0_NOC__BUSY, DIV_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_NOCL0_SC, GATE_CLKCMU_NOCL0_SC, DIV_CLKCMU_NOCL0_SC__DIVRATIO, DIV_CLKCMU_NOCL0_SC__BUSY, DIV_CLKCMU_NOCL0_SC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_NOCL1A_NOC, GATE_CLKCMU_NOCL1A_NOC, DIV_CLKCMU_NOCL1A_NOC__DIVRATIO, DIV_CLKCMU_NOCL1A_NOC__BUSY, DIV_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_PERI_NOC, GATE_CLKCMU_PERI_NOC, DIV_CLKCMU_PERI_NOC__DIVRATIO, DIV_CLKCMU_PERI_NOC__BUSY, DIV_CLKCMU_PERI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_PERI_MMC_CARD, GATE_CLKCMU_PERI_MMC_CARD, DIV_CLKCMU_PERI_MMC_CARD__DIVRATIO, DIV_CLKCMU_PERI_MMC_CARD__BUSY, DIV_CLKCMU_PERI_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_PERI_IP, GATE_CLKCMU_PERI_IP, DIV_CLKCMU_PERI_IP__DIVRATIO, DIV_CLKCMU_PERI_IP__BUSY, DIV_CLKCMU_PERI_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_RGBP_NOC, GATE_CLKCMU_RGBP_NOC, DIV_CLKCMU_RGBP_NOC__DIVRATIO, DIV_CLKCMU_RGBP_NOC__BUSY, DIV_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_USB_NOC, GATE_CLKCMU_USB_NOC, DIV_CLKCMU_USB_NOC__DIVRATIO, DIV_CLKCMU_USB_NOC__BUSY, DIV_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_USB_USB20DRD, GATE_CLKCMU_USB_USB20DRD, DIV_CLKCMU_USB_USB20DRD__DIVRATIO, DIV_CLKCMU_USB_USB20DRD__BUSY, DIV_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_YUVP_NOC, GATE_CLKCMU_YUVP_NOC, DIV_CLKCMU_YUVP_NOC__DIVRATIO, DIV_CLKCMU_YUVP_NOC__BUSY, DIV_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_ALIVE_NOC, GATE_CLKCMU_ALIVE_NOC, DIV_CLKCMU_ALIVE_NOC__DIVRATIO, DIV_CLKCMU_ALIVE_NOC__BUSY, DIV_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_CSIS_DCPHY, GATE_CLKCMU_CSIS_DCPHY, DIV_CLKCMU_CSIS_DCPHY__DIVRATIO, DIV_CLKCMU_CSIS_DCPHY__BUSY, DIV_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_ICPU_NOCD_0, GATE_CLKCMU_ICPU_NOCD_0, DIV_CLKCMU_ICPU_NOCD_0__DIVRATIO, DIV_CLKCMU_ICPU_NOCD_0__BUSY, DIV_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_ICPU_NOCD_1, GATE_CLKCMU_ICPU_NOCD_1, DIV_CLKCMU_ICPU_NOCD_1__DIVRATIO, DIV_CLKCMU_ICPU_NOCD_1__BUSY, DIV_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_NOCL1A_NOCL0, GATE_CLKCMU_NOCL1A_NOCL0, DIV_CLKCMU_NOCL1A_NOCL0__DIVRATIO, DIV_CLKCMU_NOCL1A_NOCL0__BUSY, DIV_CLKCMU_NOCL1A_NOCL0__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211103/ALIVEROOT_ALIVEROOT
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_MIF, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_MIF__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_MIF__BUSY, DIV_CLK_ALIVE_OSCCLK_MIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_SOC, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_SOC__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_SOC__BUSY, DIV_CLK_ALIVE_OSCCLK_SOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_RCO_CMGP, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_RCO_CMGP__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_RCO_CMGP__BUSY, DIV_CLK_ALIVE_OSCCLK_RCO_CMGP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_RCO_CHUB, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_RCO_CHUB__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_RCO_CHUB__BUSY, DIV_CLK_ALIVE_OSCCLK_RCO_CHUB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_RCO_PMU, MUX_CLK_ALIVE_OSCCLK_RCO_PMU, DIV_CLK_ALIVE_OSCCLK_RCO_PMU__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_RCO_PMU__BUSY, DIV_CLK_ALIVE_OSCCLK_RCO_PMU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_RCO_CMU, MUX_CLK_ALIVE_OSCCLK_RCO_CMU, DIV_CLK_ALIVE_OSCCLK_RCO_CMU__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_RCO_CMU__BUSY, DIV_CLK_ALIVE_OSCCLK_RCO_CMU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_RCO_SPMI, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_RCO_SPMI__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_RCO_SPMI__BUSY, DIV_CLK_ALIVE_OSCCLK_RCO_SPMI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_CLKOUT, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_CLKOUT__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_CLKOUT__BUSY, DIV_CLK_ALIVE_OSCCLK_CLKOUT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_USB_LINK, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_USB_LINK__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_USB_LINK__BUSY, DIV_CLK_ALIVE_OSCCLK_USB_LINK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_OSCCLK_WLBT, OSCCLK_CMU, DIV_CLK_ALIVE_OSCCLK_WLBT__DIVRATIO, DIV_CLK_ALIVE_OSCCLK_WLBT__BUSY, DIV_CLK_ALIVE_OSCCLK_WLBT__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211214/ALIVE_ALIVE
    CLK_DIV(DIV_CLK_ALIVE_NOC, MUX_CLK_ALIVE_NOC, DIV_CLK_ALIVE_NOC__DIVRATIO, DIV_CLK_ALIVE_NOC__BUSY, DIV_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_CMGP_PERI_ALIVE, MUX_CLKCMU_CMGP_PERI, DIV_CLK_ALIVE_CMGP_PERI_ALIVE__DIVRATIO, DIV_CLK_ALIVE_CMGP_PERI_ALIVE__BUSY, DIV_CLK_ALIVE_CMGP_PERI_ALIVE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_CMGP_NOC, MUX_CLKCMU_CMGP_NOC, DIV_CLK_ALIVE_CMGP_NOC__DIVRATIO, DIV_CLK_ALIVE_CMGP_NOC__BUSY, DIV_CLK_ALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_DBGCORE_UART, MUX_CLK_ALIVE_DBGCORE_UART, DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO, DIV_CLK_ALIVE_DBGCORE_UART__BUSY, DIV_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_CHUB_NOC, GATE_CLKCMU_CHUB_NOC, DIV_CLK_ALIVE_CHUB_NOC__DIVRATIO, DIV_CLK_ALIVE_CHUB_NOC__BUSY, DIV_CLK_ALIVE_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_SPMI, MUX_CLK_ALIVE_NOC, DIV_CLK_ALIVE_SPMI__DIVRATIO, DIV_CLK_ALIVE_SPMI__BUSY, DIV_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PMU_SUB, MUX_CLK_ALIVE_PMU_SUB, DIV_CLK_PMU_SUB__DIVRATIO, DIV_CLK_PMU_SUB__BUSY, DIV_CLK_PMU_SUB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_I2C0, MUX_CLK_ALIVE_I2C0, DIV_CLK_ALIVE_I2C0__DIVRATIO, DIV_CLK_ALIVE_I2C0__BUSY, DIV_CLK_ALIVE_I2C0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_USI0, MUX_CLK_ALIVE_USI0, DIV_CLK_ALIVE_USI0__DIVRATIO, DIV_CLK_ALIVE_USI0__BUSY, DIV_CLK_ALIVE_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_DBGCORE_NOC, MUX_CLKCMU_DBGCORE_NOC, DIV_CLK_ALIVE_DBGCORE_NOC__DIVRATIO, DIV_CLK_ALIVE_DBGCORE_NOC__BUSY, DIV_CLK_ALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ALIVE_ECU, OSCCLK_RCO_ALIVE, DIV_CLK_ALIVE_ECU__DIVRATIO, DIV_CLK_ALIVE_ECU__BUSY, DIV_CLK_ALIVE_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211214/AUD_AUD
    CLK_DIV(DIV_CLK_AUD_USB_NOC, PLL_AUD_D3, DIV_CLK_AUD_USB_NOC__DIVRATIO, DIV_CLK_AUD_USB_NOC__BUSY, DIV_CLK_AUD_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_CPU_ACP, DIV_CLK_AUD_CPU, DIV_CLK_AUD_CPU_ACP__DIVRATIO, DIV_CLK_AUD_CPU_ACP__BUSY, DIV_CLK_AUD_CPU_ACP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_CPU_PCLKDBG, DIV_CLK_AUD_CPU, DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO, DIV_CLK_AUD_CPU_PCLKDBG__BUSY, DIV_CLK_AUD_CPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_NOCP, DIV_CLK_AUD_NOCD, DIV_CLK_AUD_NOCP__DIVRATIO, DIV_CLK_AUD_NOCP__BUSY, DIV_CLK_AUD_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_SERIAL_LIF_CORE, DIV_CLK_AUD_AUDIF, DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO, DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY, DIV_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_SERIAL_LIF, DIV_CLK_AUD_AUDIF, DIV_CLK_AUD_SERIAL_LIF__DIVRATIO, DIV_CLK_AUD_SERIAL_LIF__BUSY, DIV_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_DMIC_SYS, DIV_CLK_AUD_AUDIF, DIV_CLK_AUD_DMIC_SYS__DIVRATIO, DIV_CLK_AUD_DMIC_SYS__BUSY, DIV_CLK_AUD_DMIC_SYS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_DMIC, DIV_CLK_AUD_DMIC_SYS, DIV_CLK_AUD_DMIC__DIVRATIO, DIV_CLK_AUD_DMIC__BUSY, DIV_CLK_AUD_DMIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_CNT, PLL_AUD_D2, DIV_CLK_AUD_CNT__DIVRATIO, DIV_CLK_AUD_CNT__BUSY, DIV_CLK_AUD_CNT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_AUDIF, MUX_CLK_AUD_AUDIF, DIV_CLK_AUD_AUDIF__DIVRATIO, DIV_CLK_AUD_AUDIF__BUSY, DIV_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_UAIF0, MUX_CLK_AUD_UAIF0, DIV_CLK_AUD_UAIF0__DIVRATIO, DIV_CLK_AUD_UAIF0__BUSY, DIV_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_UAIF1, MUX_CLK_AUD_UAIF1, DIV_CLK_AUD_UAIF1__DIVRATIO, DIV_CLK_AUD_UAIF1__BUSY, DIV_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_UAIF2, MUX_CLK_AUD_UAIF2, DIV_CLK_AUD_UAIF2__DIVRATIO, DIV_CLK_AUD_UAIF2__BUSY, DIV_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_UAIF3, MUX_CLK_AUD_UAIF3, DIV_CLK_AUD_UAIF3__DIVRATIO, DIV_CLK_AUD_UAIF3__BUSY, DIV_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_UAIF4, MUX_CLK_AUD_UAIF4, DIV_CLK_AUD_UAIF4__DIVRATIO, DIV_CLK_AUD_UAIF4__BUSY, DIV_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_UAIF5, MUX_CLK_AUD_UAIF5, DIV_CLK_AUD_UAIF5__DIVRATIO, DIV_CLK_AUD_UAIF5__BUSY, DIV_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_UAIF6, MUX_CLK_AUD_UAIF6, DIV_CLK_AUD_UAIF6__DIVRATIO, DIV_CLK_AUD_UAIF6__BUSY, DIV_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_DSIF, MUX_CLK_AUD_DSIF, DIV_CLK_AUD_DSIF__DIVRATIO, DIV_CLK_AUD_DSIF__BUSY, DIV_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_PCMC, MUX_CLK_AUD_PCMC, DIV_CLK_AUD_PCMC__DIVRATIO, DIV_CLK_AUD_PCMC__BUSY, DIV_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_ACLK, DIV_CLK_AUD_CPU, DIV_CLK_AUD_ACLK__DIVRATIO, DIV_CLK_AUD_ACLK__BUSY, DIV_CLK_AUD_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_CPU, MUX_HCHGEN_CLK_AUD_CPU, DIV_CLK_AUD_CPU__DIVRATIO, DIV_CLK_AUD_CPU__BUSY, DIV_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_NOCD, MUX_CLK_AUD_NOC, DIV_CLK_AUD_NOCD__DIVRATIO, DIV_CLK_AUD_NOCD__BUSY, DIV_CLK_AUD_NOCD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_MCLK, DIV_CLK_AUD_AUDIF, DIV_CLK_AUD_MCLK__DIVRATIO, DIV_CLK_AUD_MCLK__BUSY, DIV_CLK_AUD_MCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_FM_SPDY, OSCCLK_CMU, DIV_CLK_AUD_FM_SPDY__DIVRATIO, DIV_CLK_AUD_FM_SPDY__BUSY, DIV_CLK_AUD_FM_SPDY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_FM, MUX_CLK_AUD_FM, DIV_CLK_AUD_FM__DIVRATIO, DIV_CLK_AUD_FM__BUSY, DIV_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_AUD_ECU, OSCCLK_AUD, DIV_CLK_AUD_ECU__DIVRATIO, DIV_CLK_AUD_ECU__BUSY, DIV_CLK_AUD_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211007/CHUB_CHUB
    CLK_DIV(DIV_CLK_CHUB_I2C1, MUX_CLK_CHUB_I2C1, DIV_CLK_CHUB_I2C1__DIVRATIO, DIV_CLK_CHUB_I2C1__BUSY, DIV_CLK_CHUB_I2C1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CHUB_USI1, MUX_CLK_CHUB_USI1, DIV_CLK_CHUB_USI1__DIVRATIO, DIV_CLK_CHUB_USI1__BUSY, DIV_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CHUB_USI0, MUX_CLK_CHUB_USI0, DIV_CLK_CHUB_USI0__DIVRATIO, DIV_CLK_CHUB_USI0__BUSY, DIV_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CHUB_NOC, MUX_CLK_CHUB_NOC, DIV_CLK_CHUB_NOC__DIVRATIO, DIV_CLK_CHUB_NOC__BUSY, DIV_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CHUB_USI2, MUX_CLK_CHUB_USI2, DIV_CLK_CHUB_USI2__DIVRATIO, DIV_CLK_CHUB_USI2__BUSY, DIV_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CHUB_I2C2, MUX_CLK_CHUB_I2C2, DIV_CLK_CHUB_I2C2__DIVRATIO, DIV_CLK_CHUB_I2C2__BUSY, DIV_CLK_CHUB_I2C2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CHUB_I3C, MUX_CLK_CHUB_I3C, DIV_CLK_CHUB_I3C__DIVRATIO, DIV_CLK_CHUB_I3C__BUSY, DIV_CLK_CHUB_I3C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CHUB_ECU, OSCCLK_RCO_CHUB, DIV_CLK_CHUB_ECU__DIVRATIO, DIV_CLK_CHUB_ECU__BUSY, DIV_CLK_CHUB_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/DPU_DPU
    CLK_DIV(DIV_CLK_DPU_NOCP, MUX_CLKCMU_DPU_NOC_USER, DIV_CLK_DPU_NOCP__DIVRATIO, DIV_CLK_DPU_NOCP__BUSY, DIV_CLK_DPU_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_DPU_ECU, OSCCLK_DPU, DIV_CLK_DPU_ECU__DIVRATIO, DIV_CLK_DPU_ECU__BUSY, DIV_CLK_DPU_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211019/G3D_G3D
    CLK_DIV(DIV_CLK_G3D_NOCP, MUX_CLKCMU_G3D_NOC_USER, DIV_CLK_G3D_NOCP__DIVRATIO, DIV_CLK_G3D_NOCP__BUSY, DIV_CLK_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_G3D_ECU, OSCCLK_G3D, DIV_CLK_G3D_ECU__DIVRATIO, DIV_CLK_G3D_ECU__BUSY, DIV_CLK_G3D_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211116/HSI_HSI
    CLK_DIV(DIV_CLK_HSI_ECU, OSCCLK_HSI, DIV_CLK_HSI_ECU__DIVRATIO, DIV_CLK_HSI_ECU__BUSY, DIV_CLK_HSI_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/MFC_MFC
    CLK_DIV(DIV_CLK_MFC_NOCP, MUX_CLKCMU_MFC_NOC_USER, DIV_CLK_MFC_NOCP__DIVRATIO, DIV_CLK_MFC_NOCP__BUSY, DIV_CLK_MFC_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_MFC_ECU, OSCCLK_MFC, DIV_CLK_MFC_ECU__DIVRATIO, DIV_CLK_MFC_ECU__BUSY, DIV_CLK_MFC_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211025/MIF_MIF0
    CLK_DIV(DIV_CLK_MIF_NOCD_MIF0, CLKMUX_MIF_DDRPHY2X_MIF0, DIV_CLK_MIF_NOCD__DIVRATIO_MIF0, DIV_CLK_MIF_NOCD__BUSY_MIF0, DIV_CLK_MIF_NOCD__ENABLE_AUTOMATIC_CLKGATING_MIF0),
    CLK_DIV(DIV_CLK_MIF_ECU_MIF0, OSCCLK_MIF_MIF0, DIV_CLK_MIF_ECU__DIVRATIO_MIF0, DIV_CLK_MIF_ECU__BUSY_MIF0, DIV_CLK_MIF_ECU__ENABLE_AUTOMATIC_CLKGATING_MIF0),
// JSON/20211025/MIF_MIF1
    CLK_DIV(DIV_CLK_MIF_NOCD_MIF1, CLKMUX_MIF_DDRPHY2X_MIF1, DIV_CLK_MIF_NOCD__DIVRATIO_MIF1, DIV_CLK_MIF_NOCD__BUSY_MIF1, DIV_CLK_MIF_NOCD__ENABLE_AUTOMATIC_CLKGATING_MIF1),
    CLK_DIV(DIV_CLK_MIF_ECU_MIF1, OSCCLK_MIF_MIF1, DIV_CLK_MIF_ECU__DIVRATIO_MIF1, DIV_CLK_MIF_ECU__BUSY_MIF1, DIV_CLK_MIF_ECU__ENABLE_AUTOMATIC_CLKGATING_MIF1),
// JSON/20211105/NOCL0_NOCL0
    CLK_DIV(DIV_CLK_NOCL0_NOCP, MUX_CLKCMU_NOCL0_NOC_USER, DIV_CLK_NOCL0_NOCP__DIVRATIO, DIV_CLK_NOCL0_NOCP__BUSY, DIV_CLK_NOCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_NOCL0_ECU, OSCCLK_NOCL0, DIV_CLK_NOCL0_ECU__DIVRATIO, DIV_CLK_NOCL0_ECU__BUSY, DIV_CLK_NOCL0_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211015/NOCL1A_NOCL1A
    CLK_DIV(DIV_CLK_NOCL1A_NOCP, MUX_CLKCMU_NOCL1A_NOC_USER, DIV_CLK_NOCL1A_NOCP__DIVRATIO, DIV_CLK_NOCL1A_NOCP__BUSY, DIV_CLK_NOCL1A_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_NOCL1A_ECU, OSCCLK_NOCL1A, DIV_CLK_NOCL1A_ECU__DIVRATIO, DIV_CLK_NOCL1A_ECU__BUSY, DIV_CLK_NOCL1A_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211103/PERI_PERI
    CLK_DIV(DIV_CLK_PERI_USI_I2C, MUX_CLK_PERI_I2C, DIV_CLK_PERI_USI_I2C__DIVRATIO, DIV_CLK_PERI_USI_I2C__BUSY, DIV_CLK_PERI_USI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_UART_DBG, MUX_CLK_PERI_UART_DBG, DIV_CLK_PERI_UART_DBG__DIVRATIO, DIV_CLK_PERI_UART_DBG__BUSY, DIV_CLK_PERI_UART_DBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_USI06_USI, MUX_CLK_PERI_USI06, DIV_CLK_PERI_USI06_USI__DIVRATIO, DIV_CLK_PERI_USI06_USI__BUSY, DIV_CLK_PERI_USI06_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_USI05_USI, MUX_CLK_PERI_USI05, DIV_CLK_PERI_USI05_USI__DIVRATIO, DIV_CLK_PERI_USI05_USI__BUSY, DIV_CLK_PERI_USI05_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_USI04_USI, MUX_CLK_PERI_USI04, DIV_CLK_PERI_USI04_USI__DIVRATIO, DIV_CLK_PERI_USI04_USI__BUSY, DIV_CLK_PERI_USI04_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_USI03_USI, MUX_CLK_PERI_USI03, DIV_CLK_PERI_USI03_USI__DIVRATIO, DIV_CLK_PERI_USI03_USI__BUSY, DIV_CLK_PERI_USI03_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_USI02_USI, MUX_CLK_PERI_USI02, DIV_CLK_PERI_USI02_USI__DIVRATIO, DIV_CLK_PERI_USI02_USI__BUSY, DIV_CLK_PERI_USI02_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_USI01_USI, MUX_CLK_PERI_USI01, DIV_CLK_PERI_USI01_USI__DIVRATIO, DIV_CLK_PERI_USI01_USI__BUSY, DIV_CLK_PERI_USI01_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_PERI_USI00_USI, MUX_CLK_PERI_USI00, DIV_CLK_PERI_USI00_USI__DIVRATIO, DIV_CLK_PERI_USI00_USI__BUSY, DIV_CLK_PERI_USI00_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLKCMU_OTP, OSCCLK_PERI, DIV_CLKCMU_OTP__DIVRATIO, DIV_CLKCMU_OTP__BUSY, DIV_CLKCMU_OTP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/RGBP_RGBP
    CLK_DIV(DIV_CLK_RGBP_NOCP, MUX_CLKCMU_RGBP_NOC_USER, DIV_CLK_RGBP_NOCP__DIVRATIO, DIV_CLK_RGBP_NOCP__BUSY, DIV_CLK_RGBP_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211015/USB_USB,
// JSON/20210927/YUVP_YUVP
    CLK_DIV(DIV_CLK_YUVP_NOCP, MUX_CLKCMU_YUVP_NOC_USER, DIV_CLK_YUVP_NOCP__DIVRATIO, DIV_CLK_YUVP_NOCP__BUSY, DIV_CLK_YUVP_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/CSIS_CSIS
    CLK_DIV(DIV_CLK_CSIS_NOCP, MUX_CLKCMU_CSIS_NOC_USER, DIV_CLK_CSIS_NOCP__DIVRATIO, DIV_CLK_CSIS_NOCP__BUSY, DIV_CLK_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CSIS_DCPHY, MUX_CLK_CSIS_DCPHY, DIV_CLK_CSIS_DCPHY__DIVRATIO, DIV_CLK_CSIS_DCPHY__BUSY, DIV_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210927/CSTAT_CSTAT
    CLK_DIV(DIV_CLK_CSTAT_NOCP, MUX_CLKCMU_CSTAT_NOC_USER, DIV_CLK_CSTAT_NOCP__DIVRATIO, DIV_CLK_CSTAT_NOCP__BUSY, DIV_CLK_CSTAT_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211103/M2M_M2M
    CLK_DIV(DIV_CLK_M2M_NOCP, MUX_CLKCMU_M2M_NOC_USER, DIV_CLK_M2M_NOCP__DIVRATIO, DIV_CLK_M2M_NOCP__BUSY, DIV_CLK_M2M_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211014/CMGP_CMGP
    CLK_DIV(DIV_CLK_CMGP_USI00_USI, MUX_CLK_CMGP_USI0, DIV_CLK_CMGP_USI00_USI__DIVRATIO, DIV_CLK_CMGP_USI00_USI__BUSY, DIV_CLK_CMGP_USI00_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CMGP_USI01_USI, MUX_CLK_CMGP_USI1, DIV_CLK_CMGP_USI01_USI__DIVRATIO, DIV_CLK_CMGP_USI01_USI__BUSY, DIV_CLK_CMGP_USI01_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CMGP_USI02_USI, MUX_CLK_CMGP_USI2, DIV_CLK_CMGP_USI02_USI__DIVRATIO, DIV_CLK_CMGP_USI02_USI__BUSY, DIV_CLK_CMGP_USI02_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CMGP_USI03_USI, MUX_CLK_CMGP_USI3, DIV_CLK_CMGP_USI03_USI__DIVRATIO, DIV_CLK_CMGP_USI03_USI__BUSY, DIV_CLK_CMGP_USI03_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CMGP_USI04_USI, MUX_CLK_CMGP_USI4, DIV_CLK_CMGP_USI04_USI__DIVRATIO, DIV_CLK_CMGP_USI04_USI__BUSY, DIV_CLK_CMGP_USI04_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CMGP_USI_I2C, MUX_CLK_CMGP_I2C, DIV_CLK_CMGP_USI_I2C__DIVRATIO, DIV_CLK_CMGP_USI_I2C__BUSY, DIV_CLK_CMGP_USI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CMGP_USI_I3C, MUX_CLK_CMGP_I3C, DIV_CLK_CMGP_USI_I3C__DIVRATIO, DIV_CLK_CMGP_USI_I3C__BUSY, DIV_CLK_CMGP_USI_I3C__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211026/DBGCORE_DBGCORE,
// JSON/20211015/ICPU_ICPU
    CLK_DIV(DIV_CLK_ICPU_NOCP, MUX_CLKCMU_ICPU_NOC_0_USER, DIV_CLK_ICPU_NOCP__DIVRATIO, DIV_CLK_ICPU_NOCP__BUSY, DIV_CLK_ICPU_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_ICPU_PCLKDBG, MUX_CLKCMU_ICPU_NOC_0_USER, DIV_CLK_ICPU_PCLKDBG__DIVRATIO, DIV_CLK_ICPU_PCLKDBG__BUSY, DIV_CLK_ICPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20210924/CPUCL0_CPUCL0
    CLK_DIV(DIV_CLK_CPUCL0_SHORTSTOP, MUX_CLK_CPUCL0_PLL, DIV_CLK_CPUCL0_SHORTSTOP__DIVRATIO, DIV_CLK_CPUCL0_SHORTSTOP__BUSY, DIV_CLK_CPUCL0_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211103/S2D_S2D
    CLK_DIV(DIV_CLK_MIF_NOCD_S2D, CLKMUX_MIF_DDRPHY2X_S2D, DIV_CLK_MIF_NOCD_S2D__DIVRATIO, DIV_CLK_MIF_NOCD_S2D__BUSY, DIV_CLK_MIF_NOCD_S2D__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211019/CPUCL1_CPUCL1
    CLK_DIV(DIV_CLK_CPUCL1_SHORTSTOP, MUX_CLK_CPUCL1_PLL, DIV_CLK_CPUCL1_SHORTSTOP__DIVRATIO, DIV_CLK_CPUCL1_SHORTSTOP__BUSY, DIV_CLK_CPUCL1_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211014/CPUCL0_GLB_CPUCL0_GLB
    CLK_DIV(DIV_CLK_CPUCL0_DBG_PCLKDBG, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO, DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY, DIV_CLK_CPUCL0_DBG_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CPUCL0_GLB_ECU, OSCCLK_CPUCL0, DIV_CLK_CPUCL0_GLB_ECU__DIVRATIO, DIV_CLK_CPUCL0_GLB_ECU__BUSY, DIV_CLK_CPUCL0_GLB_ECU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/20211116/DSU_DSU
    CLK_DIV(DIV_CLK_DSU_SHORTSTOP, MUX_CLK_DSU_PLL, DIV_CLK_DSU_SHORTSTOP__DIVRATIO, DIV_CLK_DSU_SHORTSTOP__BUSY, DIV_CLK_DSU_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CLUSTER_ACLK, MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_ACLK__DIVRATIO, DIV_CLK_CLUSTER_ACLK__BUSY, DIV_CLK_CLUSTER_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CLUSTER_ATCLK, MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_ATCLK__DIVRATIO, DIV_CLK_CLUSTER_ATCLK__BUSY, DIV_CLK_CLUSTER_ATCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CLUSTER_PCLK, MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_PCLK__DIVRATIO, DIV_CLK_CLUSTER_PCLK__BUSY, DIV_CLK_CLUSTER_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DIV_CLK_CLUSTER_PERIPHCLK, MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_PERIPHCLK__DIVRATIO, DIV_CLK_CLUSTER_PERIPHCLK__BUSY, DIV_CLK_CLUSTER_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SCRT_JSON/MODEM_MODEM
};
unsigned int cmucal_div_size = num_of_div;

/******************************** GATE *******************************/
struct cmucal_gate cmucal_gate_list[] = {
// S5E8535,
// JSON/20211129/TOP_TOP
    CLK_GATE(GATE_CLKCMU_AUD_CPU, MUX_CLKCMU_AUD_CPU, GATE_CLKCMU_AUD_CPU__CGVAL, GATE_CLKCMU_AUD_CPU__MANUAL, GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_AUD_NOC, MUX_CLKCMU_AUD_NOC, GATE_CLKCMU_AUD_NOC__CGVAL, GATE_CLKCMU_AUD_NOC__MANUAL, GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CPUCL0_SWITCH, MUX_CLKCMU_CPUCL0_SWITCH, GATE_CLKCMU_CPUCL0_SWITCH__CGVAL, GATE_CLKCMU_CPUCL0_SWITCH__MANUAL, GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CPUCL0_NOCP, MUX_CLKCMU_CPUCL0_NOCP, GATE_CLKCMU_CPUCL0_NOCP__CGVAL, GATE_CLKCMU_CPUCL0_NOCP__MANUAL, GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CPUCL0_DBG_NOC, MUX_CLKCMU_CPUCL0_DBG_NOC, GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL, GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL, GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_DSU_SWITCH, MUX_CLKCMU_DSU_SWITCH, GATE_CLKCMU_DSU_SWITCH__CGVAL, GATE_CLKCMU_DSU_SWITCH__MANUAL, GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CPUCL1_SWITCH, MUX_CLKCMU_CPUCL1_SWITCH, GATE_CLKCMU_CPUCL1_SWITCH__CGVAL, GATE_CLKCMU_CPUCL1_SWITCH__MANUAL, GATE_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CIS_CLK0, MUX_CLKCMU_CIS_CLK0, GATE_CLKCMU_CIS_CLK0__CGVAL, GATE_CLKCMU_CIS_CLK0__MANUAL, GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CIS_CLK1, MUX_CLKCMU_CIS_CLK1, GATE_CLKCMU_CIS_CLK1__CGVAL, GATE_CLKCMU_CIS_CLK1__MANUAL, GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CIS_CLK2, MUX_CLKCMU_CIS_CLK2, GATE_CLKCMU_CIS_CLK2__CGVAL, GATE_CLKCMU_CIS_CLK2__MANUAL, GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CIS_CLK3, MUX_CLKCMU_CIS_CLK3, GATE_CLKCMU_CIS_CLK3__CGVAL, GATE_CLKCMU_CIS_CLK3__MANUAL, GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CIS_CLK4, MUX_CLKCMU_CIS_CLK4, GATE_CLKCMU_CIS_CLK4__CGVAL, GATE_CLKCMU_CIS_CLK4__MANUAL, GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CIS_CLK5, MUX_CLKCMU_CIS_CLK5, GATE_CLKCMU_CIS_CLK5__CGVAL, GATE_CLKCMU_CIS_CLK5__MANUAL, GATE_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CMU_BOOST_TOP, MUX_CLKCMU_CMU_BOOST_TOP, GATE_CLKCMU_CMU_BOOST_TOP__CGVAL, GATE_CLKCMU_CMU_BOOST_TOP__MANUAL, GATE_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CMU_BOOST, MUX_CLKCMU_CMU_BOOST, GATE_CLKCMU_CMU_BOOST__CGVAL, GATE_CLKCMU_CMU_BOOST__MANUAL, GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CMU_BOOST_CPU, MUX_CLKCMU_CMU_BOOST_CPU, GATE_CLKCMU_CMU_BOOST_CPU__CGVAL, GATE_CLKCMU_CMU_BOOST_CPU__MANUAL, GATE_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CMU_BOOST_MIF, MUX_CLKCMU_CMU_BOOST_MIF, GATE_CLKCMU_CMU_BOOST_MIF__CGVAL, GATE_CLKCMU_CMU_BOOST_MIF__MANUAL, GATE_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CSIS_NOC, MUX_CLKCMU_CSIS_NOC, GATE_CLKCMU_CSIS_NOC__CGVAL, GATE_CLKCMU_CSIS_NOC__MANUAL, GATE_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CSTAT_NOC, MUX_CLKCMU_CSTAT_NOC, GATE_CLKCMU_CSTAT_NOC__CGVAL, GATE_CLKCMU_CSTAT_NOC__MANUAL, GATE_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CSTAT_BYRP, MUX_CLKCMU_CSTAT_BYRP, GATE_CLKCMU_CSTAT_BYRP__CGVAL, GATE_CLKCMU_CSTAT_BYRP__MANUAL, GATE_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_DPU_NOC, MUX_CLKCMU_DPU_NOC, GATE_CLKCMU_DPU_NOC__CGVAL, GATE_CLKCMU_DPU_NOC__MANUAL, GATE_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_DPU_DSIM, MUX_CLKCMU_DPU_DSIM, GATE_CLKCMU_DPU_DSIM__CGVAL, GATE_CLKCMU_DPU_DSIM__MANUAL, GATE_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_G3D_SWITCH, MUX_CLKCMU_G3D_SWITCH, GATE_CLKCMU_G3D_SWITCH__CGVAL, GATE_CLKCMU_G3D_SWITCH__MANUAL, GATE_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_HSI_NOC, MUX_CLKCMU_HSI_NOC, GATE_CLKCMU_HSI_NOC__CGVAL, GATE_CLKCMU_HSI_NOC__MANUAL, GATE_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_HSI_UFS_EMBD, MUX_CLKCMU_HSI_UFS_EMBD, GATE_CLKCMU_HSI_UFS_EMBD__CGVAL, GATE_CLKCMU_HSI_UFS_EMBD__MANUAL, GATE_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_M2M_NOC, MUX_CLKCMU_M2M_NOC, GATE_CLKCMU_M2M_NOC__CGVAL, GATE_CLKCMU_M2M_NOC__MANUAL, GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_M2M_JPEG, MUX_CLKCMU_M2M_JPEG, GATE_CLKCMU_M2M_JPEG__CGVAL, GATE_CLKCMU_M2M_JPEG__MANUAL, GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_M2M_GDC, MUX_CLKCMU_M2M_GDC, GATE_CLKCMU_M2M_GDC__CGVAL, GATE_CLKCMU_M2M_GDC__MANUAL, GATE_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_M2M_LME, MUX_CLKCMU_M2M_LME, GATE_CLKCMU_M2M_LME__CGVAL, GATE_CLKCMU_M2M_LME__MANUAL, GATE_CLKCMU_M2M_LME__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_M2M_VRA, MUX_CLKCMU_M2M_VRA, GATE_CLKCMU_M2M_VRA__CGVAL, GATE_CLKCMU_M2M_VRA__MANUAL, GATE_CLKCMU_M2M_VRA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_MFC_NOC, MUX_CLKCMU_MFC_NOC, GATE_CLKCMU_MFC_NOC__CGVAL, GATE_CLKCMU_MFC_NOC__MANUAL, GATE_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_MIF_SWITCH, MUX_CLKCMU_MIF_SWITCH, GATE_CLKCMU_MIF_SWITCH__CGVAL, GATE_CLKCMU_MIF_SWITCH__MANUAL, GATE_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_MIF_NOCP, MUX_CLKCMU_MIF_NOCP, GATE_CLKCMU_MIF_NOCP__CGVAL, GATE_CLKCMU_MIF_NOCP__MANUAL, GATE_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_NOCL0_NOC, MUX_CLKCMU_NOCL0_NOC, GATE_CLKCMU_NOCL0_NOC__CGVAL, GATE_CLKCMU_NOCL0_NOC__MANUAL, GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_NOCL0_SC, MUX_CLKCMU_NOCL0_SC, GATE_CLKCMU_NOCL0_SC__CGVAL, GATE_CLKCMU_NOCL0_SC__MANUAL, GATE_CLKCMU_NOCL0_SC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_NOCL1A_NOC, MUX_CLKCMU_NOCL1A_NOC, GATE_CLKCMU_NOCL1A_NOC__CGVAL, GATE_CLKCMU_NOCL1A_NOC__MANUAL, GATE_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_PERI_NOC, MUX_CLKCMU_PERI_NOC, GATE_CLKCMU_PERI_NOC__CGVAL, GATE_CLKCMU_PERI_NOC__MANUAL, GATE_CLKCMU_PERI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_PERI_MMC_CARD, MUX_CLKCMU_PERI_MMC_CARD, GATE_CLKCMU_PERI_MMC_CARD__CGVAL, GATE_CLKCMU_PERI_MMC_CARD__MANUAL, GATE_CLKCMU_PERI_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_PERI_IP, MUX_CLKCMU_PERI_IP, GATE_CLKCMU_PERI_IP__CGVAL, GATE_CLKCMU_PERI_IP__MANUAL, GATE_CLKCMU_PERI_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_RGBP_NOC, MUX_CLKCMU_RGBP_NOC, GATE_CLKCMU_RGBP_NOC__CGVAL, GATE_CLKCMU_RGBP_NOC__MANUAL, GATE_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_USB_NOC, MUX_CLKCMU_USB_NOC, GATE_CLKCMU_USB_NOC__CGVAL, GATE_CLKCMU_USB_NOC__MANUAL, GATE_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_USB_USB20DRD, MUX_CLKCMU_USB_USB20DRD, GATE_CLKCMU_USB_USB20DRD__CGVAL, GATE_CLKCMU_USB_USB20DRD__MANUAL, GATE_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_YUVP_NOC, MUX_CLKCMU_YUVP_NOC, GATE_CLKCMU_YUVP_NOC__CGVAL, GATE_CLKCMU_YUVP_NOC__MANUAL, GATE_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_ALIVE_NOC, MUX_CLKCMU_ALIVE_NOC, GATE_CLKCMU_ALIVE_NOC__CGVAL, GATE_CLKCMU_ALIVE_NOC__MANUAL, GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_CSIS_DCPHY, MUX_CLKCMU_CSIS_DCPHY, GATE_CLKCMU_CSIS_DCPHY__CGVAL, GATE_CLKCMU_CSIS_DCPHY__MANUAL, GATE_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AP2CP_SHARED0_CLK, PLL_SHARED1, AP2CP_SHARED0_CLK__CGVAL, AP2CP_SHARED0_CLK__MANUAL, AP2CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AP2CP_SHARED1_CLK, PLL_SHARED0, AP2CP_SHARED1_CLK__CGVAL, AP2CP_SHARED1_CLK__MANUAL, AP2CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AP2CP_SHARED2_CLK, PLL_SHARED0, AP2CP_SHARED2_CLK__CGVAL, AP2CP_SHARED2_CLK__MANUAL, AP2CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AP2CP_HISPEEDY_CLK, PLL_SHARED0, AP2CP_HISPEEDY_CLK__CGVAL, AP2CP_HISPEEDY_CLK__MANUAL, AP2CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_G3D_NOC, PLL_G3D, GATE_CLKCMU_G3D_NOC__CGVAL, GATE_CLKCMU_G3D_NOC__MANUAL, GATE_CLKCMU_G3D_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_ICPU_NOCD_0, MUX_CLKCMU_ICPU_NOCD_0, GATE_CLKCMU_ICPU_NOCD_0__CGVAL, GATE_CLKCMU_ICPU_NOCD_0__MANUAL, GATE_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_ICPU_NOCD_1, MUX_CLKCMU_ICPU_NOCD_1, GATE_CLKCMU_ICPU_NOCD_1__CGVAL, GATE_CLKCMU_ICPU_NOCD_1__MANUAL, GATE_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_NOCL1A_NOCL0, MUX_CLKCMU_NOCL1A_NOCL0, GATE_CLKCMU_NOCL1A_NOCL0__CGVAL, GATE_CLKCMU_NOCL1A_NOCL0__MANUAL, GATE_CLKCMU_NOCL1A_NOCL0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GATE_CLKCMU_ICPU_NOC_0_ALT, PLL_SHARED1, GATE_CLKCMU_ICPU_NOC_0_ALT__CGVAL, GATE_CLKCMU_ICPU_NOC_0_ALT__MANUAL, GATE_CLKCMU_ICPU_NOC_0_ALT__ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_gate_size = num_of_gate;

/******************************** SRC ********************************/
struct cmucal_clk_fixed_rate cmucal_fixed_rate_list[] = {
// S5E8535,
// JSON/20211129/TOP_TOP
    FIXEDRATE(OSCCLK_CMU, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_CMU__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211103/ALIVEROOT_ALIVEROOT
    FIXEDRATE(I_STABLE_CLK_52, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(RCO, 52000000, EMPTY_CAL_ID),
// JSON/20211214/ALIVE_ALIVE
    FIXEDRATE(CLK_ALIVE_OSCCLK_RCO, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, 60000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_ALIVE, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_RCO_ALIVE, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_RCO_SPMI, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(RCO_400, 393216000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_RCO_ALIVE_TOP, 60000000, EMPTY_CAL_ID),
// JSON/20211214/AUD_AUD
    FIXEDRATE(OSCCLK_AUD, 26000000, EMPTY_CAL_ID),
// JSON/20211007/CHUB_CHUB
    FIXEDRATE(OSCCLK_RCO_CHUB, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_CHUB_OSCCLK_RCO, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_CHUB_FREE_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKMUX_CLK_CHUB_OSCCLK_RCO, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_CHUB, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_RCO_CHUB__ALV, 60000000, EMPTY_CAL_ID),
// JSON/20210927/DPU_DPU
    FIXEDRATE(OSCCLK_DPU, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_DPU_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_DPU_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_DPU, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_DPU__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211019/G3D_G3D
    FIXEDRATE(OSCCLK_G3D, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_G3D_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_G3D_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_G3D__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211116/HSI_HSI
    FIXEDRATE(OSCCLK_HSI, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_HSI_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_HSI_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_HSI__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20210927/MFC_MFC
    FIXEDRATE(DFTMUX_CLK_MFC_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_MFC_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_MFC_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_MFC, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_MFC, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_MFC__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211025/MIF_MIF0
    FIXEDRATE(DFTMUX_CLK_MIF_OSCCLK_MIF0, 27000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_MIF_FREE_OSCCLK_MIF0, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_MIF_MIF0, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_MIF_MIF0, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_MIF__ALO_MIF0, 52000000, EMPTY_CAL_ID),
// JSON/20211025/MIF_MIF1
    FIXEDRATE(DFTMUX_CLK_MIF_OSCCLK_MIF1, 27000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_MIF_FREE_OSCCLK_MIF1, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_MIF_MIF1, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_MIF_MIF1, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_MIF__ALO_MIF1, 52000000, EMPTY_CAL_ID),
// JSON/20211105/NOCL0_NOCL0
    FIXEDRATE(OSCCLK_NOCL0, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_NOCL0_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_NOCL0_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKMUX__DFT_BIST_CLK_NOCL0_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKGAT__BIST_CLK_NOCL0_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(BIST_CLK_NOCL0_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_NOCL0__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211015/NOCL1A_NOCL1A
    FIXEDRATE(OSCCLK_NOCL1A, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_NOCL1A_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_NOCL1A_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_NOCL1A_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_NOCL1A__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211103/PERI_PERI
    FIXEDRATE(OSCCLK_PERI, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_PERI_OSCCLK, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_PERI_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_PERI__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20210927/RGBP_RGBP
    FIXEDRATE(DFTMUX_CLK_RGBP_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_RGBP_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_RGBP_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_RGBP, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_RGBP, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_RGBP__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211015/USB_USB
    FIXEDRATE(OSCCLK_USB, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_USB_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_USB_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_USB_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB1, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB2, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB4, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB3, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB5, 52000000, EMPTY_CAL_ID),
// JSON/20210927/YUVP_YUVP
    FIXEDRATE(DFTMUX_CLK_YUVP_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_YUVP_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_YUVP_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_YUVP, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_YUVP, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_YUVP__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20210927/CSIS_CSIS
    FIXEDRATE(DFTMUX_CLK_CSIS_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_CSIS_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_CSIS_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_CSIS, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_CSIS_FREE_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_CSIS__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20210927/CSTAT_CSTAT
    FIXEDRATE(OSCCLK_CSTAT, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_CSTAT_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_CSTAT_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_CSTAT_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_CSTAT, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_CSTAT__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211103/M2M_M2M
    FIXEDRATE(OSCCLK_M2M, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_M2M_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(O_CLK_M2M_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_M2M_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_M2M, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_M2M__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211014/CMGP_CMGP
    FIXEDRATE(OSCCLK_RCO_CMGP, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_CMGP_OSCCLK_RCO, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_CMGP_OSCCLK_RCO, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_RCO_CMGP__ALV, 49152000, EMPTY_CAL_ID),
// JSON/20211026/DBGCORE_DBGCORE
    FIXEDRATE(OSCCLK_DBGCORE, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_DBGCORE_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_DBGCORE_FREE_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_DBGCORE, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(MUX_FREE_OSCCLK_DBGCORE, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_DBGCORE__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211015/ICPU_ICPU
    FIXEDRATE(OSCCLK_ICPU, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_ICPU_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_ICPU, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_ICPU_FREE_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_ICPU__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20210924/CPUCL0_CPUCL0
    FIXEDRATE(OSCCLK_CPUCL0, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_CPUCL0_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_CPUCL0_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_CPUCL0__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211103/S2D_S2D
    FIXEDRATE(DFTMUX_CLK_S2D_OSCCLK, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_S2D_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(FREE_OSCCLK_S2D, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_S2D, 26000000, EMPTY_CAL_ID),
    FIXEDRATE(OSCCLK_S2D__ALO, 52000000, EMPTY_CAL_ID),
// JSON/20211019/CPUCL1_CPUCL1
    FIXEDRATE(OSCCLK_CPUCL1, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_CPUCL1_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_CPUCL1_OSCCLK, 52000000, EMPTY_CAL_ID),
// JSON/20211014/CPUCL0_GLB_CPUCL0_GLB
    FIXEDRATE(CLK_CPUCL0_GLB_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_CPUCL0_GLB_OSCCLK, 52000000, EMPTY_CAL_ID),
// JSON/20211116/DSU_DSU
    FIXEDRATE(OSCCLK_DSU, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(DFTMUX_CLK_DSU_OSCCLK, 52000000, EMPTY_CAL_ID),
    FIXEDRATE(CLK_DSU_OSCCLK, 52000000, EMPTY_CAL_ID),
// JSON/SCRT_JSON/MODEM_MODEM
};
unsigned int cmucal_fixed_rate_size = num_of_fixed_rate;

/**************************** FIXEDFACTOR ****************************/
struct cmucal_clk_fixed_factor cmucal_fixed_factor_list[] = {
    FIXEDFACTOR(PLL_SHARED0_D1, PLL_SHARED0, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_SHARED0_D2, PLL_SHARED0, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_SHARED0_D3, PLL_SHARED0, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_SHARED0_D4, PLL_SHARED0, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_SHARED1_D1, PLL_SHARED1, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_SHARED1_D2, PLL_SHARED1, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_SHARED1_D3, PLL_SHARED1, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_SHARED1_D4, PLL_SHARED1, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_G3D_D1, PLL_G3D, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_G3D_D2, PLL_G3D, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_G3D_D3, PLL_G3D, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_G3D_D4, PLL_G3D, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_MMC_D1, PLL_MMC, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_MMC_D2, PLL_MMC, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_MMC_D3, PLL_MMC, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_MMC_D4, PLL_MMC, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_AUD_D1, PLL_AUD, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_AUD_D2, PLL_AUD, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_AUD_D3, PLL_AUD, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_AUD_D4, PLL_AUD, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL0_D1, PLL_CPUCL0, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL0_D2, PLL_CPUCL0, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL0_D3, PLL_CPUCL0, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL0_D4, PLL_CPUCL0, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL1_D1, PLL_CPUCL1, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL1_D2, PLL_CPUCL1, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL1_D3, PLL_CPUCL1, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_CPUCL1_D4, PLL_CPUCL1, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_DSU_D1, PLL_DSU, 0, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_DSU_D2, PLL_DSU, 1, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_DSU_D3, PLL_DSU, 2, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    FIXEDFACTOR(PLL_DSU_D4, PLL_DSU, 3, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_fixed_factor_size = num_of_fixed_factor;
