{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1425003249158 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Gray_Processing 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Gray_Processing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1425003249178 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1425003249225 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1425003249225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1425003249462 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1425003250094 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_ready " "Pin Avalon_ST_Sink_ready not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_ready } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 15 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[0\] " "Pin Avalon_ST_Source_data\[0\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[0] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[1\] " "Pin Avalon_ST_Source_data\[1\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[1] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[2\] " "Pin Avalon_ST_Source_data\[2\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[2] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[3\] " "Pin Avalon_ST_Source_data\[3\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[3] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[4\] " "Pin Avalon_ST_Source_data\[4\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[4] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[5\] " "Pin Avalon_ST_Source_data\[5\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[5] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[6\] " "Pin Avalon_ST_Source_data\[6\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[6] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[7\] " "Pin Avalon_ST_Source_data\[7\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[7] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[8\] " "Pin Avalon_ST_Source_data\[8\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[8] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[9\] " "Pin Avalon_ST_Source_data\[9\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[9] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[10\] " "Pin Avalon_ST_Source_data\[10\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[10] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[11\] " "Pin Avalon_ST_Source_data\[11\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[11] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[12\] " "Pin Avalon_ST_Source_data\[12\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[12] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[13\] " "Pin Avalon_ST_Source_data\[13\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[13] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[14\] " "Pin Avalon_ST_Source_data\[14\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[14] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[15\] " "Pin Avalon_ST_Source_data\[15\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[15] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[16\] " "Pin Avalon_ST_Source_data\[16\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[16] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[17\] " "Pin Avalon_ST_Source_data\[17\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[17] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[18\] " "Pin Avalon_ST_Source_data\[18\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[18] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[19\] " "Pin Avalon_ST_Source_data\[19\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[19] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[20\] " "Pin Avalon_ST_Source_data\[20\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[20] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[21\] " "Pin Avalon_ST_Source_data\[21\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[21] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[22\] " "Pin Avalon_ST_Source_data\[22\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[22] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_data\[23\] " "Pin Avalon_ST_Source_data\[23\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_data[23] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 18 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_endofpacket " "Pin Avalon_ST_Source_endofpacket not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_endofpacket } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 19 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_endofpacket } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_startofpacket " "Pin Avalon_ST_Source_startofpacket not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_startofpacket } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 21 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_startofpacket } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_valid " "Pin Avalon_ST_Source_valid not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_valid } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 22 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Source_ready " "Pin Avalon_ST_Source_ready not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Source_ready } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 20 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Source_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[0\] " "Pin Avalon_ST_Sink_data\[0\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[0] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[1\] " "Pin Avalon_ST_Sink_data\[1\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[1] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[2\] " "Pin Avalon_ST_Sink_data\[2\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[2] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[3\] " "Pin Avalon_ST_Sink_data\[3\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[3] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[4\] " "Pin Avalon_ST_Sink_data\[4\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[4] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[5\] " "Pin Avalon_ST_Sink_data\[5\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[5] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[6\] " "Pin Avalon_ST_Sink_data\[6\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[6] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[7\] " "Pin Avalon_ST_Sink_data\[7\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[7] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[8\] " "Pin Avalon_ST_Sink_data\[8\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[8] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[9\] " "Pin Avalon_ST_Sink_data\[9\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[9] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[10\] " "Pin Avalon_ST_Sink_data\[10\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[10] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[11\] " "Pin Avalon_ST_Sink_data\[11\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[11] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[12\] " "Pin Avalon_ST_Sink_data\[12\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[12] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[13\] " "Pin Avalon_ST_Sink_data\[13\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[13] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[14\] " "Pin Avalon_ST_Sink_data\[14\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[14] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[15\] " "Pin Avalon_ST_Sink_data\[15\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[15] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[16\] " "Pin Avalon_ST_Sink_data\[16\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[16] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[17\] " "Pin Avalon_ST_Sink_data\[17\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[17] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[18\] " "Pin Avalon_ST_Sink_data\[18\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[18] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[19\] " "Pin Avalon_ST_Sink_data\[19\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[19] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[20\] " "Pin Avalon_ST_Sink_data\[20\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[20] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[21\] " "Pin Avalon_ST_Sink_data\[21\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[21] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[22\] " "Pin Avalon_ST_Sink_data\[22\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[22] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_data\[23\] " "Pin Avalon_ST_Sink_data\[23\] not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_data[23] } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 13 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_endofpacket " "Pin Avalon_ST_Sink_endofpacket not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_endofpacket } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 14 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_endofpacket } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_startofpacket " "Pin Avalon_ST_Sink_startofpacket not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_startofpacket } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 16 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_startofpacket } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Avalon_ST_Sink_valid " "Pin Avalon_ST_Sink_valid not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Avalon_ST_Sink_valid } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 17 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Avalon_ST_Sink_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { Clock } } } { "e:/fpga/soc/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/soc/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 23 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aclr " "Pin aclr not assigned to an exact location on the device" {  } { { "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/soc/quartus/quartus/bin64/pin_planner.ppl" { aclr } } } { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 24 0 0 } } { "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/soc/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1425003250464 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1425003250464 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1425003260483 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock~inputCLKENA0 3 global CLKCTRL_G10 " "Clock~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1425003261814 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1425003261814 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425003262009 ""}
{ "Info" "ISTA_SDC_FOUND" "Gray_Processing.sdc " "Reading SDC File: 'Gray_Processing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1425003262922 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003262923 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003262923 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1425003262925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1425003262942 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1425003262943 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425003262943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425003262943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.499        Clock " "   7.499        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425003262943 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1425003262943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425003262950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425003262951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425003262952 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1425003262952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1425003262953 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425003262953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425003262954 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1425003262954 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425003262954 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425003263155 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003271638 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003271638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425003271641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425003272349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425003272366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425003274385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425003274385 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003276252 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003276252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425003276480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425003288018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425003288018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425003288364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1425003288365 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1425003288365 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1425003288365 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425003290149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425003290304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425003291244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425003291338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425003292947 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003292959 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1425003292959 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425003297851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/Gray_Processing.fit.smsg " "Generated suppressed messages file E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/Gray_Processing.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425003298503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2107 " "Peak virtual memory: 2107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425003299401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 10:14:59 2015 " "Processing ended: Fri Feb 27 10:14:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425003299401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425003299401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425003299401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425003299401 ""}
