<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p391" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_391{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_391{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_391{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_391{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_391{left:138px;bottom:998px;letter-spacing:-0.17px;}
#t6_391{left:181px;bottom:998px;letter-spacing:-0.14px;}
#t7_391{left:402px;bottom:998px;letter-spacing:-0.09px;}
#t8_391{left:402px;bottom:981px;letter-spacing:-0.11px;}
#t9_391{left:477px;bottom:998px;letter-spacing:-0.14px;}
#ta_391{left:568px;bottom:998px;letter-spacing:-0.11px;}
#tb_391{left:568px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tc_391{left:568px;bottom:959px;letter-spacing:-0.11px;}
#td_391{left:568px;bottom:943px;letter-spacing:-0.12px;}
#te_391{left:81px;bottom:918px;letter-spacing:-0.17px;}
#tf_391{left:138px;bottom:918px;letter-spacing:-0.17px;}
#tg_391{left:181px;bottom:918px;letter-spacing:-0.15px;}
#th_391{left:402px;bottom:918px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#ti_391{left:402px;bottom:901px;letter-spacing:-0.11px;}
#tj_391{left:477px;bottom:918px;letter-spacing:-0.14px;}
#tk_391{left:568px;bottom:918px;letter-spacing:-0.11px;}
#tl_391{left:568px;bottom:897px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tm_391{left:568px;bottom:880px;letter-spacing:-0.13px;}
#tn_391{left:81px;bottom:855px;letter-spacing:-0.17px;}
#to_391{left:138px;bottom:855px;letter-spacing:-0.18px;}
#tp_391{left:181px;bottom:855px;letter-spacing:-0.15px;}
#tq_391{left:402px;bottom:855px;letter-spacing:-0.09px;}
#tr_391{left:402px;bottom:839px;letter-spacing:-0.11px;}
#ts_391{left:477px;bottom:855px;letter-spacing:-0.14px;}
#tt_391{left:568px;bottom:855px;letter-spacing:-0.12px;}
#tu_391{left:568px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_391{left:568px;bottom:817px;letter-spacing:-0.14px;}
#tw_391{left:81px;bottom:793px;letter-spacing:-0.16px;}
#tx_391{left:138px;bottom:793px;letter-spacing:-0.17px;}
#ty_391{left:181px;bottom:793px;letter-spacing:-0.14px;}
#tz_391{left:568px;bottom:793px;letter-spacing:-0.12px;}
#t10_391{left:568px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t11_391{left:568px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t12_391{left:81px;bottom:726px;letter-spacing:-0.17px;}
#t13_391{left:138px;bottom:726px;letter-spacing:-0.17px;}
#t14_391{left:181px;bottom:726px;letter-spacing:-0.16px;}
#t15_391{left:402px;bottom:726px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t16_391{left:402px;bottom:709px;letter-spacing:-0.11px;}
#t17_391{left:477px;bottom:726px;letter-spacing:-0.14px;}
#t18_391{left:568px;bottom:726px;letter-spacing:-0.13px;}
#t19_391{left:568px;bottom:704px;letter-spacing:-0.12px;}
#t1a_391{left:568px;bottom:687px;letter-spacing:-0.12px;}
#t1b_391{left:209px;bottom:663px;letter-spacing:-0.13px;}
#t1c_391{left:568px;bottom:663px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t1d_391{left:568px;bottom:646px;letter-spacing:-0.11px;}
#t1e_391{left:568px;bottom:629px;letter-spacing:-0.11px;}
#t1f_391{left:81px;bottom:605px;letter-spacing:-0.17px;}
#t1g_391{left:138px;bottom:605px;letter-spacing:-0.17px;}
#t1h_391{left:181px;bottom:605px;letter-spacing:-0.16px;}
#t1i_391{left:402px;bottom:605px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1j_391{left:402px;bottom:588px;letter-spacing:-0.11px;}
#t1k_391{left:477px;bottom:605px;letter-spacing:-0.13px;}
#t1l_391{left:568px;bottom:605px;letter-spacing:-0.13px;}
#t1m_391{left:568px;bottom:584px;letter-spacing:-0.12px;}
#t1n_391{left:568px;bottom:567px;letter-spacing:-0.12px;}
#t1o_391{left:209px;bottom:542px;letter-spacing:-0.13px;}
#t1p_391{left:568px;bottom:542px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t1q_391{left:568px;bottom:525px;letter-spacing:-0.11px;}
#t1r_391{left:568px;bottom:509px;letter-spacing:-0.11px;}
#t1s_391{left:81px;bottom:484px;letter-spacing:-0.17px;}
#t1t_391{left:138px;bottom:484px;letter-spacing:-0.17px;}
#t1u_391{left:181px;bottom:484px;letter-spacing:-0.16px;}
#t1v_391{left:402px;bottom:484px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1w_391{left:402px;bottom:467px;letter-spacing:-0.11px;}
#t1x_391{left:477px;bottom:484px;letter-spacing:-0.13px;}
#t1y_391{left:568px;bottom:484px;letter-spacing:-0.13px;}
#t1z_391{left:568px;bottom:463px;letter-spacing:-0.12px;}
#t20_391{left:568px;bottom:446px;letter-spacing:-0.12px;}
#t21_391{left:209px;bottom:422px;letter-spacing:-0.13px;}
#t22_391{left:568px;bottom:422px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t23_391{left:568px;bottom:405px;letter-spacing:-0.11px;}
#t24_391{left:568px;bottom:388px;letter-spacing:-0.11px;}
#t25_391{left:81px;bottom:364px;letter-spacing:-0.17px;}
#t26_391{left:138px;bottom:364px;letter-spacing:-0.17px;}
#t27_391{left:181px;bottom:364px;letter-spacing:-0.16px;}
#t28_391{left:402px;bottom:364px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t29_391{left:402px;bottom:347px;letter-spacing:-0.11px;}
#t2a_391{left:477px;bottom:364px;letter-spacing:-0.13px;}
#t2b_391{left:568px;bottom:364px;letter-spacing:-0.13px;}
#t2c_391{left:568px;bottom:342px;letter-spacing:-0.12px;}
#t2d_391{left:568px;bottom:325px;letter-spacing:-0.12px;}
#t2e_391{left:209px;bottom:301px;letter-spacing:-0.13px;}
#t2f_391{left:568px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t2g_391{left:568px;bottom:284px;letter-spacing:-0.11px;}
#t2h_391{left:568px;bottom:267px;letter-spacing:-0.11px;}
#t2i_391{left:81px;bottom:243px;letter-spacing:-0.17px;}
#t2j_391{left:138px;bottom:243px;letter-spacing:-0.17px;}
#t2k_391{left:181px;bottom:243px;letter-spacing:-0.15px;}
#t2l_391{left:402px;bottom:243px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2m_391{left:402px;bottom:226px;letter-spacing:-0.11px;}
#t2n_391{left:477px;bottom:243px;letter-spacing:-0.13px;}
#t2o_391{left:568px;bottom:243px;letter-spacing:-0.12px;}
#t2p_391{left:568px;bottom:221px;letter-spacing:-0.12px;}
#t2q_391{left:568px;bottom:205px;letter-spacing:-0.12px;}
#t2r_391{left:209px;bottom:180px;letter-spacing:-0.13px;}
#t2s_391{left:568px;bottom:180px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t2t_391{left:568px;bottom:163px;letter-spacing:-0.11px;}
#t2u_391{left:568px;bottom:147px;letter-spacing:-0.11px;}
#t2v_391{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2w_391{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2x_391{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t2y_391{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t2z_391{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t30_391{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t31_391{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_391{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t33_391{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t34_391{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t35_391{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t36_391{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t37_391{left:535px;bottom:1053px;}
#t38_391{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t39_391{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t3a_391{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_391{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_391{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_391{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_391{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_391{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_391{font-size:11px;font-family:Verdana_156;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts391" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg391Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg391" style="-webkit-user-select: none;"><object width="935" height="1210" data="391/391.svg" type="image/svg+xml" id="pdf391" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_391" class="t s1_391">Vol. 4 </span><span id="t2_391" class="t s1_391">2-375 </span>
<span id="t3_391" class="t s2_391">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_391" class="t s3_391">176H </span><span id="t5_391" class="t s3_391">374 </span><span id="t6_391" class="t s3_391">IA32_SYSENTER_EIP </span><span id="t7_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="t8_391" class="t s3_391">4, 6 </span>
<span id="t9_391" class="t s3_391">Unique </span><span id="ta_391" class="t s3_391">CPL 0 Code Entry Point (R/W) </span>
<span id="tb_391" class="t s3_391">See Table 2-2. See Section 5.8.7, “Performing </span>
<span id="tc_391" class="t s3_391">Fast Calls to System Procedures with the </span>
<span id="td_391" class="t s3_391">SYSENTER and SYSEXIT Instructions.” </span>
<span id="te_391" class="t s3_391">179H </span><span id="tf_391" class="t s3_391">377 </span><span id="tg_391" class="t s3_391">IA32_MCG_CAP </span><span id="th_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="ti_391" class="t s3_391">4, 6 </span>
<span id="tj_391" class="t s3_391">Unique </span><span id="tk_391" class="t s3_391">Machine Check Capabilities (R) </span>
<span id="tl_391" class="t s3_391">See Table 2-2. See Section 16.3.1.1, </span>
<span id="tm_391" class="t s3_391">“IA32_MCG_CAP MSR.” </span>
<span id="tn_391" class="t s3_391">17AH </span><span id="to_391" class="t s3_391">378 </span><span id="tp_391" class="t s3_391">IA32_MCG_STATUS </span><span id="tq_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="tr_391" class="t s3_391">4, 6 </span>
<span id="ts_391" class="t s3_391">Unique </span><span id="tt_391" class="t s3_391">Machine Check Status (R) </span>
<span id="tu_391" class="t s3_391">See Table 2-2. See Section 16.3.1.2, </span>
<span id="tv_391" class="t s3_391">“IA32_MCG_STATUS MSR.” </span>
<span id="tw_391" class="t s3_391">17BH </span><span id="tx_391" class="t s3_391">379 </span><span id="ty_391" class="t s3_391">IA32_MCG_CTL </span><span id="tz_391" class="t s3_391">Machine Check Feature Enable (R/W) </span>
<span id="t10_391" class="t s3_391">See Table 2-2. </span>
<span id="t11_391" class="t s3_391">See Section 16.3.1.3, “IA32_MCG_CTL MSR.” </span>
<span id="t12_391" class="t s3_391">180H </span><span id="t13_391" class="t s3_391">384 </span><span id="t14_391" class="t s3_391">MSR_MCG_RAX </span><span id="t15_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="t16_391" class="t s3_391">4, 6 </span>
<span id="t17_391" class="t s3_391">Unique </span><span id="t18_391" class="t s3_391">Machine Check EAX/RAX Save State </span>
<span id="t19_391" class="t s3_391">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t1a_391" class="t s3_391">Machine Check State MSRs.” </span>
<span id="t1b_391" class="t s3_391">63:0 </span><span id="t1c_391" class="t s3_391">Contains register state at time of machine check </span>
<span id="t1d_391" class="t s3_391">error. When in non-64-bit modes at the time of </span>
<span id="t1e_391" class="t s3_391">the error, bits 63-32 do not contain valid data. </span>
<span id="t1f_391" class="t s3_391">181H </span><span id="t1g_391" class="t s3_391">385 </span><span id="t1h_391" class="t s3_391">MSR_MCG_RBX </span><span id="t1i_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="t1j_391" class="t s3_391">4, 6 </span>
<span id="t1k_391" class="t s3_391">Unique </span><span id="t1l_391" class="t s3_391">Machine Check EBX/RBX Save State </span>
<span id="t1m_391" class="t s3_391">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t1n_391" class="t s3_391">Machine Check State MSRs.” </span>
<span id="t1o_391" class="t s3_391">63:0 </span><span id="t1p_391" class="t s3_391">Contains register state at time of machine check </span>
<span id="t1q_391" class="t s3_391">error. When in non-64-bit modes at the time of </span>
<span id="t1r_391" class="t s3_391">the error, bits 63-32 do not contain valid data. </span>
<span id="t1s_391" class="t s3_391">182H </span><span id="t1t_391" class="t s3_391">386 </span><span id="t1u_391" class="t s3_391">MSR_MCG_RCX </span><span id="t1v_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="t1w_391" class="t s3_391">4, 6 </span>
<span id="t1x_391" class="t s3_391">Unique </span><span id="t1y_391" class="t s3_391">Machine Check ECX/RCX Save State </span>
<span id="t1z_391" class="t s3_391">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t20_391" class="t s3_391">Machine Check State MSRs.” </span>
<span id="t21_391" class="t s3_391">63:0 </span><span id="t22_391" class="t s3_391">Contains register state at time of machine check </span>
<span id="t23_391" class="t s3_391">error. When in non-64-bit modes at the time of </span>
<span id="t24_391" class="t s3_391">the error, bits 63-32 do not contain valid data. </span>
<span id="t25_391" class="t s3_391">183H </span><span id="t26_391" class="t s3_391">387 </span><span id="t27_391" class="t s3_391">MSR_MCG_RDX </span><span id="t28_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="t29_391" class="t s3_391">4, 6 </span>
<span id="t2a_391" class="t s3_391">Unique </span><span id="t2b_391" class="t s3_391">Machine Check EDX/RDX Save State </span>
<span id="t2c_391" class="t s3_391">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t2d_391" class="t s3_391">Machine Check State MSRs.” </span>
<span id="t2e_391" class="t s3_391">63:0 </span><span id="t2f_391" class="t s3_391">Contains register state at time of machine check </span>
<span id="t2g_391" class="t s3_391">error. When in non-64-bit modes at the time of </span>
<span id="t2h_391" class="t s3_391">the error, bits 63-32 do not contain valid data. </span>
<span id="t2i_391" class="t s3_391">184H </span><span id="t2j_391" class="t s3_391">388 </span><span id="t2k_391" class="t s3_391">MSR_MCG_RSI </span><span id="t2l_391" class="t s3_391">0, 1, 2, 3, </span>
<span id="t2m_391" class="t s3_391">4, 6 </span>
<span id="t2n_391" class="t s3_391">Unique </span><span id="t2o_391" class="t s3_391">Machine Check ESI/RSI Save State </span>
<span id="t2p_391" class="t s3_391">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t2q_391" class="t s3_391">Machine Check State MSRs.” </span>
<span id="t2r_391" class="t s3_391">63:0 </span><span id="t2s_391" class="t s3_391">Contains register state at time of machine check </span>
<span id="t2t_391" class="t s3_391">error. When in non-64-bit modes at the time of </span>
<span id="t2u_391" class="t s3_391">the error, bits 63-32 do not contain valid data. </span>
<span id="t2v_391" class="t s4_391">Table 2-55. </span><span id="t2w_391" class="t s4_391">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2x_391" class="t s4_391">(Contd.) </span>
<span id="t2y_391" class="t s5_391">Register </span>
<span id="t2z_391" class="t s5_391">Address </span>
<span id="t30_391" class="t s5_391">Register Name </span>
<span id="t31_391" class="t s5_391">Fields and Flags </span>
<span id="t32_391" class="t s5_391">Model </span>
<span id="t33_391" class="t s5_391">Avail- </span>
<span id="t34_391" class="t s5_391">ability </span>
<span id="t35_391" class="t s5_391">Shared/ </span>
<span id="t36_391" class="t s5_391">Unique </span>
<span id="t37_391" class="t s6_391">1 </span>
<span id="t38_391" class="t s5_391">Bit Description </span>
<span id="t39_391" class="t s5_391">Hex </span><span id="t3a_391" class="t s5_391">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
