# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd" \
"../../../../lab4_MagLev_copia2.srcs/sources_1/new/Top_controller.vhd" \
"../../../../lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd" \
"../../../../lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd" \

# Do not sort compile order
nosort
