/********************************************************************
 * Copyright (C) 2021 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_emif.h
*/
#ifndef CSLR_EMIF_H_
#define CSLR_EMIF_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <stdint.h>
#include <drivers/hw_include/cslr.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_EMIF_CTLCFG_REGS_BASE                                              (0x00000000U)
#define CSL_EMIF_DDRDATA_REGS_BASE                                             (0x00000000U)
#define CSL_EMIF_SSCFG_REGS_BASE                                               (0x00000000U)


/**************************************************************************
* Hardware Region  : Subsystem Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t SS_ID_REV_REG;             /* Subsystem Revision Register */
    volatile uint32_t SS_CTL_REG;                /* Subsystem Control Register */
    volatile uint8_t  Resv_32[24];
    volatile uint32_t V2A_CTL_REG;               /* VBUSM2AXI Control Register */
    volatile uint32_t V2A_R1_MAT_REG;            /* VBUSM2AXI Range 1 Match Register */
    volatile uint32_t V2A_R2_MAT_REG;            /* VBUSM2AXI Range 2 Match Register */
    volatile uint32_t V2A_R3_MAT_REG;            /* VBUSM2AXI Range 3 Match Register */
    volatile uint32_t V2A_DEF_PRI_MAP_REG;       /* VBUSM2AXI Default Priority Mapping Register */
    volatile uint32_t V2A_R1_PRI_MAP_REG;        /* VBUSM2AXI Range 1 Priority Map Register */
    volatile uint32_t V2A_R2_PRI_MAP_REG;        /* VBUSM2AXI Range 2 Priority Map Register */
    volatile uint32_t V2A_R3_PRI_MAP_REG;        /* VBUSM2AXI Range 3 Priority Map Register */
    volatile uint8_t  Resv_112[48];
    volatile uint32_t V2A_AERR_LOG1_REG;         /* VBUSM2AXI Address Error Log 1 Register */
    volatile uint32_t V2A_AERR_LOG2_REG;         /* VBUSM2AXI Address Error Log 2 Register */
    volatile uint8_t  Resv_156[36];
    volatile uint32_t V2A_BUS_TO;                /* VBUSM2AXI Bus Timeout Register */
    volatile uint32_t V2A_INT_RAW_REG;           /* VBUSM2AXI Interrupt Raw Status Register */
    volatile uint32_t V2A_INT_STAT_REG;          /* VBUSM2AXI Interrupt Status Register */
    volatile uint32_t V2A_INT_SET_REG;           /* VBUSM2AXI Interrupt Enable Set Register */
    volatile uint32_t V2A_INT_CLR_REG;           /* VBUSM2AXI Interrupt Enable Clear Register */
    volatile uint32_t V2A_EOI_REG;               /* VBUSM2AXI End of Interrupt Register */
    volatile uint8_t  Resv_256[76];
    volatile uint32_t PERF_CNT_SEL_REG;          /* Performance Counter Select Register */
    volatile uint32_t PERF_CNT1_REG;             /* Performance Counter 1 Register */
    volatile uint32_t PERF_CNT2_REG;             /* Performance Counter 2 Register */
    volatile uint32_t PERF_CNT3_REG;             /* Performance Counter 3 Register */
    volatile uint32_t PERF_CNT4_REG;             /* Performance Counter 4 Register */
    volatile uint8_t  Resv_288[12];
    volatile uint32_t ECC_CTRL_REG;              /* ECC Control Register */
    volatile uint32_t ECC_RID_INDX_REG;          /* ECC Cache RouteID Index Register */
    volatile uint32_t ECC_RID_VAL_REG;           /* ECC Cache RouteID Write Value Register */
    volatile uint8_t  Resv_304[4];
    volatile uint32_t ECC_R0_STR_ADDR_REG;       /* ECC Range 0 Start Address Register */
    volatile uint32_t ECC_R0_END_ADDR_REG;       /* ECC Range 0 End Address Register */
    volatile uint32_t ECC_R1_STR_ADDR_REG;       /* ECC Range 1 Start Address Register */
    volatile uint32_t ECC_R1_END_ADDR_REG;       /* ECC Range 1 End Address Register */
    volatile uint32_t ECC_R2_STR_ADDR_REG;       /* ECC Range 2 Start Address Register */
    volatile uint32_t ECC_R2_END_ADDR_REG;       /* ECC Range 2 End Address Register */
    volatile uint8_t  Resv_336[8];
    volatile uint32_t ECC_1B_ERR_CNT_REG;        /* ECC 1-Bit Error Count Register */
    volatile uint32_t ECC_1B_ERR_THRSH_REG;      /* ECC 1-Bit Error Threshold Register */
    volatile uint32_t ECC_1B_ERR_ADR_LOG_REG;    /* ECC 1-Bit Error Address Log Register */
    volatile uint32_t ECC_1B_ERR_MSK_LOG_REG;    /* ECC 1-Bit Error Mask Log Register */
    volatile uint32_t ECC_2B_ERR_ADR_LOG_REG;    /* ECC 2-Bit Error Address Log Register */
    volatile uint32_t ECC_2B_ERR_MSK_LOG_REG;    /* ECC 2-Bit Error Mask Log Register */
    volatile uint8_t  Resv_388[28];
    volatile uint32_t PHY_TEST_CTRL1_REG;        /* PHY Test Control 1 Register */
    volatile uint32_t PHY_TEST_CTRL2_REG;        /* PHY Test Control 2 Register */
    volatile uint32_t PHY_TEST_CTRL3_REG;        /* PHY Test Control 3 Register */
    volatile uint32_t PHY_TEST_CTRL4_REG;        /* PHY Test Control 4 Register */
    volatile uint32_t PHY_TEST_CTRL5_REG;        /* PHY Test Control 5 Register */
    volatile uint32_t PHY_TEST_CTRL6_REG;        /* PHY Test Control 6 Register */
    volatile uint32_t PHY_TEST_CTRL7_REG;        /* PHY Test Control 7 Register */
    volatile uint32_t PHY_TEST_CTRL8_REG;        /* PHY Test Control 8 Register */
    volatile uint32_t PHY_TEST_CTRL9_REG;        /* PHY Test Control 9 Register */
    volatile uint32_t PHY_TEST_CTRL10_REG;       /* PHY Test Control 10 Register */
    volatile uint8_t  Resv_448[20];
    volatile uint32_t PHY_TEST_STAT1_REG;        /* PHY Test Status 1 Register */
    volatile uint32_t PHY_TEST_STAT2_REG;        /* PHY Test Status 2 Register */
} CSL_emif_sscfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_EMIF_SSCFG_SS_ID_REV_REG                                           (0x00000000U)
#define CSL_EMIF_SSCFG_SS_CTL_REG                                              (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_CTL_REG                                             (0x00000020U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG                                          (0x00000024U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG                                          (0x00000028U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG                                          (0x0000002CU)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG                                     (0x00000030U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG                                      (0x00000034U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG                                      (0x00000038U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG                                      (0x0000003CU)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG1_REG                                       (0x00000070U)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG2_REG                                       (0x00000074U)
#define CSL_EMIF_SSCFG_V2A_BUS_TO                                              (0x0000009CU)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG                                         (0x000000A0U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG                                        (0x000000A4U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG                                         (0x000000A8U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG                                         (0x000000ACU)
#define CSL_EMIF_SSCFG_V2A_EOI_REG                                             (0x000000B0U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG                                        (0x00000100U)
#define CSL_EMIF_SSCFG_PERF_CNT1_REG                                           (0x00000104U)
#define CSL_EMIF_SSCFG_PERF_CNT2_REG                                           (0x00000108U)
#define CSL_EMIF_SSCFG_PERF_CNT3_REG                                           (0x0000010CU)
#define CSL_EMIF_SSCFG_PERF_CNT4_REG                                           (0x00000110U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG                                            (0x00000120U)
#define CSL_EMIF_SSCFG_ECC_RID_INDX_REG                                        (0x00000124U)
#define CSL_EMIF_SSCFG_ECC_RID_VAL_REG                                         (0x00000128U)
#define CSL_EMIF_SSCFG_ECC_R0_STR_ADDR_REG                                     (0x00000130U)
#define CSL_EMIF_SSCFG_ECC_R0_END_ADDR_REG                                     (0x00000134U)
#define CSL_EMIF_SSCFG_ECC_R1_STR_ADDR_REG                                     (0x00000138U)
#define CSL_EMIF_SSCFG_ECC_R1_END_ADDR_REG                                     (0x0000013CU)
#define CSL_EMIF_SSCFG_ECC_R2_STR_ADDR_REG                                     (0x00000140U)
#define CSL_EMIF_SSCFG_ECC_R2_END_ADDR_REG                                     (0x00000144U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_CNT_REG                                      (0x00000150U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_THRSH_REG                                    (0x00000154U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_ADR_LOG_REG                                  (0x00000158U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_MSK_LOG_REG                                  (0x0000015CU)
#define CSL_EMIF_SSCFG_ECC_2B_ERR_ADR_LOG_REG                                  (0x00000160U)
#define CSL_EMIF_SSCFG_ECC_2B_ERR_MSK_LOG_REG                                  (0x00000164U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG                                      (0x00000184U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG                                      (0x00000188U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL3_REG                                      (0x0000018CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG                                      (0x00000190U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG                                      (0x00000194U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG                                      (0x00000198U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG                                      (0x0000019CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG                                      (0x000001A0U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG                                      (0x000001A4U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL10_REG                                     (0x000001A8U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG                                      (0x000001C0U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG                                      (0x000001C4U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* SS_ID_REV_REG */

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MOD_ID_MASK                               (0xFFFF0000U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MOD_ID_SHIFT                              (0x00000010U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MOD_ID_MAX                                (0x0000FFFFU)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_RTL_VER_MASK                              (0x0000F800U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_RTL_VER_SHIFT                             (0x0000000BU)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_RTL_VER_MAX                               (0x0000001FU)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MAJ_REV_MASK                              (0x00000700U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MAJ_REV_SHIFT                             (0x00000008U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MAJ_REV_MAX                               (0x00000007U)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_CUSTOM_MASK                               (0x000000C0U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_CUSTOM_SHIFT                              (0x00000006U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_CUSTOM_MAX                                (0x00000003U)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MIN_REV_MASK                              (0x0000003FU)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MIN_REV_SHIFT                             (0x00000000U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MIN_REV_MAX                               (0x0000003FU)

/* SS_CTL_REG */

#define CSL_EMIF_SSCFG_SS_CTL_REG_PHY_PLL_BYPASS_MASK                          (0x00000001U)
#define CSL_EMIF_SSCFG_SS_CTL_REG_PHY_PLL_BYPASS_SHIFT                         (0x00000000U)
#define CSL_EMIF_SSCFG_SS_CTL_REG_PHY_PLL_BYPASS_MAX                           (0x00000001U)

/* V2A_CTL_REG */

#define CSL_EMIF_SSCFG_V2A_CTL_REG_SDRAM_3QT_MASK                              (0x00000400U)
#define CSL_EMIF_SSCFG_V2A_CTL_REG_SDRAM_3QT_SHIFT                             (0x0000000AU)
#define CSL_EMIF_SSCFG_V2A_CTL_REG_SDRAM_3QT_MAX                               (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_CTL_REG_SDRAM_IDX_MASK                              (0x000003E0U)
#define CSL_EMIF_SSCFG_V2A_CTL_REG_SDRAM_IDX_SHIFT                             (0x00000005U)
#define CSL_EMIF_SSCFG_V2A_CTL_REG_SDRAM_IDX_MAX                               (0x0000001FU)

#define CSL_EMIF_SSCFG_V2A_CTL_REG_REGION_IDX_MASK                             (0x0000001FU)
#define CSL_EMIF_SSCFG_V2A_CTL_REG_REGION_IDX_SHIFT                            (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_CTL_REG_REGION_IDX_MAX                              (0x0000001FU)

/* V2A_R1_MAT_REG */

#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_RANGEEN_A_MASK                    (0x80000000U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_RANGEEN_A_SHIFT                   (0x0000001FU)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_RANGEEN_A_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_MASK_A_MASK                       (0x70000000U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_MASK_A_SHIFT                      (0x0000001CU)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_MASK_A_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_ROUTEID_A_MASK                    (0x0FFF0000U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_ROUTEID_A_SHIFT                   (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_ROUTEID_A_MAX                     (0x00000FFFU)

#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_RANGEEN_B_MASK                    (0x00008000U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_RANGEEN_B_SHIFT                   (0x0000000FU)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_RANGEEN_B_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_MASK_B_MASK                       (0x00007000U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_MASK_B_SHIFT                      (0x0000000CU)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_MASK_B_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_ROUTEID_B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_ROUTEID_B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_R1_MAT_REG_RANGE1_ROUTEID_B_MAX                     (0x00000FFFU)

/* V2A_R2_MAT_REG */

#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_RANGEEN_A_MASK                    (0x80000000U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_RANGEEN_A_SHIFT                   (0x0000001FU)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_RANGEEN_A_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_MASK_A_MASK                       (0x70000000U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_MASK_A_SHIFT                      (0x0000001CU)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_MASK_A_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_ROUTEID_A_MASK                    (0x0FFF0000U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_ROUTEID_A_SHIFT                   (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_ROUTEID_A_MAX                     (0x00000FFFU)

#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_RANGEEN_B_MASK                    (0x00008000U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_RANGEEN_B_SHIFT                   (0x0000000FU)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_RANGEEN_B_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_MASK_B_MASK                       (0x00007000U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_MASK_B_SHIFT                      (0x0000000CU)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_MASK_B_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_ROUTEID_B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_ROUTEID_B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_R2_MAT_REG_RANGE2_ROUTEID_B_MAX                     (0x00000FFFU)

/* V2A_R3_MAT_REG */

#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_RANGEEN_A_MASK                    (0x80000000U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_RANGEEN_A_SHIFT                   (0x0000001FU)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_RANGEEN_A_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_MASK_A_MASK                       (0x70000000U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_MASK_A_SHIFT                      (0x0000001CU)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_MASK_A_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_ROUTEID_A_MASK                    (0x0FFF0000U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_ROUTEID_A_SHIFT                   (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_ROUTEID_A_MAX                     (0x00000FFFU)

#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_RANGEEN_B_MASK                    (0x00008000U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_RANGEEN_B_SHIFT                   (0x0000000FU)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_RANGEEN_B_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_MASK_B_MASK                       (0x00007000U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_MASK_B_SHIFT                      (0x0000000CU)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_MASK_B_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_ROUTEID_B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_ROUTEID_B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_R3_MAT_REG_RANGE3_ROUTEID_B_MAX                     (0x00000FFFU)

/* V2A_DEF_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP0_MASK                        (0x70000000U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP0_SHIFT                       (0x0000001CU)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP0_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP1_MASK                        (0x07000000U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP1_SHIFT                       (0x00000018U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP1_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP2_MASK                        (0x00700000U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP2_SHIFT                       (0x00000014U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP2_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP3_MASK                        (0x00070000U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP3_SHIFT                       (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP3_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP4_MASK                        (0x00007000U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP4_SHIFT                       (0x0000000CU)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP4_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP5_MASK                        (0x00000700U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP5_SHIFT                       (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP5_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP6_MASK                        (0x00000070U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP6_SHIFT                       (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP6_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP7_MASK                        (0x00000007U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP7_SHIFT                       (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_DEF_PRI_MAP_REG_PRIMAP7_MAX                         (0x00000007U)

/* V2A_R1_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP0_MASK                  (0x70000000U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP0_SHIFT                 (0x0000001CU)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP0_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP1_MASK                  (0x07000000U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP1_SHIFT                 (0x00000018U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP1_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP2_MASK                  (0x00700000U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP2_SHIFT                 (0x00000014U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP2_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP3_MASK                  (0x00070000U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP3_SHIFT                 (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP3_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP4_MASK                  (0x00007000U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP4_SHIFT                 (0x0000000CU)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP4_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP5_MASK                  (0x00000700U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP5_SHIFT                 (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP5_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP6_MASK                  (0x00000070U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP6_SHIFT                 (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP6_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP7_MASK                  (0x00000007U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP7_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_R1_PRI_MAP_REG_RANGE1_PRIMAP7_MAX                   (0x00000007U)

/* V2A_R2_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP0_MASK                  (0x70000000U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP0_SHIFT                 (0x0000001CU)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP0_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP1_MASK                  (0x07000000U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP1_SHIFT                 (0x00000018U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP1_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP2_MASK                  (0x00700000U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP2_SHIFT                 (0x00000014U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP2_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP3_MASK                  (0x00070000U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP3_SHIFT                 (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP3_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP4_MASK                  (0x00007000U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP4_SHIFT                 (0x0000000CU)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP4_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP5_MASK                  (0x00000700U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP5_SHIFT                 (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP5_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP6_MASK                  (0x00000070U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP6_SHIFT                 (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP6_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP7_MASK                  (0x00000007U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP7_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_R2_PRI_MAP_REG_RANGE2_PRIMAP7_MAX                   (0x00000007U)

/* V2A_R3_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP0_MASK                  (0x70000000U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP0_SHIFT                 (0x0000001CU)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP0_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP1_MASK                  (0x07000000U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP1_SHIFT                 (0x00000018U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP1_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP2_MASK                  (0x00700000U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP2_SHIFT                 (0x00000014U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP2_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP3_MASK                  (0x00070000U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP3_SHIFT                 (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP3_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP4_MASK                  (0x00007000U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP4_SHIFT                 (0x0000000CU)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP4_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP5_MASK                  (0x00000700U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP5_SHIFT                 (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP5_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP6_MASK                  (0x00000070U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP6_SHIFT                 (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP6_MAX                   (0x00000007U)

#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP7_MASK                  (0x00000007U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP7_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_R3_PRI_MAP_REG_RANGE3_PRIMAP7_MAX                   (0x00000007U)

/* V2A_AERR_LOG1_REG */

#define CSL_EMIF_SSCFG_V2A_AERR_LOG1_REG_AERR_ADDR_LSB_MASK                    (0xFFFF0000U)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG1_REG_AERR_ADDR_LSB_SHIFT                   (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG1_REG_AERR_ADDR_LSB_MAX                     (0x0000FFFFU)

#define CSL_EMIF_SSCFG_V2A_AERR_LOG1_REG_AERR_ROUTE_ID_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG1_REG_AERR_ROUTE_ID_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG1_REG_AERR_ROUTE_ID_MAX                     (0x00000FFFU)

/* V2A_AERR_LOG2_REG */

#define CSL_EMIF_SSCFG_V2A_AERR_LOG2_REG_AERR_ADDR_MSB_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG2_REG_AERR_ADDR_MSB_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_AERR_LOG2_REG_AERR_ADDR_MSB_MAX                     (0xFFFFFFFFU)

/* V2A_BUS_TO */

#define CSL_EMIF_SSCFG_V2A_BUS_TO_BUS_TIMER_MASK                               (0x00FFFFFFU)
#define CSL_EMIF_SSCFG_V2A_BUS_TO_BUS_TIMER_SHIFT                              (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_BUS_TO_BUS_TIMER_MAX                                (0x00FFFFFFU)

/* V2A_INT_RAW_REG */

#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECCM1BERR_MASK                          (0x00000020U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECCM1BERR_SHIFT                         (0x00000005U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECCM1BERR_MAX                           (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECC2BERR_MASK                           (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECC2BERR_SHIFT                          (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECC2BERR_MAX                            (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECC1BERR_MASK                           (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECC1BERR_SHIFT                          (0x00000003U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_ECC1BERR_MAX                            (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_TOERR_MASK                              (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_TOERR_SHIFT                             (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_TOERR_MAX                               (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_AERR_MASK                               (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_AERR_SHIFT                              (0x00000001U)
#define CSL_EMIF_SSCFG_V2A_INT_RAW_REG_AERR_MAX                                (0x00000001U)

/* V2A_INT_STAT_REG */

#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECCM1BERR_MASK                         (0x00000020U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECCM1BERR_SHIFT                        (0x00000005U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECCM1BERR_MAX                          (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECC2BERR_MASK                          (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECC2BERR_SHIFT                         (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECC2BERR_MAX                           (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECC1BERR_MASK                          (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECC1BERR_SHIFT                         (0x00000003U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_ECC1BERR_MAX                           (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_TOERR_MASK                             (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_TOERR_SHIFT                            (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_TOERR_MAX                              (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_AERR_MASK                              (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_AERR_SHIFT                             (0x00000001U)
#define CSL_EMIF_SSCFG_V2A_INT_STAT_REG_AERR_MAX                               (0x00000001U)

/* V2A_INT_SET_REG */

#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECCM1BERR_EN_MASK                       (0x00000020U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECCM1BERR_EN_SHIFT                      (0x00000005U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECCM1BERR_EN_MAX                        (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECC2BERR_EN_MASK                        (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECC2BERR_EN_SHIFT                       (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECC2BERR_EN_MAX                         (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECC1BERR_EN_MASK                        (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECC1BERR_EN_SHIFT                       (0x00000003U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_ECC1BERR_EN_MAX                         (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_TOERR_EN_MASK                           (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_TOERR_EN_SHIFT                          (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_TOERR_EN_MAX                            (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_AERR_EN_MASK                            (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_AERR_EN_SHIFT                           (0x00000001U)
#define CSL_EMIF_SSCFG_V2A_INT_SET_REG_AERR_EN_MAX                             (0x00000001U)

/* V2A_INT_CLR_REG */

#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECCM1BERR_EN_MASK                       (0x00000020U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECCM1BERR_EN_SHIFT                      (0x00000005U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECCM1BERR_EN_MAX                        (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECC2BERR_EN_MASK                        (0x00000010U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECC2BERR_EN_SHIFT                       (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECC2BERR_EN_MAX                         (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECC1BERR_EN_MASK                        (0x00000008U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECC1BERR_EN_SHIFT                       (0x00000003U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_ECC1BERR_EN_MAX                         (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_TOERR_EN_MASK                           (0x00000004U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_TOERR_EN_SHIFT                          (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_TOERR_EN_MAX                            (0x00000001U)

#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_AERR_EN_MASK                            (0x00000002U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_AERR_EN_SHIFT                           (0x00000001U)
#define CSL_EMIF_SSCFG_V2A_INT_CLR_REG_AERR_EN_MAX                             (0x00000001U)

/* V2A_EOI_REG */

#define CSL_EMIF_SSCFG_V2A_EOI_REG_EOI_MASK                                    (0x00000003U)
#define CSL_EMIF_SSCFG_V2A_EOI_REG_EOI_SHIFT                                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2A_EOI_REG_EOI_MAX                                     (0x00000003U)

/* PERF_CNT_SEL_REG */

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT4_SEL_MASK                          (0x3F000000U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT4_SEL_SHIFT                         (0x00000018U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT4_SEL_MAX                           (0x0000003FU)

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT3_SEL_MASK                          (0x003F0000U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT3_SEL_SHIFT                         (0x00000010U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT3_SEL_MAX                           (0x0000003FU)

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT2_SEL_MASK                          (0x00003F00U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT2_SEL_SHIFT                         (0x00000008U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT2_SEL_MAX                           (0x0000003FU)

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT1_SEL_MASK                          (0x0000003FU)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT1_SEL_SHIFT                         (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT1_SEL_MAX                           (0x0000003FU)

/* PERF_CNT1_REG */

#define CSL_EMIF_SSCFG_PERF_CNT1_REG_CNT1_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT1_REG_CNT1_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT1_REG_CNT1_MAX                                  (0xFFFFFFFFU)

/* PERF_CNT2_REG */

#define CSL_EMIF_SSCFG_PERF_CNT2_REG_CNT2_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT2_REG_CNT2_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT2_REG_CNT2_MAX                                  (0xFFFFFFFFU)

/* PERF_CNT3_REG */

#define CSL_EMIF_SSCFG_PERF_CNT3_REG_CNT3_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT3_REG_CNT3_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT3_REG_CNT3_MAX                                  (0xFFFFFFFFU)

/* PERF_CNT4_REG */

#define CSL_EMIF_SSCFG_PERF_CNT4_REG_CNT4_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT4_REG_CNT4_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT4_REG_CNT4_MAX                                  (0xFFFFFFFFU)

/* ECC_CTRL_REG */

#define CSL_EMIF_SSCFG_ECC_CTRL_REG_COR_ECC_THRESH_MASK                        (0x00000700U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_COR_ECC_THRESH_SHIFT                       (0x00000008U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_COR_ECC_THRESH_MAX                         (0x00000007U)

#define CSL_EMIF_SSCFG_ECC_CTRL_REG_WR_ALLOC_MASK                              (0x00000010U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_WR_ALLOC_SHIFT                             (0x00000004U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_WR_ALLOC_MAX                               (0x00000001U)

#define CSL_EMIF_SSCFG_ECC_CTRL_REG_ECC_CK_MASK                                (0x00000004U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_ECC_CK_SHIFT                               (0x00000002U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_ECC_CK_MAX                                 (0x00000001U)

#define CSL_EMIF_SSCFG_ECC_CTRL_REG_RMW_EN_MASK                                (0x00000002U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_RMW_EN_SHIFT                               (0x00000001U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_RMW_EN_MAX                                 (0x00000001U)

#define CSL_EMIF_SSCFG_ECC_CTRL_REG_ECC_EN_MASK                                (0x00000001U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_ECC_EN_SHIFT                               (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_CTRL_REG_ECC_EN_MAX                                 (0x00000001U)

/* ECC_RID_INDX_REG */

#define CSL_EMIF_SSCFG_ECC_RID_INDX_REG_ECCRID_ADR_MASK                        (0x0000003FU)
#define CSL_EMIF_SSCFG_ECC_RID_INDX_REG_ECCRID_ADR_SHIFT                       (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_RID_INDX_REG_ECCRID_ADR_MAX                         (0x0000003FU)

/* ECC_RID_VAL_REG */

#define CSL_EMIF_SSCFG_ECC_RID_VAL_REG_ECCRID_VAL_VLD_MASK                     (0x00008000U)
#define CSL_EMIF_SSCFG_ECC_RID_VAL_REG_ECCRID_VAL_VLD_SHIFT                    (0x0000000FU)
#define CSL_EMIF_SSCFG_ECC_RID_VAL_REG_ECCRID_VAL_VLD_MAX                      (0x00000001U)

#define CSL_EMIF_SSCFG_ECC_RID_VAL_REG_ECCRID_VAL_MASK                         (0x00000FFFU)
#define CSL_EMIF_SSCFG_ECC_RID_VAL_REG_ECCRID_VAL_SHIFT                        (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_RID_VAL_REG_ECCRID_VAL_MAX                          (0x00000FFFU)

/* ECC_R0_STR_ADDR_REG */

#define CSL_EMIF_SSCFG_ECC_R0_STR_ADDR_REG_ECC_STR_ADR_0_MASK                  (0x0001FFFFU)
#define CSL_EMIF_SSCFG_ECC_R0_STR_ADDR_REG_ECC_STR_ADR_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_R0_STR_ADDR_REG_ECC_STR_ADR_0_MAX                   (0x0001FFFFU)

/* ECC_R0_END_ADDR_REG */

#define CSL_EMIF_SSCFG_ECC_R0_END_ADDR_REG_ECC_END_ADR_0_MASK                  (0x0001FFFFU)
#define CSL_EMIF_SSCFG_ECC_R0_END_ADDR_REG_ECC_END_ADR_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_R0_END_ADDR_REG_ECC_END_ADR_0_MAX                   (0x0001FFFFU)

/* ECC_R1_STR_ADDR_REG */

#define CSL_EMIF_SSCFG_ECC_R1_STR_ADDR_REG_ECC_STR_ADR_1_MASK                  (0x0001FFFFU)
#define CSL_EMIF_SSCFG_ECC_R1_STR_ADDR_REG_ECC_STR_ADR_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_R1_STR_ADDR_REG_ECC_STR_ADR_1_MAX                   (0x0001FFFFU)

/* ECC_R1_END_ADDR_REG */

#define CSL_EMIF_SSCFG_ECC_R1_END_ADDR_REG_ECC_END_ADR_1_MASK                  (0x0001FFFFU)
#define CSL_EMIF_SSCFG_ECC_R1_END_ADDR_REG_ECC_END_ADR_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_R1_END_ADDR_REG_ECC_END_ADR_1_MAX                   (0x0001FFFFU)

/* ECC_R2_STR_ADDR_REG */

#define CSL_EMIF_SSCFG_ECC_R2_STR_ADDR_REG_ECC_STR_ADR_2_MASK                  (0x0001FFFFU)
#define CSL_EMIF_SSCFG_ECC_R2_STR_ADDR_REG_ECC_STR_ADR_2_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_R2_STR_ADDR_REG_ECC_STR_ADR_2_MAX                   (0x0001FFFFU)

/* ECC_R2_END_ADDR_REG */

#define CSL_EMIF_SSCFG_ECC_R2_END_ADDR_REG_ECC_END_ADR_2_MASK                  (0x0001FFFFU)
#define CSL_EMIF_SSCFG_ECC_R2_END_ADDR_REG_ECC_END_ADR_2_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_R2_END_ADDR_REG_ECC_END_ADR_2_MAX                   (0x0001FFFFU)

/* ECC_1B_ERR_CNT_REG */

#define CSL_EMIF_SSCFG_ECC_1B_ERR_CNT_REG_ECC_1B_ERR_CNT_MASK                  (0x0000FFFFU)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_CNT_REG_ECC_1B_ERR_CNT_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_CNT_REG_ECC_1B_ERR_CNT_MAX                   (0x0000FFFFU)

/* ECC_1B_ERR_THRSH_REG */

#define CSL_EMIF_SSCFG_ECC_1B_ERR_THRSH_REG_ECC_1B_ERR_THRSH_MASK              (0x0000FFFFU)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_THRSH_REG_ECC_1B_ERR_THRSH_SHIFT             (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_THRSH_REG_ECC_1B_ERR_THRSH_MAX               (0x0000FFFFU)

/* ECC_1B_ERR_ADR_LOG_REG */

#define CSL_EMIF_SSCFG_ECC_1B_ERR_ADR_LOG_REG_ECC_1B_ERR_ADR_MASK              (0x1FFFFFFFU)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_ADR_LOG_REG_ECC_1B_ERR_ADR_SHIFT             (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_ADR_LOG_REG_ECC_1B_ERR_ADR_MAX               (0x1FFFFFFFU)

/* ECC_1B_ERR_MSK_LOG_REG */

#define CSL_EMIF_SSCFG_ECC_1B_ERR_MSK_LOG_REG_ECC_1B_ERR_MSK_MASK              (0x0000000FU)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_MSK_LOG_REG_ECC_1B_ERR_MSK_SHIFT             (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_1B_ERR_MSK_LOG_REG_ECC_1B_ERR_MSK_MAX               (0x0000000FU)

/* ECC_2B_ERR_ADR_LOG_REG */

#define CSL_EMIF_SSCFG_ECC_2B_ERR_ADR_LOG_REG_ECC_2B_ERR_ADR_MASK              (0x1FFFFFFFU)
#define CSL_EMIF_SSCFG_ECC_2B_ERR_ADR_LOG_REG_ECC_2B_ERR_ADR_SHIFT             (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_2B_ERR_ADR_LOG_REG_ECC_2B_ERR_ADR_MAX               (0x1FFFFFFFU)

/* ECC_2B_ERR_MSK_LOG_REG */

#define CSL_EMIF_SSCFG_ECC_2B_ERR_MSK_LOG_REG_ECC_2B_ERR_MSK_MASK              (0x0000000FU)
#define CSL_EMIF_SSCFG_ECC_2B_ERR_MSK_LOG_REG_ECC_2B_ERR_MSK_SHIFT             (0x00000000U)
#define CSL_EMIF_SSCFG_ECC_2B_ERR_MSK_LOG_REG_ECC_2B_ERR_MSK_MAX               (0x0000000FU)

/* PHY_TEST_CTRL1_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_HVM_TEST_EN_MASK                     (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_HVM_TEST_EN_SHIFT                    (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_HVM_TEST_EN_MAX                      (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_MASK                     (0x00000002U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_SHIFT                    (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_MAX                      (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_DRIVE_MASK               (0x00000004U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_DRIVE_SHIFT              (0x00000002U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_DRIVE_MAX                (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_IE_MASK                  (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_IE_SHIFT                 (0x00000003U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_IE_MAX                   (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_OE_MASK                  (0x00000010U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_OE_SHIFT                 (0x00000004U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_OE_MAX                   (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_TERM_MASK                (0x00000020U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_TERM_SHIFT               (0x00000005U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_ENABLE_TERM_MAX                 (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_EN_MASK            (0x00000040U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_EN_SHIFT           (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_EN_MAX             (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_ADDR_EN_MASK       (0x00000080U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_ADDR_EN_SHIFT      (0x00000007U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_ADDR_EN_MAX        (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_ADDR_SEL_MASK      (0x0000FF00U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_ADDR_SEL_SHIFT     (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_ADDR_SEL_MAX       (0x000000FFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_WR_SEL_MASK        (0x00FF0000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_WR_SEL_SHIFT       (0x00000010U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_WR_SEL_MAX         (0x000000FFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_RD_SEL_MASK        (0xFF000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_RD_SEL_SHIFT       (0x00000018U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL1_REG_JTAG_DATAOUT_TSEL_RD_SEL_MAX         (0x000000FFU)

/* PHY_TEST_CTRL2_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PHY_DSLICE_PAD_RX_CTLE_SETTING_MASK (0x0000003FU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PHY_DSLICE_PAD_RX_CTLE_SETTING_SHIFT (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PHY_DSLICE_PAD_RX_CTLE_SETTING_MAX (0x0000003FU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PHY_RX_CAL_CODE_MASK    (0x00007FC0U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PHY_RX_CAL_CODE_SHIFT   (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PHY_RX_CAL_CODE_MAX     (0x000001FFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_VREF_CTRL_DQ_MASK       (0x07FF8000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_VREF_CTRL_DQ_SHIFT      (0x0000000FU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_VREF_CTRL_DQ_MAX        (0x00000FFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_ATB_EN_MASK             (0x08000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_ATB_EN_SHIFT            (0x0000001BU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_ATB_EN_MAX              (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_DSLICE_IO_CFG0_MASK (0x10000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_DSLICE_IO_CFG0_SHIFT (0x0000001CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_DSLICE_IO_CFG0_MAX  (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_DSLICE_IO_CFG2_MASK (0x20000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_DSLICE_IO_CFG2_SHIFT (0x0000001DU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_DSLICE_IO_CFG2_MAX  (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_ACS_IO_CFG0_MASK    (0x40000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_ACS_IO_CFG0_SHIFT   (0x0000001EU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_ACS_IO_CFG0_MAX     (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_ADR_IO_CFG0_MASK    (0x80000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_ADR_IO_CFG0_SHIFT   (0x0000001FU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL2_REG_JTAG_DATAOUT_PAD_ADR_IO_CFG0_MAX     (0x00000001U)

/* PHY_TEST_CTRL3_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL3_REG_JTAG_DATAOUT_PAD_ATB_CTRL_MASK       (0x0000FFFFU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL3_REG_JTAG_DATAOUT_PAD_ATB_CTRL_SHIFT      (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL3_REG_JTAG_DATAOUT_PAD_ATB_CTRL_MAX        (0x0000FFFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL3_REG_JTAG_DATAOUT_ATB_CTRL_MASK           (0xFFFF0000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL3_REG_JTAG_DATAOUT_ATB_CTRL_SHIFT          (0x00000010U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL3_REG_JTAG_DATAOUT_ATB_CTRL_MAX            (0x0000FFFFU)

/* PHY_TEST_CTRL4_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_RESET_N_OE_MASK         (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_RESET_N_OE_SHIFT        (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_RESET_N_OE_MAX          (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CKE_OE_MASK             (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CKE_OE_SHIFT            (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CKE_OE_MAX              (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_MEM_CLK_0_OE_MASK       (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_MEM_CLK_0_OE_SHIFT      (0x00000003U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_MEM_CLK_0_OE_MAX        (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CS_N_OE_MASK            (0x00000030U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CS_N_OE_SHIFT           (0x00000004U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CS_N_OE_MAX             (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ACT_N_OE_MASK           (0x00000040U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ACT_N_OE_SHIFT          (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ACT_N_OE_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_RAS_N_OE_MASK           (0x00000080U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_RAS_N_OE_SHIFT          (0x00000007U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_RAS_N_OE_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CAS_N_OE_MASK           (0x00000100U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CAS_N_OE_SHIFT          (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_CAS_N_OE_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_WE_N_OE_MASK            (0x00000200U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_WE_N_OE_SHIFT           (0x00000009U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_WE_N_OE_MAX             (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_BG_OE_MASK              (0x00000C00U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_BG_OE_SHIFT             (0x0000000AU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_BG_OE_MAX               (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_BANK_OE_MASK            (0x00003000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_BANK_OE_SHIFT           (0x0000000CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_BANK_OE_MAX             (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ADDRESS_OE_MASK         (0x0FFFC000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ADDRESS_OE_SHIFT        (0x0000000EU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ADDRESS_OE_MAX          (0x00003FFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ODT_OE_MASK             (0x30000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ODT_OE_SHIFT            (0x0000001CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ODT_OE_MAX              (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_PARITY_IN_OE_MASK       (0x40000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_PARITY_IN_OE_SHIFT      (0x0000001EU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_PARITY_IN_OE_MAX        (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ERROR_N_OE_MASK         (0x80000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ERROR_N_OE_SHIFT        (0x0000001FU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL4_REG_JTAG_DATAOUT_ERROR_N_OE_MAX          (0x00000001U)

/* PHY_TEST_CTRL5_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DATA_OE_MASK            (0x0000FFFFU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DATA_OE_SHIFT           (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DATA_OE_MAX             (0x0000FFFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DM_OE_MASK              (0x00030000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DM_OE_SHIFT             (0x00000010U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DM_OE_MAX               (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DQS_OE_MASK             (0x00300000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DQS_OE_SHIFT            (0x00000014U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL5_REG_JTAG_DATAOUT_DQS_OE_MAX              (0x00000003U)

/* PHY_TEST_CTRL6_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_RESET_N_MASK            (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_RESET_N_SHIFT           (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_RESET_N_MAX             (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CKE_MASK                (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CKE_SHIFT               (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CKE_MAX                 (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_MEM_CLK_0_MASK          (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_MEM_CLK_0_SHIFT         (0x00000003U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_MEM_CLK_0_MAX           (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CS_N_MASK               (0x00000030U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CS_N_SHIFT              (0x00000004U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CS_N_MAX                (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ACT_N_MASK              (0x00000040U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ACT_N_SHIFT             (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ACT_N_MAX               (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_RAS_N_MASK              (0x00000080U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_RAS_N_SHIFT             (0x00000007U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_RAS_N_MAX               (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CAS_N_MASK              (0x00000100U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CAS_N_SHIFT             (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_CAS_N_MAX               (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_WE_N_MASK               (0x00000200U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_WE_N_SHIFT              (0x00000009U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_WE_N_MAX                (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_BG_MASK                 (0x00000C00U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_BG_SHIFT                (0x0000000AU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_BG_MAX                  (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_BANK_MASK               (0x00003000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_BANK_SHIFT              (0x0000000CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_BANK_MAX                (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ADDRESS_MASK            (0x0FFFC000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ADDRESS_SHIFT           (0x0000000EU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ADDRESS_MAX             (0x00003FFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ODT_MASK                (0x30000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ODT_SHIFT               (0x0000001CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ODT_MAX                 (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_PARITY_IN_MASK          (0x40000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_PARITY_IN_SHIFT         (0x0000001EU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_PARITY_IN_MAX           (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ERROR_N_MASK            (0x80000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ERROR_N_SHIFT           (0x0000001FU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL6_REG_JTAG_DATAOUT_ERROR_N_MAX             (0x00000001U)

/* PHY_TEST_CTRL7_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DATA_MASK               (0x0000FFFFU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DATA_SHIFT              (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DATA_MAX                (0x0000FFFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DM_MASK                 (0x00030000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DM_SHIFT                (0x00000010U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DM_MAX                  (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DQS_MASK                (0x00300000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DQS_SHIFT               (0x00000014U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL7_REG_JTAG_DATAOUT_DQS_MAX                 (0x00000003U)

/* PHY_TEST_CTRL8_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_RESET_N_IE_MASK         (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_RESET_N_IE_SHIFT        (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_RESET_N_IE_MAX          (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CKE_IE_MASK             (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CKE_IE_SHIFT            (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CKE_IE_MAX              (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_MEM_CLK_0_IE_MASK       (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_MEM_CLK_0_IE_SHIFT      (0x00000003U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_MEM_CLK_0_IE_MAX        (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CS_N_IE_MASK            (0x00000030U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CS_N_IE_SHIFT           (0x00000004U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CS_N_IE_MAX             (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ACT_N_IE_MASK           (0x00000040U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ACT_N_IE_SHIFT          (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ACT_N_IE_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_RAS_N_IE_MASK           (0x00000080U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_RAS_N_IE_SHIFT          (0x00000007U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_RAS_N_IE_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CAS_N_IE_MASK           (0x00000100U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CAS_N_IE_SHIFT          (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_CAS_N_IE_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_WE_N_IE_MASK            (0x00000200U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_WE_N_IE_SHIFT           (0x00000009U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_WE_N_IE_MAX             (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_BG_IE_MASK              (0x00000C00U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_BG_IE_SHIFT             (0x0000000AU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_BG_IE_MAX               (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_BANK_IE_MASK            (0x00003000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_BANK_IE_SHIFT           (0x0000000CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_BANK_IE_MAX             (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ADDRESS_IE_MASK         (0x0FFFC000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ADDRESS_IE_SHIFT        (0x0000000EU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ADDRESS_IE_MAX          (0x00003FFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ODT_IE_MASK             (0x30000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ODT_IE_SHIFT            (0x0000001CU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ODT_IE_MAX              (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_PARITY_IN_IE_MASK       (0x40000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_PARITY_IN_IE_SHIFT      (0x0000001EU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_PARITY_IN_IE_MAX        (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ERROR_N_IE_MASK         (0x80000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ERROR_N_IE_SHIFT        (0x0000001FU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL8_REG_JTAG_DATAOUT_ERROR_N_IE_MAX          (0x00000001U)

/* PHY_TEST_CTRL9_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DATA_IE_MASK            (0x0000FFFFU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DATA_IE_SHIFT           (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DATA_IE_MAX             (0x0000FFFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DM_IE_MASK              (0x00030000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DM_IE_SHIFT             (0x00000010U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DM_IE_MAX               (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DQS_IE_MASK             (0x00300000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DQS_IE_SHIFT            (0x00000014U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL9_REG_JTAG_DATAOUT_DQS_IE_MAX              (0x00000003U)

/* PHY_TEST_CTRL10_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_CTRL10_REG_HVM_CLK_DIV_MASK                    (0x000000FFU)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL10_REG_HVM_CLK_DIV_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_CTRL10_REG_HVM_CLK_DIV_MAX                     (0x000000FFU)

/* PHY_TEST_STAT1_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_RESET_N_MASK             (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_RESET_N_SHIFT            (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_RESET_N_MAX              (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CKE_MASK                 (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CKE_SHIFT                (0x00000001U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CKE_MAX                  (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_MEM_CLK_0_MASK           (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_MEM_CLK_0_SHIFT          (0x00000003U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_MEM_CLK_0_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CS_N_MASK                (0x00000030U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CS_N_SHIFT               (0x00000004U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CS_N_MAX                 (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ACT_N_MASK               (0x00000040U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ACT_N_SHIFT              (0x00000006U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ACT_N_MAX                (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_RAS_N_MASK               (0x00000080U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_RAS_N_SHIFT              (0x00000007U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_RAS_N_MAX                (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CAS_N_MASK               (0x00000100U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CAS_N_SHIFT              (0x00000008U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_CAS_N_MAX                (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_WE_N_MASK                (0x00000200U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_WE_N_SHIFT               (0x00000009U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_WE_N_MAX                 (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_BG_MASK                  (0x00000C00U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_BG_SHIFT                 (0x0000000AU)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_BG_MAX                   (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_BANK_MASK                (0x00003000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_BANK_SHIFT               (0x0000000CU)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_BANK_MAX                 (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ADDRESS_MASK             (0x0FFFC000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ADDRESS_SHIFT            (0x0000000EU)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ADDRESS_MAX              (0x00003FFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ODT_MASK                 (0x30000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ODT_SHIFT                (0x0000001CU)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ODT_MAX                  (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_PARITY_IN_MASK           (0x40000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_PARITY_IN_SHIFT          (0x0000001EU)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_PARITY_IN_MAX            (0x00000001U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ERROR_N_MASK             (0x80000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ERROR_N_SHIFT            (0x0000001FU)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT1_REG_JTAG_DATAIN_ERROR_N_MAX              (0x00000001U)

/* PHY_TEST_STAT2_REG */

#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DATA_MASK                (0x0000FFFFU)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DATA_SHIFT               (0x00000000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DATA_MAX                 (0x0000FFFFU)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DM_MASK                  (0x00030000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DM_SHIFT                 (0x00000010U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DM_MAX                   (0x00000003U)

#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DQS_MASK                 (0x00300000U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DQS_SHIFT                (0x00000014U)
#define CSL_EMIF_SSCFG_PHY_TEST_STAT2_REG_JTAG_DATAIN_DQS_MAX                  (0x00000003U)

/**************************************************************************
* Hardware Region  : Cadence DDR Controller Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t DENALI_CTL_0;
    volatile uint32_t DENALI_CTL_1;
    volatile uint32_t DENALI_CTL_2;
    volatile uint32_t DENALI_CTL_3;
    volatile uint32_t DENALI_CTL_4;
    volatile uint32_t DENALI_CTL_5;
    volatile uint32_t DENALI_CTL_6;
    volatile uint32_t DENALI_CTL_7;
    volatile uint32_t DENALI_CTL_8;
    volatile uint32_t DENALI_CTL_9;
    volatile uint32_t DENALI_CTL_10;
    volatile uint32_t DENALI_CTL_11;
    volatile uint32_t DENALI_CTL_12;
    volatile uint32_t DENALI_CTL_13;
    volatile uint32_t DENALI_CTL_14;
    volatile uint32_t DENALI_CTL_15;
    volatile uint32_t DENALI_CTL_16;
    volatile uint32_t DENALI_CTL_17;
    volatile uint32_t DENALI_CTL_18;
    volatile uint32_t DENALI_CTL_19;
    volatile uint32_t DENALI_CTL_20;
    volatile uint32_t DENALI_CTL_21;
    volatile uint32_t DENALI_CTL_22;
    volatile uint32_t DENALI_CTL_23;
    volatile uint32_t DENALI_CTL_24;
    volatile uint32_t DENALI_CTL_25;
    volatile uint32_t DENALI_CTL_26;
    volatile uint32_t DENALI_CTL_27;
    volatile uint32_t DENALI_CTL_28;
    volatile uint32_t DENALI_CTL_29;
    volatile uint32_t DENALI_CTL_30;
    volatile uint32_t DENALI_CTL_31;
    volatile uint32_t DENALI_CTL_32;
    volatile uint32_t DENALI_CTL_33;
    volatile uint32_t DENALI_CTL_34;
    volatile uint32_t DENALI_CTL_35;
    volatile uint32_t DENALI_CTL_36;
    volatile uint32_t DENALI_CTL_37;
    volatile uint32_t DENALI_CTL_38;
    volatile uint32_t DENALI_CTL_39;
    volatile uint32_t DENALI_CTL_40;
    volatile uint32_t DENALI_CTL_41;
    volatile uint32_t DENALI_CTL_42;
    volatile uint32_t DENALI_CTL_43;
    volatile uint32_t DENALI_CTL_44;
    volatile uint32_t DENALI_CTL_45;
    volatile uint32_t DENALI_CTL_46;
    volatile uint32_t DENALI_CTL_47;
    volatile uint32_t DENALI_CTL_48;
    volatile uint32_t DENALI_CTL_49;
    volatile uint32_t DENALI_CTL_50;
    volatile uint32_t DENALI_CTL_51;
    volatile uint32_t DENALI_CTL_52;
    volatile uint32_t DENALI_CTL_53;
    volatile uint32_t DENALI_CTL_54;
    volatile uint32_t DENALI_CTL_55;
    volatile uint32_t DENALI_CTL_56;
    volatile uint32_t DENALI_CTL_57;
    volatile uint32_t DENALI_CTL_58;
    volatile uint32_t DENALI_CTL_59;
    volatile uint32_t DENALI_CTL_60;
    volatile uint32_t DENALI_CTL_61;
    volatile uint32_t DENALI_CTL_62;
    volatile uint32_t DENALI_CTL_63;
    volatile uint32_t DENALI_CTL_64;
    volatile uint32_t DENALI_CTL_65;
    volatile uint32_t DENALI_CTL_66;
    volatile uint32_t DENALI_CTL_67;
    volatile uint32_t DENALI_CTL_68;
    volatile uint32_t DENALI_CTL_69;
    volatile uint32_t DENALI_CTL_70;
    volatile uint32_t DENALI_CTL_71;
    volatile uint32_t DENALI_CTL_72;
    volatile uint32_t DENALI_CTL_73;
    volatile uint32_t DENALI_CTL_74;
    volatile uint32_t DENALI_CTL_75;
    volatile uint32_t DENALI_CTL_76;
    volatile uint32_t DENALI_CTL_77;
    volatile uint32_t DENALI_CTL_78;
    volatile uint32_t DENALI_CTL_79;
    volatile uint32_t DENALI_CTL_80;
    volatile uint32_t DENALI_CTL_81;
    volatile uint32_t DENALI_CTL_82;
    volatile uint32_t DENALI_CTL_83;
    volatile uint32_t DENALI_CTL_84;
    volatile uint32_t DENALI_CTL_85;
    volatile uint32_t DENALI_CTL_86;
    volatile uint32_t DENALI_CTL_87;
    volatile uint32_t DENALI_CTL_88;
    volatile uint32_t DENALI_CTL_89;
    volatile uint32_t DENALI_CTL_90;
    volatile uint32_t DENALI_CTL_91;
    volatile uint32_t DENALI_CTL_92;
    volatile uint32_t DENALI_CTL_93;
    volatile uint32_t DENALI_CTL_94;
    volatile uint32_t DENALI_CTL_95;
    volatile uint32_t DENALI_CTL_96;
    volatile uint32_t DENALI_CTL_97;
    volatile uint32_t DENALI_CTL_98;
    volatile uint32_t DENALI_CTL_99;
    volatile uint32_t DENALI_CTL_100;
    volatile uint32_t DENALI_CTL_101;
    volatile uint32_t DENALI_CTL_102;
    volatile uint32_t DENALI_CTL_103;
    volatile uint32_t DENALI_CTL_104;
    volatile uint32_t DENALI_CTL_105;
    volatile uint32_t DENALI_CTL_106;
    volatile uint32_t DENALI_CTL_107;
    volatile uint32_t DENALI_CTL_108;
    volatile uint32_t DENALI_CTL_109;
    volatile uint32_t DENALI_CTL_110;
    volatile uint32_t DENALI_CTL_111;
    volatile uint32_t DENALI_CTL_112;
    volatile uint32_t DENALI_CTL_113;
    volatile uint32_t DENALI_CTL_114;
    volatile uint32_t DENALI_CTL_115;
    volatile uint32_t DENALI_CTL_116;
    volatile uint32_t DENALI_CTL_117;
    volatile uint32_t DENALI_CTL_118;
    volatile uint32_t DENALI_CTL_119;
    volatile uint32_t DENALI_CTL_120;
    volatile uint32_t DENALI_CTL_121;
    volatile uint32_t DENALI_CTL_122;
    volatile uint32_t DENALI_CTL_123;
    volatile uint32_t DENALI_CTL_124;
    volatile uint32_t DENALI_CTL_125;
    volatile uint32_t DENALI_CTL_126;
    volatile uint32_t DENALI_CTL_127;
    volatile uint32_t DENALI_CTL_128;
    volatile uint32_t DENALI_CTL_129;
    volatile uint32_t DENALI_CTL_130;
    volatile uint32_t DENALI_CTL_131;
    volatile uint32_t DENALI_CTL_132;
    volatile uint32_t DENALI_CTL_133;
    volatile uint32_t DENALI_CTL_134;
    volatile uint32_t DENALI_CTL_135;
    volatile uint32_t DENALI_CTL_136;
    volatile uint32_t DENALI_CTL_137;
    volatile uint32_t DENALI_CTL_138;
    volatile uint32_t DENALI_CTL_139;
    volatile uint32_t DENALI_CTL_140;
    volatile uint32_t DENALI_CTL_141;
    volatile uint32_t DENALI_CTL_142;
    volatile uint32_t DENALI_CTL_143;
    volatile uint32_t DENALI_CTL_144;
    volatile uint32_t DENALI_CTL_145;
    volatile uint32_t DENALI_CTL_146;
    volatile uint32_t DENALI_CTL_147;
    volatile uint32_t DENALI_CTL_148;
    volatile uint32_t DENALI_CTL_149;
    volatile uint32_t DENALI_CTL_150;
    volatile uint32_t DENALI_CTL_151;
    volatile uint32_t DENALI_CTL_152;
    volatile uint32_t DENALI_CTL_153;
    volatile uint32_t DENALI_CTL_154;
    volatile uint32_t DENALI_CTL_155;
    volatile uint32_t DENALI_CTL_156;
    volatile uint32_t DENALI_CTL_157;
    volatile uint32_t DENALI_CTL_158;
    volatile uint32_t DENALI_CTL_159;
    volatile uint32_t DENALI_CTL_160;
    volatile uint32_t DENALI_CTL_161;
    volatile uint32_t DENALI_CTL_162;
    volatile uint32_t DENALI_CTL_163;
    volatile uint32_t DENALI_CTL_164;
    volatile uint32_t DENALI_CTL_165;
    volatile uint32_t DENALI_CTL_166;
    volatile uint32_t DENALI_CTL_167;
    volatile uint32_t DENALI_CTL_168;
    volatile uint32_t DENALI_CTL_169;
    volatile uint32_t DENALI_CTL_170;
    volatile uint32_t DENALI_CTL_171;
    volatile uint32_t DENALI_CTL_172;
    volatile uint32_t DENALI_CTL_173;
    volatile uint32_t DENALI_CTL_174;
    volatile uint32_t DENALI_CTL_175;
    volatile uint32_t DENALI_CTL_176;
    volatile uint32_t DENALI_CTL_177;
    volatile uint32_t DENALI_CTL_178;
    volatile uint32_t DENALI_CTL_179;
    volatile uint32_t DENALI_CTL_180;
    volatile uint32_t DENALI_CTL_181;
    volatile uint32_t DENALI_CTL_182;
    volatile uint32_t DENALI_CTL_183;
    volatile uint32_t DENALI_CTL_184;
    volatile uint32_t DENALI_CTL_185;
    volatile uint32_t DENALI_CTL_186;
    volatile uint32_t DENALI_CTL_187;
    volatile uint32_t DENALI_CTL_188;
    volatile uint32_t DENALI_CTL_189;
    volatile uint32_t DENALI_CTL_190;
    volatile uint32_t DENALI_CTL_191;
    volatile uint32_t DENALI_CTL_192;
    volatile uint32_t DENALI_CTL_193;
    volatile uint32_t DENALI_CTL_194;
    volatile uint32_t DENALI_CTL_195;
    volatile uint32_t DENALI_CTL_196;
    volatile uint32_t DENALI_CTL_197;
    volatile uint32_t DENALI_CTL_198;
    volatile uint32_t DENALI_CTL_199;
    volatile uint32_t DENALI_CTL_200;
    volatile uint32_t DENALI_CTL_201;
    volatile uint32_t DENALI_CTL_202;
    volatile uint32_t DENALI_CTL_203;
    volatile uint32_t DENALI_CTL_204;
    volatile uint32_t DENALI_CTL_205;
    volatile uint32_t DENALI_CTL_206;
    volatile uint32_t DENALI_CTL_207;
    volatile uint32_t DENALI_CTL_208;
    volatile uint32_t DENALI_CTL_209;
    volatile uint32_t DENALI_CTL_210;
    volatile uint32_t DENALI_CTL_211;
    volatile uint32_t DENALI_CTL_212;
    volatile uint32_t DENALI_CTL_213;
    volatile uint32_t DENALI_CTL_214;
    volatile uint32_t DENALI_CTL_215;
    volatile uint32_t DENALI_CTL_216;
    volatile uint32_t DENALI_CTL_217;
    volatile uint32_t DENALI_CTL_218;
    volatile uint32_t DENALI_CTL_219;
    volatile uint32_t DENALI_CTL_220;
    volatile uint32_t DENALI_CTL_221;
    volatile uint32_t DENALI_CTL_222;
    volatile uint32_t DENALI_CTL_223;
    volatile uint32_t DENALI_CTL_224;
    volatile uint32_t DENALI_CTL_225;
    volatile uint32_t DENALI_CTL_226;
    volatile uint32_t DENALI_CTL_227;
    volatile uint32_t DENALI_CTL_228;
    volatile uint32_t DENALI_CTL_229;
    volatile uint32_t DENALI_CTL_230;
    volatile uint32_t DENALI_CTL_231;
    volatile uint32_t DENALI_CTL_232;
    volatile uint32_t DENALI_CTL_233;
    volatile uint32_t DENALI_CTL_234;
    volatile uint32_t DENALI_CTL_235;
    volatile uint32_t DENALI_CTL_236;
    volatile uint32_t DENALI_CTL_237;
    volatile uint32_t DENALI_CTL_238;
    volatile uint32_t DENALI_CTL_239;
    volatile uint32_t DENALI_CTL_240;
    volatile uint32_t DENALI_CTL_241;
    volatile uint32_t DENALI_CTL_242;
    volatile uint32_t DENALI_CTL_243;
    volatile uint32_t DENALI_CTL_244;
    volatile uint32_t DENALI_CTL_245;
    volatile uint32_t DENALI_CTL_246;
    volatile uint32_t DENALI_CTL_247;
    volatile uint32_t DENALI_CTL_248;
    volatile uint32_t DENALI_CTL_249;
    volatile uint32_t DENALI_CTL_250;
    volatile uint32_t DENALI_CTL_251;
    volatile uint32_t DENALI_CTL_252;
    volatile uint32_t DENALI_CTL_253;
    volatile uint32_t DENALI_CTL_254;
    volatile uint32_t DENALI_CTL_255;
    volatile uint32_t DENALI_CTL_256;
    volatile uint32_t DENALI_CTL_257;
    volatile uint32_t DENALI_CTL_258;
    volatile uint32_t DENALI_CTL_259;
    volatile uint32_t DENALI_CTL_260;
    volatile uint32_t DENALI_CTL_261;
    volatile uint32_t DENALI_CTL_262;
    volatile uint32_t DENALI_CTL_263;
    volatile uint32_t DENALI_CTL_264;
    volatile uint32_t DENALI_CTL_265;
    volatile uint32_t DENALI_CTL_266;
    volatile uint32_t DENALI_CTL_267;
    volatile uint32_t DENALI_CTL_268;
    volatile uint32_t DENALI_CTL_269;
    volatile uint32_t DENALI_CTL_270;
    volatile uint32_t DENALI_CTL_271;
    volatile uint32_t DENALI_CTL_272;
    volatile uint32_t DENALI_CTL_273;
    volatile uint32_t DENALI_CTL_274;
    volatile uint32_t DENALI_CTL_275;
    volatile uint32_t DENALI_CTL_276;
    volatile uint32_t DENALI_CTL_277;
    volatile uint32_t DENALI_CTL_278;
    volatile uint32_t DENALI_CTL_279;
    volatile uint32_t DENALI_CTL_280;
    volatile uint32_t DENALI_CTL_281;
    volatile uint32_t DENALI_CTL_282;
    volatile uint32_t DENALI_CTL_283;
    volatile uint32_t DENALI_CTL_284;
    volatile uint32_t DENALI_CTL_285;
    volatile uint32_t DENALI_CTL_286;
    volatile uint32_t DENALI_CTL_287;
    volatile uint32_t DENALI_CTL_288;
    volatile uint32_t DENALI_CTL_289;
    volatile uint32_t DENALI_CTL_290;
    volatile uint32_t DENALI_CTL_291;
    volatile uint32_t DENALI_CTL_292;
    volatile uint32_t DENALI_CTL_293;
    volatile uint32_t DENALI_CTL_294;
    volatile uint32_t DENALI_CTL_295;
    volatile uint32_t DENALI_CTL_296;
    volatile uint32_t DENALI_CTL_297;
    volatile uint32_t DENALI_CTL_298;
    volatile uint32_t DENALI_CTL_299;
    volatile uint32_t DENALI_CTL_300;
    volatile uint32_t DENALI_CTL_301;
    volatile uint32_t DENALI_CTL_302;
    volatile uint32_t DENALI_CTL_303;
    volatile uint32_t DENALI_CTL_304;
    volatile uint32_t DENALI_CTL_305;
    volatile uint32_t DENALI_CTL_306;
    volatile uint32_t DENALI_CTL_307;
    volatile uint32_t DENALI_CTL_308;
    volatile uint32_t DENALI_CTL_309;
    volatile uint32_t DENALI_CTL_310;
    volatile uint32_t DENALI_CTL_311;
    volatile uint32_t DENALI_CTL_312;
    volatile uint32_t DENALI_CTL_313;
    volatile uint32_t DENALI_CTL_314;
    volatile uint32_t DENALI_CTL_315;
    volatile uint32_t DENALI_CTL_316;
    volatile uint32_t DENALI_CTL_317;
    volatile uint32_t DENALI_CTL_318;
    volatile uint32_t DENALI_CTL_319;
    volatile uint32_t DENALI_CTL_320;
    volatile uint32_t DENALI_CTL_321;
    volatile uint32_t DENALI_CTL_322;
    volatile uint32_t DENALI_CTL_323;
    volatile uint32_t DENALI_CTL_324;
    volatile uint32_t DENALI_CTL_325;
    volatile uint32_t DENALI_CTL_326;
    volatile uint32_t DENALI_CTL_327;
    volatile uint32_t DENALI_CTL_328;
    volatile uint32_t DENALI_CTL_329;
    volatile uint32_t DENALI_CTL_330;
    volatile uint32_t DENALI_CTL_331;
    volatile uint32_t DENALI_CTL_332;
    volatile uint32_t DENALI_CTL_333;
    volatile uint32_t DENALI_CTL_334;
    volatile uint32_t DENALI_CTL_335;
    volatile uint32_t DENALI_CTL_336;
    volatile uint32_t DENALI_CTL_337;
    volatile uint32_t DENALI_CTL_338;
    volatile uint32_t DENALI_CTL_339;
    volatile uint32_t DENALI_CTL_340;
    volatile uint32_t DENALI_CTL_341;
    volatile uint32_t DENALI_CTL_342;
    volatile uint32_t DENALI_CTL_343;
    volatile uint32_t DENALI_CTL_344;
    volatile uint32_t DENALI_CTL_345;
    volatile uint32_t DENALI_CTL_346;
    volatile uint32_t DENALI_CTL_347;
    volatile uint32_t DENALI_CTL_348;
    volatile uint32_t DENALI_CTL_349;
    volatile uint32_t DENALI_CTL_350;
    volatile uint32_t DENALI_CTL_351;
    volatile uint32_t DENALI_CTL_352;
    volatile uint32_t DENALI_CTL_353;
    volatile uint32_t DENALI_CTL_354;
    volatile uint32_t DENALI_CTL_355;
    volatile uint32_t DENALI_CTL_356;
    volatile uint32_t DENALI_CTL_357;
    volatile uint32_t DENALI_CTL_358;
    volatile uint32_t DENALI_CTL_359;
    volatile uint32_t DENALI_CTL_360;
    volatile uint32_t DENALI_CTL_361;
    volatile uint32_t DENALI_CTL_362;
    volatile uint32_t DENALI_CTL_363;
    volatile uint32_t DENALI_CTL_364;
    volatile uint32_t DENALI_CTL_365;
    volatile uint32_t DENALI_CTL_366;
    volatile uint32_t DENALI_CTL_367;
    volatile uint32_t DENALI_CTL_368;
    volatile uint32_t DENALI_CTL_369;
    volatile uint32_t DENALI_CTL_370;
    volatile uint32_t DENALI_CTL_371;
    volatile uint32_t DENALI_CTL_372;
    volatile uint32_t DENALI_CTL_373;
    volatile uint32_t DENALI_CTL_374;
    volatile uint32_t DENALI_CTL_375;
    volatile uint32_t DENALI_CTL_376;
    volatile uint32_t DENALI_CTL_377;
    volatile uint32_t DENALI_CTL_378;
    volatile uint32_t DENALI_CTL_379;
    volatile uint32_t DENALI_CTL_380;
    volatile uint32_t DENALI_CTL_381;
    volatile uint32_t DENALI_CTL_382;
    volatile uint32_t DENALI_CTL_383;
    volatile uint32_t DENALI_CTL_384;
    volatile uint32_t DENALI_CTL_385;
    volatile uint32_t DENALI_CTL_386;
    volatile uint32_t DENALI_CTL_387;
    volatile uint32_t DENALI_CTL_388;
    volatile uint32_t DENALI_CTL_389;
    volatile uint32_t DENALI_CTL_390;
    volatile uint32_t DENALI_CTL_391;
    volatile uint32_t DENALI_CTL_392;
    volatile uint32_t DENALI_CTL_393;
    volatile uint32_t DENALI_CTL_394;
    volatile uint32_t DENALI_CTL_395;
    volatile uint32_t DENALI_CTL_396;
    volatile uint32_t DENALI_CTL_397;
    volatile uint32_t DENALI_CTL_398;
    volatile uint32_t DENALI_CTL_399;
    volatile uint32_t DENALI_CTL_400;
    volatile uint32_t DENALI_CTL_401;
    volatile uint32_t DENALI_CTL_402;
    volatile uint32_t DENALI_CTL_403;
    volatile uint32_t DENALI_CTL_404;
    volatile uint32_t DENALI_CTL_405;
    volatile uint32_t DENALI_CTL_406;
    volatile uint32_t DENALI_CTL_407;
    volatile uint32_t DENALI_CTL_408;
    volatile uint32_t DENALI_CTL_409;
    volatile uint32_t DENALI_CTL_410;
    volatile uint32_t DENALI_CTL_411;
    volatile uint32_t DENALI_CTL_412;
    volatile uint32_t DENALI_CTL_413;
    volatile uint32_t DENALI_CTL_414;
    volatile uint32_t DENALI_CTL_415;
    volatile uint32_t DENALI_CTL_416;
    volatile uint32_t DENALI_CTL_417;
    volatile uint32_t DENALI_CTL_418;
    volatile uint32_t DENALI_CTL_419;
    volatile uint32_t DENALI_CTL_420;
    volatile uint32_t DENALI_CTL_421;
    volatile uint32_t DENALI_CTL_422;
    volatile uint8_t  Resv_8192[6500];
    volatile uint32_t DENALI_PI_0;
    volatile uint32_t DENALI_PI_1;
    volatile uint32_t DENALI_PI_2;
    volatile uint32_t DENALI_PI_3;
    volatile uint32_t DENALI_PI_4;
    volatile uint32_t DENALI_PI_5;
    volatile uint32_t DENALI_PI_6;
    volatile uint32_t DENALI_PI_7;
    volatile uint32_t DENALI_PI_8;
    volatile uint32_t DENALI_PI_9;
    volatile uint32_t DENALI_PI_10;
    volatile uint32_t DENALI_PI_11;
    volatile uint32_t DENALI_PI_12;
    volatile uint32_t DENALI_PI_13;
    volatile uint32_t DENALI_PI_14;
    volatile uint32_t DENALI_PI_15;
    volatile uint32_t DENALI_PI_16;
    volatile uint32_t DENALI_PI_17;
    volatile uint32_t DENALI_PI_18;
    volatile uint32_t DENALI_PI_19;
    volatile uint32_t DENALI_PI_20;
    volatile uint32_t DENALI_PI_21;
    volatile uint32_t DENALI_PI_22;
    volatile uint32_t DENALI_PI_23;
    volatile uint32_t DENALI_PI_24;
    volatile uint32_t DENALI_PI_25;
    volatile uint32_t DENALI_PI_26;
    volatile uint32_t DENALI_PI_27;
    volatile uint32_t DENALI_PI_28;
    volatile uint32_t DENALI_PI_29;
    volatile uint32_t DENALI_PI_30;
    volatile uint32_t DENALI_PI_31;
    volatile uint32_t DENALI_PI_32;
    volatile uint32_t DENALI_PI_33;
    volatile uint32_t DENALI_PI_34;
    volatile uint32_t DENALI_PI_35;
    volatile uint32_t DENALI_PI_36;
    volatile uint32_t DENALI_PI_37;
    volatile uint32_t DENALI_PI_38;
    volatile uint32_t DENALI_PI_39;
    volatile uint32_t DENALI_PI_40;
    volatile uint32_t DENALI_PI_41;
    volatile uint32_t DENALI_PI_42;
    volatile uint32_t DENALI_PI_43;
    volatile uint32_t DENALI_PI_44;
    volatile uint32_t DENALI_PI_45;
    volatile uint32_t DENALI_PI_46;
    volatile uint32_t DENALI_PI_47;
    volatile uint32_t DENALI_PI_48;
    volatile uint32_t DENALI_PI_49;
    volatile uint32_t DENALI_PI_50;
    volatile uint32_t DENALI_PI_51;
    volatile uint32_t DENALI_PI_52;
    volatile uint32_t DENALI_PI_53;
    volatile uint32_t DENALI_PI_54;
    volatile uint32_t DENALI_PI_55;
    volatile uint32_t DENALI_PI_56;
    volatile uint32_t DENALI_PI_57;
    volatile uint32_t DENALI_PI_58;
    volatile uint32_t DENALI_PI_59;
    volatile uint32_t DENALI_PI_60;
    volatile uint32_t DENALI_PI_61;
    volatile uint32_t DENALI_PI_62;
    volatile uint32_t DENALI_PI_63;
    volatile uint32_t DENALI_PI_64;
    volatile uint32_t DENALI_PI_65;
    volatile uint32_t DENALI_PI_66;
    volatile uint32_t DENALI_PI_67;
    volatile uint32_t DENALI_PI_68;
    volatile uint32_t DENALI_PI_69;
    volatile uint32_t DENALI_PI_70;
    volatile uint32_t DENALI_PI_71;
    volatile uint32_t DENALI_PI_72;
    volatile uint32_t DENALI_PI_73;
    volatile uint32_t DENALI_PI_74;
    volatile uint32_t DENALI_PI_75;
    volatile uint32_t DENALI_PI_76;
    volatile uint32_t DENALI_PI_77;
    volatile uint32_t DENALI_PI_78;
    volatile uint32_t DENALI_PI_79;
    volatile uint32_t DENALI_PI_80;
    volatile uint32_t DENALI_PI_81;
    volatile uint32_t DENALI_PI_82;
    volatile uint32_t DENALI_PI_83;
    volatile uint32_t DENALI_PI_84;
    volatile uint32_t DENALI_PI_85;
    volatile uint32_t DENALI_PI_86;
    volatile uint32_t DENALI_PI_87;
    volatile uint32_t DENALI_PI_88;
    volatile uint32_t DENALI_PI_89;
    volatile uint32_t DENALI_PI_90;
    volatile uint32_t DENALI_PI_91;
    volatile uint32_t DENALI_PI_92;
    volatile uint32_t DENALI_PI_93;
    volatile uint32_t DENALI_PI_94;
    volatile uint32_t DENALI_PI_95;
    volatile uint32_t DENALI_PI_96;
    volatile uint32_t DENALI_PI_97;
    volatile uint32_t DENALI_PI_98;
    volatile uint32_t DENALI_PI_99;
    volatile uint32_t DENALI_PI_100;
    volatile uint32_t DENALI_PI_101;
    volatile uint32_t DENALI_PI_102;
    volatile uint32_t DENALI_PI_103;
    volatile uint32_t DENALI_PI_104;
    volatile uint32_t DENALI_PI_105;
    volatile uint32_t DENALI_PI_106;
    volatile uint32_t DENALI_PI_107;
    volatile uint32_t DENALI_PI_108;
    volatile uint32_t DENALI_PI_109;
    volatile uint32_t DENALI_PI_110;
    volatile uint32_t DENALI_PI_111;
    volatile uint32_t DENALI_PI_112;
    volatile uint32_t DENALI_PI_113;
    volatile uint32_t DENALI_PI_114;
    volatile uint32_t DENALI_PI_115;
    volatile uint32_t DENALI_PI_116;
    volatile uint32_t DENALI_PI_117;
    volatile uint32_t DENALI_PI_118;
    volatile uint32_t DENALI_PI_119;
    volatile uint32_t DENALI_PI_120;
    volatile uint32_t DENALI_PI_121;
    volatile uint32_t DENALI_PI_122;
    volatile uint32_t DENALI_PI_123;
    volatile uint32_t DENALI_PI_124;
    volatile uint32_t DENALI_PI_125;
    volatile uint32_t DENALI_PI_126;
    volatile uint32_t DENALI_PI_127;
    volatile uint32_t DENALI_PI_128;
    volatile uint32_t DENALI_PI_129;
    volatile uint32_t DENALI_PI_130;
    volatile uint32_t DENALI_PI_131;
    volatile uint32_t DENALI_PI_132;
    volatile uint32_t DENALI_PI_133;
    volatile uint32_t DENALI_PI_134;
    volatile uint32_t DENALI_PI_135;
    volatile uint32_t DENALI_PI_136;
    volatile uint32_t DENALI_PI_137;
    volatile uint32_t DENALI_PI_138;
    volatile uint32_t DENALI_PI_139;
    volatile uint32_t DENALI_PI_140;
    volatile uint32_t DENALI_PI_141;
    volatile uint32_t DENALI_PI_142;
    volatile uint32_t DENALI_PI_143;
    volatile uint32_t DENALI_PI_144;
    volatile uint32_t DENALI_PI_145;
    volatile uint32_t DENALI_PI_146;
    volatile uint32_t DENALI_PI_147;
    volatile uint32_t DENALI_PI_148;
    volatile uint32_t DENALI_PI_149;
    volatile uint32_t DENALI_PI_150;
    volatile uint32_t DENALI_PI_151;
    volatile uint32_t DENALI_PI_152;
    volatile uint32_t DENALI_PI_153;
    volatile uint32_t DENALI_PI_154;
    volatile uint32_t DENALI_PI_155;
    volatile uint32_t DENALI_PI_156;
    volatile uint32_t DENALI_PI_157;
    volatile uint32_t DENALI_PI_158;
    volatile uint32_t DENALI_PI_159;
    volatile uint32_t DENALI_PI_160;
    volatile uint32_t DENALI_PI_161;
    volatile uint32_t DENALI_PI_162;
    volatile uint32_t DENALI_PI_163;
    volatile uint32_t DENALI_PI_164;
    volatile uint32_t DENALI_PI_165;
    volatile uint32_t DENALI_PI_166;
    volatile uint32_t DENALI_PI_167;
    volatile uint32_t DENALI_PI_168;
    volatile uint32_t DENALI_PI_169;
    volatile uint32_t DENALI_PI_170;
    volatile uint32_t DENALI_PI_171;
    volatile uint32_t DENALI_PI_172;
    volatile uint32_t DENALI_PI_173;
    volatile uint32_t DENALI_PI_174;
    volatile uint32_t DENALI_PI_175;
    volatile uint32_t DENALI_PI_176;
    volatile uint32_t DENALI_PI_177;
    volatile uint32_t DENALI_PI_178;
    volatile uint32_t DENALI_PI_179;
    volatile uint32_t DENALI_PI_180;
    volatile uint32_t DENALI_PI_181;
    volatile uint32_t DENALI_PI_182;
    volatile uint32_t DENALI_PI_183;
    volatile uint32_t DENALI_PI_184;
    volatile uint32_t DENALI_PI_185;
    volatile uint32_t DENALI_PI_186;
    volatile uint32_t DENALI_PI_187;
    volatile uint32_t DENALI_PI_188;
    volatile uint32_t DENALI_PI_189;
    volatile uint32_t DENALI_PI_190;
    volatile uint32_t DENALI_PI_191;
    volatile uint32_t DENALI_PI_192;
    volatile uint32_t DENALI_PI_193;
    volatile uint32_t DENALI_PI_194;
    volatile uint32_t DENALI_PI_195;
    volatile uint32_t DENALI_PI_196;
    volatile uint32_t DENALI_PI_197;
    volatile uint32_t DENALI_PI_198;
    volatile uint32_t DENALI_PI_199;
    volatile uint32_t DENALI_PI_200;
    volatile uint32_t DENALI_PI_201;
    volatile uint32_t DENALI_PI_202;
    volatile uint32_t DENALI_PI_203;
    volatile uint32_t DENALI_PI_204;
    volatile uint32_t DENALI_PI_205;
    volatile uint32_t DENALI_PI_206;
    volatile uint32_t DENALI_PI_207;
    volatile uint32_t DENALI_PI_208;
    volatile uint32_t DENALI_PI_209;
    volatile uint32_t DENALI_PI_210;
    volatile uint32_t DENALI_PI_211;
    volatile uint32_t DENALI_PI_212;
    volatile uint32_t DENALI_PI_213;
    volatile uint32_t DENALI_PI_214;
    volatile uint32_t DENALI_PI_215;
    volatile uint32_t DENALI_PI_216;
    volatile uint32_t DENALI_PI_217;
    volatile uint32_t DENALI_PI_218;
    volatile uint32_t DENALI_PI_219;
    volatile uint32_t DENALI_PI_220;
    volatile uint32_t DENALI_PI_221;
    volatile uint32_t DENALI_PI_222;
    volatile uint32_t DENALI_PI_223;
    volatile uint32_t DENALI_PI_224;
    volatile uint32_t DENALI_PI_225;
    volatile uint32_t DENALI_PI_226;
    volatile uint32_t DENALI_PI_227;
    volatile uint32_t DENALI_PI_228;
    volatile uint32_t DENALI_PI_229;
    volatile uint32_t DENALI_PI_230;
    volatile uint32_t DENALI_PI_231;
    volatile uint32_t DENALI_PI_232;
    volatile uint32_t DENALI_PI_233;
    volatile uint32_t DENALI_PI_234;
    volatile uint32_t DENALI_PI_235;
    volatile uint32_t DENALI_PI_236;
    volatile uint32_t DENALI_PI_237;
    volatile uint32_t DENALI_PI_238;
    volatile uint32_t DENALI_PI_239;
    volatile uint32_t DENALI_PI_240;
    volatile uint32_t DENALI_PI_241;
    volatile uint32_t DENALI_PI_242;
    volatile uint32_t DENALI_PI_243;
    volatile uint32_t DENALI_PI_244;
    volatile uint32_t DENALI_PI_245;
    volatile uint32_t DENALI_PI_246;
    volatile uint32_t DENALI_PI_247;
    volatile uint32_t DENALI_PI_248;
    volatile uint32_t DENALI_PI_249;
    volatile uint32_t DENALI_PI_250;
    volatile uint32_t DENALI_PI_251;
    volatile uint32_t DENALI_PI_252;
    volatile uint32_t DENALI_PI_253;
    volatile uint32_t DENALI_PI_254;
    volatile uint32_t DENALI_PI_255;
    volatile uint32_t DENALI_PI_256;
    volatile uint32_t DENALI_PI_257;
    volatile uint32_t DENALI_PI_258;
    volatile uint32_t DENALI_PI_259;
    volatile uint32_t DENALI_PI_260;
    volatile uint32_t DENALI_PI_261;
    volatile uint32_t DENALI_PI_262;
    volatile uint32_t DENALI_PI_263;
    volatile uint32_t DENALI_PI_264;
    volatile uint32_t DENALI_PI_265;
    volatile uint32_t DENALI_PI_266;
    volatile uint32_t DENALI_PI_267;
    volatile uint32_t DENALI_PI_268;
    volatile uint32_t DENALI_PI_269;
    volatile uint32_t DENALI_PI_270;
    volatile uint32_t DENALI_PI_271;
    volatile uint32_t DENALI_PI_272;
    volatile uint32_t DENALI_PI_273;
    volatile uint32_t DENALI_PI_274;
    volatile uint32_t DENALI_PI_275;
    volatile uint32_t DENALI_PI_276;
    volatile uint32_t DENALI_PI_277;
    volatile uint32_t DENALI_PI_278;
    volatile uint32_t DENALI_PI_279;
    volatile uint32_t DENALI_PI_280;
    volatile uint32_t DENALI_PI_281;
    volatile uint32_t DENALI_PI_282;
    volatile uint32_t DENALI_PI_283;
    volatile uint32_t DENALI_PI_284;
    volatile uint32_t DENALI_PI_285;
    volatile uint32_t DENALI_PI_286;
    volatile uint32_t DENALI_PI_287;
    volatile uint32_t DENALI_PI_288;
    volatile uint32_t DENALI_PI_289;
    volatile uint32_t DENALI_PI_290;
    volatile uint32_t DENALI_PI_291;
    volatile uint32_t DENALI_PI_292;
    volatile uint32_t DENALI_PI_293;
    volatile uint32_t DENALI_PI_294;
    volatile uint32_t DENALI_PI_295;
    volatile uint32_t DENALI_PI_296;
    volatile uint32_t DENALI_PI_297;
    volatile uint32_t DENALI_PI_298;
    volatile uint32_t DENALI_PI_299;
    volatile uint32_t DENALI_PI_300;
    volatile uint32_t DENALI_PI_301;
    volatile uint32_t DENALI_PI_302;
    volatile uint32_t DENALI_PI_303;
    volatile uint32_t DENALI_PI_304;
    volatile uint32_t DENALI_PI_305;
    volatile uint32_t DENALI_PI_306;
    volatile uint32_t DENALI_PI_307;
    volatile uint32_t DENALI_PI_308;
    volatile uint32_t DENALI_PI_309;
    volatile uint32_t DENALI_PI_310;
    volatile uint32_t DENALI_PI_311;
    volatile uint32_t DENALI_PI_312;
    volatile uint32_t DENALI_PI_313;
    volatile uint32_t DENALI_PI_314;
    volatile uint32_t DENALI_PI_315;
    volatile uint32_t DENALI_PI_316;
    volatile uint32_t DENALI_PI_317;
    volatile uint32_t DENALI_PI_318;
    volatile uint32_t DENALI_PI_319;
    volatile uint32_t DENALI_PI_320;
    volatile uint32_t DENALI_PI_321;
    volatile uint32_t DENALI_PI_322;
    volatile uint32_t DENALI_PI_323;
    volatile uint32_t DENALI_PI_324;
    volatile uint32_t DENALI_PI_325;
    volatile uint32_t DENALI_PI_326;
    volatile uint32_t DENALI_PI_327;
    volatile uint32_t DENALI_PI_328;
    volatile uint32_t DENALI_PI_329;
    volatile uint32_t DENALI_PI_330;
    volatile uint32_t DENALI_PI_331;
    volatile uint32_t DENALI_PI_332;
    volatile uint32_t DENALI_PI_333;
    volatile uint32_t DENALI_PI_334;
    volatile uint32_t DENALI_PI_335;
    volatile uint32_t DENALI_PI_336;
    volatile uint32_t DENALI_PI_337;
    volatile uint32_t DENALI_PI_338;
    volatile uint32_t DENALI_PI_339;
    volatile uint32_t DENALI_PI_340;
    volatile uint32_t DENALI_PI_341;
    volatile uint32_t DENALI_PI_342;
    volatile uint32_t DENALI_PI_343;
    volatile uint32_t DENALI_PI_344;
    volatile uint8_t  Resv_16384[6812];
    volatile uint32_t DENALI_PHY_0;
    volatile uint32_t DENALI_PHY_1;
    volatile uint32_t DENALI_PHY_2;
    volatile uint32_t DENALI_PHY_3;
    volatile uint32_t DENALI_PHY_4;
    volatile uint32_t DENALI_PHY_5;
    volatile uint32_t DENALI_PHY_6;
    volatile uint32_t DENALI_PHY_7;
    volatile uint32_t DENALI_PHY_8;
    volatile uint32_t DENALI_PHY_9;
    volatile uint32_t DENALI_PHY_10;
    volatile uint32_t DENALI_PHY_11;
    volatile uint32_t DENALI_PHY_12;
    volatile uint32_t DENALI_PHY_13;
    volatile uint32_t DENALI_PHY_14;
    volatile uint32_t DENALI_PHY_15;
    volatile uint32_t DENALI_PHY_16;
    volatile uint32_t DENALI_PHY_17;
    volatile uint32_t DENALI_PHY_18;
    volatile uint32_t DENALI_PHY_19;
    volatile uint32_t DENALI_PHY_20;
    volatile uint32_t DENALI_PHY_21;
    volatile uint32_t DENALI_PHY_22;
    volatile uint32_t DENALI_PHY_23;
    volatile uint32_t DENALI_PHY_24;
    volatile uint32_t DENALI_PHY_25;
    volatile uint32_t DENALI_PHY_26;
    volatile uint32_t DENALI_PHY_27;
    volatile uint32_t DENALI_PHY_28;
    volatile uint32_t DENALI_PHY_29;
    volatile uint32_t DENALI_PHY_30;
    volatile uint32_t DENALI_PHY_31;
    volatile uint32_t DENALI_PHY_32;
    volatile uint32_t DENALI_PHY_33;
    volatile uint32_t DENALI_PHY_34;
    volatile uint32_t DENALI_PHY_35;
    volatile uint32_t DENALI_PHY_36;
    volatile uint32_t DENALI_PHY_37;
    volatile uint32_t DENALI_PHY_38;
    volatile uint32_t DENALI_PHY_39;
    volatile uint32_t DENALI_PHY_40;
    volatile uint32_t DENALI_PHY_41;
    volatile uint32_t DENALI_PHY_42;
    volatile uint32_t DENALI_PHY_43;
    volatile uint32_t DENALI_PHY_44;
    volatile uint32_t DENALI_PHY_45;
    volatile uint32_t DENALI_PHY_46;
    volatile uint32_t DENALI_PHY_47;
    volatile uint32_t DENALI_PHY_48;
    volatile uint32_t DENALI_PHY_49;
    volatile uint32_t DENALI_PHY_50;
    volatile uint32_t DENALI_PHY_51;
    volatile uint32_t DENALI_PHY_52;
    volatile uint32_t DENALI_PHY_53;
    volatile uint32_t DENALI_PHY_54;
    volatile uint32_t DENALI_PHY_55;
    volatile uint32_t DENALI_PHY_56;
    volatile uint32_t DENALI_PHY_57;
    volatile uint32_t DENALI_PHY_58;
    volatile uint32_t DENALI_PHY_59;
    volatile uint32_t DENALI_PHY_60;
    volatile uint32_t DENALI_PHY_61;
    volatile uint32_t DENALI_PHY_62;
    volatile uint32_t DENALI_PHY_63;
    volatile uint32_t DENALI_PHY_64;
    volatile uint32_t DENALI_PHY_65;
    volatile uint32_t DENALI_PHY_66;
    volatile uint32_t DENALI_PHY_67;
    volatile uint32_t DENALI_PHY_68;
    volatile uint32_t DENALI_PHY_69;
    volatile uint32_t DENALI_PHY_70;
    volatile uint32_t DENALI_PHY_71;
    volatile uint32_t DENALI_PHY_72;
    volatile uint32_t DENALI_PHY_73;
    volatile uint32_t DENALI_PHY_74;
    volatile uint32_t DENALI_PHY_75;
    volatile uint32_t DENALI_PHY_76;
    volatile uint32_t DENALI_PHY_77;
    volatile uint32_t DENALI_PHY_78;
    volatile uint32_t DENALI_PHY_79;
    volatile uint32_t DENALI_PHY_80;
    volatile uint32_t DENALI_PHY_81;
    volatile uint32_t DENALI_PHY_82;
    volatile uint32_t DENALI_PHY_83;
    volatile uint32_t DENALI_PHY_84;
    volatile uint32_t DENALI_PHY_85;
    volatile uint32_t DENALI_PHY_86;
    volatile uint32_t DENALI_PHY_87;
    volatile uint32_t DENALI_PHY_88;
    volatile uint32_t DENALI_PHY_89;
    volatile uint32_t DENALI_PHY_90;
    volatile uint32_t DENALI_PHY_91;
    volatile uint32_t DENALI_PHY_92;
    volatile uint32_t DENALI_PHY_93;
    volatile uint32_t DENALI_PHY_94;
    volatile uint32_t DENALI_PHY_95;
    volatile uint32_t DENALI_PHY_96;
    volatile uint32_t DENALI_PHY_97;
    volatile uint32_t DENALI_PHY_98;
    volatile uint32_t DENALI_PHY_99;
    volatile uint32_t DENALI_PHY_100;
    volatile uint32_t DENALI_PHY_101;
    volatile uint32_t DENALI_PHY_102;
    volatile uint32_t DENALI_PHY_103;
    volatile uint32_t DENALI_PHY_104;
    volatile uint32_t DENALI_PHY_105;
    volatile uint32_t DENALI_PHY_106;
    volatile uint32_t DENALI_PHY_107;
    volatile uint32_t DENALI_PHY_108;
    volatile uint32_t DENALI_PHY_109;
    volatile uint32_t DENALI_PHY_110;
    volatile uint32_t DENALI_PHY_111;
    volatile uint32_t DENALI_PHY_112;
    volatile uint32_t DENALI_PHY_113;
    volatile uint32_t DENALI_PHY_114;
    volatile uint32_t DENALI_PHY_115;
    volatile uint32_t DENALI_PHY_116;
    volatile uint32_t DENALI_PHY_117;
    volatile uint32_t DENALI_PHY_118;
    volatile uint32_t DENALI_PHY_119;
    volatile uint32_t DENALI_PHY_120;
    volatile uint32_t DENALI_PHY_121;
    volatile uint32_t DENALI_PHY_122;
    volatile uint32_t DENALI_PHY_123;
    volatile uint32_t DENALI_PHY_124;
    volatile uint32_t DENALI_PHY_125;
    volatile uint8_t  Resv_17408[520];
    volatile uint32_t DENALI_PHY_256;
    volatile uint32_t DENALI_PHY_257;
    volatile uint32_t DENALI_PHY_258;
    volatile uint32_t DENALI_PHY_259;
    volatile uint32_t DENALI_PHY_260;
    volatile uint32_t DENALI_PHY_261;
    volatile uint32_t DENALI_PHY_262;
    volatile uint32_t DENALI_PHY_263;
    volatile uint32_t DENALI_PHY_264;
    volatile uint32_t DENALI_PHY_265;
    volatile uint32_t DENALI_PHY_266;
    volatile uint32_t DENALI_PHY_267;
    volatile uint32_t DENALI_PHY_268;
    volatile uint32_t DENALI_PHY_269;
    volatile uint32_t DENALI_PHY_270;
    volatile uint32_t DENALI_PHY_271;
    volatile uint32_t DENALI_PHY_272;
    volatile uint32_t DENALI_PHY_273;
    volatile uint32_t DENALI_PHY_274;
    volatile uint32_t DENALI_PHY_275;
    volatile uint32_t DENALI_PHY_276;
    volatile uint32_t DENALI_PHY_277;
    volatile uint32_t DENALI_PHY_278;
    volatile uint32_t DENALI_PHY_279;
    volatile uint32_t DENALI_PHY_280;
    volatile uint32_t DENALI_PHY_281;
    volatile uint32_t DENALI_PHY_282;
    volatile uint32_t DENALI_PHY_283;
    volatile uint32_t DENALI_PHY_284;
    volatile uint32_t DENALI_PHY_285;
    volatile uint32_t DENALI_PHY_286;
    volatile uint32_t DENALI_PHY_287;
    volatile uint32_t DENALI_PHY_288;
    volatile uint32_t DENALI_PHY_289;
    volatile uint32_t DENALI_PHY_290;
    volatile uint32_t DENALI_PHY_291;
    volatile uint32_t DENALI_PHY_292;
    volatile uint32_t DENALI_PHY_293;
    volatile uint32_t DENALI_PHY_294;
    volatile uint32_t DENALI_PHY_295;
    volatile uint32_t DENALI_PHY_296;
    volatile uint32_t DENALI_PHY_297;
    volatile uint32_t DENALI_PHY_298;
    volatile uint32_t DENALI_PHY_299;
    volatile uint32_t DENALI_PHY_300;
    volatile uint32_t DENALI_PHY_301;
    volatile uint32_t DENALI_PHY_302;
    volatile uint32_t DENALI_PHY_303;
    volatile uint32_t DENALI_PHY_304;
    volatile uint32_t DENALI_PHY_305;
    volatile uint32_t DENALI_PHY_306;
    volatile uint32_t DENALI_PHY_307;
    volatile uint32_t DENALI_PHY_308;
    volatile uint32_t DENALI_PHY_309;
    volatile uint32_t DENALI_PHY_310;
    volatile uint32_t DENALI_PHY_311;
    volatile uint32_t DENALI_PHY_312;
    volatile uint32_t DENALI_PHY_313;
    volatile uint32_t DENALI_PHY_314;
    volatile uint32_t DENALI_PHY_315;
    volatile uint32_t DENALI_PHY_316;
    volatile uint32_t DENALI_PHY_317;
    volatile uint32_t DENALI_PHY_318;
    volatile uint32_t DENALI_PHY_319;
    volatile uint32_t DENALI_PHY_320;
    volatile uint32_t DENALI_PHY_321;
    volatile uint32_t DENALI_PHY_322;
    volatile uint32_t DENALI_PHY_323;
    volatile uint32_t DENALI_PHY_324;
    volatile uint32_t DENALI_PHY_325;
    volatile uint32_t DENALI_PHY_326;
    volatile uint32_t DENALI_PHY_327;
    volatile uint32_t DENALI_PHY_328;
    volatile uint32_t DENALI_PHY_329;
    volatile uint32_t DENALI_PHY_330;
    volatile uint32_t DENALI_PHY_331;
    volatile uint32_t DENALI_PHY_332;
    volatile uint32_t DENALI_PHY_333;
    volatile uint32_t DENALI_PHY_334;
    volatile uint32_t DENALI_PHY_335;
    volatile uint32_t DENALI_PHY_336;
    volatile uint32_t DENALI_PHY_337;
    volatile uint32_t DENALI_PHY_338;
    volatile uint32_t DENALI_PHY_339;
    volatile uint32_t DENALI_PHY_340;
    volatile uint32_t DENALI_PHY_341;
    volatile uint32_t DENALI_PHY_342;
    volatile uint32_t DENALI_PHY_343;
    volatile uint32_t DENALI_PHY_344;
    volatile uint32_t DENALI_PHY_345;
    volatile uint32_t DENALI_PHY_346;
    volatile uint32_t DENALI_PHY_347;
    volatile uint32_t DENALI_PHY_348;
    volatile uint32_t DENALI_PHY_349;
    volatile uint32_t DENALI_PHY_350;
    volatile uint32_t DENALI_PHY_351;
    volatile uint32_t DENALI_PHY_352;
    volatile uint32_t DENALI_PHY_353;
    volatile uint32_t DENALI_PHY_354;
    volatile uint32_t DENALI_PHY_355;
    volatile uint32_t DENALI_PHY_356;
    volatile uint32_t DENALI_PHY_357;
    volatile uint32_t DENALI_PHY_358;
    volatile uint32_t DENALI_PHY_359;
    volatile uint32_t DENALI_PHY_360;
    volatile uint32_t DENALI_PHY_361;
    volatile uint32_t DENALI_PHY_362;
    volatile uint32_t DENALI_PHY_363;
    volatile uint32_t DENALI_PHY_364;
    volatile uint32_t DENALI_PHY_365;
    volatile uint32_t DENALI_PHY_366;
    volatile uint32_t DENALI_PHY_367;
    volatile uint32_t DENALI_PHY_368;
    volatile uint32_t DENALI_PHY_369;
    volatile uint32_t DENALI_PHY_370;
    volatile uint32_t DENALI_PHY_371;
    volatile uint32_t DENALI_PHY_372;
    volatile uint32_t DENALI_PHY_373;
    volatile uint32_t DENALI_PHY_374;
    volatile uint32_t DENALI_PHY_375;
    volatile uint32_t DENALI_PHY_376;
    volatile uint32_t DENALI_PHY_377;
    volatile uint32_t DENALI_PHY_378;
    volatile uint32_t DENALI_PHY_379;
    volatile uint32_t DENALI_PHY_380;
    volatile uint32_t DENALI_PHY_381;
    volatile uint8_t  Resv_18432[520];
    volatile uint32_t DENALI_PHY_512;
    volatile uint32_t DENALI_PHY_513;
    volatile uint32_t DENALI_PHY_514;
    volatile uint32_t DENALI_PHY_515;
    volatile uint32_t DENALI_PHY_516;
    volatile uint32_t DENALI_PHY_517;
    volatile uint32_t DENALI_PHY_518;
    volatile uint32_t DENALI_PHY_519;
    volatile uint32_t DENALI_PHY_520;
    volatile uint32_t DENALI_PHY_521;
    volatile uint32_t DENALI_PHY_522;
    volatile uint32_t DENALI_PHY_523;
    volatile uint32_t DENALI_PHY_524;
    volatile uint32_t DENALI_PHY_525;
    volatile uint32_t DENALI_PHY_526;
    volatile uint32_t DENALI_PHY_527;
    volatile uint32_t DENALI_PHY_528;
    volatile uint32_t DENALI_PHY_529;
    volatile uint32_t DENALI_PHY_530;
    volatile uint32_t DENALI_PHY_531;
    volatile uint32_t DENALI_PHY_532;
    volatile uint32_t DENALI_PHY_533;
    volatile uint32_t DENALI_PHY_534;
    volatile uint32_t DENALI_PHY_535;
    volatile uint32_t DENALI_PHY_536;
    volatile uint32_t DENALI_PHY_537;
    volatile uint32_t DENALI_PHY_538;
    volatile uint32_t DENALI_PHY_539;
    volatile uint32_t DENALI_PHY_540;
    volatile uint32_t DENALI_PHY_541;
    volatile uint32_t DENALI_PHY_542;
    volatile uint32_t DENALI_PHY_543;
    volatile uint32_t DENALI_PHY_544;
    volatile uint32_t DENALI_PHY_545;
    volatile uint32_t DENALI_PHY_546;
    volatile uint32_t DENALI_PHY_547;
    volatile uint32_t DENALI_PHY_548;
    volatile uint32_t DENALI_PHY_549;
    volatile uint32_t DENALI_PHY_550;
    volatile uint32_t DENALI_PHY_551;
    volatile uint32_t DENALI_PHY_552;
    volatile uint32_t DENALI_PHY_553;
    volatile uint32_t DENALI_PHY_554;
    volatile uint8_t  Resv_19456[852];
    volatile uint32_t DENALI_PHY_768;
    volatile uint32_t DENALI_PHY_769;
    volatile uint32_t DENALI_PHY_770;
    volatile uint32_t DENALI_PHY_771;
    volatile uint32_t DENALI_PHY_772;
    volatile uint32_t DENALI_PHY_773;
    volatile uint32_t DENALI_PHY_774;
    volatile uint32_t DENALI_PHY_775;
    volatile uint32_t DENALI_PHY_776;
    volatile uint32_t DENALI_PHY_777;
    volatile uint32_t DENALI_PHY_778;
    volatile uint32_t DENALI_PHY_779;
    volatile uint32_t DENALI_PHY_780;
    volatile uint32_t DENALI_PHY_781;
    volatile uint32_t DENALI_PHY_782;
    volatile uint32_t DENALI_PHY_783;
    volatile uint32_t DENALI_PHY_784;
    volatile uint32_t DENALI_PHY_785;
    volatile uint32_t DENALI_PHY_786;
    volatile uint32_t DENALI_PHY_787;
    volatile uint32_t DENALI_PHY_788;
    volatile uint32_t DENALI_PHY_789;
    volatile uint32_t DENALI_PHY_790;
    volatile uint32_t DENALI_PHY_791;
    volatile uint32_t DENALI_PHY_792;
    volatile uint32_t DENALI_PHY_793;
    volatile uint32_t DENALI_PHY_794;
    volatile uint32_t DENALI_PHY_795;
    volatile uint32_t DENALI_PHY_796;
    volatile uint32_t DENALI_PHY_797;
    volatile uint32_t DENALI_PHY_798;
    volatile uint32_t DENALI_PHY_799;
    volatile uint32_t DENALI_PHY_800;
    volatile uint32_t DENALI_PHY_801;
    volatile uint32_t DENALI_PHY_802;
    volatile uint32_t DENALI_PHY_803;
    volatile uint32_t DENALI_PHY_804;
    volatile uint32_t DENALI_PHY_805;
    volatile uint32_t DENALI_PHY_806;
    volatile uint32_t DENALI_PHY_807;
    volatile uint32_t DENALI_PHY_808;
    volatile uint32_t DENALI_PHY_809;
    volatile uint32_t DENALI_PHY_810;
    volatile uint8_t  Resv_20480[852];
    volatile uint32_t DENALI_PHY_1024;
    volatile uint32_t DENALI_PHY_1025;
    volatile uint32_t DENALI_PHY_1026;
    volatile uint32_t DENALI_PHY_1027;
    volatile uint32_t DENALI_PHY_1028;
    volatile uint32_t DENALI_PHY_1029;
    volatile uint32_t DENALI_PHY_1030;
    volatile uint32_t DENALI_PHY_1031;
    volatile uint32_t DENALI_PHY_1032;
    volatile uint32_t DENALI_PHY_1033;
    volatile uint32_t DENALI_PHY_1034;
    volatile uint32_t DENALI_PHY_1035;
    volatile uint32_t DENALI_PHY_1036;
    volatile uint32_t DENALI_PHY_1037;
    volatile uint32_t DENALI_PHY_1038;
    volatile uint32_t DENALI_PHY_1039;
    volatile uint32_t DENALI_PHY_1040;
    volatile uint32_t DENALI_PHY_1041;
    volatile uint32_t DENALI_PHY_1042;
    volatile uint32_t DENALI_PHY_1043;
    volatile uint32_t DENALI_PHY_1044;
    volatile uint32_t DENALI_PHY_1045;
    volatile uint32_t DENALI_PHY_1046;
    volatile uint32_t DENALI_PHY_1047;
    volatile uint32_t DENALI_PHY_1048;
    volatile uint32_t DENALI_PHY_1049;
    volatile uint32_t DENALI_PHY_1050;
    volatile uint32_t DENALI_PHY_1051;
    volatile uint32_t DENALI_PHY_1052;
    volatile uint32_t DENALI_PHY_1053;
    volatile uint32_t DENALI_PHY_1054;
    volatile uint32_t DENALI_PHY_1055;
    volatile uint32_t DENALI_PHY_1056;
    volatile uint32_t DENALI_PHY_1057;
    volatile uint32_t DENALI_PHY_1058;
    volatile uint32_t DENALI_PHY_1059;
    volatile uint32_t DENALI_PHY_1060;
    volatile uint32_t DENALI_PHY_1061;
    volatile uint32_t DENALI_PHY_1062;
    volatile uint32_t DENALI_PHY_1063;
    volatile uint32_t DENALI_PHY_1064;
    volatile uint32_t DENALI_PHY_1065;
    volatile uint32_t DENALI_PHY_1066;
    volatile uint8_t  Resv_21504[852];
    volatile uint32_t DENALI_PHY_1280;
    volatile uint32_t DENALI_PHY_1281;
    volatile uint32_t DENALI_PHY_1282;
    volatile uint32_t DENALI_PHY_1283;
    volatile uint32_t DENALI_PHY_1284;
    volatile uint32_t DENALI_PHY_1285;
    volatile uint32_t DENALI_PHY_1286;
    volatile uint32_t DENALI_PHY_1287;
    volatile uint32_t DENALI_PHY_1288;
    volatile uint32_t DENALI_PHY_1289;
    volatile uint32_t DENALI_PHY_1290;
    volatile uint32_t DENALI_PHY_1291;
    volatile uint32_t DENALI_PHY_1292;
    volatile uint32_t DENALI_PHY_1293;
    volatile uint32_t DENALI_PHY_1294;
    volatile uint32_t DENALI_PHY_1295;
    volatile uint32_t DENALI_PHY_1296;
    volatile uint32_t DENALI_PHY_1297;
    volatile uint32_t DENALI_PHY_1298;
    volatile uint32_t DENALI_PHY_1299;
    volatile uint32_t DENALI_PHY_1300;
    volatile uint32_t DENALI_PHY_1301;
    volatile uint32_t DENALI_PHY_1302;
    volatile uint32_t DENALI_PHY_1303;
    volatile uint32_t DENALI_PHY_1304;
    volatile uint32_t DENALI_PHY_1305;
    volatile uint32_t DENALI_PHY_1306;
    volatile uint32_t DENALI_PHY_1307;
    volatile uint32_t DENALI_PHY_1308;
    volatile uint32_t DENALI_PHY_1309;
    volatile uint32_t DENALI_PHY_1310;
    volatile uint32_t DENALI_PHY_1311;
    volatile uint32_t DENALI_PHY_1312;
    volatile uint32_t DENALI_PHY_1313;
    volatile uint32_t DENALI_PHY_1314;
    volatile uint32_t DENALI_PHY_1315;
    volatile uint32_t DENALI_PHY_1316;
    volatile uint32_t DENALI_PHY_1317;
    volatile uint32_t DENALI_PHY_1318;
    volatile uint32_t DENALI_PHY_1319;
    volatile uint32_t DENALI_PHY_1320;
    volatile uint32_t DENALI_PHY_1321;
    volatile uint32_t DENALI_PHY_1322;
    volatile uint32_t DENALI_PHY_1323;
    volatile uint32_t DENALI_PHY_1324;
    volatile uint32_t DENALI_PHY_1325;
    volatile uint32_t DENALI_PHY_1326;
    volatile uint32_t DENALI_PHY_1327;
    volatile uint32_t DENALI_PHY_1328;
    volatile uint32_t DENALI_PHY_1329;
    volatile uint32_t DENALI_PHY_1330;
    volatile uint32_t DENALI_PHY_1331;
    volatile uint32_t DENALI_PHY_1332;
    volatile uint32_t DENALI_PHY_1333;
    volatile uint32_t DENALI_PHY_1334;
    volatile uint32_t DENALI_PHY_1335;
    volatile uint32_t DENALI_PHY_1336;
    volatile uint32_t DENALI_PHY_1337;
    volatile uint32_t DENALI_PHY_1338;
    volatile uint32_t DENALI_PHY_1339;
    volatile uint32_t DENALI_PHY_1340;
    volatile uint32_t DENALI_PHY_1341;
    volatile uint32_t DENALI_PHY_1342;
    volatile uint32_t DENALI_PHY_1343;
    volatile uint32_t DENALI_PHY_1344;
    volatile uint32_t DENALI_PHY_1345;
    volatile uint32_t DENALI_PHY_1346;
    volatile uint32_t DENALI_PHY_1347;
    volatile uint32_t DENALI_PHY_1348;
    volatile uint32_t DENALI_PHY_1349;
    volatile uint32_t DENALI_PHY_1350;
    volatile uint32_t DENALI_PHY_1351;
    volatile uint32_t DENALI_PHY_1352;
    volatile uint32_t DENALI_PHY_1353;
    volatile uint32_t DENALI_PHY_1354;
    volatile uint32_t DENALI_PHY_1355;
    volatile uint32_t DENALI_PHY_1356;
    volatile uint32_t DENALI_PHY_1357;
    volatile uint32_t DENALI_PHY_1358;
    volatile uint32_t DENALI_PHY_1359;
    volatile uint32_t DENALI_PHY_1360;
    volatile uint32_t DENALI_PHY_1361;
    volatile uint32_t DENALI_PHY_1362;
    volatile uint32_t DENALI_PHY_1363;
    volatile uint32_t DENALI_PHY_1364;
    volatile uint32_t DENALI_PHY_1365;
    volatile uint32_t DENALI_PHY_1366;
    volatile uint32_t DENALI_PHY_1367;
    volatile uint32_t DENALI_PHY_1368;
    volatile uint32_t DENALI_PHY_1369;
    volatile uint32_t DENALI_PHY_1370;
    volatile uint32_t DENALI_PHY_1371;
    volatile uint32_t DENALI_PHY_1372;
    volatile uint32_t DENALI_PHY_1373;
    volatile uint32_t DENALI_PHY_1374;
    volatile uint32_t DENALI_PHY_1375;
    volatile uint32_t DENALI_PHY_1376;
    volatile uint32_t DENALI_PHY_1377;
    volatile uint32_t DENALI_PHY_1378;
    volatile uint32_t DENALI_PHY_1379;
    volatile uint32_t DENALI_PHY_1380;
    volatile uint32_t DENALI_PHY_1381;
    volatile uint32_t DENALI_PHY_1382;
    volatile uint32_t DENALI_PHY_1383;
    volatile uint32_t DENALI_PHY_1384;
    volatile uint32_t DENALI_PHY_1385;
    volatile uint32_t DENALI_PHY_1386;
    volatile uint32_t DENALI_PHY_1387;
    volatile uint32_t DENALI_PHY_1388;
    volatile uint32_t DENALI_PHY_1389;
    volatile uint32_t DENALI_PHY_1390;
    volatile uint32_t DENALI_PHY_1391;
    volatile uint32_t DENALI_PHY_1392;
    volatile uint32_t DENALI_PHY_1393;
    volatile uint32_t DENALI_PHY_1394;
    volatile uint32_t DENALI_PHY_1395;
    volatile uint32_t DENALI_PHY_1396;
    volatile uint32_t DENALI_PHY_1397;
    volatile uint32_t DENALI_PHY_1398;
    volatile uint32_t DENALI_PHY_1399;
    volatile uint32_t DENALI_PHY_1400;
    volatile uint32_t DENALI_PHY_1401;
    volatile uint32_t DENALI_PHY_1402;
    volatile uint32_t DENALI_PHY_1403;
    volatile uint32_t DENALI_PHY_1404;
    volatile uint32_t DENALI_PHY_1405;
} CSL_emif_ctlcfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_EMIF_CTLCFG_DENALI_CTL_0                                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_1                                           (0x00000004U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_2                                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3                                           (0x0000000CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_4                                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_5                                           (0x00000014U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6                                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_7                                           (0x0000001CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_8                                           (0x00000020U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_9                                           (0x00000024U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_10                                          (0x00000028U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_11                                          (0x0000002CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_12                                          (0x00000030U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_13                                          (0x00000034U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_14                                          (0x00000038U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_15                                          (0x0000003CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_16                                          (0x00000040U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_17                                          (0x00000044U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_18                                          (0x00000048U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19                                          (0x0000004CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20                                          (0x00000050U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21                                          (0x00000054U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22                                          (0x00000058U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_23                                          (0x0000005CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_24                                          (0x00000060U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_25                                          (0x00000064U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_26                                          (0x00000068U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_27                                          (0x0000006CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_28                                          (0x00000070U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_29                                          (0x00000074U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_30                                          (0x00000078U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_31                                          (0x0000007CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_32                                          (0x00000080U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_33                                          (0x00000084U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_34                                          (0x00000088U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_35                                          (0x0000008CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_36                                          (0x00000090U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_37                                          (0x00000094U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38                                          (0x00000098U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39                                          (0x0000009CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40                                          (0x000000A0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41                                          (0x000000A4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42                                          (0x000000A8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43                                          (0x000000ACU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44                                          (0x000000B0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_45                                          (0x000000B4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_46                                          (0x000000B8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_47                                          (0x000000BCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_48                                          (0x000000C0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_49                                          (0x000000C4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_50                                          (0x000000C8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_51                                          (0x000000CCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_52                                          (0x000000D0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_53                                          (0x000000D4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_54                                          (0x000000D8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_55                                          (0x000000DCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56                                          (0x000000E0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_57                                          (0x000000E4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_58                                          (0x000000E8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59                                          (0x000000ECU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_60                                          (0x000000F0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_61                                          (0x000000F4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62                                          (0x000000F8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63                                          (0x000000FCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64                                          (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65                                          (0x00000104U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66                                          (0x00000108U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67                                          (0x0000010CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68                                          (0x00000110U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_69                                          (0x00000114U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_70                                          (0x00000118U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71                                          (0x0000011CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_72                                          (0x00000120U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_73                                          (0x00000124U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_74                                          (0x00000128U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_75                                          (0x0000012CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_76                                          (0x00000130U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_77                                          (0x00000134U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_78                                          (0x00000138U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_79                                          (0x0000013CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_80                                          (0x00000140U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_81                                          (0x00000144U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_82                                          (0x00000148U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_83                                          (0x0000014CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_84                                          (0x00000150U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_85                                          (0x00000154U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_86                                          (0x00000158U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_87                                          (0x0000015CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_88                                          (0x00000160U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_89                                          (0x00000164U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90                                          (0x00000168U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91                                          (0x0000016CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92                                          (0x00000170U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93                                          (0x00000174U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94                                          (0x00000178U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_95                                          (0x0000017CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_96                                          (0x00000180U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_97                                          (0x00000184U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_98                                          (0x00000188U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_99                                          (0x0000018CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100                                         (0x00000190U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101                                         (0x00000194U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102                                         (0x00000198U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103                                         (0x0000019CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104                                         (0x000001A0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105                                         (0x000001A4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106                                         (0x000001A8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_107                                         (0x000001ACU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_108                                         (0x000001B0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_109                                         (0x000001B4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110                                         (0x000001B8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_111                                         (0x000001BCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_112                                         (0x000001C0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_113                                         (0x000001C4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_114                                         (0x000001C8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_115                                         (0x000001CCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_116                                         (0x000001D0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_117                                         (0x000001D4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_118                                         (0x000001D8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_119                                         (0x000001DCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_120                                         (0x000001E0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_121                                         (0x000001E4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_122                                         (0x000001E8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_123                                         (0x000001ECU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_124                                         (0x000001F0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_125                                         (0x000001F4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_126                                         (0x000001F8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_127                                         (0x000001FCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_128                                         (0x00000200U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_129                                         (0x00000204U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_130                                         (0x00000208U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_131                                         (0x0000020CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_132                                         (0x00000210U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_133                                         (0x00000214U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_134                                         (0x00000218U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_135                                         (0x0000021CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_136                                         (0x00000220U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_137                                         (0x00000224U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_138                                         (0x00000228U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_139                                         (0x0000022CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_140                                         (0x00000230U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_141                                         (0x00000234U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_142                                         (0x00000238U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_143                                         (0x0000023CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_144                                         (0x00000240U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_145                                         (0x00000244U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_146                                         (0x00000248U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_147                                         (0x0000024CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_148                                         (0x00000250U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_149                                         (0x00000254U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_150                                         (0x00000258U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_151                                         (0x0000025CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_152                                         (0x00000260U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_153                                         (0x00000264U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_154                                         (0x00000268U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_155                                         (0x0000026CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156                                         (0x00000270U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157                                         (0x00000274U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158                                         (0x00000278U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159                                         (0x0000027CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160                                         (0x00000280U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161                                         (0x00000284U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162                                         (0x00000288U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163                                         (0x0000028CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164                                         (0x00000290U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_165                                         (0x00000294U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_166                                         (0x00000298U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167                                         (0x0000029CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_168                                         (0x000002A0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_169                                         (0x000002A4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_170                                         (0x000002A8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_171                                         (0x000002ACU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_172                                         (0x000002B0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173                                         (0x000002B4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_174                                         (0x000002B8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_175                                         (0x000002BCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_176                                         (0x000002C0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_177                                         (0x000002C4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_178                                         (0x000002C8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_179                                         (0x000002CCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_180                                         (0x000002D0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_181                                         (0x000002D4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_182                                         (0x000002D8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_183                                         (0x000002DCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_184                                         (0x000002E0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_185                                         (0x000002E4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_186                                         (0x000002E8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_187                                         (0x000002ECU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_188                                         (0x000002F0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_189                                         (0x000002F4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_190                                         (0x000002F8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_191                                         (0x000002FCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_192                                         (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_193                                         (0x00000304U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_194                                         (0x00000308U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_195                                         (0x0000030CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_196                                         (0x00000310U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_197                                         (0x00000314U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_198                                         (0x00000318U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_199                                         (0x0000031CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_200                                         (0x00000320U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_201                                         (0x00000324U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_202                                         (0x00000328U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_203                                         (0x0000032CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_204                                         (0x00000330U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_205                                         (0x00000334U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_206                                         (0x00000338U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_207                                         (0x0000033CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_208                                         (0x00000340U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_209                                         (0x00000344U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_210                                         (0x00000348U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_211                                         (0x0000034CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_212                                         (0x00000350U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_213                                         (0x00000354U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_214                                         (0x00000358U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_215                                         (0x0000035CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_216                                         (0x00000360U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_217                                         (0x00000364U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_218                                         (0x00000368U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_219                                         (0x0000036CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_220                                         (0x00000370U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_221                                         (0x00000374U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_222                                         (0x00000378U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_223                                         (0x0000037CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_224                                         (0x00000380U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_225                                         (0x00000384U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_226                                         (0x00000388U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_227                                         (0x0000038CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_228                                         (0x00000390U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_229                                         (0x00000394U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_230                                         (0x00000398U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_231                                         (0x0000039CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_232                                         (0x000003A0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_233                                         (0x000003A4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_234                                         (0x000003A8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_235                                         (0x000003ACU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_236                                         (0x000003B0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_237                                         (0x000003B4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_238                                         (0x000003B8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_239                                         (0x000003BCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_240                                         (0x000003C0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_241                                         (0x000003C4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_242                                         (0x000003C8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_243                                         (0x000003CCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_244                                         (0x000003D0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_245                                         (0x000003D4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_246                                         (0x000003D8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_247                                         (0x000003DCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_248                                         (0x000003E0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_249                                         (0x000003E4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_250                                         (0x000003E8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_251                                         (0x000003ECU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_252                                         (0x000003F0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_253                                         (0x000003F4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254                                         (0x000003F8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_255                                         (0x000003FCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_256                                         (0x00000400U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_257                                         (0x00000404U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_258                                         (0x00000408U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_259                                         (0x0000040CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_260                                         (0x00000410U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_261                                         (0x00000414U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_262                                         (0x00000418U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_263                                         (0x0000041CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_264                                         (0x00000420U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_265                                         (0x00000424U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_266                                         (0x00000428U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_267                                         (0x0000042CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_268                                         (0x00000430U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269                                         (0x00000434U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_270                                         (0x00000438U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_271                                         (0x0000043CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_272                                         (0x00000440U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_273                                         (0x00000444U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_274                                         (0x00000448U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_275                                         (0x0000044CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_276                                         (0x00000450U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277                                         (0x00000454U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278                                         (0x00000458U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279                                         (0x0000045CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280                                         (0x00000460U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_281                                         (0x00000464U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_282                                         (0x00000468U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_283                                         (0x0000046CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_284                                         (0x00000470U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_285                                         (0x00000474U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_286                                         (0x00000478U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_287                                         (0x0000047CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_288                                         (0x00000480U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_289                                         (0x00000484U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290                                         (0x00000488U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_291                                         (0x0000048CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_292                                         (0x00000490U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_293                                         (0x00000494U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_294                                         (0x00000498U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_295                                         (0x0000049CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_296                                         (0x000004A0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_297                                         (0x000004A4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_298                                         (0x000004A8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_299                                         (0x000004ACU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_300                                         (0x000004B0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_301                                         (0x000004B4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_302                                         (0x000004B8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_303                                         (0x000004BCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_304                                         (0x000004C0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_305                                         (0x000004C4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_306                                         (0x000004C8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_307                                         (0x000004CCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_308                                         (0x000004D0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_309                                         (0x000004D4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_310                                         (0x000004D8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_311                                         (0x000004DCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_312                                         (0x000004E0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_313                                         (0x000004E4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_314                                         (0x000004E8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315                                         (0x000004ECU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316                                         (0x000004F0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317                                         (0x000004F4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_318                                         (0x000004F8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_319                                         (0x000004FCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_320                                         (0x00000500U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_321                                         (0x00000504U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322                                         (0x00000508U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323                                         (0x0000050CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324                                         (0x00000510U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325                                         (0x00000514U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326                                         (0x00000518U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327                                         (0x0000051CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328                                         (0x00000520U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329                                         (0x00000524U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330                                         (0x00000528U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331                                         (0x0000052CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_332                                         (0x00000530U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_333                                         (0x00000534U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_334                                         (0x00000538U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_335                                         (0x0000053CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_336                                         (0x00000540U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_337                                         (0x00000544U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_338                                         (0x00000548U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_339                                         (0x0000054CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_340                                         (0x00000550U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_341                                         (0x00000554U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342                                         (0x00000558U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_343                                         (0x0000055CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_344                                         (0x00000560U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_345                                         (0x00000564U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_346                                         (0x00000568U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_347                                         (0x0000056CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_348                                         (0x00000570U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_349                                         (0x00000574U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350                                         (0x00000578U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_351                                         (0x0000057CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_352                                         (0x00000580U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_353                                         (0x00000584U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_354                                         (0x00000588U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_355                                         (0x0000058CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_356                                         (0x00000590U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_357                                         (0x00000594U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358                                         (0x00000598U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_359                                         (0x0000059CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_360                                         (0x000005A0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_361                                         (0x000005A4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_362                                         (0x000005A8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_363                                         (0x000005ACU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_364                                         (0x000005B0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_365                                         (0x000005B4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_366                                         (0x000005B8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_367                                         (0x000005BCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_368                                         (0x000005C0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_369                                         (0x000005C4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370                                         (0x000005C8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371                                         (0x000005CCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372                                         (0x000005D0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373                                         (0x000005D4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374                                         (0x000005D8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375                                         (0x000005DCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376                                         (0x000005E0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377                                         (0x000005E4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378                                         (0x000005E8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379                                         (0x000005ECU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380                                         (0x000005F0U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381                                         (0x000005F4U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382                                         (0x000005F8U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383                                         (0x000005FCU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384                                         (0x00000600U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_385                                         (0x00000604U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_386                                         (0x00000608U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_387                                         (0x0000060CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_388                                         (0x00000610U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_389                                         (0x00000614U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_390                                         (0x00000618U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_391                                         (0x0000061CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392                                         (0x00000620U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_393                                         (0x00000624U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_394                                         (0x00000628U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_395                                         (0x0000062CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_396                                         (0x00000630U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_397                                         (0x00000634U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_398                                         (0x00000638U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_399                                         (0x0000063CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_400                                         (0x00000640U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401                                         (0x00000644U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_402                                         (0x00000648U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_403                                         (0x0000064CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_404                                         (0x00000650U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_405                                         (0x00000654U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_406                                         (0x00000658U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_407                                         (0x0000065CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_408                                         (0x00000660U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_409                                         (0x00000664U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410                                         (0x00000668U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_411                                         (0x0000066CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_412                                         (0x00000670U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_413                                         (0x00000674U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414                                         (0x00000678U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415                                         (0x0000067CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416                                         (0x00000680U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417                                         (0x00000684U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418                                         (0x00000688U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419                                         (0x0000068CU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420                                         (0x00000690U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421                                         (0x00000694U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_422                                         (0x00000698U)
#define CSL_EMIF_CTLCFG_DENALI_PI_0                                            (0x00002000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_1                                            (0x00002004U)
#define CSL_EMIF_CTLCFG_DENALI_PI_2                                            (0x00002008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_3                                            (0x0000200CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_4                                            (0x00002010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5                                            (0x00002014U)
#define CSL_EMIF_CTLCFG_DENALI_PI_6                                            (0x00002018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_7                                            (0x0000201CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_8                                            (0x00002020U)
#define CSL_EMIF_CTLCFG_DENALI_PI_9                                            (0x00002024U)
#define CSL_EMIF_CTLCFG_DENALI_PI_10                                           (0x00002028U)
#define CSL_EMIF_CTLCFG_DENALI_PI_11                                           (0x0000202CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_12                                           (0x00002030U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13                                           (0x00002034U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14                                           (0x00002038U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15                                           (0x0000203CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_16                                           (0x00002040U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17                                           (0x00002044U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18                                           (0x00002048U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19                                           (0x0000204CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_20                                           (0x00002050U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21                                           (0x00002054U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22                                           (0x00002058U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23                                           (0x0000205CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_24                                           (0x00002060U)
#define CSL_EMIF_CTLCFG_DENALI_PI_25                                           (0x00002064U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26                                           (0x00002068U)
#define CSL_EMIF_CTLCFG_DENALI_PI_27                                           (0x0000206CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_28                                           (0x00002070U)
#define CSL_EMIF_CTLCFG_DENALI_PI_29                                           (0x00002074U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30                                           (0x00002078U)
#define CSL_EMIF_CTLCFG_DENALI_PI_31                                           (0x0000207CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_32                                           (0x00002080U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33                                           (0x00002084U)
#define CSL_EMIF_CTLCFG_DENALI_PI_34                                           (0x00002088U)
#define CSL_EMIF_CTLCFG_DENALI_PI_35                                           (0x0000208CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_36                                           (0x00002090U)
#define CSL_EMIF_CTLCFG_DENALI_PI_37                                           (0x00002094U)
#define CSL_EMIF_CTLCFG_DENALI_PI_38                                           (0x00002098U)
#define CSL_EMIF_CTLCFG_DENALI_PI_39                                           (0x0000209CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_40                                           (0x000020A0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_41                                           (0x000020A4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_42                                           (0x000020A8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43                                           (0x000020ACU)
#define CSL_EMIF_CTLCFG_DENALI_PI_44                                           (0x000020B0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_45                                           (0x000020B4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_46                                           (0x000020B8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_47                                           (0x000020BCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_48                                           (0x000020C0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_49                                           (0x000020C4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_50                                           (0x000020C8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_51                                           (0x000020CCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_52                                           (0x000020D0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53                                           (0x000020D4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54                                           (0x000020D8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55                                           (0x000020DCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_56                                           (0x000020E0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_57                                           (0x000020E4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_58                                           (0x000020E8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_59                                           (0x000020ECU)
#define CSL_EMIF_CTLCFG_DENALI_PI_60                                           (0x000020F0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61                                           (0x000020F4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62                                           (0x000020F8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63                                           (0x000020FCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_64                                           (0x00002100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65                                           (0x00002104U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66                                           (0x00002108U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67                                           (0x0000210CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_68                                           (0x00002110U)
#define CSL_EMIF_CTLCFG_DENALI_PI_69                                           (0x00002114U)
#define CSL_EMIF_CTLCFG_DENALI_PI_70                                           (0x00002118U)
#define CSL_EMIF_CTLCFG_DENALI_PI_71                                           (0x0000211CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_72                                           (0x00002120U)
#define CSL_EMIF_CTLCFG_DENALI_PI_73                                           (0x00002124U)
#define CSL_EMIF_CTLCFG_DENALI_PI_74                                           (0x00002128U)
#define CSL_EMIF_CTLCFG_DENALI_PI_75                                           (0x0000212CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_76                                           (0x00002130U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77                                           (0x00002134U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78                                           (0x00002138U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79                                           (0x0000213CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_80                                           (0x00002140U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81                                           (0x00002144U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82                                           (0x00002148U)
#define CSL_EMIF_CTLCFG_DENALI_PI_83                                           (0x0000214CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_84                                           (0x00002150U)
#define CSL_EMIF_CTLCFG_DENALI_PI_85                                           (0x00002154U)
#define CSL_EMIF_CTLCFG_DENALI_PI_86                                           (0x00002158U)
#define CSL_EMIF_CTLCFG_DENALI_PI_87                                           (0x0000215CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_88                                           (0x00002160U)
#define CSL_EMIF_CTLCFG_DENALI_PI_89                                           (0x00002164U)
#define CSL_EMIF_CTLCFG_DENALI_PI_90                                           (0x00002168U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91                                           (0x0000216CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_92                                           (0x00002170U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93                                           (0x00002174U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94                                           (0x00002178U)
#define CSL_EMIF_CTLCFG_DENALI_PI_95                                           (0x0000217CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_96                                           (0x00002180U)
#define CSL_EMIF_CTLCFG_DENALI_PI_97                                           (0x00002184U)
#define CSL_EMIF_CTLCFG_DENALI_PI_98                                           (0x00002188U)
#define CSL_EMIF_CTLCFG_DENALI_PI_99                                           (0x0000218CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_100                                          (0x00002190U)
#define CSL_EMIF_CTLCFG_DENALI_PI_101                                          (0x00002194U)
#define CSL_EMIF_CTLCFG_DENALI_PI_102                                          (0x00002198U)
#define CSL_EMIF_CTLCFG_DENALI_PI_103                                          (0x0000219CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_104                                          (0x000021A0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_105                                          (0x000021A4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_106                                          (0x000021A8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_107                                          (0x000021ACU)
#define CSL_EMIF_CTLCFG_DENALI_PI_108                                          (0x000021B0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_109                                          (0x000021B4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_110                                          (0x000021B8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_111                                          (0x000021BCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_112                                          (0x000021C0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_113                                          (0x000021C4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_114                                          (0x000021C8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_115                                          (0x000021CCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_116                                          (0x000021D0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_117                                          (0x000021D4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_118                                          (0x000021D8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_119                                          (0x000021DCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_120                                          (0x000021E0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121                                          (0x000021E4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_122                                          (0x000021E8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_123                                          (0x000021ECU)
#define CSL_EMIF_CTLCFG_DENALI_PI_124                                          (0x000021F0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_125                                          (0x000021F4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_126                                          (0x000021F8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_127                                          (0x000021FCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_128                                          (0x00002200U)
#define CSL_EMIF_CTLCFG_DENALI_PI_129                                          (0x00002204U)
#define CSL_EMIF_CTLCFG_DENALI_PI_130                                          (0x00002208U)
#define CSL_EMIF_CTLCFG_DENALI_PI_131                                          (0x0000220CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_132                                          (0x00002210U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133                                          (0x00002214U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134                                          (0x00002218U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135                                          (0x0000221CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_136                                          (0x00002220U)
#define CSL_EMIF_CTLCFG_DENALI_PI_137                                          (0x00002224U)
#define CSL_EMIF_CTLCFG_DENALI_PI_138                                          (0x00002228U)
#define CSL_EMIF_CTLCFG_DENALI_PI_139                                          (0x0000222CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_140                                          (0x00002230U)
#define CSL_EMIF_CTLCFG_DENALI_PI_141                                          (0x00002234U)
#define CSL_EMIF_CTLCFG_DENALI_PI_142                                          (0x00002238U)
#define CSL_EMIF_CTLCFG_DENALI_PI_143                                          (0x0000223CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_144                                          (0x00002240U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145                                          (0x00002244U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146                                          (0x00002248U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147                                          (0x0000224CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_148                                          (0x00002250U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149                                          (0x00002254U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150                                          (0x00002258U)
#define CSL_EMIF_CTLCFG_DENALI_PI_151                                          (0x0000225CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_152                                          (0x00002260U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153                                          (0x00002264U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154                                          (0x00002268U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155                                          (0x0000226CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_156                                          (0x00002270U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157                                          (0x00002274U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158                                          (0x00002278U)
#define CSL_EMIF_CTLCFG_DENALI_PI_159                                          (0x0000227CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_160                                          (0x00002280U)
#define CSL_EMIF_CTLCFG_DENALI_PI_161                                          (0x00002284U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162                                          (0x00002288U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163                                          (0x0000228CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_164                                          (0x00002290U)
#define CSL_EMIF_CTLCFG_DENALI_PI_165                                          (0x00002294U)
#define CSL_EMIF_CTLCFG_DENALI_PI_166                                          (0x00002298U)
#define CSL_EMIF_CTLCFG_DENALI_PI_167                                          (0x0000229CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_168                                          (0x000022A0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_169                                          (0x000022A4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_170                                          (0x000022A8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171                                          (0x000022ACU)
#define CSL_EMIF_CTLCFG_DENALI_PI_172                                          (0x000022B0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173                                          (0x000022B4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_174                                          (0x000022B8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_175                                          (0x000022BCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_176                                          (0x000022C0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_177                                          (0x000022C4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_178                                          (0x000022C8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_179                                          (0x000022CCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_180                                          (0x000022D0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181                                          (0x000022D4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_182                                          (0x000022D8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_183                                          (0x000022DCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_184                                          (0x000022E0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185                                          (0x000022E4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186                                          (0x000022E8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187                                          (0x000022ECU)
#define CSL_EMIF_CTLCFG_DENALI_PI_188                                          (0x000022F0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189                                          (0x000022F4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190                                          (0x000022F8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191                                          (0x000022FCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_192                                          (0x00002300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193                                          (0x00002304U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194                                          (0x00002308U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195                                          (0x0000230CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_196                                          (0x00002310U)
#define CSL_EMIF_CTLCFG_DENALI_PI_197                                          (0x00002314U)
#define CSL_EMIF_CTLCFG_DENALI_PI_198                                          (0x00002318U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199                                          (0x0000231CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_200                                          (0x00002320U)
#define CSL_EMIF_CTLCFG_DENALI_PI_201                                          (0x00002324U)
#define CSL_EMIF_CTLCFG_DENALI_PI_202                                          (0x00002328U)
#define CSL_EMIF_CTLCFG_DENALI_PI_203                                          (0x0000232CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_204                                          (0x00002330U)
#define CSL_EMIF_CTLCFG_DENALI_PI_205                                          (0x00002334U)
#define CSL_EMIF_CTLCFG_DENALI_PI_206                                          (0x00002338U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207                                          (0x0000233CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_208                                          (0x00002340U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209                                          (0x00002344U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210                                          (0x00002348U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211                                          (0x0000234CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_212                                          (0x00002350U)
#define CSL_EMIF_CTLCFG_DENALI_PI_213                                          (0x00002354U)
#define CSL_EMIF_CTLCFG_DENALI_PI_214                                          (0x00002358U)
#define CSL_EMIF_CTLCFG_DENALI_PI_215                                          (0x0000235CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_216                                          (0x00002360U)
#define CSL_EMIF_CTLCFG_DENALI_PI_217                                          (0x00002364U)
#define CSL_EMIF_CTLCFG_DENALI_PI_218                                          (0x00002368U)
#define CSL_EMIF_CTLCFG_DENALI_PI_219                                          (0x0000236CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_220                                          (0x00002370U)
#define CSL_EMIF_CTLCFG_DENALI_PI_221                                          (0x00002374U)
#define CSL_EMIF_CTLCFG_DENALI_PI_222                                          (0x00002378U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223                                          (0x0000237CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_224                                          (0x00002380U)
#define CSL_EMIF_CTLCFG_DENALI_PI_225                                          (0x00002384U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226                                          (0x00002388U)
#define CSL_EMIF_CTLCFG_DENALI_PI_227                                          (0x0000238CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_228                                          (0x00002390U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229                                          (0x00002394U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230                                          (0x00002398U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231                                          (0x0000239CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_232                                          (0x000023A0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_233                                          (0x000023A4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_234                                          (0x000023A8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235                                          (0x000023ACU)
#define CSL_EMIF_CTLCFG_DENALI_PI_236                                          (0x000023B0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237                                          (0x000023B4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_238                                          (0x000023B8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_239                                          (0x000023BCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_240                                          (0x000023C0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241                                          (0x000023C4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242                                          (0x000023C8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_243                                          (0x000023CCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_244                                          (0x000023D0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245                                          (0x000023D4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_246                                          (0x000023D8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_247                                          (0x000023DCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_248                                          (0x000023E0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_249                                          (0x000023E4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_250                                          (0x000023E8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_251                                          (0x000023ECU)
#define CSL_EMIF_CTLCFG_DENALI_PI_252                                          (0x000023F0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_253                                          (0x000023F4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_254                                          (0x000023F8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_255                                          (0x000023FCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_256                                          (0x00002400U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257                                          (0x00002404U)
#define CSL_EMIF_CTLCFG_DENALI_PI_258                                          (0x00002408U)
#define CSL_EMIF_CTLCFG_DENALI_PI_259                                          (0x0000240CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_260                                          (0x00002410U)
#define CSL_EMIF_CTLCFG_DENALI_PI_261                                          (0x00002414U)
#define CSL_EMIF_CTLCFG_DENALI_PI_262                                          (0x00002418U)
#define CSL_EMIF_CTLCFG_DENALI_PI_263                                          (0x0000241CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_264                                          (0x00002420U)
#define CSL_EMIF_CTLCFG_DENALI_PI_265                                          (0x00002424U)
#define CSL_EMIF_CTLCFG_DENALI_PI_266                                          (0x00002428U)
#define CSL_EMIF_CTLCFG_DENALI_PI_267                                          (0x0000242CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_268                                          (0x00002430U)
#define CSL_EMIF_CTLCFG_DENALI_PI_269                                          (0x00002434U)
#define CSL_EMIF_CTLCFG_DENALI_PI_270                                          (0x00002438U)
#define CSL_EMIF_CTLCFG_DENALI_PI_271                                          (0x0000243CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_272                                          (0x00002440U)
#define CSL_EMIF_CTLCFG_DENALI_PI_273                                          (0x00002444U)
#define CSL_EMIF_CTLCFG_DENALI_PI_274                                          (0x00002448U)
#define CSL_EMIF_CTLCFG_DENALI_PI_275                                          (0x0000244CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_276                                          (0x00002450U)
#define CSL_EMIF_CTLCFG_DENALI_PI_277                                          (0x00002454U)
#define CSL_EMIF_CTLCFG_DENALI_PI_278                                          (0x00002458U)
#define CSL_EMIF_CTLCFG_DENALI_PI_279                                          (0x0000245CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_280                                          (0x00002460U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281                                          (0x00002464U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282                                          (0x00002468U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283                                          (0x0000246CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_284                                          (0x00002470U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285                                          (0x00002474U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286                                          (0x00002478U)
#define CSL_EMIF_CTLCFG_DENALI_PI_287                                          (0x0000247CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_288                                          (0x00002480U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289                                          (0x00002484U)
#define CSL_EMIF_CTLCFG_DENALI_PI_290                                          (0x00002488U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291                                          (0x0000248CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_292                                          (0x00002490U)
#define CSL_EMIF_CTLCFG_DENALI_PI_293                                          (0x00002494U)
#define CSL_EMIF_CTLCFG_DENALI_PI_294                                          (0x00002498U)
#define CSL_EMIF_CTLCFG_DENALI_PI_295                                          (0x0000249CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_296                                          (0x000024A0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_297                                          (0x000024A4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_298                                          (0x000024A8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_299                                          (0x000024ACU)
#define CSL_EMIF_CTLCFG_DENALI_PI_300                                          (0x000024B0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_301                                          (0x000024B4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_302                                          (0x000024B8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_303                                          (0x000024BCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_304                                          (0x000024C0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_305                                          (0x000024C4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_306                                          (0x000024C8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_307                                          (0x000024CCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_308                                          (0x000024D0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_309                                          (0x000024D4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_310                                          (0x000024D8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_311                                          (0x000024DCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_312                                          (0x000024E0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_313                                          (0x000024E4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_314                                          (0x000024E8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_315                                          (0x000024ECU)
#define CSL_EMIF_CTLCFG_DENALI_PI_316                                          (0x000024F0U)
#define CSL_EMIF_CTLCFG_DENALI_PI_317                                          (0x000024F4U)
#define CSL_EMIF_CTLCFG_DENALI_PI_318                                          (0x000024F8U)
#define CSL_EMIF_CTLCFG_DENALI_PI_319                                          (0x000024FCU)
#define CSL_EMIF_CTLCFG_DENALI_PI_320                                          (0x00002500U)
#define CSL_EMIF_CTLCFG_DENALI_PI_321                                          (0x00002504U)
#define CSL_EMIF_CTLCFG_DENALI_PI_322                                          (0x00002508U)
#define CSL_EMIF_CTLCFG_DENALI_PI_323                                          (0x0000250CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_324                                          (0x00002510U)
#define CSL_EMIF_CTLCFG_DENALI_PI_325                                          (0x00002514U)
#define CSL_EMIF_CTLCFG_DENALI_PI_326                                          (0x00002518U)
#define CSL_EMIF_CTLCFG_DENALI_PI_327                                          (0x0000251CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_328                                          (0x00002520U)
#define CSL_EMIF_CTLCFG_DENALI_PI_329                                          (0x00002524U)
#define CSL_EMIF_CTLCFG_DENALI_PI_330                                          (0x00002528U)
#define CSL_EMIF_CTLCFG_DENALI_PI_331                                          (0x0000252CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_332                                          (0x00002530U)
#define CSL_EMIF_CTLCFG_DENALI_PI_333                                          (0x00002534U)
#define CSL_EMIF_CTLCFG_DENALI_PI_334                                          (0x00002538U)
#define CSL_EMIF_CTLCFG_DENALI_PI_335                                          (0x0000253CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_336                                          (0x00002540U)
#define CSL_EMIF_CTLCFG_DENALI_PI_337                                          (0x00002544U)
#define CSL_EMIF_CTLCFG_DENALI_PI_338                                          (0x00002548U)
#define CSL_EMIF_CTLCFG_DENALI_PI_339                                          (0x0000254CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_340                                          (0x00002550U)
#define CSL_EMIF_CTLCFG_DENALI_PI_341                                          (0x00002554U)
#define CSL_EMIF_CTLCFG_DENALI_PI_342                                          (0x00002558U)
#define CSL_EMIF_CTLCFG_DENALI_PI_343                                          (0x0000255CU)
#define CSL_EMIF_CTLCFG_DENALI_PI_344                                          (0x00002560U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_0                                           (0x00004000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1                                           (0x00004004U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_2                                           (0x00004008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3                                           (0x0000400CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4                                           (0x00004010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5                                           (0x00004014U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6                                           (0x00004018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_7                                           (0x0000401CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_8                                           (0x00004020U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_9                                           (0x00004024U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_10                                          (0x00004028U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_11                                          (0x0000402CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_12                                          (0x00004030U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_13                                          (0x00004034U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_14                                          (0x00004038U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_15                                          (0x0000403CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_16                                          (0x00004040U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_17                                          (0x00004044U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_18                                          (0x00004048U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_19                                          (0x0000404CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_20                                          (0x00004050U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_21                                          (0x00004054U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_22                                          (0x00004058U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_23                                          (0x0000405CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_24                                          (0x00004060U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_25                                          (0x00004064U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_26                                          (0x00004068U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27                                          (0x0000406CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28                                          (0x00004070U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29                                          (0x00004074U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30                                          (0x00004078U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31                                          (0x0000407CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_32                                          (0x00004080U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_33                                          (0x00004084U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_34                                          (0x00004088U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35                                          (0x0000408CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_36                                          (0x00004090U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_37                                          (0x00004094U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_38                                          (0x00004098U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_39                                          (0x0000409CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_40                                          (0x000040A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_41                                          (0x000040A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_42                                          (0x000040A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_43                                          (0x000040ACU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_44                                          (0x000040B0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_45                                          (0x000040B4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_46                                          (0x000040B8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47                                          (0x000040BCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_48                                          (0x000040C0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_49                                          (0x000040C4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_50                                          (0x000040C8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_51                                          (0x000040CCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_52                                          (0x000040D0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_53                                          (0x000040D4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_54                                          (0x000040D8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_55                                          (0x000040DCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_56                                          (0x000040E0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_57                                          (0x000040E4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_58                                          (0x000040E8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_59                                          (0x000040ECU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_60                                          (0x000040F0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_61                                          (0x000040F4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_62                                          (0x000040F8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_63                                          (0x000040FCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_64                                          (0x00004100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_65                                          (0x00004104U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_66                                          (0x00004108U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_67                                          (0x0000410CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_68                                          (0x00004110U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_69                                          (0x00004114U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_70                                          (0x00004118U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_71                                          (0x0000411CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_72                                          (0x00004120U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73                                          (0x00004124U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_74                                          (0x00004128U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_75                                          (0x0000412CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76                                          (0x00004130U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_77                                          (0x00004134U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_78                                          (0x00004138U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79                                          (0x0000413CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80                                          (0x00004140U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81                                          (0x00004144U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_82                                          (0x00004148U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_83                                          (0x0000414CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_84                                          (0x00004150U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_85                                          (0x00004154U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_86                                          (0x00004158U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_87                                          (0x0000415CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88                                          (0x00004160U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89                                          (0x00004164U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_90                                          (0x00004168U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91                                          (0x0000416CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92                                          (0x00004170U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_93                                          (0x00004174U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_94                                          (0x00004178U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95                                          (0x0000417CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_96                                          (0x00004180U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_97                                          (0x00004184U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_98                                          (0x00004188U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_99                                          (0x0000418CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_100                                         (0x00004190U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101                                         (0x00004194U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_102                                         (0x00004198U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_103                                         (0x0000419CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_104                                         (0x000041A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_105                                         (0x000041A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_106                                         (0x000041A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_107                                         (0x000041ACU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_108                                         (0x000041B0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_109                                         (0x000041B4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_110                                         (0x000041B8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_111                                         (0x000041BCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_112                                         (0x000041C0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_113                                         (0x000041C4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_114                                         (0x000041C8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_115                                         (0x000041CCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_116                                         (0x000041D0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_117                                         (0x000041D4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_118                                         (0x000041D8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_119                                         (0x000041DCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_120                                         (0x000041E0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_121                                         (0x000041E4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_122                                         (0x000041E8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_123                                         (0x000041ECU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_124                                         (0x000041F0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_125                                         (0x000041F4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_256                                         (0x00004400U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_257                                         (0x00004404U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_258                                         (0x00004408U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259                                         (0x0000440CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260                                         (0x00004410U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261                                         (0x00004414U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262                                         (0x00004418U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_263                                         (0x0000441CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_264                                         (0x00004420U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_265                                         (0x00004424U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_266                                         (0x00004428U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_267                                         (0x0000442CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_268                                         (0x00004430U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_269                                         (0x00004434U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_270                                         (0x00004438U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_271                                         (0x0000443CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_272                                         (0x00004440U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_273                                         (0x00004444U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_274                                         (0x00004448U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_275                                         (0x0000444CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_276                                         (0x00004450U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_277                                         (0x00004454U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_278                                         (0x00004458U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_279                                         (0x0000445CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_280                                         (0x00004460U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_281                                         (0x00004464U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_282                                         (0x00004468U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283                                         (0x0000446CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284                                         (0x00004470U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285                                         (0x00004474U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286                                         (0x00004478U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287                                         (0x0000447CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_288                                         (0x00004480U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_289                                         (0x00004484U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_290                                         (0x00004488U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291                                         (0x0000448CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_292                                         (0x00004490U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_293                                         (0x00004494U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_294                                         (0x00004498U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_295                                         (0x0000449CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_296                                         (0x000044A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_297                                         (0x000044A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_298                                         (0x000044A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_299                                         (0x000044ACU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_300                                         (0x000044B0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_301                                         (0x000044B4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_302                                         (0x000044B8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303                                         (0x000044BCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_304                                         (0x000044C0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_305                                         (0x000044C4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_306                                         (0x000044C8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_307                                         (0x000044CCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_308                                         (0x000044D0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_309                                         (0x000044D4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_310                                         (0x000044D8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_311                                         (0x000044DCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_312                                         (0x000044E0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_313                                         (0x000044E4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_314                                         (0x000044E8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_315                                         (0x000044ECU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_316                                         (0x000044F0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_317                                         (0x000044F4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_318                                         (0x000044F8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_319                                         (0x000044FCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_320                                         (0x00004500U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_321                                         (0x00004504U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_322                                         (0x00004508U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_323                                         (0x0000450CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_324                                         (0x00004510U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_325                                         (0x00004514U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_326                                         (0x00004518U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_327                                         (0x0000451CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_328                                         (0x00004520U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329                                         (0x00004524U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_330                                         (0x00004528U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_331                                         (0x0000452CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332                                         (0x00004530U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_333                                         (0x00004534U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_334                                         (0x00004538U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335                                         (0x0000453CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336                                         (0x00004540U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337                                         (0x00004544U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_338                                         (0x00004548U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_339                                         (0x0000454CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_340                                         (0x00004550U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_341                                         (0x00004554U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_342                                         (0x00004558U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_343                                         (0x0000455CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344                                         (0x00004560U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345                                         (0x00004564U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_346                                         (0x00004568U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347                                         (0x0000456CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348                                         (0x00004570U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_349                                         (0x00004574U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_350                                         (0x00004578U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351                                         (0x0000457CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_352                                         (0x00004580U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_353                                         (0x00004584U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_354                                         (0x00004588U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_355                                         (0x0000458CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_356                                         (0x00004590U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357                                         (0x00004594U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_358                                         (0x00004598U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_359                                         (0x0000459CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_360                                         (0x000045A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_361                                         (0x000045A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_362                                         (0x000045A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_363                                         (0x000045ACU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_364                                         (0x000045B0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_365                                         (0x000045B4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_366                                         (0x000045B8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_367                                         (0x000045BCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_368                                         (0x000045C0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_369                                         (0x000045C4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_370                                         (0x000045C8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_371                                         (0x000045CCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_372                                         (0x000045D0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_373                                         (0x000045D4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_374                                         (0x000045D8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_375                                         (0x000045DCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_376                                         (0x000045E0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_377                                         (0x000045E4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_378                                         (0x000045E8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_379                                         (0x000045ECU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_380                                         (0x000045F0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_381                                         (0x000045F4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_512                                         (0x00004800U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_513                                         (0x00004804U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_514                                         (0x00004808U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_515                                         (0x0000480CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516                                         (0x00004810U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517                                         (0x00004814U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518                                         (0x00004818U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_519                                         (0x0000481CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_520                                         (0x00004820U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_521                                         (0x00004824U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_522                                         (0x00004828U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_523                                         (0x0000482CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_524                                         (0x00004830U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_525                                         (0x00004834U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_526                                         (0x00004838U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_527                                         (0x0000483CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528                                         (0x00004840U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_529                                         (0x00004844U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_530                                         (0x00004848U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_531                                         (0x0000484CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_532                                         (0x00004850U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_533                                         (0x00004854U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_534                                         (0x00004858U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_535                                         (0x0000485CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_536                                         (0x00004860U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_537                                         (0x00004864U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_538                                         (0x00004868U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_539                                         (0x0000486CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_540                                         (0x00004870U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_541                                         (0x00004874U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542                                         (0x00004878U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_543                                         (0x0000487CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_544                                         (0x00004880U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_545                                         (0x00004884U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_546                                         (0x00004888U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_547                                         (0x0000488CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_548                                         (0x00004890U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_549                                         (0x00004894U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_550                                         (0x00004898U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_551                                         (0x0000489CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_552                                         (0x000048A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_553                                         (0x000048A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_554                                         (0x000048A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_768                                         (0x00004C00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_769                                         (0x00004C04U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_770                                         (0x00004C08U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_771                                         (0x00004C0CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772                                         (0x00004C10U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773                                         (0x00004C14U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774                                         (0x00004C18U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_775                                         (0x00004C1CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_776                                         (0x00004C20U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_777                                         (0x00004C24U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_778                                         (0x00004C28U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_779                                         (0x00004C2CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_780                                         (0x00004C30U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_781                                         (0x00004C34U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_782                                         (0x00004C38U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_783                                         (0x00004C3CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784                                         (0x00004C40U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_785                                         (0x00004C44U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_786                                         (0x00004C48U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_787                                         (0x00004C4CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_788                                         (0x00004C50U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_789                                         (0x00004C54U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_790                                         (0x00004C58U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_791                                         (0x00004C5CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_792                                         (0x00004C60U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_793                                         (0x00004C64U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_794                                         (0x00004C68U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_795                                         (0x00004C6CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_796                                         (0x00004C70U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_797                                         (0x00004C74U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798                                         (0x00004C78U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_799                                         (0x00004C7CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_800                                         (0x00004C80U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_801                                         (0x00004C84U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_802                                         (0x00004C88U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_803                                         (0x00004C8CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_804                                         (0x00004C90U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_805                                         (0x00004C94U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_806                                         (0x00004C98U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_807                                         (0x00004C9CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_808                                         (0x00004CA0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_809                                         (0x00004CA4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_810                                         (0x00004CA8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1024                                        (0x00005000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1025                                        (0x00005004U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1026                                        (0x00005008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1027                                        (0x0000500CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028                                        (0x00005010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029                                        (0x00005014U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030                                        (0x00005018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1031                                        (0x0000501CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1032                                        (0x00005020U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1033                                        (0x00005024U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1034                                        (0x00005028U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1035                                        (0x0000502CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1036                                        (0x00005030U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1037                                        (0x00005034U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1038                                        (0x00005038U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1039                                        (0x0000503CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040                                        (0x00005040U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1041                                        (0x00005044U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1042                                        (0x00005048U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1043                                        (0x0000504CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1044                                        (0x00005050U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1045                                        (0x00005054U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1046                                        (0x00005058U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1047                                        (0x0000505CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1048                                        (0x00005060U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1049                                        (0x00005064U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1050                                        (0x00005068U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1051                                        (0x0000506CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1052                                        (0x00005070U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1053                                        (0x00005074U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054                                        (0x00005078U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1055                                        (0x0000507CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1056                                        (0x00005080U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1057                                        (0x00005084U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1058                                        (0x00005088U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1059                                        (0x0000508CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1060                                        (0x00005090U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1061                                        (0x00005094U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1062                                        (0x00005098U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1063                                        (0x0000509CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1064                                        (0x000050A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1065                                        (0x000050A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1066                                        (0x000050A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1280                                        (0x00005400U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281                                        (0x00005404U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282                                        (0x00005408U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283                                        (0x0000540CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284                                        (0x00005410U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1285                                        (0x00005414U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1286                                        (0x00005418U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1287                                        (0x0000541CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1288                                        (0x00005420U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1289                                        (0x00005424U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1290                                        (0x00005428U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1291                                        (0x0000542CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1292                                        (0x00005430U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1293                                        (0x00005434U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1294                                        (0x00005438U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1295                                        (0x0000543CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296                                        (0x00005440U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297                                        (0x00005444U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298                                        (0x00005448U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299                                        (0x0000544CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1300                                        (0x00005450U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1301                                        (0x00005454U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1302                                        (0x00005458U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1303                                        (0x0000545CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1304                                        (0x00005460U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1305                                        (0x00005464U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306                                        (0x00005468U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307                                        (0x0000546CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308                                        (0x00005470U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309                                        (0x00005474U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310                                        (0x00005478U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1311                                        (0x0000547CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1312                                        (0x00005480U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1313                                        (0x00005484U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1314                                        (0x00005488U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1315                                        (0x0000548CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1316                                        (0x00005490U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1317                                        (0x00005494U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1318                                        (0x00005498U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319                                        (0x0000549CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1320                                        (0x000054A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1321                                        (0x000054A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1322                                        (0x000054A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1323                                        (0x000054ACU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1324                                        (0x000054B0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1325                                        (0x000054B4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1326                                        (0x000054B8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1327                                        (0x000054BCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1328                                        (0x000054C0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1329                                        (0x000054C4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1330                                        (0x000054C8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1331                                        (0x000054CCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1332                                        (0x000054D0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1333                                        (0x000054D4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1334                                        (0x000054D8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1335                                        (0x000054DCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1336                                        (0x000054E0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1337                                        (0x000054E4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1338                                        (0x000054E8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1339                                        (0x000054ECU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1340                                        (0x000054F0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1341                                        (0x000054F4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342                                        (0x000054F8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1343                                        (0x000054FCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1344                                        (0x00005500U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1345                                        (0x00005504U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1346                                        (0x00005508U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1347                                        (0x0000550CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1348                                        (0x00005510U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349                                        (0x00005514U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350                                        (0x00005518U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1351                                        (0x0000551CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1352                                        (0x00005520U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1353                                        (0x00005524U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1354                                        (0x00005528U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1355                                        (0x0000552CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1356                                        (0x00005530U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1357                                        (0x00005534U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1358                                        (0x00005538U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1359                                        (0x0000553CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360                                        (0x00005540U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1361                                        (0x00005544U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1362                                        (0x00005548U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1363                                        (0x0000554CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1364                                        (0x00005550U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1365                                        (0x00005554U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1366                                        (0x00005558U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1367                                        (0x0000555CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1368                                        (0x00005560U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369                                        (0x00005564U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1370                                        (0x00005568U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1371                                        (0x0000556CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1372                                        (0x00005570U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1373                                        (0x00005574U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1374                                        (0x00005578U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1375                                        (0x0000557CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1376                                        (0x00005580U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1377                                        (0x00005584U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1378                                        (0x00005588U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1379                                        (0x0000558CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1380                                        (0x00005590U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1381                                        (0x00005594U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1382                                        (0x00005598U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1383                                        (0x0000559CU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1384                                        (0x000055A0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1385                                        (0x000055A4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1386                                        (0x000055A8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1387                                        (0x000055ACU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1388                                        (0x000055B0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1389                                        (0x000055B4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1390                                        (0x000055B8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1391                                        (0x000055BCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1392                                        (0x000055C0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1393                                        (0x000055C4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1394                                        (0x000055C8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1395                                        (0x000055CCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1396                                        (0x000055D0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1397                                        (0x000055D4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1398                                        (0x000055D8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1399                                        (0x000055DCU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1400                                        (0x000055E0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1401                                        (0x000055E4U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1402                                        (0x000055E8U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1403                                        (0x000055ECU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1404                                        (0x000055F0U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1405                                        (0x000055F4U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* DENALI_CTL_0 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_0_START_MASK                                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_0_START_SHIFT                               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_0_START_MAX                                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_0_DRAM_CLASS_MASK                           (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_0_DRAM_CLASS_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_0_DRAM_CLASS_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_0_CONTROLLER_ID_MASK                        (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_0_CONTROLLER_ID_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_0_CONTROLLER_ID_MAX                         (0x0000FFFFU)

/* DENALI_CTL_1 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_1_CONTROLLER_VERSION_0_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_1_CONTROLLER_VERSION_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_1_CONTROLLER_VERSION_0_MAX                  (0xFFFFFFFFU)

/* DENALI_CTL_2 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_2_CONTROLLER_VERSION_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_2_CONTROLLER_VERSION_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_2_CONTROLLER_VERSION_1_MAX                  (0xFFFFFFFFU)

/* DENALI_CTL_3 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_ROW_REG_MASK                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_ROW_REG_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_ROW_REG_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_COL_REG_MASK                          (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_COL_REG_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_COL_REG_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_CS_REG_MASK                           (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_CS_REG_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_MAX_CS_REG_MAX                            (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_3_READ_DATA_FIFO_DEPTH_MASK                 (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_READ_DATA_FIFO_DEPTH_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_3_READ_DATA_FIFO_DEPTH_MAX                  (0x000000FFU)

/* DENALI_CTL_4 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_4_READ_DATA_FIFO_PTR_WIDTH_MASK             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_4_READ_DATA_FIFO_PTR_WIDTH_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_4_READ_DATA_FIFO_PTR_WIDTH_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_4_WRITE_DATA_FIFO_DEPTH_MASK                (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_4_WRITE_DATA_FIFO_DEPTH_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_4_WRITE_DATA_FIFO_DEPTH_MAX                 (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_4_WRITE_DATA_FIFO_PTR_WIDTH_MASK            (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_4_WRITE_DATA_FIFO_PTR_WIDTH_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_4_WRITE_DATA_FIFO_PTR_WIDTH_MAX             (0x000000FFU)

/* DENALI_CTL_5 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_5_MEMCD_RMODW_FIFO_DEPTH_MASK               (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_5_MEMCD_RMODW_FIFO_DEPTH_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_5_MEMCD_RMODW_FIFO_DEPTH_MAX                (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_5_MEMCD_RMODW_FIFO_PTR_WIDTH_MASK           (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_5_MEMCD_RMODW_FIFO_PTR_WIDTH_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_5_MEMCD_RMODW_FIFO_PTR_WIDTH_MAX            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_5_ASYNC_CDC_STAGES_MASK                     (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_5_ASYNC_CDC_STAGES_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_5_ASYNC_CDC_STAGES_MAX                      (0x000000FFU)

/* DENALI_CTL_6 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_CMDFIFO_LOG2_DEPTH_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_CMDFIFO_LOG2_DEPTH_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_CMDFIFO_LOG2_DEPTH_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_RDFIFO_LOG2_DEPTH_MASK               (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_RDFIFO_LOG2_DEPTH_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_RDFIFO_LOG2_DEPTH_MAX                (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_WR_ARRAY_LOG2_DEPTH_MASK             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_WR_ARRAY_LOG2_DEPTH_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_WR_ARRAY_LOG2_DEPTH_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_MASK      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_6_AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_MAX       (0x000000FFU)

/* DENALI_CTL_7 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_7_TINIT_F0_MASK                             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_7_TINIT_F0_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_7_TINIT_F0_MAX                              (0x00FFFFFFU)

/* DENALI_CTL_8 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_8_TINIT3_F0_MASK                            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_8_TINIT3_F0_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_8_TINIT3_F0_MAX                             (0x00FFFFFFU)

/* DENALI_CTL_9 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_9_TINIT4_F0_MASK                            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_9_TINIT4_F0_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_9_TINIT4_F0_MAX                             (0x00FFFFFFU)

/* DENALI_CTL_10 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_10_TINIT5_F0_MASK                           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_10_TINIT5_F0_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_10_TINIT5_F0_MAX                            (0x00FFFFFFU)

/* DENALI_CTL_11 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_11_TINIT_F1_MASK                            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_11_TINIT_F1_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_11_TINIT_F1_MAX                             (0x00FFFFFFU)

/* DENALI_CTL_12 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_12_TINIT3_F1_MASK                           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_12_TINIT3_F1_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_12_TINIT3_F1_MAX                            (0x00FFFFFFU)

/* DENALI_CTL_13 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_13_TINIT4_F1_MASK                           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_13_TINIT4_F1_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_13_TINIT4_F1_MAX                            (0x00FFFFFFU)

/* DENALI_CTL_14 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_14_TINIT5_F1_MASK                           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_14_TINIT5_F1_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_14_TINIT5_F1_MAX                            (0x00FFFFFFU)

/* DENALI_CTL_15 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_15_TINIT_F2_MASK                            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_15_TINIT_F2_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_15_TINIT_F2_MAX                             (0x00FFFFFFU)

/* DENALI_CTL_16 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_16_TINIT3_F2_MASK                           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_16_TINIT3_F2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_16_TINIT3_F2_MAX                            (0x00FFFFFFU)

/* DENALI_CTL_17 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_17_TINIT4_F2_MASK                           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_17_TINIT4_F2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_17_TINIT4_F2_MAX                            (0x00FFFFFFU)

/* DENALI_CTL_18 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_18_TINIT5_F2_MASK                           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_18_TINIT5_F2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_18_TINIT5_F2_MAX                            (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_18_NO_AUTO_MRR_INIT_MASK                    (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_18_NO_AUTO_MRR_INIT_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_18_NO_AUTO_MRR_INIT_MAX                     (0x00000001U)

/* DENALI_CTL_19 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_19_MRR_ERROR_STATUS_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_MRR_ERROR_STATUS_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_MRR_ERROR_STATUS_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F0_MASK                   (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F0_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F1_MASK                   (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F1_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F2_MASK                   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F2_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_19_DFI_FREQ_RATIO_F2_MAX                    (0x00000003U)

/* DENALI_CTL_20 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_20_DFI_CMD_RATIO_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_DFI_CMD_RATIO_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_DFI_CMD_RATIO_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_20_NO_MRW_INIT_MASK                         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_NO_MRW_INIT_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_NO_MRW_INIT_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_20_ODT_VALUE_MASK                           (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_ODT_VALUE_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_ODT_VALUE_MAX                            (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_20_PHY_INDEP_TRAIN_MODE_MASK                (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_PHY_INDEP_TRAIN_MODE_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_20_PHY_INDEP_TRAIN_MODE_MAX                 (0x00000001U)

/* DENALI_CTL_21 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_21_TSREF2PHYMSTR_MASK                       (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_TSREF2PHYMSTR_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_TSREF2PHYMSTR_MAX                        (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_21_PHY_INDEP_INIT_MODE_MASK                 (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_PHY_INDEP_INIT_MODE_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_PHY_INDEP_INIT_MODE_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_21_DFIBUS_FREQ_F0_MASK                      (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_DFIBUS_FREQ_F0_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_DFIBUS_FREQ_F0_MAX                       (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_21_DFIBUS_FREQ_F1_MASK                      (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_DFIBUS_FREQ_F1_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_21_DFIBUS_FREQ_F1_MAX                       (0x0000001FU)

/* DENALI_CTL_22 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_22_DFIBUS_FREQ_F2_MASK                      (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_DFIBUS_FREQ_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_DFIBUS_FREQ_F2_MAX                       (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F0_MASK                 (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F0_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F0_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F1_MASK                 (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F1_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F2_MASK                 (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F2_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_22_FREQ_CHANGE_TYPE_F2_MAX                  (0x00000003U)

/* DENALI_CTL_23 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_23_TRST_PWRON_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_23_TRST_PWRON_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_23_TRST_PWRON_MAX                           (0xFFFFFFFFU)

/* DENALI_CTL_24 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_24_CKE_INACTIVE_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_24_CKE_INACTIVE_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_24_CKE_INACTIVE_MAX                         (0xFFFFFFFFU)

/* DENALI_CTL_25 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_25_TDLL_F0_MASK                             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_25_TDLL_F0_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_25_TDLL_F0_MAX                              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_25_TDLL_F1_MASK                             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_25_TDLL_F1_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_25_TDLL_F1_MAX                              (0x0000FFFFU)

/* DENALI_CTL_26 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_26_TDLL_F2_MASK                             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_26_TDLL_F2_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_26_TDLL_F2_MAX                              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_26_LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_MASK (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_26_LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_26_LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_MAX (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_26_DQS_OSC_PER_CS_OOV_TRAINING_STATUS_MASK  (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_26_DQS_OSC_PER_CS_OOV_TRAINING_STATUS_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_26_DQS_OSC_PER_CS_OOV_TRAINING_STATUS_MAX   (0x00000003U)

/* DENALI_CTL_27 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_27_DQS_OSC_TST_MASK                         (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_27_DQS_OSC_TST_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_27_DQS_OSC_TST_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_27_DQS_OSC_MPC_CMD_MASK                     (0xFFFFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_27_DQS_OSC_MPC_CMD_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_27_DQS_OSC_MPC_CMD_MAX                      (0x00FFFFFFU)

/* DENALI_CTL_28 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_28_MRR_LSB_REG_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_28_MRR_LSB_REG_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_28_MRR_LSB_REG_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_28_MRR_MSB_REG_MASK                         (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_28_MRR_MSB_REG_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_28_MRR_MSB_REG_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_28_DQS_OSC_ENABLE_MASK                      (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_28_DQS_OSC_ENABLE_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_28_DQS_OSC_ENABLE_MAX                       (0x00000001U)

/* DENALI_CTL_29 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_29_DQS_OSC_PERIOD_MASK                      (0x00007FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_29_DQS_OSC_PERIOD_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_29_DQS_OSC_PERIOD_MAX                       (0x00007FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_29_FUNC_VALID_CYCLES_MASK                   (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_29_FUNC_VALID_CYCLES_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_29_FUNC_VALID_CYCLES_MAX                    (0x0000000FU)

/* DENALI_CTL_30 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_30_DQS_OSC_NORM_THRESHOLD_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_30_DQS_OSC_NORM_THRESHOLD_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_30_DQS_OSC_NORM_THRESHOLD_MAX               (0xFFFFFFFFU)

/* DENALI_CTL_31 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_31_DQS_OSC_HIGH_THRESHOLD_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_31_DQS_OSC_HIGH_THRESHOLD_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_31_DQS_OSC_HIGH_THRESHOLD_MAX               (0xFFFFFFFFU)

/* DENALI_CTL_32 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_32_DQS_OSC_TIMEOUT_MASK                     (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_32_DQS_OSC_TIMEOUT_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_32_DQS_OSC_TIMEOUT_MAX                      (0xFFFFFFFFU)

/* DENALI_CTL_33 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_33_DQS_OSC_PROMOTE_THRESHOLD_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_33_DQS_OSC_PROMOTE_THRESHOLD_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_33_DQS_OSC_PROMOTE_THRESHOLD_MAX            (0xFFFFFFFFU)

/* DENALI_CTL_34 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_34_OSC_VARIANCE_LIMIT_MASK                  (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_34_OSC_VARIANCE_LIMIT_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_34_OSC_VARIANCE_LIMIT_MAX                   (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_34_DQS_OSC_REQUEST_MASK                     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_34_DQS_OSC_REQUEST_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_34_DQS_OSC_REQUEST_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_34_TOSCO_F0_MASK                            (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_34_TOSCO_F0_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_34_TOSCO_F0_MAX                             (0x000000FFU)

/* DENALI_CTL_35 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_35_TOSCO_F1_MASK                            (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_35_TOSCO_F1_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_35_TOSCO_F1_MAX                             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_35_TOSCO_F2_MASK                            (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_35_TOSCO_F2_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_35_TOSCO_F2_MAX                             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_35_DQS_OSC_BASE_VALUE_0_CS0_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_35_DQS_OSC_BASE_VALUE_0_CS0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_35_DQS_OSC_BASE_VALUE_0_CS0_MAX             (0x0000FFFFU)

/* DENALI_CTL_36 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_36_DQS_OSC_BASE_VALUE_1_CS0_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_36_DQS_OSC_BASE_VALUE_1_CS0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_36_DQS_OSC_BASE_VALUE_1_CS0_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_36_DQS_OSC_BASE_VALUE_0_CS1_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_36_DQS_OSC_BASE_VALUE_0_CS1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_36_DQS_OSC_BASE_VALUE_0_CS1_MAX             (0x0000FFFFU)

/* DENALI_CTL_37 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_BASE_VALUE_1_CS1_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_BASE_VALUE_1_CS1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_BASE_VALUE_1_CS1_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_STATUS_MASK                      (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_STATUS_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_STATUS_MAX                       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_IN_PROGRESS_STATUS_MASK          (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_IN_PROGRESS_STATUS_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_37_DQS_OSC_IN_PROGRESS_STATUS_MAX           (0x00000001U)

/* DENALI_CTL_38 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_38_CASLAT_LIN_F0_MASK                       (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_CASLAT_LIN_F0_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_CASLAT_LIN_F0_MAX                        (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_38_WRLAT_F0_MASK                            (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_WRLAT_F0_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_WRLAT_F0_MAX                             (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_38_ADDITIVE_LAT_F0_MASK                     (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_ADDITIVE_LAT_F0_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_ADDITIVE_LAT_F0_MAX                      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_38_CA_PARITY_LAT_F0_MASK                    (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_CA_PARITY_LAT_F0_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_38_CA_PARITY_LAT_F0_MAX                     (0x0000000FU)

/* DENALI_CTL_39 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMOD_PAR_F0_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMOD_PAR_F0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMOD_PAR_F0_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMRD_PAR_F0_MASK                         (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMRD_PAR_F0_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMRD_PAR_F0_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMOD_PAR_MAX_PL_F0_MASK                  (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMOD_PAR_MAX_PL_F0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMOD_PAR_MAX_PL_F0_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMRD_PAR_MAX_PL_F0_MASK                  (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMRD_PAR_MAX_PL_F0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_39_TMRD_PAR_MAX_PL_F0_MAX                   (0x000000FFU)

/* DENALI_CTL_40 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_40_CASLAT_LIN_F1_MASK                       (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_CASLAT_LIN_F1_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_CASLAT_LIN_F1_MAX                        (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_40_WRLAT_F1_MASK                            (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_WRLAT_F1_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_WRLAT_F1_MAX                             (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_40_ADDITIVE_LAT_F1_MASK                     (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_ADDITIVE_LAT_F1_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_ADDITIVE_LAT_F1_MAX                      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_40_CA_PARITY_LAT_F1_MASK                    (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_CA_PARITY_LAT_F1_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_40_CA_PARITY_LAT_F1_MAX                     (0x0000000FU)

/* DENALI_CTL_41 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMOD_PAR_F1_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMOD_PAR_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMOD_PAR_F1_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMRD_PAR_F1_MASK                         (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMRD_PAR_F1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMRD_PAR_F1_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMOD_PAR_MAX_PL_F1_MASK                  (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMOD_PAR_MAX_PL_F1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMOD_PAR_MAX_PL_F1_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMRD_PAR_MAX_PL_F1_MASK                  (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMRD_PAR_MAX_PL_F1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_41_TMRD_PAR_MAX_PL_F1_MAX                   (0x000000FFU)

/* DENALI_CTL_42 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_42_CASLAT_LIN_F2_MASK                       (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_CASLAT_LIN_F2_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_CASLAT_LIN_F2_MAX                        (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_42_WRLAT_F2_MASK                            (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_WRLAT_F2_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_WRLAT_F2_MAX                             (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_42_ADDITIVE_LAT_F2_MASK                     (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_ADDITIVE_LAT_F2_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_ADDITIVE_LAT_F2_MAX                      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_42_CA_PARITY_LAT_F2_MASK                    (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_CA_PARITY_LAT_F2_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_42_CA_PARITY_LAT_F2_MAX                     (0x0000000FU)

/* DENALI_CTL_43 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMOD_PAR_F2_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMOD_PAR_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMOD_PAR_F2_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMRD_PAR_F2_MASK                         (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMRD_PAR_F2_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMRD_PAR_F2_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMOD_PAR_MAX_PL_F2_MASK                  (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMOD_PAR_MAX_PL_F2_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMOD_PAR_MAX_PL_F2_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMRD_PAR_MAX_PL_F2_MASK                  (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMRD_PAR_MAX_PL_F2_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_43_TMRD_PAR_MAX_PL_F2_MAX                   (0x000000FFU)

/* DENALI_CTL_44 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TBST_INT_INTERVAL_MASK                   (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TBST_INT_INTERVAL_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TBST_INT_INTERVAL_MAX                    (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TCCD_MASK                                (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TCCD_SHIFT                               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TCCD_MAX                                 (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TCCD_L_F0_MASK                           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TCCD_L_F0_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TCCD_L_F0_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TRRD_F0_MASK                             (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TRRD_F0_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_44_TRRD_F0_MAX                              (0x000000FFU)

/* DENALI_CTL_45 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_45_TRRD_L_F0_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_45_TRRD_L_F0_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_45_TRRD_L_F0_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_45_TRC_F0_MASK                              (0x0001FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_45_TRC_F0_SHIFT                             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_45_TRC_F0_MAX                               (0x000001FFU)

/* DENALI_CTL_46 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TRAS_MIN_F0_MASK                         (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TRAS_MIN_F0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TRAS_MIN_F0_MAX                          (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TWTR_F0_MASK                             (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TWTR_F0_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TWTR_F0_MAX                              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TWTR_L_F0_MASK                           (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TWTR_L_F0_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_46_TWTR_L_F0_MAX                            (0x0000003FU)

/* DENALI_CTL_47 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TRP_F0_MASK                              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TRP_F0_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TRP_F0_MAX                               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TFAW_F0_MASK                             (0x0001FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TFAW_F0_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TFAW_F0_MAX                              (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TCCD_L_F1_MASK                           (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TCCD_L_F1_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_47_TCCD_L_F1_MAX                            (0x0000001FU)

/* DENALI_CTL_48 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRRD_F1_MASK                             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRRD_F1_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRRD_F1_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRRD_L_F1_MASK                           (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRRD_L_F1_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRRD_L_F1_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRC_F1_MASK                              (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRC_F1_SHIFT                             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_48_TRC_F1_MAX                               (0x000001FFU)

/* DENALI_CTL_49 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TRAS_MIN_F1_MASK                         (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TRAS_MIN_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TRAS_MIN_F1_MAX                          (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TWTR_F1_MASK                             (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TWTR_F1_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TWTR_F1_MAX                              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TWTR_L_F1_MASK                           (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TWTR_L_F1_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_49_TWTR_L_F1_MAX                            (0x0000003FU)

/* DENALI_CTL_50 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TRP_F1_MASK                              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TRP_F1_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TRP_F1_MAX                               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TFAW_F1_MASK                             (0x0001FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TFAW_F1_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TFAW_F1_MAX                              (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TCCD_L_F2_MASK                           (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TCCD_L_F2_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_50_TCCD_L_F2_MAX                            (0x0000001FU)

/* DENALI_CTL_51 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRRD_F2_MASK                             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRRD_F2_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRRD_F2_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRRD_L_F2_MASK                           (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRRD_L_F2_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRRD_L_F2_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRC_F2_MASK                              (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRC_F2_SHIFT                             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_51_TRC_F2_MAX                               (0x000001FFU)

/* DENALI_CTL_52 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TRAS_MIN_F2_MASK                         (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TRAS_MIN_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TRAS_MIN_F2_MAX                          (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TWTR_F2_MASK                             (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TWTR_F2_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TWTR_F2_MAX                              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TWTR_L_F2_MASK                           (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TWTR_L_F2_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_52_TWTR_L_F2_MAX                            (0x0000003FU)

/* DENALI_CTL_53 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TRP_F2_MASK                              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TRP_F2_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TRP_F2_MAX                               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TFAW_F2_MASK                             (0x0001FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TFAW_F2_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TFAW_F2_MAX                              (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TRTP_F0_MASK                             (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TRTP_F0_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_53_TRTP_F0_MAX                              (0x000000FFU)

/* DENALI_CTL_54 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TRTP_AP_F0_MASK                          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TRTP_AP_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TRTP_AP_F0_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TMRD_F0_MASK                             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TMRD_F0_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TMRD_F0_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TMOD_F0_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TMOD_F0_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_54_TMOD_F0_MAX                              (0x000000FFU)

/* DENALI_CTL_55 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_55_TRAS_MAX_F0_MASK                         (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_55_TRAS_MAX_F0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_55_TRAS_MAX_F0_MAX                          (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_55_TCKE_F0_MASK                             (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_55_TCKE_F0_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_55_TCKE_F0_MAX                              (0x0000001FU)

/* DENALI_CTL_56 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TCKESR_F0_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TCKESR_F0_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TCKESR_F0_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TCCDMW_F0_MASK                           (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TCCDMW_F0_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TCCDMW_F0_MAX                            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TRTP_F1_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TRTP_F1_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TRTP_F1_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TRTP_AP_F1_MASK                          (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TRTP_AP_F1_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_56_TRTP_AP_F1_MAX                           (0x000000FFU)

/* DENALI_CTL_57 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_57_TMRD_F1_MASK                             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_57_TMRD_F1_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_57_TMRD_F1_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_57_TMOD_F1_MASK                             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_57_TMOD_F1_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_57_TMOD_F1_MAX                              (0x000000FFU)

/* DENALI_CTL_58 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_58_TRAS_MAX_F1_MASK                         (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_58_TRAS_MAX_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_58_TRAS_MAX_F1_MAX                          (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_58_TCKE_F1_MASK                             (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_58_TCKE_F1_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_58_TCKE_F1_MAX                              (0x0000001FU)

/* DENALI_CTL_59 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TCKESR_F1_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TCKESR_F1_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TCKESR_F1_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TCCDMW_F1_MASK                           (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TCCDMW_F1_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TCCDMW_F1_MAX                            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TRTP_F2_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TRTP_F2_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TRTP_F2_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TRTP_AP_F2_MASK                          (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TRTP_AP_F2_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_59_TRTP_AP_F2_MAX                           (0x000000FFU)

/* DENALI_CTL_60 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_60_TMRD_F2_MASK                             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_60_TMRD_F2_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_60_TMRD_F2_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_60_TMOD_F2_MASK                             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_60_TMOD_F2_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_60_TMOD_F2_MAX                              (0x000000FFU)

/* DENALI_CTL_61 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_61_TRAS_MAX_F2_MASK                         (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_61_TRAS_MAX_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_61_TRAS_MAX_F2_MAX                          (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_61_TCKE_F2_MASK                             (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_61_TCKE_F2_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_61_TCKE_F2_MAX                              (0x0000001FU)

/* DENALI_CTL_62 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TCKESR_F2_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TCKESR_F2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TCKESR_F2_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TCCDMW_F2_MASK                           (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TCCDMW_F2_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TCCDMW_F2_MAX                            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TPPD_MASK                                (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TPPD_SHIFT                               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_TPPD_MAX                                 (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_62_MC_RESERVED0_MASK                        (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_MC_RESERVED0_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_62_MC_RESERVED0_MAX                         (0x00000007U)

/* DENALI_CTL_63 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_63_MC_RESERVED1_MASK                        (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_MC_RESERVED1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_MC_RESERVED1_MAX                         (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_63_WRITEINTERP_MASK                         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_WRITEINTERP_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_WRITEINTERP_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_63_TRCD_F0_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_TRCD_F0_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_TRCD_F0_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_63_TWR_F0_MASK                              (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_TWR_F0_SHIFT                             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_63_TWR_F0_MAX                               (0x000000FFU)

/* DENALI_CTL_64 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TRCD_F1_MASK                             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TRCD_F1_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TRCD_F1_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TWR_F1_MASK                              (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TWR_F1_SHIFT                             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TWR_F1_MAX                               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TRCD_F2_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TRCD_F2_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TRCD_F2_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TWR_F2_MASK                              (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TWR_F2_SHIFT                             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_64_TWR_F2_MAX                               (0x000000FFU)

/* DENALI_CTL_65 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_65_TMRR_MASK                                (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_TMRR_SHIFT                               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_TMRR_MAX                                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_65_AP_MASK                                  (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_AP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_AP_MAX                                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_65_CONCURRENTAP_MASK                        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_CONCURRENTAP_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_CONCURRENTAP_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_65_TRAS_LOCKOUT_MASK                        (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_TRAS_LOCKOUT_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_65_TRAS_LOCKOUT_MAX                         (0x00000001U)

/* DENALI_CTL_66 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F0_MASK                             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F0_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F0_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F1_MASK                             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F1_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F1_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F2_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F2_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_TDAL_F2_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_66_BSTLEN_MASK                              (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_BSTLEN_SHIFT                             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_66_BSTLEN_MAX                               (0x0000003FU)

/* DENALI_CTL_67 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F0_0_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F0_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F0_0_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F1_0_MASK                         (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F1_0_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F1_0_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F2_0_MASK                         (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F2_0_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F2_0_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F0_1_MASK                         (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F0_1_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_67_TRP_AB_F0_1_MAX                          (0x000000FFU)

/* DENALI_CTL_68 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_68_TRP_AB_F1_1_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_TRP_AB_F1_1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_TRP_AB_F1_1_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_68_TRP_AB_F2_1_MASK                         (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_TRP_AB_F2_1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_TRP_AB_F2_1_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_68_REG_DIMM_ENABLE_MASK                     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_REG_DIMM_ENABLE_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_REG_DIMM_ENABLE_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_68_ADDRESS_MIRRORING_MASK                   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_ADDRESS_MIRRORING_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_68_ADDRESS_MIRRORING_MAX                    (0x00000003U)

/* DENALI_CTL_69 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_69_OPTIMAL_RMODW_EN_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_69_OPTIMAL_RMODW_EN_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_69_OPTIMAL_RMODW_EN_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_69_MC_RESERVED2_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_69_MC_RESERVED2_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_69_MC_RESERVED2_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_69_NO_MEMORY_DM_MASK                        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_69_NO_MEMORY_DM_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_69_NO_MEMORY_DM_MAX                         (0x00000001U)

/* DENALI_CTL_70 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_70_CA_PARITY_ERROR_INJECT_MASK              (0x03FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_70_CA_PARITY_ERROR_INJECT_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_70_CA_PARITY_ERROR_INJECT_MAX               (0x03FFFFFFU)

/* DENALI_CTL_71 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_71_CA_PARITY_ERROR_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_CA_PARITY_ERROR_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_CA_PARITY_ERROR_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_71_AREFRESH_MASK                            (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_AREFRESH_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_AREFRESH_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_71_AREF_STATUS_MASK                         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_AREF_STATUS_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_AREF_STATUS_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_71_TREF_ENABLE_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_TREF_ENABLE_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_71_TREF_ENABLE_MAX                          (0x00000001U)

/* DENALI_CTL_72 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_72_TRFC_OPT_THRESHOLD_MASK                  (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_72_TRFC_OPT_THRESHOLD_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_72_TRFC_OPT_THRESHOLD_MAX                   (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_72_CS_COMPARISON_FOR_REFRESH_DEPTH_MASK     (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_72_CS_COMPARISON_FOR_REFRESH_DEPTH_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_72_CS_COMPARISON_FOR_REFRESH_DEPTH_MAX      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_72_TRFC_F0_MASK                             (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_72_TRFC_F0_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_72_TRFC_F0_MAX                              (0x000003FFU)

/* DENALI_CTL_73 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_73_TREF_F0_MASK                             (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_73_TREF_F0_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_73_TREF_F0_MAX                              (0x000FFFFFU)

/* DENALI_CTL_74 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_74_TRFC_F1_MASK                             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_74_TRFC_F1_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_74_TRFC_F1_MAX                              (0x000003FFU)

/* DENALI_CTL_75 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_75_TREF_F1_MASK                             (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_75_TREF_F1_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_75_TREF_F1_MAX                              (0x000FFFFFU)

/* DENALI_CTL_76 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_76_TRFC_F2_MASK                             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_76_TRFC_F2_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_76_TRFC_F2_MAX                              (0x000003FFU)

/* DENALI_CTL_77 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_77_TREF_F2_MASK                             (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_77_TREF_F2_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_77_TREF_F2_MAX                              (0x000FFFFFU)

/* DENALI_CTL_78 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_78_TREF_INTERVAL_MASK                       (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_78_TREF_INTERVAL_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_78_TREF_INTERVAL_MAX                        (0x000FFFFFU)

/* DENALI_CTL_79 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_79_TRFC_PB_F0_MASK                          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_79_TRFC_PB_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_79_TRFC_PB_F0_MAX                           (0x000003FFU)

/* DENALI_CTL_80 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_80_TREFI_PB_F0_MASK                         (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_80_TREFI_PB_F0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_80_TREFI_PB_F0_MAX                          (0x000FFFFFU)

/* DENALI_CTL_81 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_81_TRFC_PB_F1_MASK                          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_81_TRFC_PB_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_81_TRFC_PB_F1_MAX                           (0x000003FFU)

/* DENALI_CTL_82 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_82_TREFI_PB_F1_MASK                         (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_82_TREFI_PB_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_82_TREFI_PB_F1_MAX                          (0x000FFFFFU)

/* DENALI_CTL_83 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_83_TRFC_PB_F2_MASK                          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_83_TRFC_PB_F2_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_83_TRFC_PB_F2_MAX                           (0x000003FFU)

/* DENALI_CTL_84 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_84_TREFI_PB_F2_MASK                         (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_84_TREFI_PB_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_84_TREFI_PB_F2_MAX                          (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_84_PBR_EN_MASK                              (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_84_PBR_EN_SHIFT                             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_84_PBR_EN_MAX                               (0x00000001U)

/* DENALI_CTL_85 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_NUMERIC_ORDER_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_NUMERIC_ORDER_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_NUMERIC_ORDER_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_MAX_BANK_WAIT_MASK                   (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_MAX_BANK_WAIT_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_MAX_BANK_WAIT_MAX                    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_BANK_SELECT_DELAY_MASK               (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_BANK_SELECT_DELAY_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_85_PBR_BANK_SELECT_DELAY_MAX                (0x0000000FU)

/* DENALI_CTL_86 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_86_PBR_CONT_REQ_EN_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_86_PBR_CONT_REQ_EN_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_86_PBR_CONT_REQ_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_86_AREF_PBR_CONT_EN_THRESHOLD_MASK          (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_86_AREF_PBR_CONT_EN_THRESHOLD_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_86_AREF_PBR_CONT_EN_THRESHOLD_MAX           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_86_AREF_PBR_CONT_DIS_THRESHOLD_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_86_AREF_PBR_CONT_DIS_THRESHOLD_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_86_AREF_PBR_CONT_DIS_THRESHOLD_MAX          (0x0000001FU)

/* DENALI_CTL_87 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_87_TPDEX_F0_MASK                            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_87_TPDEX_F0_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_87_TPDEX_F0_MAX                             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_87_TPDEX_F1_MASK                            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_87_TPDEX_F1_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_87_TPDEX_F1_MAX                             (0x0000FFFFU)

/* DENALI_CTL_88 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_88_TPDEX_F2_MASK                            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_88_TPDEX_F2_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_88_TPDEX_F2_MAX                             (0x0000FFFFU)

/* DENALI_CTL_89 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_89_CTL_UNUSED_REG_0_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_89_CTL_UNUSED_REG_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_89_CTL_UNUSED_REG_0_MAX                     (0xFFFFFFFFU)

/* DENALI_CTL_90 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F0_MASK                            (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F0_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F0_MAX                             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F1_MASK                            (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F1_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F1_MAX                             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F2_MASK                            (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F2_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TMRRI_F2_MAX                             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TCKELCS_F0_MASK                          (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TCKELCS_F0_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_90_TCKELCS_F0_MAX                           (0x0000001FU)

/* DENALI_CTL_91 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TCKEHCS_F0_MASK                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TCKEHCS_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TCKEHCS_F0_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TMRWCKEL_F0_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TMRWCKEL_F0_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TMRWCKEL_F0_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TZQCKE_F0_MASK                           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TZQCKE_F0_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TZQCKE_F0_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TCKELCS_F1_MASK                          (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TCKELCS_F1_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_91_TCKELCS_F1_MAX                           (0x0000001FU)

/* DENALI_CTL_92 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TCKEHCS_F1_MASK                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TCKEHCS_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TCKEHCS_F1_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TMRWCKEL_F1_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TMRWCKEL_F1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TMRWCKEL_F1_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TZQCKE_F1_MASK                           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TZQCKE_F1_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TZQCKE_F1_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TCKELCS_F2_MASK                          (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TCKELCS_F2_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_92_TCKELCS_F2_MAX                           (0x0000001FU)

/* DENALI_CTL_93 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TCKEHCS_F2_MASK                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TCKEHCS_F2_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TCKEHCS_F2_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TMRWCKEL_F2_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TMRWCKEL_F2_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TMRWCKEL_F2_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TZQCKE_F2_MASK                           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TZQCKE_F2_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TZQCKE_F2_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TCSCKE_F0_MASK                           (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TCSCKE_F0_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_93_TCSCKE_F0_MAX                            (0x0000001FU)

/* DENALI_CTL_94 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_94_CA_DEFAULT_VAL_F0_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_CA_DEFAULT_VAL_F0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_CA_DEFAULT_VAL_F0_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_94_TCSCKE_F1_MASK                           (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_TCSCKE_F1_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_TCSCKE_F1_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_94_CA_DEFAULT_VAL_F1_MASK                   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_CA_DEFAULT_VAL_F1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_CA_DEFAULT_VAL_F1_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_94_TCSCKE_F2_MASK                           (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_TCSCKE_F2_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_94_TCSCKE_F2_MAX                            (0x0000001FU)

/* DENALI_CTL_95 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_95_CA_DEFAULT_VAL_F2_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_95_CA_DEFAULT_VAL_F2_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_95_CA_DEFAULT_VAL_F2_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_95_TXSR_F0_MASK                             (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_95_TXSR_F0_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_95_TXSR_F0_MAX                              (0x0000FFFFU)

/* DENALI_CTL_96 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_96_TXSNR_F0_MASK                            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_96_TXSNR_F0_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_96_TXSNR_F0_MAX                             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_96_TXSR_F1_MASK                             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_96_TXSR_F1_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_96_TXSR_F1_MAX                              (0x0000FFFFU)

/* DENALI_CTL_97 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_97_TXSNR_F1_MASK                            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_97_TXSNR_F1_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_97_TXSNR_F1_MAX                             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_97_TXSR_F2_MASK                             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_97_TXSR_F2_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_97_TXSR_F2_MAX                              (0x0000FFFFU)

/* DENALI_CTL_98 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_98_TXSNR_F2_MASK                            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_98_TXSNR_F2_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_98_TXSNR_F2_MAX                             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_98_TXPR_F0_MASK                             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_98_TXPR_F0_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_98_TXPR_F0_MAX                              (0x0000FFFFU)

/* DENALI_CTL_99 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_99_TXPR_F1_MASK                             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_99_TXPR_F1_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_99_TXPR_F1_MAX                              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_99_TXPR_F2_MASK                             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_99_TXPR_F2_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_99_TXPR_F2_MAX                              (0x0000FFFFU)

/* DENALI_CTL_100 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TSR_F0_MASK                             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TSR_F0_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TSR_F0_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TESCKE_F0_MASK                          (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TESCKE_F0_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TESCKE_F0_MAX                           (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TCSCKEH_F0_MASK                         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TCSCKEH_F0_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TCSCKEH_F0_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TCKELCMD_F0_MASK                        (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TCKELCMD_F0_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_100_TCKELCMD_F0_MAX                         (0x0000001FU)

/* DENALI_CTL_101 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKEHCMD_F0_MASK                        (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKEHCMD_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKEHCMD_F0_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKCKEL_F0_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKCKEL_F0_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKCKEL_F0_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKELPD_F0_MASK                         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKELPD_F0_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TCKELPD_F0_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TSR_F1_MASK                             (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TSR_F1_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_101_TSR_F1_MAX                              (0x000000FFU)

/* DENALI_CTL_102 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TESCKE_F1_MASK                          (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TESCKE_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TESCKE_F1_MAX                           (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCSCKEH_F1_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCSCKEH_F1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCSCKEH_F1_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCKELCMD_F1_MASK                        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCKELCMD_F1_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCKELCMD_F1_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCKEHCMD_F1_MASK                        (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCKEHCMD_F1_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_102_TCKEHCMD_F1_MAX                         (0x0000001FU)

/* DENALI_CTL_103 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TCKCKEL_F1_MASK                         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TCKCKEL_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TCKCKEL_F1_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TCKELPD_F1_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TCKELPD_F1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TCKELPD_F1_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TSR_F2_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TSR_F2_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TSR_F2_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TESCKE_F2_MASK                          (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TESCKE_F2_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_103_TESCKE_F2_MAX                           (0x00000007U)

/* DENALI_CTL_104 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCSCKEH_F2_MASK                         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCSCKEH_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCSCKEH_F2_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKELCMD_F2_MASK                        (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKELCMD_F2_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKELCMD_F2_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKEHCMD_F2_MASK                        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKEHCMD_F2_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKEHCMD_F2_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKCKEL_F2_MASK                         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKCKEL_F2_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_104_TCKCKEL_F2_MAX                          (0x0000001FU)

/* DENALI_CTL_105 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCKELPD_F2_MASK                         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCKELPD_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCKELPD_F2_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F0_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F0_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F0_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F1_MASK                         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F1_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F1_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F2_MASK                         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F2_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_105_TCMDCKE_F2_MAX                          (0x0000001FU)

/* DENALI_CTL_106 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_106_PWRUP_SREFRESH_EXIT_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_PWRUP_SREFRESH_EXIT_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_PWRUP_SREFRESH_EXIT_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_106_SREFRESH_EXIT_NO_REFRESH_MASK           (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_SREFRESH_EXIT_NO_REFRESH_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_SREFRESH_EXIT_NO_REFRESH_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_106_ENABLE_QUICK_SREFRESH_MASK              (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_ENABLE_QUICK_SREFRESH_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_ENABLE_QUICK_SREFRESH_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_106_CKE_DELAY_MASK                          (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_CKE_DELAY_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_106_CKE_DELAY_MAX                           (0x00000007U)

/* DENALI_CTL_107 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_CMD_MASK                            (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_CMD_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_CMD_MAX                             (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_STATUS_MASK                         (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_STATUS_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_STATUS_MAX                          (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_ZQ_EN_MASK                          (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_ZQ_EN_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_107_DFS_ZQ_EN_MAX                           (0x00000001U)

/* DENALI_CTL_108 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_108_DFS_PROMOTE_THRESHOLD_F0_MASK           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_108_DFS_PROMOTE_THRESHOLD_F0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_108_DFS_PROMOTE_THRESHOLD_F0_MAX            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_108_DFS_PROMOTE_THRESHOLD_F1_MASK           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_108_DFS_PROMOTE_THRESHOLD_F1_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_108_DFS_PROMOTE_THRESHOLD_F1_MAX            (0x0000FFFFU)

/* DENALI_CTL_109 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_109_DFS_PROMOTE_THRESHOLD_F2_MASK           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_109_DFS_PROMOTE_THRESHOLD_F2_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_109_DFS_PROMOTE_THRESHOLD_F2_MAX            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_109_ZQ_STATUS_LOG_MASK                      (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_109_ZQ_STATUS_LOG_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_109_ZQ_STATUS_LOG_MAX                       (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_109_MC_RESERVED3_MASK                       (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_109_MC_RESERVED3_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_109_MC_RESERVED3_MAX                        (0x00000007U)

/* DENALI_CTL_110 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED4_MASK                       (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED4_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED4_MAX                        (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED5_MASK                       (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED5_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED5_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED6_MASK                       (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED6_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED6_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED7_MASK                       (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED7_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_110_MC_RESERVED7_MAX                        (0x000000FFU)

/* DENALI_CTL_111 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_111_UPD_CTRLUPD_NORM_THRESHOLD_F0_MASK      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_111_UPD_CTRLUPD_NORM_THRESHOLD_F0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_111_UPD_CTRLUPD_NORM_THRESHOLD_F0_MAX       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_111_UPD_CTRLUPD_HIGH_THRESHOLD_F0_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_111_UPD_CTRLUPD_HIGH_THRESHOLD_F0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_111_UPD_CTRLUPD_HIGH_THRESHOLD_F0_MAX       (0x0000FFFFU)

/* DENALI_CTL_112 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_112_UPD_CTRLUPD_TIMEOUT_F0_MASK             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_112_UPD_CTRLUPD_TIMEOUT_F0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_112_UPD_CTRLUPD_TIMEOUT_F0_MAX              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_112_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_MASK (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_112_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_112_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_MAX (0x0000FFFFU)

/* DENALI_CTL_113 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_113_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_MASK (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_113_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_113_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_MAX (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_113_UPD_CTRLUPD_NORM_THRESHOLD_F1_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_113_UPD_CTRLUPD_NORM_THRESHOLD_F1_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_113_UPD_CTRLUPD_NORM_THRESHOLD_F1_MAX       (0x0000FFFFU)

/* DENALI_CTL_114 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_114_UPD_CTRLUPD_HIGH_THRESHOLD_F1_MASK      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_114_UPD_CTRLUPD_HIGH_THRESHOLD_F1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_114_UPD_CTRLUPD_HIGH_THRESHOLD_F1_MAX       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_114_UPD_CTRLUPD_TIMEOUT_F1_MASK             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_114_UPD_CTRLUPD_TIMEOUT_F1_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_114_UPD_CTRLUPD_TIMEOUT_F1_MAX              (0x0000FFFFU)

/* DENALI_CTL_115 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_115_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_MASK (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_115_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_115_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_MAX (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_115_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_MASK (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_115_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_115_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_MAX (0x0000FFFFU)

/* DENALI_CTL_116 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_116_UPD_CTRLUPD_NORM_THRESHOLD_F2_MASK      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_116_UPD_CTRLUPD_NORM_THRESHOLD_F2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_116_UPD_CTRLUPD_NORM_THRESHOLD_F2_MAX       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_116_UPD_CTRLUPD_HIGH_THRESHOLD_F2_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_116_UPD_CTRLUPD_HIGH_THRESHOLD_F2_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_116_UPD_CTRLUPD_HIGH_THRESHOLD_F2_MAX       (0x0000FFFFU)

/* DENALI_CTL_117 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_117_UPD_CTRLUPD_TIMEOUT_F2_MASK             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_117_UPD_CTRLUPD_TIMEOUT_F2_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_117_UPD_CTRLUPD_TIMEOUT_F2_MAX              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_117_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_MASK (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_117_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_117_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_MAX (0x0000FFFFU)

/* DENALI_CTL_118 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_118_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_MASK (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_118_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_118_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_MAX (0x0000FFFFU)

/* DENALI_CTL_119 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_119_TDFI_PHYMSTR_MAX_F0_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_119_TDFI_PHYMSTR_MAX_F0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_119_TDFI_PHYMSTR_MAX_F0_MAX                 (0xFFFFFFFFU)

/* DENALI_CTL_120 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_120_TDFI_PHYMSTR_MAX_TYPE0_F0_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_120_TDFI_PHYMSTR_MAX_TYPE0_F0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_120_TDFI_PHYMSTR_MAX_TYPE0_F0_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_121 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_121_TDFI_PHYMSTR_MAX_TYPE1_F0_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_121_TDFI_PHYMSTR_MAX_TYPE1_F0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_121_TDFI_PHYMSTR_MAX_TYPE1_F0_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_122 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_122_TDFI_PHYMSTR_MAX_TYPE2_F0_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_122_TDFI_PHYMSTR_MAX_TYPE2_F0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_122_TDFI_PHYMSTR_MAX_TYPE2_F0_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_123 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_123_TDFI_PHYMSTR_MAX_TYPE3_F0_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_123_TDFI_PHYMSTR_MAX_TYPE3_F0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_123_TDFI_PHYMSTR_MAX_TYPE3_F0_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_124 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_124_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_MASK  (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_124_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_124_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_MAX   (0x0000FFFFU)

/* DENALI_CTL_125 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_125_TDFI_PHYMSTR_RESP_F0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_125_TDFI_PHYMSTR_RESP_F0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_125_TDFI_PHYMSTR_RESP_F0_MAX                (0x000FFFFFU)

/* DENALI_CTL_126 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_126_TDFI_PHYMSTR_MAX_F1_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_126_TDFI_PHYMSTR_MAX_F1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_126_TDFI_PHYMSTR_MAX_F1_MAX                 (0xFFFFFFFFU)

/* DENALI_CTL_127 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_127_TDFI_PHYMSTR_MAX_TYPE0_F1_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_127_TDFI_PHYMSTR_MAX_TYPE0_F1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_127_TDFI_PHYMSTR_MAX_TYPE0_F1_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_128 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_128_TDFI_PHYMSTR_MAX_TYPE1_F1_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_128_TDFI_PHYMSTR_MAX_TYPE1_F1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_128_TDFI_PHYMSTR_MAX_TYPE1_F1_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_129 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_129_TDFI_PHYMSTR_MAX_TYPE2_F1_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_129_TDFI_PHYMSTR_MAX_TYPE2_F1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_129_TDFI_PHYMSTR_MAX_TYPE2_F1_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_130 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_130_TDFI_PHYMSTR_MAX_TYPE3_F1_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_130_TDFI_PHYMSTR_MAX_TYPE3_F1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_130_TDFI_PHYMSTR_MAX_TYPE3_F1_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_131 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_131_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_MASK  (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_131_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_131_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_MAX   (0x0000FFFFU)

/* DENALI_CTL_132 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_132_TDFI_PHYMSTR_RESP_F1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_132_TDFI_PHYMSTR_RESP_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_132_TDFI_PHYMSTR_RESP_F1_MAX                (0x000FFFFFU)

/* DENALI_CTL_133 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_133_TDFI_PHYMSTR_MAX_F2_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_133_TDFI_PHYMSTR_MAX_F2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_133_TDFI_PHYMSTR_MAX_F2_MAX                 (0xFFFFFFFFU)

/* DENALI_CTL_134 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_134_TDFI_PHYMSTR_MAX_TYPE0_F2_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_134_TDFI_PHYMSTR_MAX_TYPE0_F2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_134_TDFI_PHYMSTR_MAX_TYPE0_F2_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_135 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_135_TDFI_PHYMSTR_MAX_TYPE1_F2_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_135_TDFI_PHYMSTR_MAX_TYPE1_F2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_135_TDFI_PHYMSTR_MAX_TYPE1_F2_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_136 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_136_TDFI_PHYMSTR_MAX_TYPE2_F2_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_136_TDFI_PHYMSTR_MAX_TYPE2_F2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_136_TDFI_PHYMSTR_MAX_TYPE2_F2_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_137 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_137_TDFI_PHYMSTR_MAX_TYPE3_F2_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_137_TDFI_PHYMSTR_MAX_TYPE3_F2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_137_TDFI_PHYMSTR_MAX_TYPE3_F2_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_138 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_138_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_MASK  (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_138_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_138_PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_MAX   (0x0000FFFFU)

/* DENALI_CTL_139 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_139_TDFI_PHYMSTR_RESP_F2_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_139_TDFI_PHYMSTR_RESP_F2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_139_TDFI_PHYMSTR_RESP_F2_MAX                (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_139_PHYMSTR_NO_AREF_MASK                    (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_139_PHYMSTR_NO_AREF_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_139_PHYMSTR_NO_AREF_MAX                     (0x00000001U)

/* DENALI_CTL_140 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_ERROR_STATUS_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_ERROR_STATUS_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_ERROR_STATUS_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_DFI_VERSION_4P0V1_MASK          (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_DFI_VERSION_4P0V1_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_DFI_VERSION_4P0V1_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_MASK  (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_140_PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_MAX   (0x00000001U)

/* DENALI_CTL_141 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_141_MRR_TEMPCHK_NORM_THRESHOLD_F0_MASK      (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_141_MRR_TEMPCHK_NORM_THRESHOLD_F0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_141_MRR_TEMPCHK_NORM_THRESHOLD_F0_MAX       (0x00FFFFFFU)

/* DENALI_CTL_142 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_142_MRR_TEMPCHK_HIGH_THRESHOLD_F0_MASK      (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_142_MRR_TEMPCHK_HIGH_THRESHOLD_F0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_142_MRR_TEMPCHK_HIGH_THRESHOLD_F0_MAX       (0x00FFFFFFU)

/* DENALI_CTL_143 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_143_MRR_TEMPCHK_TIMEOUT_F0_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_143_MRR_TEMPCHK_TIMEOUT_F0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_143_MRR_TEMPCHK_TIMEOUT_F0_MAX              (0x00FFFFFFU)

/* DENALI_CTL_144 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_144_MRR_TEMPCHK_NORM_THRESHOLD_F1_MASK      (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_144_MRR_TEMPCHK_NORM_THRESHOLD_F1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_144_MRR_TEMPCHK_NORM_THRESHOLD_F1_MAX       (0x00FFFFFFU)

/* DENALI_CTL_145 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_145_MRR_TEMPCHK_HIGH_THRESHOLD_F1_MASK      (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_145_MRR_TEMPCHK_HIGH_THRESHOLD_F1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_145_MRR_TEMPCHK_HIGH_THRESHOLD_F1_MAX       (0x00FFFFFFU)

/* DENALI_CTL_146 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_146_MRR_TEMPCHK_TIMEOUT_F1_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_146_MRR_TEMPCHK_TIMEOUT_F1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_146_MRR_TEMPCHK_TIMEOUT_F1_MAX              (0x00FFFFFFU)

/* DENALI_CTL_147 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_147_MRR_TEMPCHK_NORM_THRESHOLD_F2_MASK      (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_147_MRR_TEMPCHK_NORM_THRESHOLD_F2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_147_MRR_TEMPCHK_NORM_THRESHOLD_F2_MAX       (0x00FFFFFFU)

/* DENALI_CTL_148 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_148_MRR_TEMPCHK_HIGH_THRESHOLD_F2_MASK      (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_148_MRR_TEMPCHK_HIGH_THRESHOLD_F2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_148_MRR_TEMPCHK_HIGH_THRESHOLD_F2_MAX       (0x00FFFFFFU)

/* DENALI_CTL_149 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_149_MRR_TEMPCHK_TIMEOUT_F2_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_149_MRR_TEMPCHK_TIMEOUT_F2_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_149_MRR_TEMPCHK_TIMEOUT_F2_MAX              (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_149_PPR_CONTROL_MASK                        (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_149_PPR_CONTROL_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_149_PPR_CONTROL_MAX                         (0x00000001U)

/* DENALI_CTL_150 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_150_PPR_COMMAND_MASK                        (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_150_PPR_COMMAND_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_150_PPR_COMMAND_MAX                         (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_150_PPR_COMMAND_MRW_REGNUM_MASK             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_150_PPR_COMMAND_MRW_REGNUM_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_150_PPR_COMMAND_MRW_REGNUM_MAX              (0x000000FFU)

/* DENALI_CTL_151 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_151_PPR_COMMAND_MRW_DATA_MASK               (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_151_PPR_COMMAND_MRW_DATA_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_151_PPR_COMMAND_MRW_DATA_MAX                (0x0001FFFFU)

/* DENALI_CTL_152 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_152_PPR_ROW_ADDRESS_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_152_PPR_ROW_ADDRESS_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_152_PPR_ROW_ADDRESS_MAX                     (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_152_PPR_BANK_ADDRESS_MASK                   (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_152_PPR_BANK_ADDRESS_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_152_PPR_BANK_ADDRESS_MAX                    (0x0000000FU)

/* DENALI_CTL_153 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_153_PPR_CS_ADDRESS_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_153_PPR_CS_ADDRESS_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_153_PPR_CS_ADDRESS_MAX                      (0x00000001U)

/* DENALI_CTL_154 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_154_PPR_DATA_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_154_PPR_DATA_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_154_PPR_DATA_0_MAX                          (0xFFFFFFFFU)

/* DENALI_CTL_155 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_155_PPR_DATA_1_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_155_PPR_DATA_1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_155_PPR_DATA_1_MAX                          (0xFFFFFFFFU)

/* DENALI_CTL_156 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_156_PPR_STATUS_MASK                         (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_PPR_STATUS_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_PPR_STATUS_MAX                          (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_156_FM_OVRIDE_CONTROL_MASK                  (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_FM_OVRIDE_CONTROL_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_FM_OVRIDE_CONTROL_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_156_CKSRE_F0_MASK                           (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_CKSRE_F0_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_CKSRE_F0_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_156_CKSRX_F0_MASK                           (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_CKSRX_F0_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_156_CKSRX_F0_MAX                            (0x000000FFU)

/* DENALI_CTL_157 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRE_F1_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRE_F1_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRE_F1_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRX_F1_MASK                           (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRX_F1_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRX_F1_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRE_F2_MASK                           (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRE_F2_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRE_F2_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRX_F2_MASK                           (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRX_F2_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_157_CKSRX_F2_MAX                            (0x000000FFU)

/* DENALI_CTL_158 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LOWPOWER_REFRESH_ENABLE_MASK            (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LOWPOWER_REFRESH_ENABLE_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LOWPOWER_REFRESH_ENABLE_MAX             (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LP_CMD_MASK                             (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LP_CMD_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LP_CMD_MAX                              (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LPI_IDLE_WAKEUP_F0_MASK                 (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LPI_IDLE_WAKEUP_F0_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LPI_IDLE_WAKEUP_F0_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LPI_SR_SHORT_WAKEUP_F0_MASK             (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LPI_SR_SHORT_WAKEUP_F0_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_158_LPI_SR_SHORT_WAKEUP_F0_MAX              (0x0000000FU)

/* DENALI_CTL_159 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SR_LONG_WAKEUP_F0_MASK              (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SR_LONG_WAKEUP_F0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SR_LONG_WAKEUP_F0_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_MASK   (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_MAX    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_PD_WAKEUP_F0_MASK                   (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_PD_WAKEUP_F0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_PD_WAKEUP_F0_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SRPD_SHORT_WAKEUP_F0_MASK           (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SRPD_SHORT_WAKEUP_F0_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_159_LPI_SRPD_SHORT_WAKEUP_F0_MAX            (0x0000000FU)

/* DENALI_CTL_160 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_SRPD_LONG_WAKEUP_F0_MASK            (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_SRPD_LONG_WAKEUP_F0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_SRPD_LONG_WAKEUP_F0_MAX             (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_MASK (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_MAX  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_TIMER_WAKEUP_F0_MASK                (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_TIMER_WAKEUP_F0_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_TIMER_WAKEUP_F0_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_IDLE_WAKEUP_F1_MASK                 (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_IDLE_WAKEUP_F1_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_160_LPI_IDLE_WAKEUP_F1_MAX                  (0x0000000FU)

/* DENALI_CTL_161 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_SHORT_WAKEUP_F1_MASK             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_SHORT_WAKEUP_F1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_SHORT_WAKEUP_F1_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_LONG_WAKEUP_F1_MASK              (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_LONG_WAKEUP_F1_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_LONG_WAKEUP_F1_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_MASK   (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_MAX    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_PD_WAKEUP_F1_MASK                   (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_PD_WAKEUP_F1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_161_LPI_PD_WAKEUP_F1_MAX                    (0x0000000FU)

/* DENALI_CTL_162 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_SHORT_WAKEUP_F1_MASK           (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_SHORT_WAKEUP_F1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_SHORT_WAKEUP_F1_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_LONG_WAKEUP_F1_MASK            (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_LONG_WAKEUP_F1_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_LONG_WAKEUP_F1_MAX             (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_MASK (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_MAX  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_TIMER_WAKEUP_F1_MASK                (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_TIMER_WAKEUP_F1_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_162_LPI_TIMER_WAKEUP_F1_MAX                 (0x0000000FU)

/* DENALI_CTL_163 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_IDLE_WAKEUP_F2_MASK                 (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_IDLE_WAKEUP_F2_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_IDLE_WAKEUP_F2_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_SHORT_WAKEUP_F2_MASK             (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_SHORT_WAKEUP_F2_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_SHORT_WAKEUP_F2_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_LONG_WAKEUP_F2_MASK              (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_LONG_WAKEUP_F2_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_LONG_WAKEUP_F2_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_MASK   (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_SHIFT  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_163_LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_MAX    (0x0000000FU)

/* DENALI_CTL_164 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_PD_WAKEUP_F2_MASK                   (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_PD_WAKEUP_F2_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_PD_WAKEUP_F2_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_SHORT_WAKEUP_F2_MASK           (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_SHORT_WAKEUP_F2_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_SHORT_WAKEUP_F2_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_LONG_WAKEUP_F2_MASK            (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_LONG_WAKEUP_F2_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_LONG_WAKEUP_F2_MAX             (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_MASK (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_164_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_MAX  (0x0000000FU)

/* DENALI_CTL_165 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_TIMER_WAKEUP_F2_MASK                (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_TIMER_WAKEUP_F2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_TIMER_WAKEUP_F2_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_WAKEUP_EN_MASK                      (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_WAKEUP_EN_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_WAKEUP_EN_MAX                       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_CTRL_REQ_EN_MASK                    (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_CTRL_REQ_EN_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_165_LPI_CTRL_REQ_EN_MAX                     (0x00000001U)

/* DENALI_CTL_166 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_166_LPI_TIMER_COUNT_MASK                    (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_166_LPI_TIMER_COUNT_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_166_LPI_TIMER_COUNT_MAX                     (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_166_LPI_WAKEUP_TIMEOUT_MASK                 (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_166_LPI_WAKEUP_TIMEOUT_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_166_LPI_WAKEUP_TIMEOUT_MAX                  (0x00000FFFU)

/* DENALI_CTL_167 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_167_TDFI_LP_RESP_MASK                       (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_TDFI_LP_RESP_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_TDFI_LP_RESP_MAX                        (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_STATE_MASK                           (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_STATE_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_STATE_MAX                            (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_AUTO_ENTRY_EN_MASK                   (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_AUTO_ENTRY_EN_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_AUTO_ENTRY_EN_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_AUTO_EXIT_EN_MASK                    (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_AUTO_EXIT_EN_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_167_LP_AUTO_EXIT_EN_MAX                     (0x0000000FU)

/* DENALI_CTL_168 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_168_LP_AUTO_MEM_GATE_EN_MASK                (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_168_LP_AUTO_MEM_GATE_EN_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_168_LP_AUTO_MEM_GATE_EN_MAX                 (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_168_LP_AUTO_PD_IDLE_MASK                    (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_168_LP_AUTO_PD_IDLE_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_168_LP_AUTO_PD_IDLE_MAX                     (0x00000FFFU)

/* DENALI_CTL_169 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_SHORT_IDLE_MASK              (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_SHORT_IDLE_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_SHORT_IDLE_MAX               (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_LONG_IDLE_MASK               (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_LONG_IDLE_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_LONG_IDLE_MAX                (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_LONG_MC_GATE_IDLE_MASK       (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_LONG_MC_GATE_IDLE_SHIFT      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_169_LP_AUTO_SR_LONG_MC_GATE_IDLE_MAX        (0x000000FFU)

/* DENALI_CTL_170 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_170_HW_PROMOTE_THRESHOLD_F0_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_170_HW_PROMOTE_THRESHOLD_F0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_170_HW_PROMOTE_THRESHOLD_F0_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_170_HW_PROMOTE_THRESHOLD_F1_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_170_HW_PROMOTE_THRESHOLD_F1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_170_HW_PROMOTE_THRESHOLD_F1_MAX             (0x0000FFFFU)

/* DENALI_CTL_171 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_171_HW_PROMOTE_THRESHOLD_F2_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_171_HW_PROMOTE_THRESHOLD_F2_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_171_HW_PROMOTE_THRESHOLD_F2_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_171_LPC_PROMOTE_THRESHOLD_F0_MASK           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_171_LPC_PROMOTE_THRESHOLD_F0_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_171_LPC_PROMOTE_THRESHOLD_F0_MAX            (0x0000FFFFU)

/* DENALI_CTL_172 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_172_LPC_PROMOTE_THRESHOLD_F1_MASK           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_172_LPC_PROMOTE_THRESHOLD_F1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_172_LPC_PROMOTE_THRESHOLD_F1_MAX            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_172_LPC_PROMOTE_THRESHOLD_F2_MASK           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_172_LPC_PROMOTE_THRESHOLD_F2_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_172_LPC_PROMOTE_THRESHOLD_F2_MAX            (0x0000FFFFU)

/* DENALI_CTL_173 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_CTRLUPD_EN_MASK                  (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_CTRLUPD_EN_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_CTRLUPD_EN_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_PHYUPD_EN_MASK                   (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_PHYUPD_EN_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_PHYUPD_EN_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_PHYMSTR_EN_MASK                  (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_PHYMSTR_EN_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_PHYMSTR_EN_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_EXIT_CMD_EN_MASK                 (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_EXIT_CMD_EN_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_173_LPC_SR_EXIT_CMD_EN_MAX                  (0x00000001U)

/* DENALI_CTL_174 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_174_LPC_SR_ZQ_EN_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_174_LPC_SR_ZQ_EN_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_174_LPC_SR_ZQ_EN_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_174_PWRDN_SHIFT_DELAY_MASK                  (0x0001FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_174_PWRDN_SHIFT_DELAY_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_174_PWRDN_SHIFT_DELAY_MAX                   (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_174_DFS_ENABLE_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_174_DFS_ENABLE_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_174_DFS_ENABLE_MAX                          (0x00000001U)

/* DENALI_CTL_175 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_175_DFS_DLL_OFF_MASK                        (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_175_DFS_DLL_OFF_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_175_DFS_DLL_OFF_MAX                         (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_175_DFS_PHY_REG_WRITE_EN_MASK               (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_175_DFS_PHY_REG_WRITE_EN_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_175_DFS_PHY_REG_WRITE_EN_MAX                (0x00000001U)

/* DENALI_CTL_176 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_176_DFS_PHY_REG_WRITE_ADDR_MASK             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_176_DFS_PHY_REG_WRITE_ADDR_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_176_DFS_PHY_REG_WRITE_ADDR_MAX              (0xFFFFFFFFU)

/* DENALI_CTL_177 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_177_DFS_PHY_REG_WRITE_MASK_MASK             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_177_DFS_PHY_REG_WRITE_MASK_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_177_DFS_PHY_REG_WRITE_MASK_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_177_DFS_PHY_REG_WRITE_WAIT_MASK             (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_177_DFS_PHY_REG_WRITE_WAIT_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_177_DFS_PHY_REG_WRITE_WAIT_MAX              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_177_CURRENT_REG_COPY_MASK                   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_177_CURRENT_REG_COPY_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_177_CURRENT_REG_COPY_MAX                    (0x00000003U)

/* DENALI_CTL_178 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_178_INIT_FREQ_MASK                          (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_178_INIT_FREQ_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_178_INIT_FREQ_MAX                           (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_178_DFIBUS_BOOT_FREQ_MASK                   (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_178_DFIBUS_BOOT_FREQ_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_178_DFIBUS_BOOT_FREQ_MAX                    (0x00000003U)

/* DENALI_CTL_179 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_179_DFS_PHY_REG_WRITE_DATA_F0_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_179_DFS_PHY_REG_WRITE_DATA_F0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_179_DFS_PHY_REG_WRITE_DATA_F0_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_180 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_180_DFS_PHY_REG_WRITE_DATA_F1_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_180_DFS_PHY_REG_WRITE_DATA_F1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_180_DFS_PHY_REG_WRITE_DATA_F1_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_181 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_181_DFS_PHY_REG_WRITE_DATA_F2_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_181_DFS_PHY_REG_WRITE_DATA_F2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_181_DFS_PHY_REG_WRITE_DATA_F2_MAX           (0xFFFFFFFFU)

/* DENALI_CTL_182 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_182_TDFI_INIT_START_F0_MASK                 (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_182_TDFI_INIT_START_F0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_182_TDFI_INIT_START_F0_MAX                  (0x00FFFFFFU)

/* DENALI_CTL_183 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_183_TDFI_INIT_COMPLETE_F0_MASK              (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_183_TDFI_INIT_COMPLETE_F0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_183_TDFI_INIT_COMPLETE_F0_MAX               (0x00FFFFFFU)

/* DENALI_CTL_184 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_184_TDFI_INIT_START_F1_MASK                 (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_184_TDFI_INIT_START_F1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_184_TDFI_INIT_START_F1_MAX                  (0x00FFFFFFU)

/* DENALI_CTL_185 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_185_TDFI_INIT_COMPLETE_F1_MASK              (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_185_TDFI_INIT_COMPLETE_F1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_185_TDFI_INIT_COMPLETE_F1_MAX               (0x00FFFFFFU)

/* DENALI_CTL_186 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_186_TDFI_INIT_START_F2_MASK                 (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_186_TDFI_INIT_START_F2_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_186_TDFI_INIT_START_F2_MAX                  (0x00FFFFFFU)

/* DENALI_CTL_187 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_187_TDFI_INIT_COMPLETE_F2_MASK              (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_187_TDFI_INIT_COMPLETE_F2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_187_TDFI_INIT_COMPLETE_F2_MAX               (0x00FFFFFFU)

/* DENALI_CTL_188 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_188_WRITE_MODEREG_MASK                      (0x07FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_188_WRITE_MODEREG_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_188_WRITE_MODEREG_MAX                       (0x07FFFFFFU)

/* DENALI_CTL_189 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_189_MRW_STATUS_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_189_MRW_STATUS_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_189_MRW_STATUS_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_189_READ_MODEREG_MASK                       (0x01FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_189_READ_MODEREG_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_189_READ_MODEREG_MAX                        (0x0001FFFFU)

/* DENALI_CTL_190 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_190_PERIPHERAL_MRR_DATA_MASK                (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_190_PERIPHERAL_MRR_DATA_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_190_PERIPHERAL_MRR_DATA_MAX                 (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_190_AUTO_TEMPCHK_VAL_0_MASK                 (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_190_AUTO_TEMPCHK_VAL_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_190_AUTO_TEMPCHK_VAL_0_MAX                  (0x000000FFU)

/* DENALI_CTL_191 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_191_AUTO_TEMPCHK_VAL_1_MASK                 (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_191_AUTO_TEMPCHK_VAL_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_191_AUTO_TEMPCHK_VAL_1_MAX                  (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_191_DISABLE_UPDATE_TVRCG_MASK               (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_191_DISABLE_UPDATE_TVRCG_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_191_DISABLE_UPDATE_TVRCG_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_191_MRW_DFS_UPDATE_FRC_MASK                 (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_191_MRW_DFS_UPDATE_FRC_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_191_MRW_DFS_UPDATE_FRC_MAX                  (0x00000003U)

/* DENALI_CTL_192 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_192_TVRCG_ENABLE_F0_MASK                    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_192_TVRCG_ENABLE_F0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_192_TVRCG_ENABLE_F0_MAX                     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_192_TVRCG_DISABLE_F0_MASK                   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_192_TVRCG_DISABLE_F0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_192_TVRCG_DISABLE_F0_MAX                    (0x000003FFU)

/* DENALI_CTL_193 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TFC_F0_MASK                             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TFC_F0_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TFC_F0_MAX                              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TCKFSPE_F0_MASK                         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TCKFSPE_F0_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TCKFSPE_F0_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TCKFSPX_F0_MASK                         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TCKFSPX_F0_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_193_TCKFSPX_F0_MAX                          (0x0000001FU)

/* DENALI_CTL_194 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_194_TVREF_LONG_F0_MASK                      (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_194_TVREF_LONG_F0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_194_TVREF_LONG_F0_MAX                       (0x000FFFFFU)

/* DENALI_CTL_195 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_195_TVRCG_ENABLE_F1_MASK                    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_195_TVRCG_ENABLE_F1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_195_TVRCG_ENABLE_F1_MAX                     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_195_TVRCG_DISABLE_F1_MASK                   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_195_TVRCG_DISABLE_F1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_195_TVRCG_DISABLE_F1_MAX                    (0x000003FFU)

/* DENALI_CTL_196 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TFC_F1_MASK                             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TFC_F1_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TFC_F1_MAX                              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TCKFSPE_F1_MASK                         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TCKFSPE_F1_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TCKFSPE_F1_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TCKFSPX_F1_MASK                         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TCKFSPX_F1_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_196_TCKFSPX_F1_MAX                          (0x0000001FU)

/* DENALI_CTL_197 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_197_TVREF_LONG_F1_MASK                      (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_197_TVREF_LONG_F1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_197_TVREF_LONG_F1_MAX                       (0x000FFFFFU)

/* DENALI_CTL_198 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_198_TVRCG_ENABLE_F2_MASK                    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_198_TVRCG_ENABLE_F2_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_198_TVRCG_ENABLE_F2_MAX                     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_198_TVRCG_DISABLE_F2_MASK                   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_198_TVRCG_DISABLE_F2_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_198_TVRCG_DISABLE_F2_MAX                    (0x000003FFU)

/* DENALI_CTL_199 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TFC_F2_MASK                             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TFC_F2_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TFC_F2_MAX                              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TCKFSPE_F2_MASK                         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TCKFSPE_F2_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TCKFSPE_F2_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TCKFSPX_F2_MASK                         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TCKFSPX_F2_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_199_TCKFSPX_F2_MAX                          (0x0000001FU)

/* DENALI_CTL_200 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_200_TVREF_LONG_F2_MASK                      (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_200_TVREF_LONG_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_200_TVREF_LONG_F2_MAX                       (0x000FFFFFU)

/* DENALI_CTL_201 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_201_MRR_PROMOTE_THRESHOLD_F0_MASK           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_201_MRR_PROMOTE_THRESHOLD_F0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_201_MRR_PROMOTE_THRESHOLD_F0_MAX            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_201_MRR_PROMOTE_THRESHOLD_F1_MASK           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_201_MRR_PROMOTE_THRESHOLD_F1_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_201_MRR_PROMOTE_THRESHOLD_F1_MAX            (0x0000FFFFU)

/* DENALI_CTL_202 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_202_MRR_PROMOTE_THRESHOLD_F2_MASK           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_202_MRR_PROMOTE_THRESHOLD_F2_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_202_MRR_PROMOTE_THRESHOLD_F2_MAX            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_202_MRW_PROMOTE_THRESHOLD_F0_MASK           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_202_MRW_PROMOTE_THRESHOLD_F0_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_202_MRW_PROMOTE_THRESHOLD_F0_MAX            (0x0000FFFFU)

/* DENALI_CTL_203 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_203_MRW_PROMOTE_THRESHOLD_F1_MASK           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_203_MRW_PROMOTE_THRESHOLD_F1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_203_MRW_PROMOTE_THRESHOLD_F1_MAX            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_203_MRW_PROMOTE_THRESHOLD_F2_MASK           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_203_MRW_PROMOTE_THRESHOLD_F2_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_203_MRW_PROMOTE_THRESHOLD_F2_MAX            (0x0000FFFFU)

/* DENALI_CTL_204 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_204_MR4_DLL_RST_MASK                        (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_204_MR4_DLL_RST_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_204_MR4_DLL_RST_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_204_MR0_DATA_F0_0_MASK                      (0x01FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_204_MR0_DATA_F0_0_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_204_MR0_DATA_F0_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_205 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_205_MR1_DATA_F0_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_205_MR1_DATA_F0_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_205_MR1_DATA_F0_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_206 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_206_MR2_DATA_F0_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_206_MR2_DATA_F0_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_206_MR2_DATA_F0_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_207 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_207_MR0_DATA_F1_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_207_MR0_DATA_F1_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_207_MR0_DATA_F1_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_208 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_208_MR1_DATA_F1_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_208_MR1_DATA_F1_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_208_MR1_DATA_F1_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_209 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_209_MR2_DATA_F1_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_209_MR2_DATA_F1_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_209_MR2_DATA_F1_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_210 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_210_MR0_DATA_F2_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_210_MR0_DATA_F2_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_210_MR0_DATA_F2_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_211 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_211_MR1_DATA_F2_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_211_MR1_DATA_F2_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_211_MR1_DATA_F2_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_212 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_212_MR2_DATA_F2_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_212_MR2_DATA_F2_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_212_MR2_DATA_F2_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_213 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_213_MR0_DATA_F0_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_213_MR0_DATA_F0_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_213_MR0_DATA_F0_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_214 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_214_MR1_DATA_F0_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_214_MR1_DATA_F0_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_214_MR1_DATA_F0_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_215 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_215_MR2_DATA_F0_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_215_MR2_DATA_F0_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_215_MR2_DATA_F0_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_216 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_216_MR0_DATA_F1_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_216_MR0_DATA_F1_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_216_MR0_DATA_F1_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_217 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_217_MR1_DATA_F1_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_217_MR1_DATA_F1_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_217_MR1_DATA_F1_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_218 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_218_MR2_DATA_F1_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_218_MR2_DATA_F1_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_218_MR2_DATA_F1_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_219 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_219_MR0_DATA_F2_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_219_MR0_DATA_F2_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_219_MR0_DATA_F2_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_220 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_220_MR1_DATA_F2_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_220_MR1_DATA_F2_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_220_MR1_DATA_F2_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_221 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_221_MR2_DATA_F2_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_221_MR2_DATA_F2_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_221_MR2_DATA_F2_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_222 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_222_MRSINGLE_DATA_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_222_MRSINGLE_DATA_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_222_MRSINGLE_DATA_0_MAX                     (0x0001FFFFU)

/* DENALI_CTL_223 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_223_MRSINGLE_DATA_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_223_MRSINGLE_DATA_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_223_MRSINGLE_DATA_1_MAX                     (0x0001FFFFU)

/* DENALI_CTL_224 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_224_MR3_DATA_F0_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_224_MR3_DATA_F0_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_224_MR3_DATA_F0_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_225 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_225_MR3_DATA_F1_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_225_MR3_DATA_F1_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_225_MR3_DATA_F1_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_226 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_226_MR3_DATA_F2_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_226_MR3_DATA_F2_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_226_MR3_DATA_F2_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_227 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_227_MR3_DATA_F0_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_227_MR3_DATA_F0_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_227_MR3_DATA_F0_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_228 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_228_MR3_DATA_F1_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_228_MR3_DATA_F1_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_228_MR3_DATA_F1_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_229 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_229_MR3_DATA_F2_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_229_MR3_DATA_F2_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_229_MR3_DATA_F2_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_230 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_230_MR4_DATA_F0_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_230_MR4_DATA_F0_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_230_MR4_DATA_F0_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_231 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_231_MR4_DATA_F1_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_231_MR4_DATA_F1_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_231_MR4_DATA_F1_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_232 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_232_MR4_DATA_F2_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_232_MR4_DATA_F2_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_232_MR4_DATA_F2_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_233 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_233_MR4_DATA_F0_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_233_MR4_DATA_F0_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_233_MR4_DATA_F0_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_234 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_234_MR4_DATA_F1_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_234_MR4_DATA_F1_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_234_MR4_DATA_F1_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_235 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_235_MR4_DATA_F2_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_235_MR4_DATA_F2_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_235_MR4_DATA_F2_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_236 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_236_MR5_DATA_F0_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_236_MR5_DATA_F0_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_236_MR5_DATA_F0_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_237 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_237_MR5_DATA_F1_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_237_MR5_DATA_F1_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_237_MR5_DATA_F1_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_238 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_238_MR5_DATA_F2_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_238_MR5_DATA_F2_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_238_MR5_DATA_F2_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_239 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_239_MR5_DATA_F0_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_239_MR5_DATA_F0_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_239_MR5_DATA_F0_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_240 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_240_MR5_DATA_F1_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_240_MR5_DATA_F1_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_240_MR5_DATA_F1_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_241 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_241_MR5_DATA_F2_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_241_MR5_DATA_F2_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_241_MR5_DATA_F2_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_242 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_242_MR6_DATA_F0_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_242_MR6_DATA_F0_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_242_MR6_DATA_F0_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_243 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_243_MR6_DATA_F1_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_243_MR6_DATA_F1_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_243_MR6_DATA_F1_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_244 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_244_MR6_DATA_F2_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_244_MR6_DATA_F2_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_244_MR6_DATA_F2_0_MAX                       (0x0001FFFFU)

/* DENALI_CTL_245 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_245_MR6_DATA_F0_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_245_MR6_DATA_F0_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_245_MR6_DATA_F0_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_246 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_246_MR6_DATA_F1_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_246_MR6_DATA_F1_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_246_MR6_DATA_F1_1_MAX                       (0x0001FFFFU)

/* DENALI_CTL_247 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_247_MR6_DATA_F2_1_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_247_MR6_DATA_F2_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_247_MR6_DATA_F2_1_MAX                       (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_247_MR8_DATA_0_MASK                         (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_247_MR8_DATA_0_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_247_MR8_DATA_0_MAX                          (0x000000FFU)

/* DENALI_CTL_248 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_248_MR8_DATA_1_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_248_MR8_DATA_1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_248_MR8_DATA_1_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_248_MR10_DATA_F0_0_MASK                     (0x01FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_248_MR10_DATA_F0_0_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_248_MR10_DATA_F0_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_249 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_249_MR10_DATA_F1_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_249_MR10_DATA_F1_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_249_MR10_DATA_F1_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_250 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_250_MR10_DATA_F2_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_250_MR10_DATA_F2_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_250_MR10_DATA_F2_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_251 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_251_MR10_DATA_F0_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_251_MR10_DATA_F0_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_251_MR10_DATA_F0_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_252 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_252_MR10_DATA_F1_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_252_MR10_DATA_F1_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_252_MR10_DATA_F1_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_253 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_253_MR10_DATA_F2_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_253_MR10_DATA_F2_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_253_MR10_DATA_F2_1_MAX                      (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_253_MR11_DATA_F0_0_MASK                     (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_253_MR11_DATA_F0_0_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_253_MR11_DATA_F0_0_MAX                      (0x000000FFU)

/* DENALI_CTL_254 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F1_0_MASK                     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F1_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F1_0_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F2_0_MASK                     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F2_0_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F2_0_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F0_1_MASK                     (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F0_1_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F0_1_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F1_1_MASK                     (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F1_1_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_254_MR11_DATA_F1_1_MAX                      (0x000000FFU)

/* DENALI_CTL_255 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_255_MR11_DATA_F2_1_MASK                     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_255_MR11_DATA_F2_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_255_MR11_DATA_F2_1_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_255_MR12_DATA_F0_0_MASK                     (0x01FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_255_MR12_DATA_F0_0_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_255_MR12_DATA_F0_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_256 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_256_MR12_DATA_F1_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_256_MR12_DATA_F1_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_256_MR12_DATA_F1_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_257 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_257_MR12_DATA_F2_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_257_MR12_DATA_F2_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_257_MR12_DATA_F2_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_258 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_258_MR12_DATA_F0_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_258_MR12_DATA_F0_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_258_MR12_DATA_F0_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_259 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_259_MR12_DATA_F1_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_259_MR12_DATA_F1_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_259_MR12_DATA_F1_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_260 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_260_MR12_DATA_F2_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_260_MR12_DATA_F2_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_260_MR12_DATA_F2_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_261 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_261_MR13_DATA_0_MASK                        (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_261_MR13_DATA_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_261_MR13_DATA_0_MAX                         (0x0001FFFFU)

/* DENALI_CTL_262 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_262_MR13_DATA_1_MASK                        (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_262_MR13_DATA_1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_262_MR13_DATA_1_MAX                         (0x0001FFFFU)

/* DENALI_CTL_263 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_263_MR14_DATA_F0_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_263_MR14_DATA_F0_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_263_MR14_DATA_F0_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_264 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_264_MR14_DATA_F1_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_264_MR14_DATA_F1_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_264_MR14_DATA_F1_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_265 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_265_MR14_DATA_F2_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_265_MR14_DATA_F2_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_265_MR14_DATA_F2_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_266 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_266_MR14_DATA_F0_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_266_MR14_DATA_F0_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_266_MR14_DATA_F0_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_267 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_267_MR14_DATA_F1_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_267_MR14_DATA_F1_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_267_MR14_DATA_F1_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_268 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_268_MR14_DATA_F2_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_268_MR14_DATA_F2_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_268_MR14_DATA_F2_1_MAX                      (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_268_MR16_DATA_0_MASK                        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_268_MR16_DATA_0_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_268_MR16_DATA_0_MAX                         (0x000000FFU)

/* DENALI_CTL_269 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR16_DATA_1_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR16_DATA_1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR16_DATA_1_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR17_DATA_0_MASK                        (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR17_DATA_0_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR17_DATA_0_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR17_DATA_1_MASK                        (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR17_DATA_1_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR17_DATA_1_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR20_DATA_0_MASK                        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR20_DATA_0_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_269_MR20_DATA_0_MAX                         (0x000000FFU)

/* DENALI_CTL_270 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_270_MR20_DATA_1_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_270_MR20_DATA_1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_270_MR20_DATA_1_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_270_MR22_DATA_F0_0_MASK                     (0x01FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_270_MR22_DATA_F0_0_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_270_MR22_DATA_F0_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_271 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_271_MR22_DATA_F1_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_271_MR22_DATA_F1_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_271_MR22_DATA_F1_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_272 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_272_MR22_DATA_F2_0_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_272_MR22_DATA_F2_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_272_MR22_DATA_F2_0_MAX                      (0x0001FFFFU)

/* DENALI_CTL_273 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_273_MR22_DATA_F0_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_273_MR22_DATA_F0_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_273_MR22_DATA_F0_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_274 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_274_MR22_DATA_F1_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_274_MR22_DATA_F1_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_274_MR22_DATA_F1_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_275 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_275_MR22_DATA_F2_1_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_275_MR22_DATA_F2_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_275_MR22_DATA_F2_1_MAX                      (0x0001FFFFU)

/* DENALI_CTL_276 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_276_MR23_DATA_MASK                          (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_276_MR23_DATA_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_276_MR23_DATA_MAX                           (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_276_MR_FSP_DATA_VALID_F0_MASK               (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_276_MR_FSP_DATA_VALID_F0_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_276_MR_FSP_DATA_VALID_F0_MAX                (0x00000001U)

/* DENALI_CTL_277 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_277_MR_FSP_DATA_VALID_F1_MASK               (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_MR_FSP_DATA_VALID_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_MR_FSP_DATA_VALID_F1_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_277_MR_FSP_DATA_VALID_F2_MASK               (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_MR_FSP_DATA_VALID_F2_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_MR_FSP_DATA_VALID_F2_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_277_DFS_FSP_INSYNC_ACTIVE_MASK              (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_DFS_FSP_INSYNC_ACTIVE_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_DFS_FSP_INSYNC_ACTIVE_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_277_DFS_FSP_INSYNC_INACTIVE_MASK            (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_DFS_FSP_INSYNC_INACTIVE_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_277_DFS_FSP_INSYNC_INACTIVE_MAX             (0x00000001U)

/* DENALI_CTL_278 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_PHY_UPDATE_MRW_MASK                 (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_PHY_UPDATE_MRW_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_PHY_UPDATE_MRW_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_278_DFS_ALWAYS_WRITE_FSP_MASK               (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_DFS_ALWAYS_WRITE_FSP_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_DFS_ALWAYS_WRITE_FSP_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_STATUS_MASK                         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_STATUS_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_STATUS_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_OP_CURRENT_MASK                     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_OP_CURRENT_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_278_FSP_OP_CURRENT_MAX                      (0x00000001U)

/* DENALI_CTL_279 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP_WR_CURRENT_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP_WR_CURRENT_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP_WR_CURRENT_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP0_FRC_VALID_MASK                     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP0_FRC_VALID_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP0_FRC_VALID_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP1_FRC_VALID_MASK                     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP1_FRC_VALID_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP1_FRC_VALID_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP0_FRC_MASK                           (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP0_FRC_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_279_FSP0_FRC_MAX                            (0x00000003U)

/* DENALI_CTL_280 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_280_FSP1_FRC_MASK                           (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_FSP1_FRC_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_FSP1_FRC_MAX                            (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_280_BIST_GO_MASK                            (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_BIST_GO_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_BIST_GO_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_280_BIST_RESULT_MASK                        (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_BIST_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_BIST_RESULT_MAX                         (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_280_ADDR_SPACE_MASK                         (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_ADDR_SPACE_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_280_ADDR_SPACE_MAX                          (0x0000003FU)

/* DENALI_CTL_281 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_281_BIST_DATA_CHECK_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_281_BIST_DATA_CHECK_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_281_BIST_DATA_CHECK_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_281_BIST_ADDR_CHECK_MASK                    (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_281_BIST_ADDR_CHECK_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_281_BIST_ADDR_CHECK_MAX                     (0x00000001U)

/* DENALI_CTL_282 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_282_BIST_START_ADDRESS_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_282_BIST_START_ADDRESS_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_282_BIST_START_ADDRESS_0_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_283 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_283_BIST_START_ADDRESS_1_MASK               (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_283_BIST_START_ADDRESS_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_283_BIST_START_ADDRESS_1_MAX                (0x00000001U)

/* DENALI_CTL_284 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_284_BIST_DATA_MASK_MASK                     (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_284_BIST_DATA_MASK_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_284_BIST_DATA_MASK_MAX                      (0xFFFFFFFFU)

/* DENALI_CTL_285 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_285_BIST_TEST_MODE_MASK                     (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_285_BIST_TEST_MODE_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_285_BIST_TEST_MODE_MAX                      (0x00000007U)

/* DENALI_CTL_286 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_286_BIST_DATA_PATTERN_0_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_286_BIST_DATA_PATTERN_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_286_BIST_DATA_PATTERN_0_MAX                 (0xFFFFFFFFU)

/* DENALI_CTL_287 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_287_BIST_DATA_PATTERN_1_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_287_BIST_DATA_PATTERN_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_287_BIST_DATA_PATTERN_1_MAX                 (0xFFFFFFFFU)

/* DENALI_CTL_288 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_288_BIST_RET_STATE_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_288_BIST_RET_STATE_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_288_BIST_RET_STATE_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_288_BIST_ERR_STOP_MASK                      (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_288_BIST_ERR_STOP_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_288_BIST_ERR_STOP_MAX                       (0x00000FFFU)

/* DENALI_CTL_289 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_289_BIST_ERR_COUNT_MASK                     (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_289_BIST_ERR_COUNT_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_289_BIST_ERR_COUNT_MAX                      (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_289_BIST_RET_STATE_EXIT_MASK                (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_289_BIST_RET_STATE_EXIT_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_289_BIST_RET_STATE_EXIT_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_289_LONG_COUNT_MASK_MASK                    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_289_LONG_COUNT_MASK_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_289_LONG_COUNT_MASK_MAX                     (0x0000001FU)

/* DENALI_CTL_290 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_NORM_THRESHOLD_MASK                (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_NORM_THRESHOLD_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_NORM_THRESHOLD_MAX                 (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_HIGH_THRESHOLD_MASK                (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_HIGH_THRESHOLD_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_HIGH_THRESHOLD_MAX                 (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_MAX_DEFICIT_MASK                   (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_MAX_DEFICIT_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_MAX_DEFICIT_MAX                    (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_MAX_CREDIT_MASK                    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_MAX_CREDIT_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_290_AREF_MAX_CREDIT_MAX                     (0x0000001FU)

/* DENALI_CTL_291 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_291_AREF_CMD_MAX_PER_TREFI_MASK             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_291_AREF_CMD_MAX_PER_TREFI_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_291_AREF_CMD_MAX_PER_TREFI_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_291_ZQCS_OPT_THRESHOLD_MASK                 (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_291_ZQCS_OPT_THRESHOLD_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_291_ZQCS_OPT_THRESHOLD_MAX                  (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_291_ZQ_CALSTART_NORM_THRESHOLD_F0_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_291_ZQ_CALSTART_NORM_THRESHOLD_F0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_291_ZQ_CALSTART_NORM_THRESHOLD_F0_MAX       (0x0000FFFFU)

/* DENALI_CTL_292 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_292_ZQ_CALSTART_HIGH_THRESHOLD_F0_MASK      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_292_ZQ_CALSTART_HIGH_THRESHOLD_F0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_292_ZQ_CALSTART_HIGH_THRESHOLD_F0_MAX       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_292_ZQ_CALLATCH_HIGH_THRESHOLD_F0_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_292_ZQ_CALLATCH_HIGH_THRESHOLD_F0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_292_ZQ_CALLATCH_HIGH_THRESHOLD_F0_MAX       (0x0000FFFFU)

/* DENALI_CTL_293 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_293_ZQ_CS_NORM_THRESHOLD_F0_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_293_ZQ_CS_NORM_THRESHOLD_F0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_293_ZQ_CS_NORM_THRESHOLD_F0_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_293_ZQ_CS_HIGH_THRESHOLD_F0_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_293_ZQ_CS_HIGH_THRESHOLD_F0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_293_ZQ_CS_HIGH_THRESHOLD_F0_MAX             (0x0000FFFFU)

/* DENALI_CTL_294 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_294_ZQ_CALSTART_TIMEOUT_F0_MASK             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_294_ZQ_CALSTART_TIMEOUT_F0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_294_ZQ_CALSTART_TIMEOUT_F0_MAX              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_294_ZQ_CALLATCH_TIMEOUT_F0_MASK             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_294_ZQ_CALLATCH_TIMEOUT_F0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_294_ZQ_CALLATCH_TIMEOUT_F0_MAX              (0x0000FFFFU)

/* DENALI_CTL_295 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_295_ZQ_CS_TIMEOUT_F0_MASK                   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_295_ZQ_CS_TIMEOUT_F0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_295_ZQ_CS_TIMEOUT_F0_MAX                    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_295_ZQ_PROMOTE_THRESHOLD_F0_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_295_ZQ_PROMOTE_THRESHOLD_F0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_295_ZQ_PROMOTE_THRESHOLD_F0_MAX             (0x0000FFFFU)

/* DENALI_CTL_296 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_296_ZQ_CALSTART_NORM_THRESHOLD_F1_MASK      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_296_ZQ_CALSTART_NORM_THRESHOLD_F1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_296_ZQ_CALSTART_NORM_THRESHOLD_F1_MAX       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_296_ZQ_CALSTART_HIGH_THRESHOLD_F1_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_296_ZQ_CALSTART_HIGH_THRESHOLD_F1_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_296_ZQ_CALSTART_HIGH_THRESHOLD_F1_MAX       (0x0000FFFFU)

/* DENALI_CTL_297 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_297_ZQ_CALLATCH_HIGH_THRESHOLD_F1_MASK      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_297_ZQ_CALLATCH_HIGH_THRESHOLD_F1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_297_ZQ_CALLATCH_HIGH_THRESHOLD_F1_MAX       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_297_ZQ_CS_NORM_THRESHOLD_F1_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_297_ZQ_CS_NORM_THRESHOLD_F1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_297_ZQ_CS_NORM_THRESHOLD_F1_MAX             (0x0000FFFFU)

/* DENALI_CTL_298 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_298_ZQ_CS_HIGH_THRESHOLD_F1_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_298_ZQ_CS_HIGH_THRESHOLD_F1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_298_ZQ_CS_HIGH_THRESHOLD_F1_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_298_ZQ_CALSTART_TIMEOUT_F1_MASK             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_298_ZQ_CALSTART_TIMEOUT_F1_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_298_ZQ_CALSTART_TIMEOUT_F1_MAX              (0x0000FFFFU)

/* DENALI_CTL_299 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_299_ZQ_CALLATCH_TIMEOUT_F1_MASK             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_299_ZQ_CALLATCH_TIMEOUT_F1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_299_ZQ_CALLATCH_TIMEOUT_F1_MAX              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_299_ZQ_CS_TIMEOUT_F1_MASK                   (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_299_ZQ_CS_TIMEOUT_F1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_299_ZQ_CS_TIMEOUT_F1_MAX                    (0x0000FFFFU)

/* DENALI_CTL_300 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_300_ZQ_PROMOTE_THRESHOLD_F1_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_300_ZQ_PROMOTE_THRESHOLD_F1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_300_ZQ_PROMOTE_THRESHOLD_F1_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_300_ZQ_CALSTART_NORM_THRESHOLD_F2_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_300_ZQ_CALSTART_NORM_THRESHOLD_F2_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_300_ZQ_CALSTART_NORM_THRESHOLD_F2_MAX       (0x0000FFFFU)

/* DENALI_CTL_301 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_301_ZQ_CALSTART_HIGH_THRESHOLD_F2_MASK      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_301_ZQ_CALSTART_HIGH_THRESHOLD_F2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_301_ZQ_CALSTART_HIGH_THRESHOLD_F2_MAX       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_301_ZQ_CALLATCH_HIGH_THRESHOLD_F2_MASK      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_301_ZQ_CALLATCH_HIGH_THRESHOLD_F2_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_301_ZQ_CALLATCH_HIGH_THRESHOLD_F2_MAX       (0x0000FFFFU)

/* DENALI_CTL_302 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_302_ZQ_CS_NORM_THRESHOLD_F2_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_302_ZQ_CS_NORM_THRESHOLD_F2_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_302_ZQ_CS_NORM_THRESHOLD_F2_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_302_ZQ_CS_HIGH_THRESHOLD_F2_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_302_ZQ_CS_HIGH_THRESHOLD_F2_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_302_ZQ_CS_HIGH_THRESHOLD_F2_MAX             (0x0000FFFFU)

/* DENALI_CTL_303 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_303_ZQ_CALSTART_TIMEOUT_F2_MASK             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_303_ZQ_CALSTART_TIMEOUT_F2_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_303_ZQ_CALSTART_TIMEOUT_F2_MAX              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_303_ZQ_CALLATCH_TIMEOUT_F2_MASK             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_303_ZQ_CALLATCH_TIMEOUT_F2_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_303_ZQ_CALLATCH_TIMEOUT_F2_MAX              (0x0000FFFFU)

/* DENALI_CTL_304 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_304_ZQ_CS_TIMEOUT_F2_MASK                   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_304_ZQ_CS_TIMEOUT_F2_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_304_ZQ_CS_TIMEOUT_F2_MAX                    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_304_ZQ_PROMOTE_THRESHOLD_F2_MASK            (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_304_ZQ_PROMOTE_THRESHOLD_F2_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_304_ZQ_PROMOTE_THRESHOLD_F2_MAX             (0x0000FFFFU)

/* DENALI_CTL_305 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_305_TIMEOUT_TIMER_LOG_MASK                  (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_305_TIMEOUT_TIMER_LOG_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_305_TIMEOUT_TIMER_LOG_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_305_ZQINIT_F0_MASK                          (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_305_ZQINIT_F0_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_305_ZQINIT_F0_MAX                           (0x00000FFFU)

/* DENALI_CTL_306 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_306_ZQCL_F0_MASK                            (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_306_ZQCL_F0_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_306_ZQCL_F0_MAX                             (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_306_ZQCS_F0_MASK                            (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_306_ZQCS_F0_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_306_ZQCS_F0_MAX                             (0x00000FFFU)

/* DENALI_CTL_307 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_307_TZQCAL_F0_MASK                          (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_307_TZQCAL_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_307_TZQCAL_F0_MAX                           (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_307_TZQLAT_F0_MASK                          (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_307_TZQLAT_F0_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_307_TZQLAT_F0_MAX                           (0x0000007FU)

/* DENALI_CTL_308 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_308_ZQINIT_F1_MASK                          (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_308_ZQINIT_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_308_ZQINIT_F1_MAX                           (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_308_ZQCL_F1_MASK                            (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_308_ZQCL_F1_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_308_ZQCL_F1_MAX                             (0x00000FFFU)

/* DENALI_CTL_309 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_309_ZQCS_F1_MASK                            (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_309_ZQCS_F1_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_309_ZQCS_F1_MAX                             (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_309_TZQCAL_F1_MASK                          (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_309_TZQCAL_F1_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_309_TZQCAL_F1_MAX                           (0x00000FFFU)

/* DENALI_CTL_310 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_310_TZQLAT_F1_MASK                          (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_310_TZQLAT_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_310_TZQLAT_F1_MAX                           (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_310_ZQINIT_F2_MASK                          (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_310_ZQINIT_F2_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_310_ZQINIT_F2_MAX                           (0x00000FFFU)

/* DENALI_CTL_311 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_311_ZQCL_F2_MASK                            (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_311_ZQCL_F2_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_311_ZQCL_F2_MAX                             (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_311_ZQCS_F2_MASK                            (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_311_ZQCS_F2_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_311_ZQCS_F2_MAX                             (0x00000FFFU)

/* DENALI_CTL_312 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_312_TZQCAL_F2_MASK                          (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_312_TZQCAL_F2_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_312_TZQCAL_F2_MAX                           (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_312_TZQLAT_F2_MASK                          (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_312_TZQLAT_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_312_TZQLAT_F2_MAX                           (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_312_ZQ_SW_REQ_START_LATCH_MAP_MASK          (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_312_ZQ_SW_REQ_START_LATCH_MAP_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_312_ZQ_SW_REQ_START_LATCH_MAP_MAX           (0x00000003U)

/* DENALI_CTL_313 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQ_REQ_MASK                             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQ_REQ_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQ_REQ_MAX                              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQ_REQ_PENDING_MASK                     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQ_REQ_PENDING_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQ_REQ_PENDING_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQRESET_F0_MASK                         (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQRESET_F0_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_313_ZQRESET_F0_MAX                          (0x00000FFFU)

/* DENALI_CTL_314 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_314_ZQRESET_F1_MASK                         (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_314_ZQRESET_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_314_ZQRESET_F1_MAX                          (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_314_ZQRESET_F2_MASK                         (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_314_ZQRESET_F2_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_314_ZQRESET_F2_MAX                          (0x00000FFFU)

/* DENALI_CTL_315 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_315_NO_ZQ_INIT_MASK                         (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_NO_ZQ_INIT_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_NO_ZQ_INIT_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQCS_ROTATE_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQCS_ROTATE_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQCS_ROTATE_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQ_CAL_START_MAP_0_MASK                 (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQ_CAL_START_MAP_0_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQ_CAL_START_MAP_0_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQ_CAL_LATCH_MAP_0_MASK                 (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQ_CAL_LATCH_MAP_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_315_ZQ_CAL_LATCH_MAP_0_MAX                  (0x00000003U)

/* DENALI_CTL_316 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_316_ZQ_CAL_START_MAP_1_MASK                 (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_ZQ_CAL_START_MAP_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_ZQ_CAL_START_MAP_1_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_316_ZQ_CAL_LATCH_MAP_1_MASK                 (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_ZQ_CAL_LATCH_MAP_1_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_ZQ_CAL_LATCH_MAP_1_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_316_BANK_DIFF_0_MASK                        (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_BANK_DIFF_0_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_BANK_DIFF_0_MAX                         (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_316_BANK_DIFF_1_MASK                        (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_BANK_DIFF_1_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_316_BANK_DIFF_1_MAX                         (0x00000003U)

/* DENALI_CTL_317 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_317_ROW_DIFF_0_MASK                         (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_ROW_DIFF_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_ROW_DIFF_0_MAX                          (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_317_ROW_DIFF_1_MASK                         (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_ROW_DIFF_1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_ROW_DIFF_1_MAX                          (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_317_COL_DIFF_0_MASK                         (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_COL_DIFF_0_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_COL_DIFF_0_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_317_COL_DIFF_1_MASK                         (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_COL_DIFF_1_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_317_COL_DIFF_1_MAX                          (0x0000000FU)

/* DENALI_CTL_318 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_318_CS_VAL_LOWER_0_MASK                     (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_318_CS_VAL_LOWER_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_318_CS_VAL_LOWER_0_MAX                      (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_318_CS_VAL_UPPER_0_MASK                     (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_318_CS_VAL_UPPER_0_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_318_CS_VAL_UPPER_0_MAX                      (0x0000FFFFU)

/* DENALI_CTL_319 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_319_ROW_START_VAL_0_MASK                    (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_319_ROW_START_VAL_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_319_ROW_START_VAL_0_MAX                     (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_319_CS_MSK_0_MASK                           (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_319_CS_MSK_0_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_319_CS_MSK_0_MAX                            (0x0000FFFFU)

/* DENALI_CTL_320 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_320_CS_VAL_LOWER_1_MASK                     (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_320_CS_VAL_LOWER_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_320_CS_VAL_LOWER_1_MAX                      (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_320_CS_VAL_UPPER_1_MASK                     (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_320_CS_VAL_UPPER_1_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_320_CS_VAL_UPPER_1_MAX                      (0x0000FFFFU)

/* DENALI_CTL_321 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_321_ROW_START_VAL_1_MASK                    (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_321_ROW_START_VAL_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_321_ROW_START_VAL_1_MAX                     (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_321_CS_MSK_1_MASK                           (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_321_CS_MSK_1_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_321_CS_MSK_1_MAX                            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_321_CS_MAP_NON_POW2_MASK                    (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_321_CS_MAP_NON_POW2_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_321_CS_MAP_NON_POW2_MAX                     (0x00000003U)

/* DENALI_CTL_322 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_322_CS_LOWER_ADDR_EN_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_CS_LOWER_ADDR_EN_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_CS_LOWER_ADDR_EN_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_322_MC_RESERVED8_MASK                       (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_MC_RESERVED8_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_MC_RESERVED8_MAX                        (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_322_MC_RESERVED9_MASK                       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_MC_RESERVED9_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_MC_RESERVED9_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_322_APREBIT_MASK                            (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_APREBIT_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_322_APREBIT_MAX                             (0x0000001FU)

/* DENALI_CTL_323 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_323_AGE_COUNT_MASK                          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_AGE_COUNT_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_AGE_COUNT_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_323_COMMAND_AGE_COUNT_MASK                  (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_COMMAND_AGE_COUNT_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_COMMAND_AGE_COUNT_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_323_ADDR_CMP_EN_MASK                        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_ADDR_CMP_EN_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_ADDR_CMP_EN_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_323_ADDR_COLLISION_MPM_DIS_MASK             (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_ADDR_COLLISION_MPM_DIS_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_323_ADDR_COLLISION_MPM_DIS_MAX              (0x00000001U)

/* DENALI_CTL_324 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_324_BANK_SPLIT_EN_MASK                      (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_BANK_SPLIT_EN_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_BANK_SPLIT_EN_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_324_PLACEMENT_EN_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_PLACEMENT_EN_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_PLACEMENT_EN_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_324_PRIORITY_EN_MASK                        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_PRIORITY_EN_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_PRIORITY_EN_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_324_RW_SAME_EN_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_RW_SAME_EN_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_324_RW_SAME_EN_MAX                          (0x00000001U)

/* DENALI_CTL_325 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_325_RW_SAME_PAGE_EN_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_RW_SAME_PAGE_EN_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_RW_SAME_PAGE_EN_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_325_CS_SAME_EN_MASK                         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_CS_SAME_EN_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_CS_SAME_EN_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_325_W2R_SPLIT_EN_MASK                       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_W2R_SPLIT_EN_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_W2R_SPLIT_EN_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_325_DISABLE_RW_GROUP_W_BNK_CONFLICT_MASK    (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_DISABLE_RW_GROUP_W_BNK_CONFLICT_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_325_DISABLE_RW_GROUP_W_BNK_CONFLICT_MAX     (0x00000003U)

/* DENALI_CTL_326 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_326_NUM_Q_ENTRIES_ACT_DISABLE_MASK          (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_NUM_Q_ENTRIES_ACT_DISABLE_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_NUM_Q_ENTRIES_ACT_DISABLE_MAX           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_326_SWAP_EN_MASK                            (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_SWAP_EN_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_SWAP_EN_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_326_DISABLE_RD_INTERLEAVE_MASK              (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_DISABLE_RD_INTERLEAVE_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_DISABLE_RD_INTERLEAVE_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_326_INHIBIT_DRAM_CMD_MASK                   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_INHIBIT_DRAM_CMD_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_326_INHIBIT_DRAM_CMD_MAX                    (0x00000003U)

/* DENALI_CTL_327 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_327_CS_MAP_MASK                             (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_CS_MAP_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_CS_MAP_MAX                              (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_327_BURST_ON_FLY_BIT_MASK                   (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_BURST_ON_FLY_BIT_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_BURST_ON_FLY_BIT_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_327_MEM_DP_REDUCTION_MASK                   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_MEM_DP_REDUCTION_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_MEM_DP_REDUCTION_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_327_MEMDATA_RATIO_0_MASK                    (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_MEMDATA_RATIO_0_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_327_MEMDATA_RATIO_0_MAX                     (0x00000007U)

/* DENALI_CTL_328 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_328_MEMDATA_RATIO_1_MASK                    (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_MEMDATA_RATIO_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_MEMDATA_RATIO_1_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE0_BYTE0_CS0_MASK                  (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE0_BYTE0_CS0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE0_BYTE0_CS0_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE1_BYTE0_CS0_MASK                  (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE1_BYTE0_CS0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE1_BYTE0_CS0_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE0_BYTE0_CS1_MASK                  (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE0_BYTE0_CS1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_328_DEVICE0_BYTE0_CS1_MAX                   (0x00000003U)

/* DENALI_CTL_329 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_329_DEVICE1_BYTE0_CS1_MASK                  (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_DEVICE1_BYTE0_CS1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_DEVICE1_BYTE0_CS1_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_329_Q_FULLNESS_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_Q_FULLNESS_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_Q_FULLNESS_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_329_IN_ORDER_ACCEPT_MASK                    (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_IN_ORDER_ACCEPT_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_IN_ORDER_ACCEPT_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_329_WR_ORDER_REQ_MASK                       (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_WR_ORDER_REQ_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_329_WR_ORDER_REQ_MAX                        (0x00000003U)

/* DENALI_CTL_330 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CONTROLLER_BUSY_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CONTROLLER_BUSY_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CONTROLLER_BUSY_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_REQ_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_REQ_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_REQ_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_REQ_PER_AREF_EN_MASK            (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_REQ_PER_AREF_EN_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_REQ_PER_AREF_EN_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_AREF_HP_ENABLE_MASK             (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_AREF_HP_ENABLE_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_330_CTRLUPD_AREF_HP_ENABLE_MAX              (0x00000001U)

/* DENALI_CTL_331 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F0_MASK                (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F0_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F1_MASK                (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F1_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F1_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F2_MASK                (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F2_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_PREAMBLE_SUPPORT_F2_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_331_RD_PREAMBLE_TRAINING_EN_MASK            (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_RD_PREAMBLE_TRAINING_EN_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_331_RD_PREAMBLE_TRAINING_EN_MAX             (0x00000001U)

/* DENALI_CTL_332 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_332_WR_DBI_EN_MASK                          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_332_WR_DBI_EN_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_332_WR_DBI_EN_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_332_RD_DBI_EN_MASK                          (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_332_RD_DBI_EN_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_332_RD_DBI_EN_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_332_DFI_ERROR_MASK                          (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_332_DFI_ERROR_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_332_DFI_ERROR_MAX                           (0x00000007U)

/* DENALI_CTL_333 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_333_DFI_ERROR_INFO_MASK                     (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_333_DFI_ERROR_INFO_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_333_DFI_ERROR_INFO_MAX                      (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_333_BG_ROTATE_EN_MASK                       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_333_BG_ROTATE_EN_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_333_BG_ROTATE_EN_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_333_MC_RESERVED10_MASK                      (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_333_MC_RESERVED10_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_333_MC_RESERVED10_MAX                       (0x00000001U)

/* DENALI_CTL_334 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_334_INT_STATUS_MASTER_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_334_INT_STATUS_MASTER_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_334_INT_STATUS_MASTER_MAX                   (0xFFFFFFFFU)

/* DENALI_CTL_335 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_335_INT_MASK_MASTER_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_335_INT_MASK_MASTER_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_335_INT_MASK_MASTER_MAX                     (0xFFFFFFFFU)

/* DENALI_CTL_336 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_336_INT_STATUS_TIMEOUT_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_336_INT_STATUS_TIMEOUT_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_336_INT_STATUS_TIMEOUT_MAX                  (0xFFFFFFFFU)

/* DENALI_CTL_337 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_337_MC_RESERVED11_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_337_MC_RESERVED11_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_337_MC_RESERVED11_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_337_INT_STATUS_LOWPOWER_MASK                (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_337_INT_STATUS_LOWPOWER_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_337_INT_STATUS_LOWPOWER_MAX                 (0x0000FFFFU)

/* DENALI_CTL_338 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_338_MC_RESERVED12_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_338_MC_RESERVED12_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_338_MC_RESERVED12_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_338_MC_RESERVED13_MASK                      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_338_MC_RESERVED13_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_338_MC_RESERVED13_MAX                       (0x0000FFFFU)

/* DENALI_CTL_339 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_339_INT_STATUS_TRAINING_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_339_INT_STATUS_TRAINING_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_339_INT_STATUS_TRAINING_MAX                 (0xFFFFFFFFU)

/* DENALI_CTL_340 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_340_INT_STATUS_USERIF_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_340_INT_STATUS_USERIF_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_340_INT_STATUS_USERIF_MAX                   (0xFFFFFFFFU)

/* DENALI_CTL_341 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_341_INT_STATUS_MISC_MASK                    (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_341_INT_STATUS_MISC_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_341_INT_STATUS_MISC_MAX                     (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_341_INT_STATUS_BIST_MASK                    (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_341_INT_STATUS_BIST_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_341_INT_STATUS_BIST_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_341_MC_RESERVED14_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_341_MC_RESERVED14_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_341_MC_RESERVED14_MAX                       (0x000000FFU)

/* DENALI_CTL_342 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_DFI_MASK                     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_DFI_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_DFI_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_342_MC_RESERVED15_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_MC_RESERVED15_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_MC_RESERVED15_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_FREQ_MASK                    (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_FREQ_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_FREQ_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_INIT_MASK                    (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_INIT_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_342_INT_STATUS_INIT_MAX                     (0x000000FFU)

/* DENALI_CTL_343 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_343_INT_STATUS_MODE_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_343_INT_STATUS_MODE_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_343_INT_STATUS_MODE_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_343_INT_STATUS_PARITY_MASK                  (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_343_INT_STATUS_PARITY_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_343_INT_STATUS_PARITY_MAX                   (0x000000FFU)

/* DENALI_CTL_344 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_344_INT_ACK_TIMEOUT_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_344_INT_ACK_TIMEOUT_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_344_INT_ACK_TIMEOUT_MAX                     (0xFFFFFFFFU)

/* DENALI_CTL_345 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_345_MC_RESERVED16_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_345_MC_RESERVED16_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_345_MC_RESERVED16_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_345_INT_ACK_LOWPOWER_MASK                   (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_345_INT_ACK_LOWPOWER_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_345_INT_ACK_LOWPOWER_MAX                    (0x0000FFFFU)

/* DENALI_CTL_346 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_346_MC_RESERVED17_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_346_MC_RESERVED17_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_346_MC_RESERVED17_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_346_MC_RESERVED18_MASK                      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_346_MC_RESERVED18_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_346_MC_RESERVED18_MAX                       (0x0000FFFFU)

/* DENALI_CTL_347 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_347_INT_ACK_TRAINING_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_347_INT_ACK_TRAINING_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_347_INT_ACK_TRAINING_MAX                    (0xFFFFFFFFU)

/* DENALI_CTL_348 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_348_INT_ACK_USERIF_MASK                     (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_348_INT_ACK_USERIF_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_348_INT_ACK_USERIF_MAX                      (0xFFFFFFFFU)

/* DENALI_CTL_349 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_349_INT_ACK_MISC_MASK                       (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_349_INT_ACK_MISC_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_349_INT_ACK_MISC_MAX                        (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_349_INT_ACK_BIST_MASK                       (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_349_INT_ACK_BIST_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_349_INT_ACK_BIST_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_349_MC_RESERVED19_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_349_MC_RESERVED19_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_349_MC_RESERVED19_MAX                       (0x000000FFU)

/* DENALI_CTL_350 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_DFI_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_DFI_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_DFI_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_350_MC_RESERVED20_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_MC_RESERVED20_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_MC_RESERVED20_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_FREQ_MASK                       (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_FREQ_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_FREQ_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_INIT_MASK                       (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_INIT_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_350_INT_ACK_INIT_MAX                        (0x000000FFU)

/* DENALI_CTL_351 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_351_INT_ACK_MODE_MASK                       (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_351_INT_ACK_MODE_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_351_INT_ACK_MODE_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_351_INT_ACK_PARITY_MASK                     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_351_INT_ACK_PARITY_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_351_INT_ACK_PARITY_MAX                      (0x000000FFU)

/* DENALI_CTL_352 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_352_INT_MASK_TIMEOUT_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_352_INT_MASK_TIMEOUT_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_352_INT_MASK_TIMEOUT_MAX                    (0xFFFFFFFFU)

/* DENALI_CTL_353 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_353_MC_RESERVED21_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_353_MC_RESERVED21_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_353_MC_RESERVED21_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_353_INT_MASK_LOWPOWER_MASK                  (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_353_INT_MASK_LOWPOWER_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_353_INT_MASK_LOWPOWER_MAX                   (0x0000FFFFU)

/* DENALI_CTL_354 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_354_MC_RESERVED22_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_354_MC_RESERVED22_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_354_MC_RESERVED22_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_354_MC_RESERVED23_MASK                      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_354_MC_RESERVED23_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_354_MC_RESERVED23_MAX                       (0x0000FFFFU)

/* DENALI_CTL_355 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_355_INT_MASK_TRAINING_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_355_INT_MASK_TRAINING_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_355_INT_MASK_TRAINING_MAX                   (0xFFFFFFFFU)

/* DENALI_CTL_356 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_356_INT_MASK_USERIF_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_356_INT_MASK_USERIF_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_356_INT_MASK_USERIF_MAX                     (0xFFFFFFFFU)

/* DENALI_CTL_357 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_357_INT_MASK_MISC_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_357_INT_MASK_MISC_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_357_INT_MASK_MISC_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_357_INT_MASK_BIST_MASK                      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_357_INT_MASK_BIST_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_357_INT_MASK_BIST_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_357_MC_RESERVED24_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_357_MC_RESERVED24_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_357_MC_RESERVED24_MAX                       (0x000000FFU)

/* DENALI_CTL_358 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_DFI_MASK                       (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_DFI_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_DFI_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_358_MC_RESERVED25_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_MC_RESERVED25_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_MC_RESERVED25_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_FREQ_MASK                      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_FREQ_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_FREQ_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_INIT_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_INIT_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_358_INT_MASK_INIT_MAX                       (0x000000FFU)

/* DENALI_CTL_359 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_359_INT_MASK_MODE_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_359_INT_MASK_MODE_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_359_INT_MASK_MODE_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_359_INT_MASK_PARITY_MASK                    (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_359_INT_MASK_PARITY_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_359_INT_MASK_PARITY_MAX                     (0x000000FFU)

/* DENALI_CTL_360 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_360_OUT_OF_RANGE_ADDR_0_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_360_OUT_OF_RANGE_ADDR_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_360_OUT_OF_RANGE_ADDR_0_MAX                 (0xFFFFFFFFU)

/* DENALI_CTL_361 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_ADDR_1_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_ADDR_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_ADDR_1_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_LENGTH_MASK                (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_LENGTH_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_LENGTH_MAX                 (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_TYPE_MASK                  (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_TYPE_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_361_OUT_OF_RANGE_TYPE_MAX                   (0x0000007FU)

/* DENALI_CTL_362 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_362_OUT_OF_RANGE_SOURCE_ID_MASK             (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_362_OUT_OF_RANGE_SOURCE_ID_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_362_OUT_OF_RANGE_SOURCE_ID_MAX              (0x0000003FU)

/* DENALI_CTL_363 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_363_BIST_EXP_DATA_0_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_363_BIST_EXP_DATA_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_363_BIST_EXP_DATA_0_MAX                     (0xFFFFFFFFU)

/* DENALI_CTL_364 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_364_BIST_EXP_DATA_1_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_364_BIST_EXP_DATA_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_364_BIST_EXP_DATA_1_MAX                     (0xFFFFFFFFU)

/* DENALI_CTL_365 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_365_BIST_FAIL_DATA_0_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_365_BIST_FAIL_DATA_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_365_BIST_FAIL_DATA_0_MAX                    (0xFFFFFFFFU)

/* DENALI_CTL_366 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_366_BIST_FAIL_DATA_1_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_366_BIST_FAIL_DATA_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_366_BIST_FAIL_DATA_1_MAX                    (0xFFFFFFFFU)

/* DENALI_CTL_367 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_367_BIST_FAIL_ADDR_0_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_367_BIST_FAIL_ADDR_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_367_BIST_FAIL_ADDR_0_MAX                    (0xFFFFFFFFU)

/* DENALI_CTL_368 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_368_BIST_FAIL_ADDR_1_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_368_BIST_FAIL_ADDR_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_368_BIST_FAIL_ADDR_1_MAX                    (0x00000001U)

/* DENALI_CTL_369 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_369_PORT_CMD_ERROR_ADDR_0_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_369_PORT_CMD_ERROR_ADDR_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_369_PORT_CMD_ERROR_ADDR_0_MAX               (0xFFFFFFFFU)

/* DENALI_CTL_370 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_ADDR_1_MASK              (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_ADDR_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_ADDR_1_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_ID_MASK                  (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_ID_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_ID_MAX                   (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_TYPE_MASK                (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_TYPE_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_PORT_CMD_ERROR_TYPE_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_370_TODTL_2CMD_F0_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_TODTL_2CMD_F0_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_370_TODTL_2CMD_F0_MAX                       (0x000000FFU)

/* DENALI_CTL_371 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_WR_F0_MASK                        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_WR_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_WR_F0_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_RD_F0_MASK                        (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_RD_F0_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_RD_F0_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTL_2CMD_F1_MASK                      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTL_2CMD_F1_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTL_2CMD_F1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_WR_F1_MASK                        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_WR_F1_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_371_TODTH_WR_F1_MAX                         (0x0000000FU)

/* DENALI_CTL_372 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_RD_F1_MASK                        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_RD_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_RD_F1_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTL_2CMD_F2_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTL_2CMD_F2_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTL_2CMD_F2_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_WR_F2_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_WR_F2_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_WR_F2_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_RD_F2_MASK                        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_RD_F2_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_372_TODTH_RD_F2_MAX                         (0x0000000FU)

/* DENALI_CTL_373 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F0_MASK                          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F0_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F1_MASK                          (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F1_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F1_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F2_MASK                          (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_ODT_EN_F2_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_373_EN_ODT_ASSERT_EXCEPT_RD_MASK            (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_EN_ODT_ASSERT_EXCEPT_RD_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_373_EN_ODT_ASSERT_EXCEPT_RD_MAX             (0x00000001U)

/* DENALI_CTL_374 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F0_MASK                      (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F0_MAX                       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F1_MASK                      (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F1_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F1_MAX                       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F2_MASK                      (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F2_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_WR_TO_ODTH_F2_MAX                       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_374_ODT_RD_MAP_CS0_MASK                     (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_ODT_RD_MAP_CS0_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_374_ODT_RD_MAP_CS0_MAX                      (0x00000003U)

/* DENALI_CTL_375 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_WR_MAP_CS0_MASK                     (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_WR_MAP_CS0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_WR_MAP_CS0_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_RD_MAP_CS1_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_RD_MAP_CS1_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_RD_MAP_CS1_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_WR_MAP_CS1_MASK                     (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_WR_MAP_CS1_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_ODT_WR_MAP_CS1_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_375_RD_TO_ODTH_F0_MASK                      (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_RD_TO_ODTH_F0_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_375_RD_TO_ODTH_F0_MAX                       (0x0000003FU)

/* DENALI_CTL_376 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RD_TO_ODTH_F1_MASK                      (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RD_TO_ODTH_F1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RD_TO_ODTH_F1_MAX                       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RD_TO_ODTH_F2_MASK                      (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RD_TO_ODTH_F2_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RD_TO_ODTH_F2_MAX                       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RW2MRW_DLY_F0_MASK                      (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RW2MRW_DLY_F0_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RW2MRW_DLY_F0_MAX                       (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RW2MRW_DLY_F1_MASK                      (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RW2MRW_DLY_F1_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_376_RW2MRW_DLY_F1_MAX                       (0x0000001FU)

/* DENALI_CTL_377 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_377_RW2MRW_DLY_F2_MASK                      (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_RW2MRW_DLY_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_RW2MRW_DLY_F2_MAX                       (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_377_R2R_DIFFCS_DLY_F0_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_R2R_DIFFCS_DLY_F0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_R2R_DIFFCS_DLY_F0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_377_R2W_DIFFCS_DLY_F0_MASK                  (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_R2W_DIFFCS_DLY_F0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_R2W_DIFFCS_DLY_F0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_377_W2R_DIFFCS_DLY_F0_MASK                  (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_W2R_DIFFCS_DLY_F0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_377_W2R_DIFFCS_DLY_F0_MAX                   (0x0000001FU)

/* DENALI_CTL_378 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_378_W2W_DIFFCS_DLY_F0_MASK                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_W2W_DIFFCS_DLY_F0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_W2W_DIFFCS_DLY_F0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_378_R2R_DIFFCS_DLY_F1_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_R2R_DIFFCS_DLY_F1_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_R2R_DIFFCS_DLY_F1_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_378_R2W_DIFFCS_DLY_F1_MASK                  (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_R2W_DIFFCS_DLY_F1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_R2W_DIFFCS_DLY_F1_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_378_W2R_DIFFCS_DLY_F1_MASK                  (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_W2R_DIFFCS_DLY_F1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_378_W2R_DIFFCS_DLY_F1_MAX                   (0x0000001FU)

/* DENALI_CTL_379 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_379_W2W_DIFFCS_DLY_F1_MASK                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_W2W_DIFFCS_DLY_F1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_W2W_DIFFCS_DLY_F1_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_379_R2R_DIFFCS_DLY_F2_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_R2R_DIFFCS_DLY_F2_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_R2R_DIFFCS_DLY_F2_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_379_R2W_DIFFCS_DLY_F2_MASK                  (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_R2W_DIFFCS_DLY_F2_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_R2W_DIFFCS_DLY_F2_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_379_W2R_DIFFCS_DLY_F2_MASK                  (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_W2R_DIFFCS_DLY_F2_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_379_W2R_DIFFCS_DLY_F2_MAX                   (0x0000001FU)

/* DENALI_CTL_380 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_380_W2W_DIFFCS_DLY_F2_MASK                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_W2W_DIFFCS_DLY_F2_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_W2W_DIFFCS_DLY_F2_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F0_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F1_MASK                  (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F1_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F2_MASK                  (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F2_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_380_R2W_SAMECS_DLY_F2_MAX                   (0x0000001FU)

/* DENALI_CTL_381 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_381_R2R_SAMECS_DLY_MASK                     (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_R2R_SAMECS_DLY_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_R2R_SAMECS_DLY_MAX                      (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_381_W2R_SAMECS_DLY_MASK                     (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_W2R_SAMECS_DLY_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_W2R_SAMECS_DLY_MAX                      (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_381_W2W_SAMECS_DLY_MASK                     (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_W2W_SAMECS_DLY_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_W2W_SAMECS_DLY_MAX                      (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_381_TDQSCK_MAX_F0_MASK                      (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_TDQSCK_MAX_F0_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_381_TDQSCK_MAX_F0_MAX                       (0x0000000FU)

/* DENALI_CTL_382 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MIN_F0_MASK                      (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MIN_F0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MIN_F0_MAX                       (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MAX_F1_MASK                      (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MAX_F1_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MAX_F1_MAX                       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MIN_F1_MASK                      (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MIN_F1_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MIN_F1_MAX                       (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MAX_F2_MASK                      (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MAX_F2_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_382_TDQSCK_MAX_F2_MAX                       (0x0000000FU)

/* DENALI_CTL_383 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_383_TDQSCK_MIN_F2_MASK                      (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_TDQSCK_MIN_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_TDQSCK_MIN_F2_MAX                       (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_ALL_STROBES_USED_ENABLE_MASK       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_ALL_STROBES_USED_ENABLE_SHIFT      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_ALL_STROBES_USED_ENABLE_MAX        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_FIXED_PORT_PRIORITY_ENABLE_MASK    (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_FIXED_PORT_PRIORITY_ENABLE_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_FIXED_PORT_PRIORITY_ENABLE_MAX     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_R_PRIORITY_MASK                    (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_R_PRIORITY_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_383_AXI0_R_PRIORITY_MAX                     (0x00000007U)

/* DENALI_CTL_384 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_384_AXI0_W_PRIORITY_MASK                    (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_AXI0_W_PRIORITY_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_AXI0_W_PRIORITY_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_384_CKE_STATUS_MASK                         (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_CKE_STATUS_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_CKE_STATUS_MAX                          (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_384_MEM_RST_VALID_MASK                      (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_MEM_RST_VALID_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_MEM_RST_VALID_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_384_TDFI_PHY_RDLAT_F0_MASK                  (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_TDFI_PHY_RDLAT_F0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_384_TDFI_PHY_RDLAT_F0_MAX                   (0x000000FFU)

/* DENALI_CTL_385 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_385_TDFI_CTRLUPD_MAX_F0_MASK                (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_385_TDFI_CTRLUPD_MAX_F0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_385_TDFI_CTRLUPD_MAX_F0_MAX                 (0x001FFFFFU)

/* DENALI_CTL_386 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_386_TDFI_PHYUPD_TYPE0_F0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_386_TDFI_PHYUPD_TYPE0_F0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_386_TDFI_PHYUPD_TYPE0_F0_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_387 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_387_TDFI_PHYUPD_TYPE1_F0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_387_TDFI_PHYUPD_TYPE1_F0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_387_TDFI_PHYUPD_TYPE1_F0_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_388 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_388_TDFI_PHYUPD_TYPE2_F0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_388_TDFI_PHYUPD_TYPE2_F0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_388_TDFI_PHYUPD_TYPE2_F0_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_389 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_389_TDFI_PHYUPD_TYPE3_F0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_389_TDFI_PHYUPD_TYPE3_F0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_389_TDFI_PHYUPD_TYPE3_F0_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_390 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_390_TDFI_PHYUPD_RESP_F0_MASK                (0x007FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_390_TDFI_PHYUPD_RESP_F0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_390_TDFI_PHYUPD_RESP_F0_MAX                 (0x007FFFFFU)

/* DENALI_CTL_391 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_391_TDFI_CTRLUPD_INTERVAL_F0_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_391_TDFI_CTRLUPD_INTERVAL_F0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_391_TDFI_CTRLUPD_INTERVAL_F0_MAX            (0xFFFFFFFFU)

/* DENALI_CTL_392 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_CTRL_DELAY_F0_MASK                 (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_CTRL_DELAY_F0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_CTRL_DELAY_F0_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_PHY_WRDATA_F0_MASK                 (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_PHY_WRDATA_F0_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_PHY_WRDATA_F0_MAX                  (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_RDCSLAT_F0_MASK                    (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_RDCSLAT_F0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_RDCSLAT_F0_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_RDDATA_EN_F0_MASK                  (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_RDDATA_EN_F0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_392_TDFI_RDDATA_EN_F0_MAX                   (0x000000FFU)

/* DENALI_CTL_393 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_WRCSLAT_F0_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_WRCSLAT_F0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_WRCSLAT_F0_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_PHY_WRLAT_F0_MASK                  (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_PHY_WRLAT_F0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_PHY_WRLAT_F0_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_PHY_RDLAT_F1_MASK                  (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_PHY_RDLAT_F1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_393_TDFI_PHY_RDLAT_F1_MAX                   (0x000000FFU)

/* DENALI_CTL_394 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_394_TDFI_CTRLUPD_MAX_F1_MASK                (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_394_TDFI_CTRLUPD_MAX_F1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_394_TDFI_CTRLUPD_MAX_F1_MAX                 (0x001FFFFFU)

/* DENALI_CTL_395 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_395_TDFI_PHYUPD_TYPE0_F1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_395_TDFI_PHYUPD_TYPE0_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_395_TDFI_PHYUPD_TYPE0_F1_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_396 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_396_TDFI_PHYUPD_TYPE1_F1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_396_TDFI_PHYUPD_TYPE1_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_396_TDFI_PHYUPD_TYPE1_F1_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_397 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_397_TDFI_PHYUPD_TYPE2_F1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_397_TDFI_PHYUPD_TYPE2_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_397_TDFI_PHYUPD_TYPE2_F1_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_398 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_398_TDFI_PHYUPD_TYPE3_F1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_398_TDFI_PHYUPD_TYPE3_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_398_TDFI_PHYUPD_TYPE3_F1_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_399 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_399_TDFI_PHYUPD_RESP_F1_MASK                (0x007FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_399_TDFI_PHYUPD_RESP_F1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_399_TDFI_PHYUPD_RESP_F1_MAX                 (0x007FFFFFU)

/* DENALI_CTL_400 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_400_TDFI_CTRLUPD_INTERVAL_F1_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_400_TDFI_CTRLUPD_INTERVAL_F1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_400_TDFI_CTRLUPD_INTERVAL_F1_MAX            (0xFFFFFFFFU)

/* DENALI_CTL_401 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_CTRL_DELAY_F1_MASK                 (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_CTRL_DELAY_F1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_CTRL_DELAY_F1_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_PHY_WRDATA_F1_MASK                 (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_PHY_WRDATA_F1_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_PHY_WRDATA_F1_MAX                  (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_RDCSLAT_F1_MASK                    (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_RDCSLAT_F1_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_RDCSLAT_F1_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_RDDATA_EN_F1_MASK                  (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_RDDATA_EN_F1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_401_TDFI_RDDATA_EN_F1_MAX                   (0x000000FFU)

/* DENALI_CTL_402 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_WRCSLAT_F1_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_WRCSLAT_F1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_WRCSLAT_F1_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_PHY_WRLAT_F1_MASK                  (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_PHY_WRLAT_F1_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_PHY_WRLAT_F1_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_PHY_RDLAT_F2_MASK                  (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_PHY_RDLAT_F2_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_402_TDFI_PHY_RDLAT_F2_MAX                   (0x000000FFU)

/* DENALI_CTL_403 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_403_TDFI_CTRLUPD_MAX_F2_MASK                (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_403_TDFI_CTRLUPD_MAX_F2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_403_TDFI_CTRLUPD_MAX_F2_MAX                 (0x001FFFFFU)

/* DENALI_CTL_404 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_404_TDFI_PHYUPD_TYPE0_F2_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_404_TDFI_PHYUPD_TYPE0_F2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_404_TDFI_PHYUPD_TYPE0_F2_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_405 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_405_TDFI_PHYUPD_TYPE1_F2_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_405_TDFI_PHYUPD_TYPE1_F2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_405_TDFI_PHYUPD_TYPE1_F2_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_406 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_406_TDFI_PHYUPD_TYPE2_F2_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_406_TDFI_PHYUPD_TYPE2_F2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_406_TDFI_PHYUPD_TYPE2_F2_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_407 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_407_TDFI_PHYUPD_TYPE3_F2_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_407_TDFI_PHYUPD_TYPE3_F2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_407_TDFI_PHYUPD_TYPE3_F2_MAX                (0xFFFFFFFFU)

/* DENALI_CTL_408 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_408_TDFI_PHYUPD_RESP_F2_MASK                (0x007FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_408_TDFI_PHYUPD_RESP_F2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_408_TDFI_PHYUPD_RESP_F2_MAX                 (0x007FFFFFU)

/* DENALI_CTL_409 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_409_TDFI_CTRLUPD_INTERVAL_F2_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_409_TDFI_CTRLUPD_INTERVAL_F2_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_409_TDFI_CTRLUPD_INTERVAL_F2_MAX            (0xFFFFFFFFU)

/* DENALI_CTL_410 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_CTRL_DELAY_F2_MASK                 (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_CTRL_DELAY_F2_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_CTRL_DELAY_F2_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_PHY_WRDATA_F2_MASK                 (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_PHY_WRDATA_F2_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_PHY_WRDATA_F2_MAX                  (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_RDCSLAT_F2_MASK                    (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_RDCSLAT_F2_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_RDCSLAT_F2_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_RDDATA_EN_F2_MASK                  (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_RDDATA_EN_F2_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_410_TDFI_RDDATA_EN_F2_MAX                   (0x000000FFU)

/* DENALI_CTL_411 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_411_TDFI_WRCSLAT_F2_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_411_TDFI_WRCSLAT_F2_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_411_TDFI_WRCSLAT_F2_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_411_TDFI_PHY_WRLAT_F2_MASK                  (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_411_TDFI_PHY_WRLAT_F2_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_411_TDFI_PHY_WRLAT_F2_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_411_DLL_RST_DELAY_MASK                      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_411_DLL_RST_DELAY_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_411_DLL_RST_DELAY_MAX                       (0x0000FFFFU)

/* DENALI_CTL_412 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_412_DLL_RST_ADJ_DLY_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_412_DLL_RST_ADJ_DLY_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_412_DLL_RST_ADJ_DLY_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_412_UPDATE_ERROR_STATUS_MASK                (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_412_UPDATE_ERROR_STATUS_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_412_UPDATE_ERROR_STATUS_MAX                 (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_412_DRAM_CLK_DISABLE_MASK                   (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_412_DRAM_CLK_DISABLE_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_412_DRAM_CLK_DISABLE_MAX                    (0x00000003U)

/* DENALI_CTL_413 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_CTRLUPD_MIN_MASK                   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_CTRLUPD_MIN_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_CTRLUPD_MIN_MAX                    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_DRAM_CLK_DISABLE_MASK              (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_DRAM_CLK_DISABLE_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_DRAM_CLK_DISABLE_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_DRAM_CLK_ENABLE_MASK               (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_DRAM_CLK_ENABLE_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_413_TDFI_DRAM_CLK_ENABLE_MAX                (0x0000000FU)

/* DENALI_CTL_414 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_414_TDFI_PARIN_LAT_MASK                     (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_TDFI_PARIN_LAT_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_TDFI_PARIN_LAT_MAX                      (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_414_TDFI_WRDATA_DELAY_MASK                  (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_TDFI_WRDATA_DELAY_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_TDFI_WRDATA_DELAY_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_414_DISABLE_MEMORY_MASKED_WRITE_MASK        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_DISABLE_MEMORY_MASKED_WRITE_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_DISABLE_MEMORY_MASKED_WRITE_MAX         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_414_STRATEGY_2TICK_COUNT_MASK               (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_STRATEGY_2TICK_COUNT_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_414_STRATEGY_2TICK_COUNT_MAX                (0x00000007U)

/* DENALI_CTL_415 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_415_BANK_ACTIVATE_2TICK_COUNT_MASK          (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_BANK_ACTIVATE_2TICK_COUNT_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_BANK_ACTIVATE_2TICK_COUNT_MAX           (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_415_PRE_2TICK_COUNT_MASK                    (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_PRE_2TICK_COUNT_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_PRE_2TICK_COUNT_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_415_STRATEGY_4TICK_COUNT_MASK               (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_STRATEGY_4TICK_COUNT_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_STRATEGY_4TICK_COUNT_MAX                (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_415_BANK_ACTIVATE_4TICK_COUNT_MASK          (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_BANK_ACTIVATE_4TICK_COUNT_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_415_BANK_ACTIVATE_4TICK_COUNT_MAX           (0x00000007U)

/* DENALI_CTL_416 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_416_PRE_4TICK_COUNT_MASK                    (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_PRE_4TICK_COUNT_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_PRE_4TICK_COUNT_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_2X4_TICK_PLUS_ADJ_MASK              (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_2X4_TICK_PLUS_ADJ_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_2X4_TICK_PLUS_ADJ_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_2X4_TICK_MINUS_ADJ_MASK             (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_2X4_TICK_MINUS_ADJ_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_2X4_TICK_MINUS_ADJ_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_NXN_TICK_PLUS_ADJ_MASK              (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_NXN_TICK_PLUS_ADJ_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_416_TMP_NXN_TICK_PLUS_ADJ_MAX               (0x0000000FU)

/* DENALI_CTL_417 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_417_TMP_NXN_TICK_MINUS_ADJ_MASK             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_TMP_NXN_TICK_MINUS_ADJ_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_TMP_NXN_TICK_MINUS_ADJ_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_417_ODT_TICK_PLUS_ADJ_MASK                  (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_ODT_TICK_PLUS_ADJ_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_ODT_TICK_PLUS_ADJ_MAX                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_417_ODT_TICK_MINUS_ADJ_MASK                 (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_ODT_TICK_MINUS_ADJ_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_ODT_TICK_MINUS_ADJ_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_417_TRAS_TICK_PLUS_ADJ_MASK                 (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_TRAS_TICK_PLUS_ADJ_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_417_TRAS_TICK_PLUS_ADJ_MAX                  (0x0000000FU)

/* DENALI_CTL_418 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRAS_TICK_MINUS_ADJ_MASK                (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRAS_TICK_MINUS_ADJ_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRAS_TICK_MINUS_ADJ_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRP_TICK_PLUS_ADJ_MASK                  (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRP_TICK_PLUS_ADJ_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRP_TICK_PLUS_ADJ_MAX                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRP_TICK_MINUS_ADJ_MASK                 (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRP_TICK_MINUS_ADJ_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TRP_TICK_MINUS_ADJ_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TWR_TICK_PLUS_ADJ_MASK                  (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TWR_TICK_PLUS_ADJ_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_418_TWR_TICK_PLUS_ADJ_MAX                   (0x0000000FU)

/* DENALI_CTL_419 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TWR_TICK_MINUS_ADJ_MASK                 (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TWR_TICK_MINUS_ADJ_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TWR_TICK_MINUS_ADJ_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TMP_4X2_TICK_PLUS_ADJ_MASK              (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TMP_4X2_TICK_PLUS_ADJ_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TMP_4X2_TICK_PLUS_ADJ_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TMP_4X2_TICK_MINUS_ADJ_MASK             (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TMP_4X2_TICK_MINUS_ADJ_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TMP_4X2_TICK_MINUS_ADJ_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TRFC_TICK_PLUS_ADJ_MASK                 (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TRFC_TICK_PLUS_ADJ_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_419_TRFC_TICK_PLUS_ADJ_MAX                  (0x0000000FU)

/* DENALI_CTL_420 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_420_TRFC_TICK_MINUS_ADJ_MASK                (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_TRFC_TICK_MINUS_ADJ_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_TRFC_TICK_MINUS_ADJ_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_420_RL_TICK_PLUS_ADJ_MASK                   (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_RL_TICK_PLUS_ADJ_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_RL_TICK_PLUS_ADJ_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_420_RL_TICK_MINUS_ADJ_MASK                  (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_RL_TICK_MINUS_ADJ_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_RL_TICK_MINUS_ADJ_MAX                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_420_WL_TICK_PLUS_ADJ_MASK                   (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_WL_TICK_PLUS_ADJ_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_420_WL_TICK_PLUS_ADJ_MAX                    (0x0000000FU)

/* DENALI_CTL_421 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_421_WL_TICK_MINUS_ADJ_MASK                  (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_WL_TICK_MINUS_ADJ_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_WL_TICK_MINUS_ADJ_MAX                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F0_MASK                             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F0_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F0_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F1_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F1_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F1_MAX                              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F2_MASK                             (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F2_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_421_NWR_F2_MAX                              (0x000000FFU)

/* DENALI_CTL_422 */

#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F0_MASK               (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F0_MAX                (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F1_MASK               (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F1_MAX                (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F2_MASK               (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F2_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_CTL_422_TDFI_CTRLMSG_RESP_F2_MAX                (0x0000007FU)

/* DENALI_PI_0 */

#define CSL_EMIF_CTLCFG_DENALI_PI_0_PI_START_MASK                              (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_0_PI_START_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_0_PI_START_MAX                               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_0_PI_DRAM_CLASS_MASK                         (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_0_PI_DRAM_CLASS_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_0_PI_DRAM_CLASS_MAX                          (0x0000000FU)

/* DENALI_PI_1 */

#define CSL_EMIF_CTLCFG_DENALI_PI_1_PI_VERSION_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_1_PI_VERSION_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_1_PI_VERSION_0_MAX                           (0xFFFFFFFFU)

/* DENALI_PI_2 */

#define CSL_EMIF_CTLCFG_DENALI_PI_2_PI_VERSION_1_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_2_PI_VERSION_1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_2_PI_VERSION_1_MAX                           (0xFFFFFFFFU)

/* DENALI_PI_3 */

#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_ID_MASK                                 (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_ID_SHIFT                                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_ID_MAX                                  (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_RELEASE_DFI_MASK                        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_RELEASE_DFI_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_RELEASE_DFI_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_NORMAL_LVL_SEQ_MASK                     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_NORMAL_LVL_SEQ_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_3_PI_NORMAL_LVL_SEQ_MAX                      (0x00000001U)

/* DENALI_PI_4 */

#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_INIT_LVL_EN_MASK                        (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_INIT_LVL_EN_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_INIT_LVL_EN_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_NOTCARE_PHYUPD_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_NOTCARE_PHYUPD_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_NOTCARE_PHYUPD_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_TCMD_GAP_MASK                           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_TCMD_GAP_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_4_PI_TCMD_GAP_MAX                            (0x0000FFFFU)

/* DENALI_PI_5 */

#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_RESERVED0_MASK                          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_RESERVED0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_RESERVED0_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_TRAIN_ALL_FREQ_REQ_MASK                 (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_TRAIN_ALL_FREQ_REQ_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_TRAIN_ALL_FREQ_REQ_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_DFI_VERSION_MASK                        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_DFI_VERSION_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_DFI_VERSION_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_DFI_PHYMSTR_TYPE_MASK                   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_DFI_PHYMSTR_TYPE_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_5_PI_DFI_PHYMSTR_TYPE_MAX                    (0x00000003U)

/* DENALI_PI_6 */

#define CSL_EMIF_CTLCFG_DENALI_PI_6_PI_DFI_PHYMSTR_CS_STATE_R_MASK             (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_6_PI_DFI_PHYMSTR_CS_STATE_R_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_6_PI_DFI_PHYMSTR_CS_STATE_R_MAX              (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_6_PI_DFI_PHYMSTR_STATE_SEL_R_MASK            (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_6_PI_DFI_PHYMSTR_STATE_SEL_R_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_6_PI_DFI_PHYMSTR_STATE_SEL_R_MAX             (0x00000001U)

/* DENALI_PI_7 */

#define CSL_EMIF_CTLCFG_DENALI_PI_7_PI_TDFI_PHYMSTR_MAX_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_7_PI_TDFI_PHYMSTR_MAX_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_7_PI_TDFI_PHYMSTR_MAX_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_8 */

#define CSL_EMIF_CTLCFG_DENALI_PI_8_PI_TDFI_PHYMSTR_RESP_MASK                  (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_8_PI_TDFI_PHYMSTR_RESP_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_8_PI_TDFI_PHYMSTR_RESP_MAX                   (0x000FFFFFU)

/* DENALI_PI_9 */

#define CSL_EMIF_CTLCFG_DENALI_PI_9_PI_TDFI_PHYUPD_RESP_MASK                   (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_9_PI_TDFI_PHYUPD_RESP_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_9_PI_TDFI_PHYUPD_RESP_MAX                    (0x000FFFFFU)

/* DENALI_PI_10 */

#define CSL_EMIF_CTLCFG_DENALI_PI_10_PI_TDFI_PHYUPD_MAX_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_10_PI_TDFI_PHYUPD_MAX_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_10_PI_TDFI_PHYUPD_MAX_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_11 */

#define CSL_EMIF_CTLCFG_DENALI_PI_11_PI_INIT_WORK_FREQ_MASK                    (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_11_PI_INIT_WORK_FREQ_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_11_PI_INIT_WORK_FREQ_MAX                     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_11_PI_INIT_DFS_CALVL_ONLY_MASK               (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_11_PI_INIT_DFS_CALVL_ONLY_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_11_PI_INIT_DFS_CALVL_ONLY_MAX                (0x00000001U)

/* DENALI_PI_12 */

#define CSL_EMIF_CTLCFG_DENALI_PI_12_PI_FREQ_MAP_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_12_PI_FREQ_MAP_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_12_PI_FREQ_MAP_MAX                           (0xFFFFFFFFU)

/* DENALI_PI_13 */

#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_SW_RST_N_MASK                          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_SW_RST_N_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_SW_RST_N_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_RESERVED1_MASK                         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_RESERVED1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_RESERVED1_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_CS_MAP_MASK                            (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_CS_MAP_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_CS_MAP_MAX                             (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_SWLVL_CS_SEL_MASK                      (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_SWLVL_CS_SEL_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_13_PI_SWLVL_CS_SEL_MAX                       (0x00000001U)

/* DENALI_PI_14 */

#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_CS_MASK_MASK                           (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_CS_MASK_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_CS_MASK_MAX                            (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_RANK_NUM_PER_CKE_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_RANK_NUM_PER_CKE_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_RANK_NUM_PER_CKE_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_SRX_LVL_TARGET_CS_EN_MASK              (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_SRX_LVL_TARGET_CS_EN_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_SRX_LVL_TARGET_CS_EN_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_TMRR_MASK                              (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_TMRR_SHIFT                             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_14_PI_TMRR_MAX                               (0x0000000FU)

/* DENALI_PI_15 */

#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_TMPRR_MASK                             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_TMPRR_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_TMPRR_MAX                              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_VRCG_EN_MASK                           (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_VRCG_EN_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_VRCG_EN_MAX                            (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_MCAREF_FORWARD_ONLY_MASK               (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_MCAREF_FORWARD_ONLY_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_MCAREF_FORWARD_ONLY_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_RESERVED2_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_RESERVED2_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_15_PI_RESERVED2_MAX                          (0x00000001U)

/* DENALI_PI_16 */

#define CSL_EMIF_CTLCFG_DENALI_PI_16_PI_TREF_INTERVAL_MASK                     (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_16_PI_TREF_INTERVAL_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_16_PI_TREF_INTERVAL_MAX                      (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_16_PI_ON_DFIBUS_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_16_PI_ON_DFIBUS_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_16_PI_ON_DFIBUS_MAX                          (0x00000001U)

/* DENALI_PI_17 */

#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_DATA_RETENTION_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_DATA_RETENTION_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_DATA_RETENTION_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SWLVL_LOAD_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SWLVL_LOAD_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SWLVL_LOAD_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SWLVL_OP_DONE_MASK                     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SWLVL_OP_DONE_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SWLVL_OP_DONE_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SW_WRLVL_RESP_0_MASK                   (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SW_WRLVL_RESP_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_17_PI_SW_WRLVL_RESP_0_MAX                    (0x00000001U)

/* DENALI_PI_18 */

#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_WRLVL_RESP_1_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_WRLVL_RESP_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_WRLVL_RESP_1_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_RDLVL_RESP_0_MASK                   (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_RDLVL_RESP_0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_RDLVL_RESP_0_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_RDLVL_RESP_1_MASK                   (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_RDLVL_RESP_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_RDLVL_RESP_1_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_CALVL_RESP_0_MASK                   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_CALVL_RESP_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_18_PI_SW_CALVL_RESP_0_MAX                    (0x00000003U)

/* DENALI_PI_19 */

#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SW_LEVELING_MODE_MASK                  (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SW_LEVELING_MODE_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SW_LEVELING_MODE_MAX                   (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_START_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_START_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_START_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_EXIT_MASK                        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_EXIT_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_EXIT_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_WR_SLICE_0_MASK                  (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_WR_SLICE_0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_19_PI_SWLVL_WR_SLICE_0_MAX                   (0x00000001U)

/* DENALI_PI_20 */

#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_RD_SLICE_0_MASK                  (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_RD_SLICE_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_RD_SLICE_0_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_VREF_UPDATE_SLICE_0_MASK         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_VREF_UPDATE_SLICE_0_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_VREF_UPDATE_SLICE_0_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SW_WDQLVL_RESP_0_MASK                  (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SW_WDQLVL_RESP_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SW_WDQLVL_RESP_0_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_WR_SLICE_1_MASK                  (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_WR_SLICE_1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_20_PI_SWLVL_WR_SLICE_1_MAX                   (0x00000001U)

/* DENALI_PI_21 */

#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_RD_SLICE_1_MASK                  (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_RD_SLICE_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_RD_SLICE_1_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_VREF_UPDATE_SLICE_1_MASK         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_VREF_UPDATE_SLICE_1_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_VREF_UPDATE_SLICE_1_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SW_WDQLVL_RESP_1_MASK                  (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SW_WDQLVL_RESP_1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SW_WDQLVL_RESP_1_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_SM2_START_MASK                   (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_SM2_START_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_21_PI_SWLVL_SM2_START_MAX                    (0x00000001U)

/* DENALI_PI_22 */

#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SWLVL_SM2_WR_MASK                      (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SWLVL_SM2_WR_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SWLVL_SM2_WR_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SWLVL_SM2_RD_MASK                      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SWLVL_SM2_RD_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SWLVL_SM2_RD_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SEQUENTIAL_LVL_REQ_MASK                (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SEQUENTIAL_LVL_REQ_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_SEQUENTIAL_LVL_REQ_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_DFS_PERIOD_EN_MASK                     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_DFS_PERIOD_EN_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_22_PI_DFS_PERIOD_EN_MAX                      (0x00000001U)

/* DENALI_PI_23 */

#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_SRE_PERIOD_EN_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_SRE_PERIOD_EN_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_SRE_PERIOD_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_MPD_PERIOD_EN_MASK                     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_MPD_PERIOD_EN_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_MPD_PERIOD_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_DFI40_POLARITY_MASK                    (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_DFI40_POLARITY_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_DFI40_POLARITY_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_WRLVL_REQ_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_WRLVL_REQ_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_23_PI_WRLVL_REQ_MAX                          (0x00000001U)

/* DENALI_PI_24 */

#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WRLVL_CS_SW_MASK                       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WRLVL_CS_SW_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WRLVL_CS_SW_MAX                        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WRLVL_CS_MASK                          (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WRLVL_CS_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WRLVL_CS_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WLDQSEN_MASK                           (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WLDQSEN_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WLDQSEN_MAX                            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WLMRD_MASK                             (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WLMRD_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_24_PI_WLMRD_MAX                              (0x0000003FU)

/* DENALI_PI_25 */

#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_INTERVAL_MASK                    (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_INTERVAL_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_INTERVAL_MAX                     (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_ON_SREF_EXIT_MASK                (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_ON_SREF_EXIT_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_ON_SREF_EXIT_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_DISABLE_DFS_MASK                 (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_DISABLE_DFS_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_25_PI_WRLVL_DISABLE_DFS_MAX                  (0x00000001U)

/* DENALI_PI_26 */

#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_RESP_MASK_MASK                   (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_RESP_MASK_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_RESP_MASK_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_ROTATE_MASK                      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_ROTATE_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_ROTATE_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_CS_MAP_MASK                      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_CS_MAP_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_CS_MAP_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_ON_MPD_EXIT_MASK                 (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_ON_MPD_EXIT_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_26_PI_WRLVL_ON_MPD_EXIT_MAX                  (0x00000001U)

/* DENALI_PI_27 */

#define CSL_EMIF_CTLCFG_DENALI_PI_27_PI_WRLVL_ERROR_STATUS_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_27_PI_WRLVL_ERROR_STATUS_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_27_PI_WRLVL_ERROR_STATUS_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_27_PI_TDFI_WRLVL_EN_MASK                     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_27_PI_TDFI_WRLVL_EN_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_27_PI_TDFI_WRLVL_EN_MAX                      (0x000000FFU)

/* DENALI_PI_28 */

#define CSL_EMIF_CTLCFG_DENALI_PI_28_PI_TDFI_WRLVL_RESP_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_28_PI_TDFI_WRLVL_RESP_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_28_PI_TDFI_WRLVL_RESP_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_29 */

#define CSL_EMIF_CTLCFG_DENALI_PI_29_PI_TDFI_WRLVL_MAX_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_29_PI_TDFI_WRLVL_MAX_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_29_PI_TDFI_WRLVL_MAX_MAX                     (0xFFFFFFFFU)

/* DENALI_PI_30 */

#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_WRLVL_STROBE_NUM_MASK                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_WRLVL_STROBE_NUM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_WRLVL_STROBE_NUM_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_TODTH_WR_MASK                          (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_TODTH_WR_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_TODTH_WR_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_TODTH_RD_MASK                          (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_TODTH_RD_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_TODTH_RD_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_ODT_VALUE_MASK                         (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_ODT_VALUE_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_30_PI_ODT_VALUE_MAX                          (0x00000003U)

/* DENALI_PI_31 */

#define CSL_EMIF_CTLCFG_DENALI_PI_31_PI_ADDRESS_MIRRORING_MASK                 (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_31_PI_ADDRESS_MIRRORING_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_31_PI_ADDRESS_MIRRORING_MAX                  (0x00000003U)

/* DENALI_PI_32 */

#define CSL_EMIF_CTLCFG_DENALI_PI_32_PI_CA_PARITY_ERROR_INJECT_MASK            (0x03FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_32_PI_CA_PARITY_ERROR_INJECT_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_32_PI_CA_PARITY_ERROR_INJECT_MAX             (0x03FFFFFFU)

/* DENALI_PI_33 */

#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RESERVED3_MASK                         (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RESERVED3_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RESERVED3_MAX                          (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RESERVED4_MASK                         (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RESERVED4_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RESERVED4_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RDLVL_REQ_MASK                         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RDLVL_REQ_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RDLVL_REQ_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RDLVL_GATE_REQ_MASK                    (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RDLVL_GATE_REQ_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_33_PI_RDLVL_GATE_REQ_MAX                     (0x00000001U)

/* DENALI_PI_34 */

#define CSL_EMIF_CTLCFG_DENALI_PI_34_PI_RDLVL_CS_SW_MASK                       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_34_PI_RDLVL_CS_SW_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_34_PI_RDLVL_CS_SW_MAX                        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_34_PI_RDLVL_CS_MASK                          (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_34_PI_RDLVL_CS_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_34_PI_RDLVL_CS_MAX                           (0x00000001U)

/* DENALI_PI_35 */

#define CSL_EMIF_CTLCFG_DENALI_PI_35_PI_RDLVL_PAT_0_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_35_PI_RDLVL_PAT_0_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_35_PI_RDLVL_PAT_0_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_36 */

#define CSL_EMIF_CTLCFG_DENALI_PI_36_PI_RDLVL_PAT_1_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_36_PI_RDLVL_PAT_1_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_36_PI_RDLVL_PAT_1_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_37 */

#define CSL_EMIF_CTLCFG_DENALI_PI_37_PI_RDLVL_PAT_2_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_37_PI_RDLVL_PAT_2_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_37_PI_RDLVL_PAT_2_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_38 */

#define CSL_EMIF_CTLCFG_DENALI_PI_38_PI_RDLVL_PAT_3_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_38_PI_RDLVL_PAT_3_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_38_PI_RDLVL_PAT_3_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_39 */

#define CSL_EMIF_CTLCFG_DENALI_PI_39_PI_RDLVL_PAT_4_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_39_PI_RDLVL_PAT_4_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_39_PI_RDLVL_PAT_4_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_40 */

#define CSL_EMIF_CTLCFG_DENALI_PI_40_PI_RDLVL_PAT_5_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_40_PI_RDLVL_PAT_5_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_40_PI_RDLVL_PAT_5_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_41 */

#define CSL_EMIF_CTLCFG_DENALI_PI_41_PI_RDLVL_PAT_6_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_41_PI_RDLVL_PAT_6_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_41_PI_RDLVL_PAT_6_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_42 */

#define CSL_EMIF_CTLCFG_DENALI_PI_42_PI_RDLVL_PAT_7_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_42_PI_RDLVL_PAT_7_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_42_PI_RDLVL_PAT_7_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_43 */

#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_SEQ_EN_MASK                      (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_SEQ_EN_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_SEQ_EN_MAX                       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_ON_SREF_EXIT_MASK                (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_ON_SREF_EXIT_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_ON_SREF_EXIT_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_DISABLE_DFS_MASK                 (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_DISABLE_DFS_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_DISABLE_DFS_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_GATE_ON_SREF_EXIT_MASK           (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_GATE_ON_SREF_EXIT_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_43_PI_RDLVL_GATE_ON_SREF_EXIT_MAX            (0x00000001U)

/* DENALI_PI_44 */

#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_GATE_DISABLE_DFS_MASK            (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_GATE_DISABLE_DFS_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_GATE_DISABLE_DFS_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_ON_MPD_EXIT_MASK                 (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_ON_MPD_EXIT_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_ON_MPD_EXIT_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_GATE_ON_MPD_EXIT_MASK            (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_GATE_ON_MPD_EXIT_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_GATE_ON_MPD_EXIT_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_ROTATE_MASK                      (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_ROTATE_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_44_PI_RDLVL_ROTATE_MAX                       (0x00000001U)

/* DENALI_PI_45 */

#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_GATE_ROTATE_MASK                 (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_GATE_ROTATE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_GATE_ROTATE_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_CS_MAP_MASK                      (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_CS_MAP_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_CS_MAP_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_GATE_CS_MAP_MASK                 (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_GATE_CS_MAP_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_45_PI_RDLVL_GATE_CS_MAP_MAX                  (0x00000003U)

/* DENALI_PI_46 */

#define CSL_EMIF_CTLCFG_DENALI_PI_46_PI_TDFI_RDLVL_RR_MASK                     (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_46_PI_TDFI_RDLVL_RR_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_46_PI_TDFI_RDLVL_RR_MAX                      (0x000003FFU)

/* DENALI_PI_47 */

#define CSL_EMIF_CTLCFG_DENALI_PI_47_PI_TDFI_RDLVL_RESP_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_47_PI_TDFI_RDLVL_RESP_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_47_PI_TDFI_RDLVL_RESP_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_48 */

#define CSL_EMIF_CTLCFG_DENALI_PI_48_PI_RDLVL_RESP_MASK_MASK                   (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_48_PI_RDLVL_RESP_MASK_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_48_PI_RDLVL_RESP_MASK_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_48_PI_TDFI_RDLVL_EN_MASK                     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_48_PI_TDFI_RDLVL_EN_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_48_PI_TDFI_RDLVL_EN_MAX                      (0x000000FFU)

/* DENALI_PI_49 */

#define CSL_EMIF_CTLCFG_DENALI_PI_49_PI_TDFI_RDLVL_MAX_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_49_PI_TDFI_RDLVL_MAX_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_49_PI_TDFI_RDLVL_MAX_MAX                     (0xFFFFFFFFU)

/* DENALI_PI_50 */

#define CSL_EMIF_CTLCFG_DENALI_PI_50_PI_RDLVL_ERROR_STATUS_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_50_PI_RDLVL_ERROR_STATUS_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_50_PI_RDLVL_ERROR_STATUS_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_50_PI_RDLVL_INTERVAL_MASK                    (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_50_PI_RDLVL_INTERVAL_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_50_PI_RDLVL_INTERVAL_MAX                     (0x0000FFFFU)

/* DENALI_PI_51 */

#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_GATE_INTERVAL_MASK               (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_GATE_INTERVAL_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_GATE_INTERVAL_MAX                (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_PATTERN_START_MASK               (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_PATTERN_START_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_PATTERN_START_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_PATTERN_NUM_MASK                 (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_PATTERN_NUM_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_51_PI_RDLVL_PATTERN_NUM_MAX                  (0x0000000FU)

/* DENALI_PI_52 */

#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RDLVL_STROBE_NUM_MASK                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RDLVL_STROBE_NUM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RDLVL_STROBE_NUM_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RDLVL_GATE_STROBE_NUM_MASK             (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RDLVL_GATE_STROBE_NUM_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RDLVL_GATE_STROBE_NUM_MAX              (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RD_PREAMBLE_TRAINING_EN_MASK           (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RD_PREAMBLE_TRAINING_EN_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_RD_PREAMBLE_TRAINING_EN_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_REG_DIMM_ENABLE_MASK                   (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_REG_DIMM_ENABLE_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_52_PI_REG_DIMM_ENABLE_MAX                    (0x00000001U)

/* DENALI_PI_53 */

#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_TDFI_RDDATA_EN_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_TDFI_RDDATA_EN_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_TDFI_RDDATA_EN_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_TDFI_PHY_WRLAT_MASK                    (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_TDFI_PHY_WRLAT_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_TDFI_PHY_WRLAT_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_CALVL_REQ_MASK                         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_CALVL_REQ_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_CALVL_REQ_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_CALVL_CS_SW_MASK                       (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_CALVL_CS_SW_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_53_PI_CALVL_CS_SW_MAX                        (0x00000003U)

/* DENALI_PI_54 */

#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_CALVL_CS_MASK                          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_CALVL_CS_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_CALVL_CS_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_RESERVED5_MASK                         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_RESERVED5_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_RESERVED5_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_RESERVED6_MASK                         (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_RESERVED6_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_RESERVED6_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_CALVL_SEQ_EN_MASK                      (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_CALVL_SEQ_EN_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_54_PI_CALVL_SEQ_EN_MAX                       (0x00000003U)

/* DENALI_PI_55 */

#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_PERIODIC_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_PERIODIC_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_PERIODIC_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_ON_SREF_EXIT_MASK                (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_ON_SREF_EXIT_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_ON_SREF_EXIT_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_DISABLE_DFS_MASK                 (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_DISABLE_DFS_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_DISABLE_DFS_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_ROTATE_MASK                      (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_ROTATE_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_55_PI_CALVL_ROTATE_MAX                       (0x00000001U)

/* DENALI_PI_56 */

#define CSL_EMIF_CTLCFG_DENALI_PI_56_PI_CALVL_CS_MAP_MASK                      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_56_PI_CALVL_CS_MAP_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_56_PI_CALVL_CS_MAP_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_56_PI_TDFI_CALVL_EN_MASK                     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_56_PI_TDFI_CALVL_EN_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_56_PI_TDFI_CALVL_EN_MAX                      (0x000000FFU)

/* DENALI_PI_57 */

#define CSL_EMIF_CTLCFG_DENALI_PI_57_PI_TDFI_CALVL_RESP_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_57_PI_TDFI_CALVL_RESP_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_57_PI_TDFI_CALVL_RESP_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_58 */

#define CSL_EMIF_CTLCFG_DENALI_PI_58_PI_TDFI_CALVL_MAX_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_58_PI_TDFI_CALVL_MAX_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_58_PI_TDFI_CALVL_MAX_MAX                     (0xFFFFFFFFU)

/* DENALI_PI_59 */

#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_RESP_MASK_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_RESP_MASK_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_RESP_MASK_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_ERROR_STATUS_MASK                (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_ERROR_STATUS_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_ERROR_STATUS_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_INTERVAL_MASK                    (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_INTERVAL_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_59_PI_CALVL_INTERVAL_MAX                     (0x0000FFFFU)

/* DENALI_PI_60 */

#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCACKEL_MASK                           (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCACKEL_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCACKEL_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCAMRD_MASK                            (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCAMRD_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCAMRD_MAX                             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCACKEH_MASK                           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCACKEH_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCACKEH_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCAEXT_MASK                            (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCAEXT_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_60_PI_TCAEXT_MAX                             (0x0000001FU)

/* DENALI_PI_61 */

#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CA_TRAIN_VREF_EN_MASK                  (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CA_TRAIN_VREF_EN_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CA_TRAIN_VREF_EN_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CALVL_VREF_INITIAL_STEPSIZE_MASK       (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CALVL_VREF_INITIAL_STEPSIZE_SHIFT      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CALVL_VREF_INITIAL_STEPSIZE_MAX        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CALVL_VREF_NORMAL_STEPSIZE_MASK        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CALVL_VREF_NORMAL_STEPSIZE_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_CALVL_VREF_NORMAL_STEPSIZE_MAX         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_TDFI_INIT_START_MIN_MASK               (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_TDFI_INIT_START_MIN_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_61_PI_TDFI_INIT_START_MIN_MAX                (0x000000FFU)

/* DENALI_PI_62 */

#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_TCKCKEH_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_TCKCKEH_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_TCKCKEH_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_CALVL_STROBE_NUM_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_CALVL_STROBE_NUM_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_CALVL_STROBE_NUM_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_SW_CA_TRAIN_VREF_MASK                  (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_SW_CA_TRAIN_VREF_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_SW_CA_TRAIN_VREF_MAX                   (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_REFRESH_BETWEEN_SEGMENT_DISABLE_MASK   (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_REFRESH_BETWEEN_SEGMENT_DISABLE_SHIFT  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_62_PI_REFRESH_BETWEEN_SEGMENT_DISABLE_MAX    (0x00000001U)

/* DENALI_PI_63 */

#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_CLKDISABLE_2_INIT_START_MASK           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_CLKDISABLE_2_INIT_START_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_CLKDISABLE_2_INIT_START_MAX            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_MASK (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_MAX  (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_DRAM_CLK_DISABLE_DEASSERT_SEL_MASK     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_DRAM_CLK_DISABLE_DEASSERT_SEL_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_DRAM_CLK_DISABLE_DEASSERT_SEL_MAX      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_TDFI_INIT_COMPLETE_MIN_MASK            (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_TDFI_INIT_COMPLETE_MIN_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_63_PI_TDFI_INIT_COMPLETE_MIN_MAX             (0x000000FFU)

/* DENALI_PI_64 */

#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREF_CS_MASK                           (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREF_CS_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREF_CS_MAX                            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREF_PDA_EN_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREF_PDA_EN_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREF_PDA_EN_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREFLVL_DISABLE_DFS_MASK               (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREFLVL_DISABLE_DFS_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_VREFLVL_DISABLE_DFS_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_MC_DFS_PI_SET_VREF_ENABLE_MASK         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_MC_DFS_PI_SET_VREF_ENABLE_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_64_PI_MC_DFS_PI_SET_VREF_ENABLE_MAX          (0x00000001U)

/* DENALI_PI_65 */

#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_INIT_COMPLETE_TO_MC_DELAY_COUNT_MASK   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_INIT_COMPLETE_TO_MC_DELAY_COUNT_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_INIT_COMPLETE_TO_MC_DELAY_COUNT_MAX    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_VREF_EN_MASK                    (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_VREF_EN_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_VREF_EN_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_BST_NUM_MASK                    (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_BST_NUM_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_BST_NUM_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_RESP_MASK_MASK                  (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_RESP_MASK_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_65_PI_WDQLVL_RESP_MASK_MAX                   (0x00000003U)

/* DENALI_PI_66 */

#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_ROTATE_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_ROTATE_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_ROTATE_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_CS_MAP_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_CS_MAP_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_CS_MAP_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_VREF_INITIAL_STEPSIZE_MASK      (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_VREF_INITIAL_STEPSIZE_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_VREF_INITIAL_STEPSIZE_MAX       (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_VREF_NORMAL_STEPSIZE_MASK       (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_VREF_NORMAL_STEPSIZE_SHIFT      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_66_PI_WDQLVL_VREF_NORMAL_STEPSIZE_MAX        (0x0000001FU)

/* DENALI_PI_67 */

#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_PERIODIC_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_PERIODIC_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_PERIODIC_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_REQ_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_REQ_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_REQ_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_CS_SW_MASK                      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_CS_SW_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_CS_SW_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_CS_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_CS_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_67_PI_WDQLVL_CS_MAX                          (0x00000001U)

/* DENALI_PI_68 */

#define CSL_EMIF_CTLCFG_DENALI_PI_68_PI_TDFI_WDQLVL_EN_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_68_PI_TDFI_WDQLVL_EN_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_68_PI_TDFI_WDQLVL_EN_MAX                     (0x000000FFU)

/* DENALI_PI_69 */

#define CSL_EMIF_CTLCFG_DENALI_PI_69_PI_TDFI_WDQLVL_RESP_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_69_PI_TDFI_WDQLVL_RESP_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_69_PI_TDFI_WDQLVL_RESP_MAX                   (0xFFFFFFFFU)

/* DENALI_PI_70 */

#define CSL_EMIF_CTLCFG_DENALI_PI_70_PI_TDFI_WDQLVL_MAX_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_70_PI_TDFI_WDQLVL_MAX_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_70_PI_TDFI_WDQLVL_MAX_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_71 */

#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_INTERVAL_MASK                   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_INTERVAL_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_INTERVAL_MAX                    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_ON_SREF_EXIT_MASK               (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_ON_SREF_EXIT_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_ON_SREF_EXIT_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_ON_MPD_EXIT_MASK                (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_ON_MPD_EXIT_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_71_PI_WDQLVL_ON_MPD_EXIT_MAX                 (0x00000001U)

/* DENALI_PI_72 */

#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_DISABLE_DFS_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_DISABLE_DFS_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_DISABLE_DFS_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_ERROR_STATUS_MASK               (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_ERROR_STATUS_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_ERROR_STATUS_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_NEED_SAVE_RESTORE_MASK          (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_NEED_SAVE_RESTORE_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_72_PI_WDQLVL_NEED_SAVE_RESTORE_MAX           (0x00000003U)

/* DENALI_PI_73 */

#define CSL_EMIF_CTLCFG_DENALI_PI_73_PI_WDQLVL_DRAM_LVL_START_ADDR_0_MASK      (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_73_PI_WDQLVL_DRAM_LVL_START_ADDR_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_73_PI_WDQLVL_DRAM_LVL_START_ADDR_0_MAX       (0xFFFFFFFFU)

/* DENALI_PI_74 */

#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_WDQLVL_DRAM_LVL_START_ADDR_1_MASK      (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_WDQLVL_DRAM_LVL_START_ADDR_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_WDQLVL_DRAM_LVL_START_ADDR_1_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_WDQLVL_DM_LEVEL_EN_MASK                (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_WDQLVL_DM_LEVEL_EN_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_WDQLVL_DM_LEVEL_EN_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_NO_MEMORY_DM_MASK                      (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_NO_MEMORY_DM_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_74_PI_NO_MEMORY_DM_MAX                       (0x00000001U)

/* DENALI_PI_75 */

#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_TDFI_WDQLVL_WW_MASK                    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_TDFI_WDQLVL_WW_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_TDFI_WDQLVL_WW_MAX                     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_SWLVL_SM2_DM_NIBBLE_START_MASK         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_SWLVL_SM2_DM_NIBBLE_START_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_SWLVL_SM2_DM_NIBBLE_START_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_WDQLVL_NIBBLE_MODE_MASK                (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_WDQLVL_NIBBLE_MODE_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_75_PI_WDQLVL_NIBBLE_MODE_MAX                 (0x00000001U)

/* DENALI_PI_76 */

#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_OSC_EN_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_OSC_EN_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_OSC_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_DQS_OSC_PERIOD_EN_MASK                 (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_DQS_OSC_PERIOD_EN_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_DQS_OSC_PERIOD_EN_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_PDA_EN_MASK                     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_PDA_EN_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_PDA_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_PDA_VREF_TRAIN_MASK             (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_PDA_VREF_TRAIN_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_76_PI_WDQLVL_PDA_VREF_TRAIN_MAX              (0x00000001U)

/* DENALI_PI_77 */

#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_DBILVL_RESP_MASK_MASK                  (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_DBILVL_RESP_MASK_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_DBILVL_RESP_MASK_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_BANK_DIFF_MASK                         (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_BANK_DIFF_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_BANK_DIFF_MAX                          (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_ROW_DIFF_MASK                          (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_ROW_DIFF_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_ROW_DIFF_MAX                           (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_TCCD_MASK                              (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_TCCD_SHIFT                             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_77_PI_TCCD_MAX                               (0x0000001FU)

/* DENALI_PI_78 */

#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED7_MASK                         (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED7_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED7_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED8_MASK                         (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED8_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED8_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED9_MASK                         (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED9_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED9_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED10_MASK                        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED10_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_78_PI_RESERVED10_MAX                         (0x0000000FU)

/* DENALI_PI_79 */

#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED11_MASK                        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED11_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED11_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED12_MASK                        (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED12_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED12_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED13_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED13_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED13_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED14_MASK                        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED14_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_79_PI_RESERVED14_MAX                         (0x0000000FU)

/* DENALI_PI_80 */

#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED15_MASK                        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED15_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED15_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED16_MASK                        (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED16_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED16_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED17_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED17_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED17_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED18_MASK                        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED18_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_80_PI_RESERVED18_MAX                         (0x0000000FU)

/* DENALI_PI_81 */

#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED19_MASK                        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED19_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED19_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED20_MASK                        (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED20_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED20_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED21_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED21_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED21_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED22_MASK                        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED22_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_81_PI_RESERVED22_MAX                         (0x0000000FU)

/* DENALI_PI_82 */

#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED23_MASK                        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED23_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED23_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED24_MASK                        (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED24_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED24_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED25_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED25_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED25_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED26_MASK                        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED26_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_82_PI_RESERVED26_MAX                         (0x0000000FU)

/* DENALI_PI_83 */

#define CSL_EMIF_CTLCFG_DENALI_PI_83_PI_INT_STATUS_MASK                        (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_83_PI_INT_STATUS_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_83_PI_INT_STATUS_MAX                         (0x3FFFFFFFU)

/* DENALI_PI_84 */

#define CSL_EMIF_CTLCFG_DENALI_PI_84_PI_INT_ACK_MASK                           (0x1FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_84_PI_INT_ACK_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_84_PI_INT_ACK_MAX                            (0x1FFFFFFFU)

/* DENALI_PI_85 */

#define CSL_EMIF_CTLCFG_DENALI_PI_85_PI_INT_MASK_MASK                          (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_85_PI_INT_MASK_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_85_PI_INT_MASK_MAX                           (0x3FFFFFFFU)

/* DENALI_PI_86 */

#define CSL_EMIF_CTLCFG_DENALI_PI_86_PI_BIST_EXP_DATA_0_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_86_PI_BIST_EXP_DATA_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_86_PI_BIST_EXP_DATA_0_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_87 */

#define CSL_EMIF_CTLCFG_DENALI_PI_87_PI_BIST_EXP_DATA_1_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_87_PI_BIST_EXP_DATA_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_87_PI_BIST_EXP_DATA_1_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_88 */

#define CSL_EMIF_CTLCFG_DENALI_PI_88_PI_BIST_FAIL_DATA_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_88_PI_BIST_FAIL_DATA_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_88_PI_BIST_FAIL_DATA_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PI_89 */

#define CSL_EMIF_CTLCFG_DENALI_PI_89_PI_BIST_FAIL_DATA_1_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_89_PI_BIST_FAIL_DATA_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_89_PI_BIST_FAIL_DATA_1_MAX                   (0xFFFFFFFFU)

/* DENALI_PI_90 */

#define CSL_EMIF_CTLCFG_DENALI_PI_90_PI_BIST_FAIL_ADDR_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_90_PI_BIST_FAIL_ADDR_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_90_PI_BIST_FAIL_ADDR_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PI_91 */

#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_BIST_FAIL_ADDR_1_MASK                  (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_BIST_FAIL_ADDR_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_BIST_FAIL_ADDR_1_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_BSTLEN_MASK                            (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_BSTLEN_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_BSTLEN_MAX                             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_LONG_COUNT_MASK_MASK                   (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_LONG_COUNT_MASK_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_LONG_COUNT_MASK_MAX                    (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_CMD_SWAP_EN_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_CMD_SWAP_EN_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_91_PI_CMD_SWAP_EN_MAX                        (0x00000001U)

/* DENALI_PI_92 */

#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_PARITY_IN_MUX_MASK                     (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_PARITY_IN_MUX_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_PARITY_IN_MUX_MAX                      (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_ACT_N_MUX_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_ACT_N_MUX_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_ACT_N_MUX_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_BG_MUX_0_MASK                          (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_BG_MUX_0_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_BG_MUX_0_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_BG_MUX_1_MASK                          (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_BG_MUX_1_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_92_PI_BG_MUX_1_MAX                           (0x0000001FU)

/* DENALI_PI_93 */

#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_RAS_N_MUX_MASK                         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_RAS_N_MUX_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_RAS_N_MUX_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_CAS_N_MUX_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_CAS_N_MUX_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_CAS_N_MUX_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_WE_N_MUX_MASK                          (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_WE_N_MUX_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_WE_N_MUX_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_BANK_MUX_0_MASK                        (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_BANK_MUX_0_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_93_PI_BANK_MUX_0_MAX                         (0x0000001FU)

/* DENALI_PI_94 */

#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_BANK_MUX_1_MASK                        (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_BANK_MUX_1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_BANK_MUX_1_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_EN_MASK                 (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_EN_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_EN_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_SLICE0_MASK             (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_SLICE0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_SLICE0_MAX              (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_SLICE1_MASK             (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_SLICE1_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_94_PI_DATA_BYTE_SWAP_SLICE1_MAX              (0x00000001U)

/* DENALI_PI_95 */

#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_CTRLUPD_REQ_PER_AREF_EN_MASK           (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_CTRLUPD_REQ_PER_AREF_EN_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_CTRLUPD_REQ_PER_AREF_EN_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_TDFI_CTRLUPD_MIN_MASK                  (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_TDFI_CTRLUPD_MIN_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_TDFI_CTRLUPD_MIN_MAX                   (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_UPDATE_ERROR_STATUS_MASK               (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_UPDATE_ERROR_STATUS_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_95_PI_UPDATE_ERROR_STATUS_MAX                (0x00000003U)

/* DENALI_PI_96 */

#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_TDFI_PARIN_LAT_MASK                    (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_TDFI_PARIN_LAT_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_TDFI_PARIN_LAT_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_GO_MASK                           (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_GO_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_GO_MAX                            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_RESULT_MASK                       (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_RESULT_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_RESULT_MAX                        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_LFSR_PATTERN_DONE_MASK            (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_LFSR_PATTERN_DONE_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_96_PI_BIST_LFSR_PATTERN_DONE_MAX             (0x00000001U)

/* DENALI_PI_97 */

#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_ADDR_SPACE_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_ADDR_SPACE_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_ADDR_SPACE_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_BIST_DATA_CHECK_MASK                   (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_BIST_DATA_CHECK_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_BIST_DATA_CHECK_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_BIST_ADDR_CHECK_MASK                   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_BIST_ADDR_CHECK_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_97_PI_BIST_ADDR_CHECK_MAX                    (0x00000001U)

/* DENALI_PI_98 */

#define CSL_EMIF_CTLCFG_DENALI_PI_98_PI_BIST_START_ADDRESS_0_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_98_PI_BIST_START_ADDRESS_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_98_PI_BIST_START_ADDRESS_0_MAX               (0xFFFFFFFFU)

/* DENALI_PI_99 */

#define CSL_EMIF_CTLCFG_DENALI_PI_99_PI_BIST_START_ADDRESS_1_MASK              (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_99_PI_BIST_START_ADDRESS_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_99_PI_BIST_START_ADDRESS_1_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_99_PI_MBIST_INIT_PATTERN_MASK                (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_99_PI_MBIST_INIT_PATTERN_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_99_PI_MBIST_INIT_PATTERN_MAX                 (0x000000FFU)

/* DENALI_PI_100 */

#define CSL_EMIF_CTLCFG_DENALI_PI_100_PI_BIST_DATA_MASK_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_100_PI_BIST_DATA_MASK_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_100_PI_BIST_DATA_MASK_MAX                    (0xFFFFFFFFU)

/* DENALI_PI_101 */

#define CSL_EMIF_CTLCFG_DENALI_PI_101_PI_BIST_ERR_COUNT_MASK                   (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_101_PI_BIST_ERR_COUNT_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_101_PI_BIST_ERR_COUNT_MAX                    (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_101_PI_BIST_ERR_STOP_MASK                    (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_101_PI_BIST_ERR_STOP_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_101_PI_BIST_ERR_STOP_MAX                     (0x00000FFFU)

/* DENALI_PI_102 */

#define CSL_EMIF_CTLCFG_DENALI_PI_102_PI_BIST_ADDR_MASK_0_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_102_PI_BIST_ADDR_MASK_0_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_102_PI_BIST_ADDR_MASK_0_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_103 */

#define CSL_EMIF_CTLCFG_DENALI_PI_103_PI_BIST_ADDR_MASK_0_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_103_PI_BIST_ADDR_MASK_0_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_103_PI_BIST_ADDR_MASK_0_1_MAX                (0x00000003U)

/* DENALI_PI_104 */

#define CSL_EMIF_CTLCFG_DENALI_PI_104_PI_BIST_ADDR_MASK_1_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_104_PI_BIST_ADDR_MASK_1_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_104_PI_BIST_ADDR_MASK_1_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_105 */

#define CSL_EMIF_CTLCFG_DENALI_PI_105_PI_BIST_ADDR_MASK_1_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_105_PI_BIST_ADDR_MASK_1_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_105_PI_BIST_ADDR_MASK_1_1_MAX                (0x00000003U)

/* DENALI_PI_106 */

#define CSL_EMIF_CTLCFG_DENALI_PI_106_PI_BIST_ADDR_MASK_2_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_106_PI_BIST_ADDR_MASK_2_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_106_PI_BIST_ADDR_MASK_2_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_107 */

#define CSL_EMIF_CTLCFG_DENALI_PI_107_PI_BIST_ADDR_MASK_2_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_107_PI_BIST_ADDR_MASK_2_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_107_PI_BIST_ADDR_MASK_2_1_MAX                (0x00000003U)

/* DENALI_PI_108 */

#define CSL_EMIF_CTLCFG_DENALI_PI_108_PI_BIST_ADDR_MASK_3_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_108_PI_BIST_ADDR_MASK_3_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_108_PI_BIST_ADDR_MASK_3_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_109 */

#define CSL_EMIF_CTLCFG_DENALI_PI_109_PI_BIST_ADDR_MASK_3_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_109_PI_BIST_ADDR_MASK_3_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_109_PI_BIST_ADDR_MASK_3_1_MAX                (0x00000003U)

/* DENALI_PI_110 */

#define CSL_EMIF_CTLCFG_DENALI_PI_110_PI_BIST_ADDR_MASK_4_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_110_PI_BIST_ADDR_MASK_4_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_110_PI_BIST_ADDR_MASK_4_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_111 */

#define CSL_EMIF_CTLCFG_DENALI_PI_111_PI_BIST_ADDR_MASK_4_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_111_PI_BIST_ADDR_MASK_4_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_111_PI_BIST_ADDR_MASK_4_1_MAX                (0x00000003U)

/* DENALI_PI_112 */

#define CSL_EMIF_CTLCFG_DENALI_PI_112_PI_BIST_ADDR_MASK_5_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_112_PI_BIST_ADDR_MASK_5_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_112_PI_BIST_ADDR_MASK_5_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_113 */

#define CSL_EMIF_CTLCFG_DENALI_PI_113_PI_BIST_ADDR_MASK_5_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_113_PI_BIST_ADDR_MASK_5_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_113_PI_BIST_ADDR_MASK_5_1_MAX                (0x00000003U)

/* DENALI_PI_114 */

#define CSL_EMIF_CTLCFG_DENALI_PI_114_PI_BIST_ADDR_MASK_6_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_114_PI_BIST_ADDR_MASK_6_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_114_PI_BIST_ADDR_MASK_6_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_115 */

#define CSL_EMIF_CTLCFG_DENALI_PI_115_PI_BIST_ADDR_MASK_6_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_115_PI_BIST_ADDR_MASK_6_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_115_PI_BIST_ADDR_MASK_6_1_MAX                (0x00000003U)

/* DENALI_PI_116 */

#define CSL_EMIF_CTLCFG_DENALI_PI_116_PI_BIST_ADDR_MASK_7_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_116_PI_BIST_ADDR_MASK_7_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_116_PI_BIST_ADDR_MASK_7_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_117 */

#define CSL_EMIF_CTLCFG_DENALI_PI_117_PI_BIST_ADDR_MASK_7_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_117_PI_BIST_ADDR_MASK_7_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_117_PI_BIST_ADDR_MASK_7_1_MAX                (0x00000003U)

/* DENALI_PI_118 */

#define CSL_EMIF_CTLCFG_DENALI_PI_118_PI_BIST_ADDR_MASK_8_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_118_PI_BIST_ADDR_MASK_8_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_118_PI_BIST_ADDR_MASK_8_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_119 */

#define CSL_EMIF_CTLCFG_DENALI_PI_119_PI_BIST_ADDR_MASK_8_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_119_PI_BIST_ADDR_MASK_8_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_119_PI_BIST_ADDR_MASK_8_1_MAX                (0x00000003U)

/* DENALI_PI_120 */

#define CSL_EMIF_CTLCFG_DENALI_PI_120_PI_BIST_ADDR_MASK_9_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_120_PI_BIST_ADDR_MASK_9_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_120_PI_BIST_ADDR_MASK_9_0_MAX                (0xFFFFFFFFU)

/* DENALI_PI_121 */

#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_ADDR_MASK_9_1_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_ADDR_MASK_9_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_ADDR_MASK_9_1_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_MODE_MASK                        (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_MODE_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_MODE_MAX                         (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_ADDR_MODE_MASK                   (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_ADDR_MODE_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_ADDR_MODE_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_PAT_MODE_MASK                    (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_PAT_MODE_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_121_PI_BIST_PAT_MODE_MAX                     (0x00000003U)

/* DENALI_PI_122 */

#define CSL_EMIF_CTLCFG_DENALI_PI_122_PI_BIST_USER_PAT_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_122_PI_BIST_USER_PAT_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_122_PI_BIST_USER_PAT_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PI_123 */

#define CSL_EMIF_CTLCFG_DENALI_PI_123_PI_BIST_USER_PAT_1_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_123_PI_BIST_USER_PAT_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_123_PI_BIST_USER_PAT_1_MAX                   (0xFFFFFFFFU)

/* DENALI_PI_124 */

#define CSL_EMIF_CTLCFG_DENALI_PI_124_PI_BIST_PAT_NUM_MASK                     (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_124_PI_BIST_PAT_NUM_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_124_PI_BIST_PAT_NUM_MAX                      (0x0000003FU)

/* DENALI_PI_125 */

#define CSL_EMIF_CTLCFG_DENALI_PI_125_PI_BIST_STAGE_0_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_125_PI_BIST_STAGE_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_125_PI_BIST_STAGE_0_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_126 */

#define CSL_EMIF_CTLCFG_DENALI_PI_126_PI_BIST_STAGE_1_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_126_PI_BIST_STAGE_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_126_PI_BIST_STAGE_1_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_127 */

#define CSL_EMIF_CTLCFG_DENALI_PI_127_PI_BIST_STAGE_2_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_127_PI_BIST_STAGE_2_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_127_PI_BIST_STAGE_2_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_128 */

#define CSL_EMIF_CTLCFG_DENALI_PI_128_PI_BIST_STAGE_3_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_128_PI_BIST_STAGE_3_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_128_PI_BIST_STAGE_3_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_129 */

#define CSL_EMIF_CTLCFG_DENALI_PI_129_PI_BIST_STAGE_4_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_129_PI_BIST_STAGE_4_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_129_PI_BIST_STAGE_4_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_130 */

#define CSL_EMIF_CTLCFG_DENALI_PI_130_PI_BIST_STAGE_5_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_130_PI_BIST_STAGE_5_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_130_PI_BIST_STAGE_5_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_131 */

#define CSL_EMIF_CTLCFG_DENALI_PI_131_PI_BIST_STAGE_6_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_131_PI_BIST_STAGE_6_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_131_PI_BIST_STAGE_6_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_132 */

#define CSL_EMIF_CTLCFG_DENALI_PI_132_PI_BIST_STAGE_7_MASK                     (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_132_PI_BIST_STAGE_7_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_132_PI_BIST_STAGE_7_MAX                      (0x3FFFFFFFU)

/* DENALI_PI_133 */

#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_COL_DIFF_MASK                         (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_COL_DIFF_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_COL_DIFF_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_BG_ROTATE_EN_MASK                     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_BG_ROTATE_EN_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_BG_ROTATE_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_CRC_CALC_MASK                         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_CRC_CALC_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_CRC_CALC_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_SELF_REFRESH_EN_MASK                  (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_SELF_REFRESH_EN_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_133_PI_SELF_REFRESH_EN_MAX                   (0x00000001U)

/* DENALI_PI_134 */

#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_MC_PWRUP_SREFRESH_EXIT_MASK           (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_MC_PWRUP_SREFRESH_EXIT_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_MC_PWRUP_SREFRESH_EXIT_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_PWRUP_SREFRESH_EXIT_MASK              (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_PWRUP_SREFRESH_EXIT_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_PWRUP_SREFRESH_EXIT_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_SREFRESH_EXIT_NO_REFRESH_MASK         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_SREFRESH_EXIT_NO_REFRESH_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_SREFRESH_EXIT_NO_REFRESH_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_SREF_ENTRY_REQ_MASK                   (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_SREF_ENTRY_REQ_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_134_PI_SREF_ENTRY_REQ_MAX                    (0x00000001U)

/* DENALI_PI_135 */

#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_MRW_BT_INIT_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_MRW_BT_INIT_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_MRW_BT_INIT_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_MRW_INIT_MASK                      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_MRW_INIT_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_MRW_INIT_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_PHY_IND_TRAIN_INIT_MASK            (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_PHY_IND_TRAIN_INIT_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_PHY_IND_TRAIN_INIT_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_AUTO_MRR_INIT_MASK                 (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_AUTO_MRR_INIT_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_135_PI_NO_AUTO_MRR_INIT_MAX                  (0x00000001U)

/* DENALI_PI_136 */

#define CSL_EMIF_CTLCFG_DENALI_PI_136_PI_TRST_PWRON_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_136_PI_TRST_PWRON_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_136_PI_TRST_PWRON_MAX                        (0xFFFFFFFFU)

/* DENALI_PI_137 */

#define CSL_EMIF_CTLCFG_DENALI_PI_137_PI_CKE_INACTIVE_MASK                     (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_137_PI_CKE_INACTIVE_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_137_PI_CKE_INACTIVE_MAX                      (0xFFFFFFFFU)

/* DENALI_PI_138 */

#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DLL_RST_MASK                          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DLL_RST_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DLL_RST_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DRAM_INIT_EN_MASK                     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DRAM_INIT_EN_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DRAM_INIT_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DLL_RST_DELAY_MASK                    (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DLL_RST_DELAY_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_138_PI_DLL_RST_DELAY_MAX                     (0x0000FFFFU)

/* DENALI_PI_139 */

#define CSL_EMIF_CTLCFG_DENALI_PI_139_PI_DLL_RST_ADJ_DLY_MASK                  (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_139_PI_DLL_RST_ADJ_DLY_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_139_PI_DLL_RST_ADJ_DLY_MAX                   (0x000000FFU)

/* DENALI_PI_140 */

#define CSL_EMIF_CTLCFG_DENALI_PI_140_PI_WRITE_MODEREG_MASK                    (0x03FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_140_PI_WRITE_MODEREG_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_140_PI_WRITE_MODEREG_MAX                     (0x03FFFFFFU)

/* DENALI_PI_141 */

#define CSL_EMIF_CTLCFG_DENALI_PI_141_PI_MRW_STATUS_MASK                       (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_141_PI_MRW_STATUS_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_141_PI_MRW_STATUS_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_141_PI_RESERVED27_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_141_PI_RESERVED27_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_141_PI_RESERVED27_MAX                        (0x00000001U)

/* DENALI_PI_142 */

#define CSL_EMIF_CTLCFG_DENALI_PI_142_PI_READ_MODEREG_MASK                     (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_142_PI_READ_MODEREG_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_142_PI_READ_MODEREG_MAX                      (0x0001FFFFU)

/* DENALI_PI_143 */

#define CSL_EMIF_CTLCFG_DENALI_PI_143_PI_PERIPHERAL_MRR_DATA_0_MASK            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_143_PI_PERIPHERAL_MRR_DATA_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_143_PI_PERIPHERAL_MRR_DATA_0_MAX             (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_143_PI_NO_ZQ_INIT_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_143_PI_NO_ZQ_INIT_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_143_PI_NO_ZQ_INIT_MAX                        (0x00000001U)

/* DENALI_PI_144 */

#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED28_MASK                       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED28_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED28_MAX                        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED29_MASK                       (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED29_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED29_MAX                        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_ZQ_REQ_PENDING_MASK                   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_ZQ_REQ_PENDING_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_ZQ_REQ_PENDING_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED30_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED30_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_144_PI_RESERVED30_MAX                        (0x00000001U)

/* DENALI_PI_145 */

#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_RESERVED31_MASK                       (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_RESERVED31_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_RESERVED31_MAX                        (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_SRC_SEL_0_MASK                (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_SRC_SEL_0_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_SRC_SEL_0_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_CAP_SEL_0_MASK                (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_CAP_SEL_0_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_CAP_SEL_0_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_0_MASK                        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_0_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_145_PI_MONITOR_0_MAX                         (0x000000FFU)

/* DENALI_PI_146 */

#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_SRC_SEL_1_MASK                (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_SRC_SEL_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_SRC_SEL_1_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_CAP_SEL_1_MASK                (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_CAP_SEL_1_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_CAP_SEL_1_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_1_MASK                        (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_1_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_1_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_SRC_SEL_2_MASK                (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_SRC_SEL_2_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_146_PI_MONITOR_SRC_SEL_2_MAX                 (0x0000000FU)

/* DENALI_PI_147 */

#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_CAP_SEL_2_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_CAP_SEL_2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_CAP_SEL_2_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_2_MASK                        (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_2_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_2_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_SRC_SEL_3_MASK                (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_SRC_SEL_3_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_SRC_SEL_3_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_CAP_SEL_3_MASK                (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_CAP_SEL_3_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_147_PI_MONITOR_CAP_SEL_3_MAX                 (0x00000001U)

/* DENALI_PI_148 */

#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_3_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_3_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_3_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_SRC_SEL_4_MASK                (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_SRC_SEL_4_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_SRC_SEL_4_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_CAP_SEL_4_MASK                (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_CAP_SEL_4_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_CAP_SEL_4_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_4_MASK                        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_4_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_148_PI_MONITOR_4_MAX                         (0x000000FFU)

/* DENALI_PI_149 */

#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_SRC_SEL_5_MASK                (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_SRC_SEL_5_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_SRC_SEL_5_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_CAP_SEL_5_MASK                (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_CAP_SEL_5_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_CAP_SEL_5_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_5_MASK                        (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_5_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_5_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_SRC_SEL_6_MASK                (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_SRC_SEL_6_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_149_PI_MONITOR_SRC_SEL_6_MAX                 (0x0000000FU)

/* DENALI_PI_150 */

#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_CAP_SEL_6_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_CAP_SEL_6_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_CAP_SEL_6_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_6_MASK                        (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_6_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_6_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_SRC_SEL_7_MASK                (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_SRC_SEL_7_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_SRC_SEL_7_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_CAP_SEL_7_MASK                (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_CAP_SEL_7_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_150_PI_MONITOR_CAP_SEL_7_MAX                 (0x00000001U)

/* DENALI_PI_151 */

#define CSL_EMIF_CTLCFG_DENALI_PI_151_PI_MONITOR_7_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_151_PI_MONITOR_7_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_151_PI_MONITOR_7_MAX                         (0x000000FFU)

/* DENALI_PI_152 */

#define CSL_EMIF_CTLCFG_DENALI_PI_152_PI_MONITOR_STROBE_MASK                   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_152_PI_MONITOR_STROBE_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_152_PI_MONITOR_STROBE_MAX                    (0x000000FFU)

/* DENALI_PI_153 */

#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_DLL_LOCK_MASK                         (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_DLL_LOCK_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_DLL_LOCK_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_FREQ_NUMBER_STATUS_MASK               (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_FREQ_NUMBER_STATUS_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_FREQ_NUMBER_STATUS_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_FREQ_RETENTION_NUM_MASK               (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_FREQ_RETENTION_NUM_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_FREQ_RETENTION_NUM_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_RESERVED32_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_RESERVED32_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_153_PI_RESERVED32_MAX                        (0x00000001U)

/* DENALI_PI_154 */

#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_PHYMSTR_TYPE_MASK                     (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_PHYMSTR_TYPE_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_PHYMSTR_TYPE_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_RESERVED33_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_RESERVED33_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_RESERVED33_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_POWER_REDUC_EN_MASK                   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_POWER_REDUC_EN_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_POWER_REDUC_EN_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_RESERVED34_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_RESERVED34_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_154_PI_RESERVED34_MAX                        (0x00000001U)

/* DENALI_PI_155 */

#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED35_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED35_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED35_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED36_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED36_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED36_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED37_MASK                       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED37_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED37_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED38_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED38_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_155_PI_RESERVED38_MAX                        (0x00000001U)

/* DENALI_PI_156 */

#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED39_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED39_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED39_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED40_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED40_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED40_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED41_MASK                       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED41_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED41_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED42_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED42_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_156_PI_RESERVED42_MAX                        (0x00000001U)

/* DENALI_PI_157 */

#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED43_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED43_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED43_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED44_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED44_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED44_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED45_MASK                       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED45_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED45_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED46_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED46_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_157_PI_RESERVED46_MAX                        (0x00000001U)

/* DENALI_PI_158 */

#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED47_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED47_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED47_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED48_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED48_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED48_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED49_MASK                       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED49_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED49_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED50_MASK                       (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED50_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_158_PI_RESERVED50_MAX                        (0x00000001U)

/* DENALI_PI_159 */

#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_RESERVED51_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_RESERVED51_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_RESERVED51_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_RESERVED52_MASK                       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_RESERVED52_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_RESERVED52_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_WRLVL_MAX_STROBE_PEND_MASK            (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_WRLVL_MAX_STROBE_PEND_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_159_PI_WRLVL_MAX_STROBE_PEND_MAX             (0x000000FFU)

/* DENALI_PI_160 */

#define CSL_EMIF_CTLCFG_DENALI_PI_160_PI_TREFBW_THR_MASK                       (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_160_PI_TREFBW_THR_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_160_PI_TREFBW_THR_MAX                        (0x000001FFU)

/* DENALI_PI_161 */

#define CSL_EMIF_CTLCFG_DENALI_PI_161_PI_FREQ_CHANGE_REG_COPY_MASK             (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_161_PI_FREQ_CHANGE_REG_COPY_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_161_PI_FREQ_CHANGE_REG_COPY_MAX              (0x0000001FU)

/* DENALI_PI_162 */

#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_FREQ_SEL_FROM_REGIF_MASK              (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_FREQ_SEL_FROM_REGIF_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_FREQ_SEL_FROM_REGIF_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_RESERVED53_MASK                       (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_RESERVED53_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_RESERVED53_MAX                        (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_CATR_MASK                             (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_CATR_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_CATR_MAX                              (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_NO_CATR_READ_MASK                     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_NO_CATR_READ_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_162_PI_NO_CATR_READ_MAX                      (0x00000001U)

/* DENALI_PI_163 */

#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_MASK_INIT_COMPLETE_MASK               (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_MASK_INIT_COMPLETE_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_MASK_INIT_COMPLETE_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_DISCONNECT_MC_MASK                    (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_DISCONNECT_MC_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_DISCONNECT_MC_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_DISABLE_PHYMSTR_REQ_MASK              (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_DISABLE_PHYMSTR_REQ_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_DISABLE_PHYMSTR_REQ_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_NOTCARE_MC_INIT_START_MASK            (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_NOTCARE_MC_INIT_START_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_163_PI_NOTCARE_MC_INIT_START_MAX             (0x00000001U)

/* DENALI_PI_164 */

#define CSL_EMIF_CTLCFG_DENALI_PI_164_PI_PHYMSTR_REQ_ACK_LOOP_DELAY_MASK       (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PI_164_PI_PHYMSTR_REQ_ACK_LOOP_DELAY_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_164_PI_PHYMSTR_REQ_ACK_LOOP_DELAY_MAX        (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_164_PI_TVREF_F0_MASK                         (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_164_PI_TVREF_F0_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_164_PI_TVREF_F0_MAX                          (0x0000FFFFU)

/* DENALI_PI_165 */

#define CSL_EMIF_CTLCFG_DENALI_PI_165_PI_TVREF_F1_MASK                         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_165_PI_TVREF_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_165_PI_TVREF_F1_MAX                          (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_165_PI_TVREF_F2_MASK                         (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_165_PI_TVREF_F2_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_165_PI_TVREF_F2_MAX                          (0x0000FFFFU)

/* DENALI_PI_166 */

#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F0_MASK                          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F0_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F1_MASK                          (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F1_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F1_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F2_MASK                          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_166_PI_TSDO_F2_MAX                           (0x000000FFU)

/* DENALI_PI_167 */

#define CSL_EMIF_CTLCFG_DENALI_PI_167_PI_TDELAY_RDWR_2_BUS_IDLE_F0_MASK        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_167_PI_TDELAY_RDWR_2_BUS_IDLE_F0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_167_PI_TDELAY_RDWR_2_BUS_IDLE_F0_MAX         (0x000000FFU)

/* DENALI_PI_168 */

#define CSL_EMIF_CTLCFG_DENALI_PI_168_PI_TDELAY_RDWR_2_BUS_IDLE_F1_MASK        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_168_PI_TDELAY_RDWR_2_BUS_IDLE_F1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_168_PI_TDELAY_RDWR_2_BUS_IDLE_F1_MAX         (0x000000FFU)

/* DENALI_PI_169 */

#define CSL_EMIF_CTLCFG_DENALI_PI_169_PI_TDELAY_RDWR_2_BUS_IDLE_F2_MASK        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_169_PI_TDELAY_RDWR_2_BUS_IDLE_F2_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_169_PI_TDELAY_RDWR_2_BUS_IDLE_F2_MAX         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_169_PI_ZQINIT_F0_MASK                        (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_169_PI_ZQINIT_F0_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_169_PI_ZQINIT_F0_MAX                         (0x00000FFFU)

/* DENALI_PI_170 */

#define CSL_EMIF_CTLCFG_DENALI_PI_170_PI_ZQINIT_F1_MASK                        (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_170_PI_ZQINIT_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_170_PI_ZQINIT_F1_MAX                         (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_170_PI_ZQINIT_F2_MASK                        (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_170_PI_ZQINIT_F2_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_170_PI_ZQINIT_F2_MAX                         (0x00000FFFU)

/* DENALI_PI_171 */

#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_WRLAT_F0_MASK                         (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_WRLAT_F0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_WRLAT_F0_MAX                          (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_ADDITIVE_LAT_F0_MASK                  (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_ADDITIVE_LAT_F0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_ADDITIVE_LAT_F0_MAX                   (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_CA_PARITY_LAT_F0_MASK                 (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_CA_PARITY_LAT_F0_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_CA_PARITY_LAT_F0_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_TPARITY_ERROR_CMD_INHIBIT_F0_MASK     (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_TPARITY_ERROR_CMD_INHIBIT_F0_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_171_PI_TPARITY_ERROR_CMD_INHIBIT_F0_MAX      (0x000000FFU)

/* DENALI_PI_172 */

#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_CASLAT_LIN_F0_MASK                    (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_CASLAT_LIN_F0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_CASLAT_LIN_F0_MAX                     (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_WRLAT_F1_MASK                         (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_WRLAT_F1_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_WRLAT_F1_MAX                          (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_ADDITIVE_LAT_F1_MASK                  (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_ADDITIVE_LAT_F1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_ADDITIVE_LAT_F1_MAX                   (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_CA_PARITY_LAT_F1_MASK                 (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_CA_PARITY_LAT_F1_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_172_PI_CA_PARITY_LAT_F1_MAX                  (0x0000000FU)

/* DENALI_PI_173 */

#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_TPARITY_ERROR_CMD_INHIBIT_F1_MASK     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_TPARITY_ERROR_CMD_INHIBIT_F1_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_TPARITY_ERROR_CMD_INHIBIT_F1_MAX      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_CASLAT_LIN_F1_MASK                    (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_CASLAT_LIN_F1_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_CASLAT_LIN_F1_MAX                     (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_WRLAT_F2_MASK                         (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_WRLAT_F2_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_WRLAT_F2_MAX                          (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_ADDITIVE_LAT_F2_MASK                  (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_ADDITIVE_LAT_F2_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_173_PI_ADDITIVE_LAT_F2_MAX                   (0x0000003FU)

/* DENALI_PI_174 */

#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_CA_PARITY_LAT_F2_MASK                 (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_CA_PARITY_LAT_F2_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_CA_PARITY_LAT_F2_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_TPARITY_ERROR_CMD_INHIBIT_F2_MASK     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_TPARITY_ERROR_CMD_INHIBIT_F2_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_TPARITY_ERROR_CMD_INHIBIT_F2_MAX      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_CASLAT_LIN_F2_MASK                    (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_CASLAT_LIN_F2_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_174_PI_CASLAT_LIN_F2_MAX                     (0x0000007FU)

/* DENALI_PI_175 */

#define CSL_EMIF_CTLCFG_DENALI_PI_175_PI_TRFC_F0_MASK                          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_175_PI_TRFC_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_175_PI_TRFC_F0_MAX                           (0x000003FFU)

/* DENALI_PI_176 */

#define CSL_EMIF_CTLCFG_DENALI_PI_176_PI_TREF_F0_MASK                          (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_176_PI_TREF_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_176_PI_TREF_F0_MAX                           (0x000FFFFFU)

/* DENALI_PI_177 */

#define CSL_EMIF_CTLCFG_DENALI_PI_177_PI_TRFC_F1_MASK                          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_177_PI_TRFC_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_177_PI_TRFC_F1_MAX                           (0x000003FFU)

/* DENALI_PI_178 */

#define CSL_EMIF_CTLCFG_DENALI_PI_178_PI_TREF_F1_MASK                          (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_178_PI_TREF_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_178_PI_TREF_F1_MAX                           (0x000FFFFFU)

/* DENALI_PI_179 */

#define CSL_EMIF_CTLCFG_DENALI_PI_179_PI_TRFC_F2_MASK                          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_179_PI_TRFC_F2_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_179_PI_TRFC_F2_MAX                           (0x000003FFU)

/* DENALI_PI_180 */

#define CSL_EMIF_CTLCFG_DENALI_PI_180_PI_TREF_F2_MASK                          (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_180_PI_TREF_F2_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_180_PI_TREF_F2_MAX                           (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_180_PI_TDFI_CTRL_DELAY_F0_MASK               (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_180_PI_TDFI_CTRL_DELAY_F0_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_180_PI_TDFI_CTRL_DELAY_F0_MAX                (0x0000000FU)

/* DENALI_PI_181 */

#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_TDFI_CTRL_DELAY_F1_MASK               (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_TDFI_CTRL_DELAY_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_TDFI_CTRL_DELAY_F1_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_TDFI_CTRL_DELAY_F2_MASK               (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_TDFI_CTRL_DELAY_F2_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_TDFI_CTRL_DELAY_F2_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_WRLVL_EN_F0_MASK                      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_WRLVL_EN_F0_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_WRLVL_EN_F0_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_WRLVL_EN_F1_MASK                      (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_WRLVL_EN_F1_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_181_PI_WRLVL_EN_F1_MAX                       (0x00000003U)

/* DENALI_PI_182 */

#define CSL_EMIF_CTLCFG_DENALI_PI_182_PI_WRLVL_EN_F2_MASK                      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_182_PI_WRLVL_EN_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_182_PI_WRLVL_EN_F2_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_182_PI_TDFI_WRLVL_WW_F0_MASK                 (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_182_PI_TDFI_WRLVL_WW_F0_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_182_PI_TDFI_WRLVL_WW_F0_MAX                  (0x000003FFU)

/* DENALI_PI_183 */

#define CSL_EMIF_CTLCFG_DENALI_PI_183_PI_TDFI_WRLVL_WW_F1_MASK                 (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_183_PI_TDFI_WRLVL_WW_F1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_183_PI_TDFI_WRLVL_WW_F1_MAX                  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_183_PI_TDFI_WRLVL_WW_F2_MASK                 (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_183_PI_TDFI_WRLVL_WW_F2_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_183_PI_TDFI_WRLVL_WW_F2_MAX                  (0x000003FFU)

/* DENALI_PI_184 */

#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_TODTL_2CMD_F0_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_TODTL_2CMD_F0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_TODTL_2CMD_F0_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_ODT_EN_F0_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_ODT_EN_F0_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_ODT_EN_F0_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_TODTL_2CMD_F1_MASK                    (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_TODTL_2CMD_F1_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_TODTL_2CMD_F1_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_ODT_EN_F1_MASK                        (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_ODT_EN_F1_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_184_PI_ODT_EN_F1_MAX                         (0x00000001U)

/* DENALI_PI_185 */

#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_TODTL_2CMD_F2_MASK                    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_TODTL_2CMD_F2_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_TODTL_2CMD_F2_MAX                     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_ODT_EN_F2_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_ODT_EN_F2_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_ODT_EN_F2_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_ODTLON_F0_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_ODTLON_F0_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_ODTLON_F0_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_TODTON_MIN_F0_MASK                    (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_TODTON_MIN_F0_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_185_PI_TODTON_MIN_F0_MAX                     (0x0000000FU)

/* DENALI_PI_186 */

#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_ODTLON_F1_MASK                        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_ODTLON_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_ODTLON_F1_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_TODTON_MIN_F1_MASK                    (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_TODTON_MIN_F1_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_TODTON_MIN_F1_MAX                     (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_ODTLON_F2_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_ODTLON_F2_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_ODTLON_F2_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_TODTON_MIN_F2_MASK                    (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_TODTON_MIN_F2_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_186_PI_TODTON_MIN_F2_MAX                     (0x0000000FU)

/* DENALI_PI_187 */

#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F0_MASK                    (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F0_MAX                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F1_MASK                    (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F1_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F1_MAX                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F2_MASK                    (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F2_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_WR_TO_ODTH_F2_MAX                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_RD_TO_ODTH_F0_MASK                    (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_RD_TO_ODTH_F0_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_187_PI_RD_TO_ODTH_F0_MAX                     (0x0000003FU)

/* DENALI_PI_188 */

#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RD_TO_ODTH_F1_MASK                    (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RD_TO_ODTH_F1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RD_TO_ODTH_F1_MAX                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RD_TO_ODTH_F2_MASK                    (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RD_TO_ODTH_F2_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RD_TO_ODTH_F2_MAX                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RDLVL_EN_F0_MASK                      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RDLVL_EN_F0_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RDLVL_EN_F0_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RDLVL_GATE_EN_F0_MASK                 (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RDLVL_GATE_EN_F0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_188_PI_RDLVL_GATE_EN_F0_MAX                  (0x00000003U)

/* DENALI_PI_189 */

#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_EN_F1_MASK                      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_EN_F1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_EN_F1_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_GATE_EN_F1_MASK                 (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_GATE_EN_F1_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_GATE_EN_F1_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_EN_F2_MASK                      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_EN_F2_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_EN_F2_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_GATE_EN_F2_MASK                 (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_GATE_EN_F2_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_189_PI_RDLVL_GATE_EN_F2_MAX                  (0x00000003U)

/* DENALI_PI_190 */

#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F0_MASK                       (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F0_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F0_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F1_MASK                       (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F1_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F1_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F2_MASK                       (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F2_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_TWR_MPR_F2_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_RDLVL_PAT0_EN_F0_MASK                 (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_RDLVL_PAT0_EN_F0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_190_PI_RDLVL_PAT0_EN_F0_MAX                  (0x00000003U)

/* DENALI_PI_191 */

#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_RXCAL_EN_F0_MASK                (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_RXCAL_EN_F0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_RXCAL_EN_F0_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_DFE_EN_F0_MASK                  (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_DFE_EN_F0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_DFE_EN_F0_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_MULTI_EN_F0_MASK                (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_MULTI_EN_F0_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_MULTI_EN_F0_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_PAT0_EN_F1_MASK                 (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_PAT0_EN_F1_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_191_PI_RDLVL_PAT0_EN_F1_MAX                  (0x00000003U)

/* DENALI_PI_192 */

#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_RXCAL_EN_F1_MASK                (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_RXCAL_EN_F1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_RXCAL_EN_F1_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_DFE_EN_F1_MASK                  (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_DFE_EN_F1_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_DFE_EN_F1_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_MULTI_EN_F1_MASK                (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_MULTI_EN_F1_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_MULTI_EN_F1_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_PAT0_EN_F2_MASK                 (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_PAT0_EN_F2_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_192_PI_RDLVL_PAT0_EN_F2_MAX                  (0x00000003U)

/* DENALI_PI_193 */

#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_RXCAL_EN_F2_MASK                (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_RXCAL_EN_F2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_RXCAL_EN_F2_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_DFE_EN_F2_MASK                  (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_DFE_EN_F2_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_DFE_EN_F2_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_MULTI_EN_F2_MASK                (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_MULTI_EN_F2_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLVL_MULTI_EN_F2_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLAT_ADJ_F0_MASK                     (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLAT_ADJ_F0_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_193_PI_RDLAT_ADJ_F0_MAX                      (0x000000FFU)

/* DENALI_PI_194 */

#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_RDLAT_ADJ_F1_MASK                     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_RDLAT_ADJ_F1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_RDLAT_ADJ_F1_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_RDLAT_ADJ_F2_MASK                     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_RDLAT_ADJ_F2_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_RDLAT_ADJ_F2_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_WRLAT_ADJ_F0_MASK                     (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_WRLAT_ADJ_F0_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_WRLAT_ADJ_F0_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_WRLAT_ADJ_F1_MASK                     (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_WRLAT_ADJ_F1_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_194_PI_WRLAT_ADJ_F1_MAX                      (0x000000FFU)

/* DENALI_PI_195 */

#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_WRLAT_ADJ_F2_MASK                     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_WRLAT_ADJ_F2_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_WRLAT_ADJ_F2_MAX                      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F0_MASK               (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F0_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F0_MAX                (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F1_MASK               (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F1_MAX                (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F2_MASK               (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F2_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_195_PI_TDFI_PHY_WRDATA_F2_MAX                (0x00000007U)

/* DENALI_PI_196 */

#define CSL_EMIF_CTLCFG_DENALI_PI_196_PI_TDFI_CALVL_CC_F0_MASK                 (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_196_PI_TDFI_CALVL_CC_F0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_196_PI_TDFI_CALVL_CC_F0_MAX                  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_196_PI_TDFI_CALVL_CAPTURE_F0_MASK            (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_196_PI_TDFI_CALVL_CAPTURE_F0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_196_PI_TDFI_CALVL_CAPTURE_F0_MAX             (0x000003FFU)

/* DENALI_PI_197 */

#define CSL_EMIF_CTLCFG_DENALI_PI_197_PI_TDFI_CALVL_CC_F1_MASK                 (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_197_PI_TDFI_CALVL_CC_F1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_197_PI_TDFI_CALVL_CC_F1_MAX                  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_197_PI_TDFI_CALVL_CAPTURE_F1_MASK            (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_197_PI_TDFI_CALVL_CAPTURE_F1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_197_PI_TDFI_CALVL_CAPTURE_F1_MAX             (0x000003FFU)

/* DENALI_PI_198 */

#define CSL_EMIF_CTLCFG_DENALI_PI_198_PI_TDFI_CALVL_CC_F2_MASK                 (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_198_PI_TDFI_CALVL_CC_F2_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_198_PI_TDFI_CALVL_CC_F2_MAX                  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_198_PI_TDFI_CALVL_CAPTURE_F2_MASK            (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_198_PI_TDFI_CALVL_CAPTURE_F2_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_198_PI_TDFI_CALVL_CAPTURE_F2_MAX             (0x000003FFU)

/* DENALI_PI_199 */

#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F0_MASK                      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F0_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F1_MASK                      (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F1_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F1_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F2_MASK                      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F2_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_CALVL_EN_F2_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_TMRZ_F0_MASK                          (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_TMRZ_F0_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_199_PI_TMRZ_F0_MAX                           (0x0000001FU)

/* DENALI_PI_200 */

#define CSL_EMIF_CTLCFG_DENALI_PI_200_PI_TCAENT_F0_MASK                        (0x00003FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_200_PI_TCAENT_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_200_PI_TCAENT_F0_MAX                         (0x00003FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_200_PI_TMRZ_F1_MASK                          (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_200_PI_TMRZ_F1_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_200_PI_TMRZ_F1_MAX                           (0x0000001FU)

/* DENALI_PI_201 */

#define CSL_EMIF_CTLCFG_DENALI_PI_201_PI_TCAENT_F1_MASK                        (0x00003FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_201_PI_TCAENT_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_201_PI_TCAENT_F1_MAX                         (0x00003FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_201_PI_TMRZ_F2_MASK                          (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_201_PI_TMRZ_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_201_PI_TMRZ_F2_MAX                           (0x0000001FU)

/* DENALI_PI_202 */

#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TCAENT_F2_MASK                        (0x00003FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TCAENT_F2_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TCAENT_F2_MAX                         (0x00003FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TDFI_CACSCA_F0_MASK                   (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TDFI_CACSCA_F0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TDFI_CACSCA_F0_MAX                    (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TDFI_CASEL_F0_MASK                    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TDFI_CASEL_F0_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_202_PI_TDFI_CASEL_F0_MAX                     (0x0000001FU)

/* DENALI_PI_203 */

#define CSL_EMIF_CTLCFG_DENALI_PI_203_PI_TVREF_SHORT_F0_MASK                   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_203_PI_TVREF_SHORT_F0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_203_PI_TVREF_SHORT_F0_MAX                    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_203_PI_TVREF_LONG_F0_MASK                    (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_203_PI_TVREF_LONG_F0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_203_PI_TVREF_LONG_F0_MAX                     (0x000003FFU)

/* DENALI_PI_204 */

#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TDFI_CACSCA_F1_MASK                   (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TDFI_CACSCA_F1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TDFI_CACSCA_F1_MAX                    (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TDFI_CASEL_F1_MASK                    (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TDFI_CASEL_F1_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TDFI_CASEL_F1_MAX                     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TVREF_SHORT_F1_MASK                   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TVREF_SHORT_F1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_204_PI_TVREF_SHORT_F1_MAX                    (0x000003FFU)

/* DENALI_PI_205 */

#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TVREF_LONG_F1_MASK                    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TVREF_LONG_F1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TVREF_LONG_F1_MAX                     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TDFI_CACSCA_F2_MASK                   (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TDFI_CACSCA_F2_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TDFI_CACSCA_F2_MAX                    (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TDFI_CASEL_F2_MASK                    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TDFI_CASEL_F2_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_205_PI_TDFI_CASEL_F2_MAX                     (0x0000001FU)

/* DENALI_PI_206 */

#define CSL_EMIF_CTLCFG_DENALI_PI_206_PI_TVREF_SHORT_F2_MASK                   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_206_PI_TVREF_SHORT_F2_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_206_PI_TVREF_SHORT_F2_MAX                    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_206_PI_TVREF_LONG_F2_MASK                    (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_206_PI_TVREF_LONG_F2_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_206_PI_TVREF_LONG_F2_MAX                     (0x000003FFU)

/* DENALI_PI_207 */

#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_START_POINT_F0_MASK (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_START_POINT_F0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_START_POINT_F0_MAX (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_STOP_POINT_F0_MASK (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_STOP_POINT_F0_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_STOP_POINT_F0_MAX  (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_START_POINT_F1_MASK (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_START_POINT_F1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_START_POINT_F1_MAX (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_STOP_POINT_F1_MASK (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_STOP_POINT_F1_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_207_PI_CALVL_VREF_INITIAL_STOP_POINT_F1_MAX  (0x0000007FU)

/* DENALI_PI_208 */

#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_INITIAL_START_POINT_F2_MASK (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_INITIAL_START_POINT_F2_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_INITIAL_START_POINT_F2_MAX (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_INITIAL_STOP_POINT_F2_MASK (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_INITIAL_STOP_POINT_F2_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_INITIAL_STOP_POINT_F2_MAX  (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_DELTA_F0_MASK              (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_DELTA_F0_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_DELTA_F0_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_DELTA_F1_MASK              (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_DELTA_F1_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_208_PI_CALVL_VREF_DELTA_F1_MAX               (0x0000000FU)

/* DENALI_PI_209 */

#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_CALVL_VREF_DELTA_F2_MASK              (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_CALVL_VREF_DELTA_F2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_CALVL_VREF_DELTA_F2_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TDFI_CALVL_STROBE_F0_MASK             (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TDFI_CALVL_STROBE_F0_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TDFI_CALVL_STROBE_F0_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TXP_F0_MASK                           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TXP_F0_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TXP_F0_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TMRWCKEL_F0_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TMRWCKEL_F0_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_209_PI_TMRWCKEL_F0_MAX                       (0x000000FFU)

/* DENALI_PI_210 */

#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TCKELCK_F0_MASK                       (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TCKELCK_F0_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TCKELCK_F0_MAX                        (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TDFI_CALVL_STROBE_F1_MASK             (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TDFI_CALVL_STROBE_F1_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TDFI_CALVL_STROBE_F1_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TXP_F1_MASK                           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TXP_F1_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TXP_F1_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TMRWCKEL_F1_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TMRWCKEL_F1_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_210_PI_TMRWCKEL_F1_MAX                       (0x000000FFU)

/* DENALI_PI_211 */

#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TCKELCK_F1_MASK                       (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TCKELCK_F1_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TCKELCK_F1_MAX                        (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TDFI_CALVL_STROBE_F2_MASK             (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TDFI_CALVL_STROBE_F2_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TDFI_CALVL_STROBE_F2_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TXP_F2_MASK                           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TXP_F2_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TXP_F2_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TMRWCKEL_F2_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TMRWCKEL_F2_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_211_PI_TMRWCKEL_F2_MAX                       (0x000000FFU)

/* DENALI_PI_212 */

#define CSL_EMIF_CTLCFG_DENALI_PI_212_PI_TCKELCK_F2_MASK                       (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_212_PI_TCKELCK_F2_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_212_PI_TCKELCK_F2_MAX                        (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_212_PI_TDFI_INIT_START_F0_MASK               (0xFFFFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_212_PI_TDFI_INIT_START_F0_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_212_PI_TDFI_INIT_START_F0_MAX                (0x00FFFFFFU)

/* DENALI_PI_213 */

#define CSL_EMIF_CTLCFG_DENALI_PI_213_PI_TDFI_INIT_COMPLETE_F0_MASK            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_213_PI_TDFI_INIT_COMPLETE_F0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_213_PI_TDFI_INIT_COMPLETE_F0_MAX             (0x00FFFFFFU)

/* DENALI_PI_214 */

#define CSL_EMIF_CTLCFG_DENALI_PI_214_PI_TDFI_INIT_START_F1_MASK               (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_214_PI_TDFI_INIT_START_F1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_214_PI_TDFI_INIT_START_F1_MAX                (0x00FFFFFFU)

/* DENALI_PI_215 */

#define CSL_EMIF_CTLCFG_DENALI_PI_215_PI_TDFI_INIT_COMPLETE_F1_MASK            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_215_PI_TDFI_INIT_COMPLETE_F1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_215_PI_TDFI_INIT_COMPLETE_F1_MAX             (0x00FFFFFFU)

/* DENALI_PI_216 */

#define CSL_EMIF_CTLCFG_DENALI_PI_216_PI_TDFI_INIT_START_F2_MASK               (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_216_PI_TDFI_INIT_START_F2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_216_PI_TDFI_INIT_START_F2_MAX                (0x00FFFFFFU)

/* DENALI_PI_217 */

#define CSL_EMIF_CTLCFG_DENALI_PI_217_PI_TDFI_INIT_COMPLETE_F2_MASK            (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_217_PI_TDFI_INIT_COMPLETE_F2_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_217_PI_TDFI_INIT_COMPLETE_F2_MAX             (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_217_PI_TCKEHDQS_F0_MASK                      (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_217_PI_TCKEHDQS_F0_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_217_PI_TCKEHDQS_F0_MAX                       (0x0000003FU)

/* DENALI_PI_218 */

#define CSL_EMIF_CTLCFG_DENALI_PI_218_PI_TFC_F0_MASK                           (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_218_PI_TFC_F0_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_218_PI_TFC_F0_MAX                            (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_218_PI_TCKEHDQS_F1_MASK                      (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_218_PI_TCKEHDQS_F1_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_218_PI_TCKEHDQS_F1_MAX                       (0x0000003FU)

/* DENALI_PI_219 */

#define CSL_EMIF_CTLCFG_DENALI_PI_219_PI_TFC_F1_MASK                           (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_219_PI_TFC_F1_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_219_PI_TFC_F1_MAX                            (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_219_PI_TCKEHDQS_F2_MASK                      (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_219_PI_TCKEHDQS_F2_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_219_PI_TCKEHDQS_F2_MAX                       (0x0000003FU)

/* DENALI_PI_220 */

#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_TFC_F2_MASK                           (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_TFC_F2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_TFC_F2_MAX                            (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_VREF_EN_F0_MASK                       (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_VREF_EN_F0_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_VREF_EN_F0_MAX                        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_VREF_EN_F1_MASK                       (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_VREF_EN_F1_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_220_PI_VREF_EN_F1_MAX                        (0x00000003U)

/* DENALI_PI_221 */

#define CSL_EMIF_CTLCFG_DENALI_PI_221_PI_VREF_EN_F2_MASK                       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_221_PI_VREF_EN_F2_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_221_PI_VREF_EN_F2_MAX                        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_221_PI_TDFI_WDQLVL_WR_F0_MASK                (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_221_PI_TDFI_WDQLVL_WR_F0_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_221_PI_TDFI_WDQLVL_WR_F0_MAX                 (0x000003FFU)

/* DENALI_PI_222 */

#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_TDFI_WDQLVL_RW_F0_MASK                (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_TDFI_WDQLVL_RW_F0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_TDFI_WDQLVL_RW_F0_MAX                 (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_WDQLVL_VREF_INITIAL_START_POINT_F0_MASK (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_WDQLVL_VREF_INITIAL_START_POINT_F0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_WDQLVL_VREF_INITIAL_START_POINT_F0_MAX (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_MASK (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_222_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_MAX (0x0000007FU)

/* DENALI_PI_223 */

#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_VREF_DELTA_F0_MASK             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_VREF_DELTA_F0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_VREF_DELTA_F0_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_EN_F0_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_EN_F0_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_EN_F0_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_NTP_TRAIN_EN_F0_MASK                  (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_NTP_TRAIN_EN_F0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_NTP_TRAIN_EN_F0_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_CL_F0_MASK                     (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_CL_F0_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_223_PI_WDQLVL_CL_F0_MAX                      (0x0000001FU)

/* DENALI_PI_224 */

#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_WDQLVL_RDLAT_ADJ_F0_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_WDQLVL_RDLAT_ADJ_F0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_WDQLVL_RDLAT_ADJ_F0_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_WDQLVL_WRLAT_ADJ_F0_MASK              (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_WDQLVL_WRLAT_ADJ_F0_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_WDQLVL_WRLAT_ADJ_F0_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_TDFI_WDQLVL_WR_F1_MASK                (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_TDFI_WDQLVL_WR_F1_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_224_PI_TDFI_WDQLVL_WR_F1_MAX                 (0x000003FFU)

/* DENALI_PI_225 */

#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_TDFI_WDQLVL_RW_F1_MASK                (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_TDFI_WDQLVL_RW_F1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_TDFI_WDQLVL_RW_F1_MAX                 (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_WDQLVL_VREF_INITIAL_START_POINT_F1_MASK (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_WDQLVL_VREF_INITIAL_START_POINT_F1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_WDQLVL_VREF_INITIAL_START_POINT_F1_MAX (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_MASK (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_225_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_MAX (0x0000007FU)

/* DENALI_PI_226 */

#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_VREF_DELTA_F1_MASK             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_VREF_DELTA_F1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_VREF_DELTA_F1_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_EN_F1_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_EN_F1_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_EN_F1_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_NTP_TRAIN_EN_F1_MASK                  (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_NTP_TRAIN_EN_F1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_NTP_TRAIN_EN_F1_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_CL_F1_MASK                     (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_CL_F1_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_226_PI_WDQLVL_CL_F1_MAX                      (0x0000001FU)

/* DENALI_PI_227 */

#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_WDQLVL_RDLAT_ADJ_F1_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_WDQLVL_RDLAT_ADJ_F1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_WDQLVL_RDLAT_ADJ_F1_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_WDQLVL_WRLAT_ADJ_F1_MASK              (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_WDQLVL_WRLAT_ADJ_F1_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_WDQLVL_WRLAT_ADJ_F1_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_TDFI_WDQLVL_WR_F2_MASK                (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_TDFI_WDQLVL_WR_F2_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_227_PI_TDFI_WDQLVL_WR_F2_MAX                 (0x000003FFU)

/* DENALI_PI_228 */

#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_TDFI_WDQLVL_RW_F2_MASK                (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_TDFI_WDQLVL_RW_F2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_TDFI_WDQLVL_RW_F2_MAX                 (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_WDQLVL_VREF_INITIAL_START_POINT_F2_MASK (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_WDQLVL_VREF_INITIAL_START_POINT_F2_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_WDQLVL_VREF_INITIAL_START_POINT_F2_MAX (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_MASK (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_228_PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_MAX (0x0000007FU)

/* DENALI_PI_229 */

#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_VREF_DELTA_F2_MASK             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_VREF_DELTA_F2_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_VREF_DELTA_F2_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_EN_F2_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_EN_F2_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_EN_F2_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_NTP_TRAIN_EN_F2_MASK                  (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_NTP_TRAIN_EN_F2_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_NTP_TRAIN_EN_F2_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_CL_F2_MASK                     (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_CL_F2_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_229_PI_WDQLVL_CL_F2_MAX                      (0x0000001FU)

/* DENALI_PI_230 */

#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_WDQLVL_RDLAT_ADJ_F2_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_WDQLVL_RDLAT_ADJ_F2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_WDQLVL_RDLAT_ADJ_F2_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_WDQLVL_WRLAT_ADJ_F2_MASK              (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_WDQLVL_WRLAT_ADJ_F2_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_WDQLVL_WRLAT_ADJ_F2_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_RD_DBI_LEVEL_EN_F0_MASK               (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_RD_DBI_LEVEL_EN_F0_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_RD_DBI_LEVEL_EN_F0_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_RD_DBI_LEVEL_EN_F1_MASK               (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_RD_DBI_LEVEL_EN_F1_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_230_PI_RD_DBI_LEVEL_EN_F1_MAX                (0x00000003U)

/* DENALI_PI_231 */

#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_RD_DBI_LEVEL_EN_F2_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_RD_DBI_LEVEL_EN_F2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_RD_DBI_LEVEL_EN_F2_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRTP_F0_MASK                          (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRTP_F0_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRTP_F0_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRP_F0_MASK                           (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRP_F0_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRP_F0_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRCD_F0_MASK                          (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRCD_F0_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_231_PI_TRCD_F0_MAX                           (0x000000FFU)

/* DENALI_PI_232 */

#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TCCD_L_F0_MASK                        (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TCCD_L_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TCCD_L_F0_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TWTR_F0_MASK                          (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TWTR_F0_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TWTR_F0_MAX                           (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TWR_F0_MASK                           (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TWR_F0_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_232_PI_TWR_F0_MAX                            (0x000000FFU)

/* DENALI_PI_233 */

#define CSL_EMIF_CTLCFG_DENALI_PI_233_PI_TRAS_MAX_F0_MASK                      (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_233_PI_TRAS_MAX_F0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_233_PI_TRAS_MAX_F0_MAX                       (0x000FFFFFU)

/* DENALI_PI_234 */

#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TRAS_MIN_F0_MASK                      (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TRAS_MIN_F0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TRAS_MIN_F0_MAX                       (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TDQSCK_MAX_F0_MASK                    (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TDQSCK_MAX_F0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TDQSCK_MAX_F0_MAX                     (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TCCDMW_F0_MASK                        (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TCCDMW_F0_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_234_PI_TCCDMW_F0_MAX                         (0x0000003FU)

/* DENALI_PI_235 */

#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TSR_F0_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TSR_F0_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TSR_F0_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMRD_F0_MASK                          (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMRD_F0_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMRD_F0_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMRW_F0_MASK                          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMRW_F0_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMRW_F0_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMOD_F0_MASK                          (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMOD_F0_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_235_PI_TMOD_F0_MAX                           (0x000000FFU)

/* DENALI_PI_236 */

#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TMOD_PAR_F0_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TMOD_PAR_F0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TMOD_PAR_F0_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TMRD_PAR_F0_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TMRD_PAR_F0_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TMRD_PAR_F0_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TRTP_F1_MASK                          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TRTP_F1_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TRTP_F1_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TRP_F1_MASK                           (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TRP_F1_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_236_PI_TRP_F1_MAX                            (0x000000FFU)

/* DENALI_PI_237 */

#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TRCD_F1_MASK                          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TRCD_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TRCD_F1_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TCCD_L_F1_MASK                        (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TCCD_L_F1_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TCCD_L_F1_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TWTR_F1_MASK                          (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TWTR_F1_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TWTR_F1_MAX                           (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TWR_F1_MASK                           (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TWR_F1_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_237_PI_TWR_F1_MAX                            (0x000000FFU)

/* DENALI_PI_238 */

#define CSL_EMIF_CTLCFG_DENALI_PI_238_PI_TRAS_MAX_F1_MASK                      (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_238_PI_TRAS_MAX_F1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_238_PI_TRAS_MAX_F1_MAX                       (0x000FFFFFU)

/* DENALI_PI_239 */

#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TRAS_MIN_F1_MASK                      (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TRAS_MIN_F1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TRAS_MIN_F1_MAX                       (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TDQSCK_MAX_F1_MASK                    (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TDQSCK_MAX_F1_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TDQSCK_MAX_F1_MAX                     (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TCCDMW_F1_MASK                        (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TCCDMW_F1_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_239_PI_TCCDMW_F1_MAX                         (0x0000003FU)

/* DENALI_PI_240 */

#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TSR_F1_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TSR_F1_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TSR_F1_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMRD_F1_MASK                          (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMRD_F1_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMRD_F1_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMRW_F1_MASK                          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMRW_F1_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMRW_F1_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMOD_F1_MASK                          (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMOD_F1_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_240_PI_TMOD_F1_MAX                           (0x000000FFU)

/* DENALI_PI_241 */

#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TMOD_PAR_F1_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TMOD_PAR_F1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TMOD_PAR_F1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TMRD_PAR_F1_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TMRD_PAR_F1_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TMRD_PAR_F1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TRTP_F2_MASK                          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TRTP_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TRTP_F2_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TRP_F2_MASK                           (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TRP_F2_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_241_PI_TRP_F2_MAX                            (0x000000FFU)

/* DENALI_PI_242 */

#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TRCD_F2_MASK                          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TRCD_F2_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TRCD_F2_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TCCD_L_F2_MASK                        (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TCCD_L_F2_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TCCD_L_F2_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TWTR_F2_MASK                          (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TWTR_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TWTR_F2_MAX                           (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TWR_F2_MASK                           (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TWR_F2_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_242_PI_TWR_F2_MAX                            (0x000000FFU)

/* DENALI_PI_243 */

#define CSL_EMIF_CTLCFG_DENALI_PI_243_PI_TRAS_MAX_F2_MASK                      (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_243_PI_TRAS_MAX_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_243_PI_TRAS_MAX_F2_MAX                       (0x000FFFFFU)

/* DENALI_PI_244 */

#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TRAS_MIN_F2_MASK                      (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TRAS_MIN_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TRAS_MIN_F2_MAX                       (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TDQSCK_MAX_F2_MASK                    (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TDQSCK_MAX_F2_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TDQSCK_MAX_F2_MAX                     (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TCCDMW_F2_MASK                        (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TCCDMW_F2_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_244_PI_TCCDMW_F2_MAX                         (0x0000003FU)

/* DENALI_PI_245 */

#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TSR_F2_MASK                           (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TSR_F2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TSR_F2_MAX                            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMRD_F2_MASK                          (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMRD_F2_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMRD_F2_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMRW_F2_MASK                          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMRW_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMRW_F2_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMOD_F2_MASK                          (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMOD_F2_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_245_PI_TMOD_F2_MAX                           (0x000000FFU)

/* DENALI_PI_246 */

#define CSL_EMIF_CTLCFG_DENALI_PI_246_PI_TMOD_PAR_F2_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_246_PI_TMOD_PAR_F2_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_246_PI_TMOD_PAR_F2_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_246_PI_TMRD_PAR_F2_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_246_PI_TMRD_PAR_F2_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_246_PI_TMRD_PAR_F2_MAX                       (0x000000FFU)

/* DENALI_PI_247 */

#define CSL_EMIF_CTLCFG_DENALI_PI_247_PI_TDFI_CTRLUPD_MAX_F0_MASK              (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_247_PI_TDFI_CTRLUPD_MAX_F0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_247_PI_TDFI_CTRLUPD_MAX_F0_MAX               (0x001FFFFFU)

/* DENALI_PI_248 */

#define CSL_EMIF_CTLCFG_DENALI_PI_248_PI_TDFI_CTRLUPD_INTERVAL_F0_MASK         (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_248_PI_TDFI_CTRLUPD_INTERVAL_F0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_248_PI_TDFI_CTRLUPD_INTERVAL_F0_MAX          (0xFFFFFFFFU)

/* DENALI_PI_249 */

#define CSL_EMIF_CTLCFG_DENALI_PI_249_PI_TDFI_CTRLUPD_MAX_F1_MASK              (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_249_PI_TDFI_CTRLUPD_MAX_F1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_249_PI_TDFI_CTRLUPD_MAX_F1_MAX               (0x001FFFFFU)

/* DENALI_PI_250 */

#define CSL_EMIF_CTLCFG_DENALI_PI_250_PI_TDFI_CTRLUPD_INTERVAL_F1_MASK         (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_250_PI_TDFI_CTRLUPD_INTERVAL_F1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_250_PI_TDFI_CTRLUPD_INTERVAL_F1_MAX          (0xFFFFFFFFU)

/* DENALI_PI_251 */

#define CSL_EMIF_CTLCFG_DENALI_PI_251_PI_TDFI_CTRLUPD_MAX_F2_MASK              (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_251_PI_TDFI_CTRLUPD_MAX_F2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_251_PI_TDFI_CTRLUPD_MAX_F2_MAX               (0x001FFFFFU)

/* DENALI_PI_252 */

#define CSL_EMIF_CTLCFG_DENALI_PI_252_PI_TDFI_CTRLUPD_INTERVAL_F2_MASK         (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_252_PI_TDFI_CTRLUPD_INTERVAL_F2_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_252_PI_TDFI_CTRLUPD_INTERVAL_F2_MAX          (0xFFFFFFFFU)

/* DENALI_PI_253 */

#define CSL_EMIF_CTLCFG_DENALI_PI_253_PI_TXSR_F0_MASK                          (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_253_PI_TXSR_F0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_253_PI_TXSR_F0_MAX                           (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_253_PI_TXSR_F1_MASK                          (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_253_PI_TXSR_F1_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_253_PI_TXSR_F1_MAX                           (0x0000FFFFU)

/* DENALI_PI_254 */

#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TXSR_F2_MASK                          (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TXSR_F2_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TXSR_F2_MAX                           (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TEXCKE_F0_MASK                        (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TEXCKE_F0_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TEXCKE_F0_MAX                         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TEXCKE_F1_MASK                        (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TEXCKE_F1_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_254_PI_TEXCKE_F1_MAX                         (0x0000003FU)

/* DENALI_PI_255 */

#define CSL_EMIF_CTLCFG_DENALI_PI_255_PI_TEXCKE_F2_MASK                        (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_255_PI_TEXCKE_F2_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_255_PI_TEXCKE_F2_MAX                         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_255_PI_TDLL_F0_MASK                          (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_255_PI_TDLL_F0_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_255_PI_TDLL_F0_MAX                           (0x0000FFFFU)

/* DENALI_PI_256 */

#define CSL_EMIF_CTLCFG_DENALI_PI_256_PI_TDLL_F1_MASK                          (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_256_PI_TDLL_F1_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_256_PI_TDLL_F1_MAX                           (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_256_PI_TDLL_F2_MASK                          (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_256_PI_TDLL_F2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_256_PI_TDLL_F2_MAX                           (0x0000FFFFU)

/* DENALI_PI_257 */

#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRX_F0_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRX_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRX_F0_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRE_F0_MASK                        (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRE_F0_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRE_F0_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRX_F1_MASK                        (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRX_F1_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRX_F1_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRE_F1_MASK                        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRE_F1_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_257_PI_TCKSRE_F1_MAX                         (0x000000FFU)

/* DENALI_PI_258 */

#define CSL_EMIF_CTLCFG_DENALI_PI_258_PI_TCKSRX_F2_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_258_PI_TCKSRX_F2_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_258_PI_TCKSRX_F2_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_258_PI_TCKSRE_F2_MASK                        (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_258_PI_TCKSRE_F2_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_258_PI_TCKSRE_F2_MAX                         (0x000000FFU)

/* DENALI_PI_259 */

#define CSL_EMIF_CTLCFG_DENALI_PI_259_PI_TINIT_F0_MASK                         (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_259_PI_TINIT_F0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_259_PI_TINIT_F0_MAX                          (0x00FFFFFFU)

/* DENALI_PI_260 */

#define CSL_EMIF_CTLCFG_DENALI_PI_260_PI_TINIT3_F0_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_260_PI_TINIT3_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_260_PI_TINIT3_F0_MAX                         (0x00FFFFFFU)

/* DENALI_PI_261 */

#define CSL_EMIF_CTLCFG_DENALI_PI_261_PI_TINIT4_F0_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_261_PI_TINIT4_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_261_PI_TINIT4_F0_MAX                         (0x00FFFFFFU)

/* DENALI_PI_262 */

#define CSL_EMIF_CTLCFG_DENALI_PI_262_PI_TINIT5_F0_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_262_PI_TINIT5_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_262_PI_TINIT5_F0_MAX                         (0x00FFFFFFU)

/* DENALI_PI_263 */

#define CSL_EMIF_CTLCFG_DENALI_PI_263_PI_TXSNR_F0_MASK                         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_263_PI_TXSNR_F0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_263_PI_TXSNR_F0_MAX                          (0x0000FFFFU)

/* DENALI_PI_264 */

#define CSL_EMIF_CTLCFG_DENALI_PI_264_PI_TINIT_F1_MASK                         (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_264_PI_TINIT_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_264_PI_TINIT_F1_MAX                          (0x00FFFFFFU)

/* DENALI_PI_265 */

#define CSL_EMIF_CTLCFG_DENALI_PI_265_PI_TINIT3_F1_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_265_PI_TINIT3_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_265_PI_TINIT3_F1_MAX                         (0x00FFFFFFU)

/* DENALI_PI_266 */

#define CSL_EMIF_CTLCFG_DENALI_PI_266_PI_TINIT4_F1_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_266_PI_TINIT4_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_266_PI_TINIT4_F1_MAX                         (0x00FFFFFFU)

/* DENALI_PI_267 */

#define CSL_EMIF_CTLCFG_DENALI_PI_267_PI_TINIT5_F1_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_267_PI_TINIT5_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_267_PI_TINIT5_F1_MAX                         (0x00FFFFFFU)

/* DENALI_PI_268 */

#define CSL_EMIF_CTLCFG_DENALI_PI_268_PI_TXSNR_F1_MASK                         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_268_PI_TXSNR_F1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_268_PI_TXSNR_F1_MAX                          (0x0000FFFFU)

/* DENALI_PI_269 */

#define CSL_EMIF_CTLCFG_DENALI_PI_269_PI_TINIT_F2_MASK                         (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_269_PI_TINIT_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_269_PI_TINIT_F2_MAX                          (0x00FFFFFFU)

/* DENALI_PI_270 */

#define CSL_EMIF_CTLCFG_DENALI_PI_270_PI_TINIT3_F2_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_270_PI_TINIT3_F2_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_270_PI_TINIT3_F2_MAX                         (0x00FFFFFFU)

/* DENALI_PI_271 */

#define CSL_EMIF_CTLCFG_DENALI_PI_271_PI_TINIT4_F2_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_271_PI_TINIT4_F2_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_271_PI_TINIT4_F2_MAX                         (0x00FFFFFFU)

/* DENALI_PI_272 */

#define CSL_EMIF_CTLCFG_DENALI_PI_272_PI_TINIT5_F2_MASK                        (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_272_PI_TINIT5_F2_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_272_PI_TINIT5_F2_MAX                         (0x00FFFFFFU)

/* DENALI_PI_273 */

#define CSL_EMIF_CTLCFG_DENALI_PI_273_PI_TXSNR_F2_MASK                         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_273_PI_TXSNR_F2_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_273_PI_TXSNR_F2_MAX                          (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_273_PI_RESERVED54_MASK                       (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_273_PI_RESERVED54_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_273_PI_RESERVED54_MAX                        (0x00000FFFU)

/* DENALI_PI_274 */

#define CSL_EMIF_CTLCFG_DENALI_PI_274_PI_RESERVED55_MASK                       (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_274_PI_RESERVED55_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_274_PI_RESERVED55_MAX                        (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_274_PI_TZQCAL_F0_MASK                        (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_274_PI_TZQCAL_F0_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_274_PI_TZQCAL_F0_MAX                         (0x00000FFFU)

/* DENALI_PI_275 */

#define CSL_EMIF_CTLCFG_DENALI_PI_275_PI_TZQLAT_F0_MASK                        (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_275_PI_TZQLAT_F0_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_275_PI_TZQLAT_F0_MAX                         (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_275_PI_RESERVED56_MASK                       (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_275_PI_RESERVED56_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_275_PI_RESERVED56_MAX                        (0x00000FFFU)

/* DENALI_PI_276 */

#define CSL_EMIF_CTLCFG_DENALI_PI_276_PI_RESERVED57_MASK                       (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_276_PI_RESERVED57_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_276_PI_RESERVED57_MAX                        (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_276_PI_TZQCAL_F1_MASK                        (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_276_PI_TZQCAL_F1_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_276_PI_TZQCAL_F1_MAX                         (0x00000FFFU)

/* DENALI_PI_277 */

#define CSL_EMIF_CTLCFG_DENALI_PI_277_PI_TZQLAT_F1_MASK                        (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_277_PI_TZQLAT_F1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_277_PI_TZQLAT_F1_MAX                         (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_277_PI_RESERVED58_MASK                       (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_277_PI_RESERVED58_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_277_PI_RESERVED58_MAX                        (0x00000FFFU)

/* DENALI_PI_278 */

#define CSL_EMIF_CTLCFG_DENALI_PI_278_PI_RESERVED59_MASK                       (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_278_PI_RESERVED59_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_278_PI_RESERVED59_MAX                        (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_278_PI_TZQCAL_F2_MASK                        (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_278_PI_TZQCAL_F2_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_278_PI_TZQCAL_F2_MAX                         (0x00000FFFU)

/* DENALI_PI_279 */

#define CSL_EMIF_CTLCFG_DENALI_PI_279_PI_TZQLAT_F2_MASK                        (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_279_PI_TZQLAT_F2_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_279_PI_TZQLAT_F2_MAX                         (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_279_PI_RESERVED60_MASK                       (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_279_PI_RESERVED60_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_279_PI_RESERVED60_MAX                        (0x00000FFFU)

/* DENALI_PI_280 */

#define CSL_EMIF_CTLCFG_DENALI_PI_280_PI_RESERVED61_MASK                       (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_280_PI_RESERVED61_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_280_PI_RESERVED61_MAX                        (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_280_PI_RESERVED62_MASK                       (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_280_PI_RESERVED62_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_280_PI_RESERVED62_MAX                        (0x00000FFFU)

/* DENALI_PI_281 */

#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F0_MASK           (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F0_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F1_MASK           (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F1_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F1_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F2_MASK           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F2_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_WDQ_OSC_DELTA_INDEX_F2_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_PREAMBLE_SUPPORT_F0_MASK              (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_PREAMBLE_SUPPORT_F0_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_281_PI_PREAMBLE_SUPPORT_F0_MAX               (0x00000003U)

/* DENALI_PI_282 */

#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_PREAMBLE_SUPPORT_F1_MASK              (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_PREAMBLE_SUPPORT_F1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_PREAMBLE_SUPPORT_F1_MAX               (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_PREAMBLE_SUPPORT_F2_MASK              (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_PREAMBLE_SUPPORT_F2_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_PREAMBLE_SUPPORT_F2_MAX               (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_MEMDATA_RATIO_0_MASK                  (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_MEMDATA_RATIO_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_MEMDATA_RATIO_0_MAX                   (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_MEMDATA_RATIO_1_MASK                  (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_MEMDATA_RATIO_1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_282_PI_MEMDATA_RATIO_1_MAX                   (0x00000007U)

/* DENALI_PI_283 */

#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_RD_MAP_CS0_MASK                   (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_RD_MAP_CS0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_RD_MAP_CS0_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_WR_MAP_CS0_MASK                   (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_WR_MAP_CS0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_WR_MAP_CS0_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_RD_MAP_CS1_MASK                   (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_RD_MAP_CS1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_RD_MAP_CS1_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_WR_MAP_CS1_MASK                   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_WR_MAP_CS1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_283_PI_ODT_WR_MAP_CS1_MAX                    (0x00000003U)

/* DENALI_PI_284 */

#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV0_0_MASK                  (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV0_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV0_0_MAX                   (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV0_1_MASK                  (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV0_1_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV0_1_MAX                   (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV1_0_MASK                  (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV1_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV1_0_MAX                   (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV1_1_MASK                  (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV1_1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_284_PI_VREF_VAL_DEV1_1_MAX                   (0x0000007FU)

/* DENALI_PI_285 */

#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_SLICE_PER_DEV_0_MASK                  (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_SLICE_PER_DEV_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_SLICE_PER_DEV_0_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_SLICE_PER_DEV_1_MASK                  (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_SLICE_PER_DEV_1_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_SLICE_PER_DEV_1_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_MR6_VREF_0_0_MASK                     (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_MR6_VREF_0_0_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_MR6_VREF_0_0_MAX                      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_MR6_VREF_0_1_MASK                     (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_MR6_VREF_0_1_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_285_PI_MR6_VREF_0_1_MAX                      (0x0000003FU)

/* DENALI_PI_286 */

#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR6_VREF_1_0_MASK                     (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR6_VREF_1_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR6_VREF_1_0_MAX                      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR6_VREF_1_1_MASK                     (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR6_VREF_1_1_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR6_VREF_1_1_MAX                      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR13_DATA_0_MASK                      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR13_DATA_0_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR13_DATA_0_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR15_DATA_0_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR15_DATA_0_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_286_PI_MR15_DATA_0_MAX                       (0x000000FFU)

/* DENALI_PI_287 */

#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR16_DATA_0_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR16_DATA_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR16_DATA_0_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR17_DATA_0_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR17_DATA_0_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR17_DATA_0_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR20_DATA_0_MASK                      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR20_DATA_0_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_287_PI_MR20_DATA_0_MAX                       (0x000000FFU)

/* DENALI_PI_288 */

#define CSL_EMIF_CTLCFG_DENALI_PI_288_PI_MR32_DATA_0_MASK                      (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_288_PI_MR32_DATA_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_288_PI_MR32_DATA_0_MAX                       (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_288_PI_MR40_DATA_0_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_288_PI_MR40_DATA_0_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_288_PI_MR40_DATA_0_MAX                       (0x000000FFU)

/* DENALI_PI_289 */

#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR13_DATA_1_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR13_DATA_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR13_DATA_1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR15_DATA_1_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR15_DATA_1_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR15_DATA_1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR16_DATA_1_MASK                      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR16_DATA_1_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR16_DATA_1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR17_DATA_1_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR17_DATA_1_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_289_PI_MR17_DATA_1_MAX                       (0x000000FFU)

/* DENALI_PI_290 */

#define CSL_EMIF_CTLCFG_DENALI_PI_290_PI_MR20_DATA_1_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_290_PI_MR20_DATA_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_290_PI_MR20_DATA_1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_290_PI_MR32_DATA_1_MASK                      (0x01FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_290_PI_MR32_DATA_1_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_290_PI_MR32_DATA_1_MAX                       (0x0001FFFFU)

/* DENALI_PI_291 */

#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_MR40_DATA_1_MASK                      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_MR40_DATA_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_MR40_DATA_1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CKE_MUX_0_MASK                        (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CKE_MUX_0_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CKE_MUX_0_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CKE_MUX_1_MASK                        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CKE_MUX_1_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CKE_MUX_1_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CS_MUX_0_MASK                         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CS_MUX_0_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_291_PI_CS_MUX_0_MAX                          (0x0000001FU)

/* DENALI_PI_292 */

#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_CS_MUX_1_MASK                         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_CS_MUX_1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_CS_MUX_1_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_ODT_MUX_0_MASK                        (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_ODT_MUX_0_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_ODT_MUX_0_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_ODT_MUX_1_MASK                        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_ODT_MUX_1_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_ODT_MUX_1_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_RESET_N_MUX_0_MASK                    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_RESET_N_MUX_0_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_292_PI_RESET_N_MUX_0_MAX                     (0x0000001FU)

/* DENALI_PI_293 */

#define CSL_EMIF_CTLCFG_DENALI_PI_293_PI_RESET_N_MUX_1_MASK                    (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PI_293_PI_RESET_N_MUX_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_293_PI_RESET_N_MUX_1_MAX                     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PI_293_PI_MRSINGLE_DATA_0_MASK                  (0x01FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_293_PI_MRSINGLE_DATA_0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_293_PI_MRSINGLE_DATA_0_MAX                   (0x0001FFFFU)

/* DENALI_PI_294 */

#define CSL_EMIF_CTLCFG_DENALI_PI_294_PI_MRSINGLE_DATA_1_MASK                  (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_294_PI_MRSINGLE_DATA_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_294_PI_MRSINGLE_DATA_1_MAX                   (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_294_PI_ZQ_CAL_START_MAP_0_MASK               (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_294_PI_ZQ_CAL_START_MAP_0_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_294_PI_ZQ_CAL_START_MAP_0_MAX                (0x00000003U)

/* DENALI_PI_295 */

#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_LATCH_MAP_0_MASK               (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_LATCH_MAP_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_LATCH_MAP_0_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_START_MAP_1_MASK               (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_START_MAP_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_START_MAP_1_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_LATCH_MAP_1_MASK               (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_LATCH_MAP_1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_295_PI_ZQ_CAL_LATCH_MAP_1_MAX                (0x00000003U)

/* DENALI_PI_296 */

#define CSL_EMIF_CTLCFG_DENALI_PI_296_PI_DQS_OSC_BASE_VALUE_0_0_MASK           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_296_PI_DQS_OSC_BASE_VALUE_0_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_296_PI_DQS_OSC_BASE_VALUE_0_0_MAX            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_296_PI_DQS_OSC_BASE_VALUE_0_1_MASK           (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_296_PI_DQS_OSC_BASE_VALUE_0_1_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_296_PI_DQS_OSC_BASE_VALUE_0_1_MAX            (0x0000FFFFU)

/* DENALI_PI_297 */

#define CSL_EMIF_CTLCFG_DENALI_PI_297_PI_MR0_DATA_F0_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_297_PI_MR0_DATA_F0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_297_PI_MR0_DATA_F0_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_298 */

#define CSL_EMIF_CTLCFG_DENALI_PI_298_PI_MR1_DATA_F0_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_298_PI_MR1_DATA_F0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_298_PI_MR1_DATA_F0_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_299 */

#define CSL_EMIF_CTLCFG_DENALI_PI_299_PI_MR2_DATA_F0_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_299_PI_MR2_DATA_F0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_299_PI_MR2_DATA_F0_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_300 */

#define CSL_EMIF_CTLCFG_DENALI_PI_300_PI_MR3_DATA_F0_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_300_PI_MR3_DATA_F0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_300_PI_MR3_DATA_F0_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_301 */

#define CSL_EMIF_CTLCFG_DENALI_PI_301_PI_MR4_DATA_F0_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_301_PI_MR4_DATA_F0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_301_PI_MR4_DATA_F0_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_302 */

#define CSL_EMIF_CTLCFG_DENALI_PI_302_PI_MR5_DATA_F0_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_302_PI_MR5_DATA_F0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_302_PI_MR5_DATA_F0_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_303 */

#define CSL_EMIF_CTLCFG_DENALI_PI_303_PI_MR6_DATA_F0_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_303_PI_MR6_DATA_F0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_303_PI_MR6_DATA_F0_0_MAX                     (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_303_PI_MR11_DATA_F0_0_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_303_PI_MR11_DATA_F0_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_303_PI_MR11_DATA_F0_0_MAX                    (0x000000FFU)

/* DENALI_PI_304 */

#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR12_DATA_F0_0_MASK                   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR12_DATA_F0_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR12_DATA_F0_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR14_DATA_F0_0_MASK                   (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR14_DATA_F0_0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR14_DATA_F0_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR22_DATA_F0_0_MASK                   (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR22_DATA_F0_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR22_DATA_F0_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR23_DATA_F0_0_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR23_DATA_F0_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_304_PI_MR23_DATA_F0_0_MAX                    (0x000000FFU)

/* DENALI_PI_305 */

#define CSL_EMIF_CTLCFG_DENALI_PI_305_PI_MR0_DATA_F1_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_305_PI_MR0_DATA_F1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_305_PI_MR0_DATA_F1_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_306 */

#define CSL_EMIF_CTLCFG_DENALI_PI_306_PI_MR1_DATA_F1_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_306_PI_MR1_DATA_F1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_306_PI_MR1_DATA_F1_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_307 */

#define CSL_EMIF_CTLCFG_DENALI_PI_307_PI_MR2_DATA_F1_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_307_PI_MR2_DATA_F1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_307_PI_MR2_DATA_F1_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_308 */

#define CSL_EMIF_CTLCFG_DENALI_PI_308_PI_MR3_DATA_F1_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_308_PI_MR3_DATA_F1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_308_PI_MR3_DATA_F1_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_309 */

#define CSL_EMIF_CTLCFG_DENALI_PI_309_PI_MR4_DATA_F1_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_309_PI_MR4_DATA_F1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_309_PI_MR4_DATA_F1_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_310 */

#define CSL_EMIF_CTLCFG_DENALI_PI_310_PI_MR5_DATA_F1_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_310_PI_MR5_DATA_F1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_310_PI_MR5_DATA_F1_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_311 */

#define CSL_EMIF_CTLCFG_DENALI_PI_311_PI_MR6_DATA_F1_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_311_PI_MR6_DATA_F1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_311_PI_MR6_DATA_F1_0_MAX                     (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_311_PI_MR11_DATA_F1_0_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_311_PI_MR11_DATA_F1_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_311_PI_MR11_DATA_F1_0_MAX                    (0x000000FFU)

/* DENALI_PI_312 */

#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR12_DATA_F1_0_MASK                   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR12_DATA_F1_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR12_DATA_F1_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR14_DATA_F1_0_MASK                   (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR14_DATA_F1_0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR14_DATA_F1_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR22_DATA_F1_0_MASK                   (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR22_DATA_F1_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR22_DATA_F1_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR23_DATA_F1_0_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR23_DATA_F1_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_312_PI_MR23_DATA_F1_0_MAX                    (0x000000FFU)

/* DENALI_PI_313 */

#define CSL_EMIF_CTLCFG_DENALI_PI_313_PI_MR0_DATA_F2_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_313_PI_MR0_DATA_F2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_313_PI_MR0_DATA_F2_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_314 */

#define CSL_EMIF_CTLCFG_DENALI_PI_314_PI_MR1_DATA_F2_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_314_PI_MR1_DATA_F2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_314_PI_MR1_DATA_F2_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_315 */

#define CSL_EMIF_CTLCFG_DENALI_PI_315_PI_MR2_DATA_F2_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_315_PI_MR2_DATA_F2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_315_PI_MR2_DATA_F2_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_316 */

#define CSL_EMIF_CTLCFG_DENALI_PI_316_PI_MR3_DATA_F2_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_316_PI_MR3_DATA_F2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_316_PI_MR3_DATA_F2_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_317 */

#define CSL_EMIF_CTLCFG_DENALI_PI_317_PI_MR4_DATA_F2_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_317_PI_MR4_DATA_F2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_317_PI_MR4_DATA_F2_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_318 */

#define CSL_EMIF_CTLCFG_DENALI_PI_318_PI_MR5_DATA_F2_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_318_PI_MR5_DATA_F2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_318_PI_MR5_DATA_F2_0_MAX                     (0x0001FFFFU)

/* DENALI_PI_319 */

#define CSL_EMIF_CTLCFG_DENALI_PI_319_PI_MR6_DATA_F2_0_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_319_PI_MR6_DATA_F2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_319_PI_MR6_DATA_F2_0_MAX                     (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_319_PI_MR11_DATA_F2_0_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_319_PI_MR11_DATA_F2_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_319_PI_MR11_DATA_F2_0_MAX                    (0x000000FFU)

/* DENALI_PI_320 */

#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR12_DATA_F2_0_MASK                   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR12_DATA_F2_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR12_DATA_F2_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR14_DATA_F2_0_MASK                   (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR14_DATA_F2_0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR14_DATA_F2_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR22_DATA_F2_0_MASK                   (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR22_DATA_F2_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR22_DATA_F2_0_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR23_DATA_F2_0_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR23_DATA_F2_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_320_PI_MR23_DATA_F2_0_MAX                    (0x000000FFU)

/* DENALI_PI_321 */

#define CSL_EMIF_CTLCFG_DENALI_PI_321_PI_MR0_DATA_F0_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_321_PI_MR0_DATA_F0_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_321_PI_MR0_DATA_F0_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_322 */

#define CSL_EMIF_CTLCFG_DENALI_PI_322_PI_MR1_DATA_F0_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_322_PI_MR1_DATA_F0_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_322_PI_MR1_DATA_F0_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_323 */

#define CSL_EMIF_CTLCFG_DENALI_PI_323_PI_MR2_DATA_F0_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_323_PI_MR2_DATA_F0_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_323_PI_MR2_DATA_F0_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_324 */

#define CSL_EMIF_CTLCFG_DENALI_PI_324_PI_MR3_DATA_F0_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_324_PI_MR3_DATA_F0_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_324_PI_MR3_DATA_F0_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_325 */

#define CSL_EMIF_CTLCFG_DENALI_PI_325_PI_MR4_DATA_F0_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_325_PI_MR4_DATA_F0_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_325_PI_MR4_DATA_F0_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_326 */

#define CSL_EMIF_CTLCFG_DENALI_PI_326_PI_MR5_DATA_F0_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_326_PI_MR5_DATA_F0_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_326_PI_MR5_DATA_F0_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_327 */

#define CSL_EMIF_CTLCFG_DENALI_PI_327_PI_MR6_DATA_F0_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_327_PI_MR6_DATA_F0_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_327_PI_MR6_DATA_F0_1_MAX                     (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_327_PI_MR11_DATA_F0_1_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_327_PI_MR11_DATA_F0_1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_327_PI_MR11_DATA_F0_1_MAX                    (0x000000FFU)

/* DENALI_PI_328 */

#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR12_DATA_F0_1_MASK                   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR12_DATA_F0_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR12_DATA_F0_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR14_DATA_F0_1_MASK                   (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR14_DATA_F0_1_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR14_DATA_F0_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR22_DATA_F0_1_MASK                   (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR22_DATA_F0_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR22_DATA_F0_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR23_DATA_F0_1_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR23_DATA_F0_1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_328_PI_MR23_DATA_F0_1_MAX                    (0x000000FFU)

/* DENALI_PI_329 */

#define CSL_EMIF_CTLCFG_DENALI_PI_329_PI_MR0_DATA_F1_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_329_PI_MR0_DATA_F1_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_329_PI_MR0_DATA_F1_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_330 */

#define CSL_EMIF_CTLCFG_DENALI_PI_330_PI_MR1_DATA_F1_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_330_PI_MR1_DATA_F1_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_330_PI_MR1_DATA_F1_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_331 */

#define CSL_EMIF_CTLCFG_DENALI_PI_331_PI_MR2_DATA_F1_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_331_PI_MR2_DATA_F1_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_331_PI_MR2_DATA_F1_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_332 */

#define CSL_EMIF_CTLCFG_DENALI_PI_332_PI_MR3_DATA_F1_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_332_PI_MR3_DATA_F1_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_332_PI_MR3_DATA_F1_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_333 */

#define CSL_EMIF_CTLCFG_DENALI_PI_333_PI_MR4_DATA_F1_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_333_PI_MR4_DATA_F1_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_333_PI_MR4_DATA_F1_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_334 */

#define CSL_EMIF_CTLCFG_DENALI_PI_334_PI_MR5_DATA_F1_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_334_PI_MR5_DATA_F1_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_334_PI_MR5_DATA_F1_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_335 */

#define CSL_EMIF_CTLCFG_DENALI_PI_335_PI_MR6_DATA_F1_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_335_PI_MR6_DATA_F1_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_335_PI_MR6_DATA_F1_1_MAX                     (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_335_PI_MR11_DATA_F1_1_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_335_PI_MR11_DATA_F1_1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_335_PI_MR11_DATA_F1_1_MAX                    (0x000000FFU)

/* DENALI_PI_336 */

#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR12_DATA_F1_1_MASK                   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR12_DATA_F1_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR12_DATA_F1_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR14_DATA_F1_1_MASK                   (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR14_DATA_F1_1_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR14_DATA_F1_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR22_DATA_F1_1_MASK                   (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR22_DATA_F1_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR22_DATA_F1_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR23_DATA_F1_1_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR23_DATA_F1_1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_336_PI_MR23_DATA_F1_1_MAX                    (0x000000FFU)

/* DENALI_PI_337 */

#define CSL_EMIF_CTLCFG_DENALI_PI_337_PI_MR0_DATA_F2_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_337_PI_MR0_DATA_F2_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_337_PI_MR0_DATA_F2_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_338 */

#define CSL_EMIF_CTLCFG_DENALI_PI_338_PI_MR1_DATA_F2_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_338_PI_MR1_DATA_F2_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_338_PI_MR1_DATA_F2_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_339 */

#define CSL_EMIF_CTLCFG_DENALI_PI_339_PI_MR2_DATA_F2_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_339_PI_MR2_DATA_F2_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_339_PI_MR2_DATA_F2_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_340 */

#define CSL_EMIF_CTLCFG_DENALI_PI_340_PI_MR3_DATA_F2_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_340_PI_MR3_DATA_F2_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_340_PI_MR3_DATA_F2_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_341 */

#define CSL_EMIF_CTLCFG_DENALI_PI_341_PI_MR4_DATA_F2_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_341_PI_MR4_DATA_F2_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_341_PI_MR4_DATA_F2_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_342 */

#define CSL_EMIF_CTLCFG_DENALI_PI_342_PI_MR5_DATA_F2_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_342_PI_MR5_DATA_F2_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_342_PI_MR5_DATA_F2_1_MAX                     (0x0001FFFFU)

/* DENALI_PI_343 */

#define CSL_EMIF_CTLCFG_DENALI_PI_343_PI_MR6_DATA_F2_1_MASK                    (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_343_PI_MR6_DATA_F2_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_343_PI_MR6_DATA_F2_1_MAX                     (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_343_PI_MR11_DATA_F2_1_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_343_PI_MR11_DATA_F2_1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_343_PI_MR11_DATA_F2_1_MAX                    (0x000000FFU)

/* DENALI_PI_344 */

#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR12_DATA_F2_1_MASK                   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR12_DATA_F2_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR12_DATA_F2_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR14_DATA_F2_1_MASK                   (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR14_DATA_F2_1_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR14_DATA_F2_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR22_DATA_F2_1_MASK                   (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR22_DATA_F2_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR22_DATA_F2_1_MAX                    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR23_DATA_F2_1_MASK                   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR23_DATA_F2_1_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PI_344_PI_MR23_DATA_F2_1_MAX                    (0x000000FFU)

/* DENALI_PHY_0 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0_MASK       (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0_MAX        (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0_MASK     (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0_MAX      (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_MASK      (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_0_PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_MAX       (0x000007FFU)

/* DENALI_PHY_1 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_IO_PAD_DELAY_TIMING_BYPASS_0_MASK     (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_IO_PAD_DELAY_TIMING_BYPASS_0_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_IO_PAD_DELAY_TIMING_BYPASS_0_MAX      (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0_MASK   (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_WRITE_PATH_LAT_ADD_BYPASS_0_MASK      (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_WRITE_PATH_LAT_ADD_BYPASS_0_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1_PHY_WRITE_PATH_LAT_ADD_BYPASS_0_MAX       (0x00000007U)

/* DENALI_PHY_2 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0_MASK  (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0_MAX   (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_BYPASS_TWO_CYC_PREAMBLE_0_MASK        (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_BYPASS_TWO_CYC_PREAMBLE_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_BYPASS_TWO_CYC_PREAMBLE_0_MAX         (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_CLK_BYPASS_OVERRIDE_0_MASK            (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_CLK_BYPASS_OVERRIDE_0_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_2_PHY_CLK_BYPASS_OVERRIDE_0_MAX             (0x00000001U)

/* DENALI_PHY_3 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ0_SHIFT_0_MASK                 (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ0_SHIFT_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ0_SHIFT_0_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ1_SHIFT_0_MASK                 (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ1_SHIFT_0_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ1_SHIFT_0_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ2_SHIFT_0_MASK                 (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ2_SHIFT_0_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ2_SHIFT_0_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ3_SHIFT_0_MASK                 (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ3_SHIFT_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_3_PHY_SW_WRDQ3_SHIFT_0_MAX                  (0x0000003FU)

/* DENALI_PHY_4 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ4_SHIFT_0_MASK                 (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ4_SHIFT_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ4_SHIFT_0_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ5_SHIFT_0_MASK                 (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ5_SHIFT_0_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ5_SHIFT_0_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ6_SHIFT_0_MASK                 (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ6_SHIFT_0_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ6_SHIFT_0_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ7_SHIFT_0_MASK                 (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ7_SHIFT_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_4_PHY_SW_WRDQ7_SHIFT_0_MAX                  (0x0000003FU)

/* DENALI_PHY_5 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_SW_WRDM_SHIFT_0_MASK                  (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_SW_WRDM_SHIFT_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_SW_WRDM_SHIFT_0_MAX                   (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_SW_WRDQS_SHIFT_0_MASK                 (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_SW_WRDQS_SHIFT_0_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_SW_WRDQS_SHIFT_0_MAX                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0_MASK      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_LP4_BOOT_RDDATA_EN_DLY_0_MASK         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_LP4_BOOT_RDDATA_EN_DLY_0_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_5_PHY_LP4_BOOT_RDDATA_EN_DLY_0_MAX          (0x0000001FU)

/* DENALI_PHY_6 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0_MASK    (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0_MAX     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RPTR_UPDATE_0_MASK           (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RPTR_UPDATE_0_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RPTR_UPDATE_0_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0_MASK  (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0_MAX   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0_MASK   (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0_SHIFT  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_6_PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0_MAX    (0x00000003U)

/* DENALI_PHY_7 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0_MASK      (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0_MAX       (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_CTRL_LPBK_EN_0_MASK                   (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_CTRL_LPBK_EN_0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_CTRL_LPBK_EN_0_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_LPBK_CONTROL_0_MASK                   (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_LPBK_CONTROL_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_7_PHY_LPBK_CONTROL_0_MAX                    (0x000001FFU)

/* DENALI_PHY_8 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_8_PHY_LPBK_DFX_TIMEOUT_EN_0_MASK            (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_8_PHY_LPBK_DFX_TIMEOUT_EN_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_8_PHY_LPBK_DFX_TIMEOUT_EN_0_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_8_PHY_GATE_DELAY_COMP_DISABLE_0_MASK        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_8_PHY_GATE_DELAY_COMP_DISABLE_0_SHIFT       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_8_PHY_GATE_DELAY_COMP_DISABLE_0_MAX         (0x00000001U)

/* DENALI_PHY_9 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_9_PHY_AUTO_TIMING_MARGIN_CONTROL_0_MASK     (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_9_PHY_AUTO_TIMING_MARGIN_CONTROL_0_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_9_PHY_AUTO_TIMING_MARGIN_CONTROL_0_MAX      (0xFFFFFFFFU)

/* DENALI_PHY_10 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_10_PHY_AUTO_TIMING_MARGIN_OBS_0_MASK        (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_10_PHY_AUTO_TIMING_MARGIN_OBS_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_10_PHY_AUTO_TIMING_MARGIN_OBS_0_MAX         (0x0FFFFFFFU)

/* DENALI_PHY_11 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_DQ_IDLE_0_MASK                       (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_DQ_IDLE_0_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_DQ_IDLE_0_MAX                        (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_PDA_MODE_EN_0_MASK                   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_PDA_MODE_EN_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_PDA_MODE_EN_0_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_PRBS_PATTERN_START_0_MASK            (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_PRBS_PATTERN_START_0_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_11_PHY_PRBS_PATTERN_START_0_MAX             (0x0000007FU)

/* DENALI_PHY_12 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_PRBS_PATTERN_MASK_0_MASK             (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_PRBS_PATTERN_MASK_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_PRBS_PATTERN_MASK_0_MAX              (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_RDLVL_MULTI_PATT_ENABLE_0_MASK       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_RDLVL_MULTI_PATT_ENABLE_0_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_RDLVL_MULTI_PATT_ENABLE_0_MAX        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_MASK  (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_12_PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_MAX   (0x00000001U)

/* DENALI_PHY_13 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_VREF_INITIAL_STEPSIZE_0_MASK         (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_VREF_INITIAL_STEPSIZE_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_VREF_INITIAL_STEPSIZE_0_MAX          (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_VREF_TRAIN_OBS_0_MASK                (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_VREF_TRAIN_OBS_0_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_VREF_TRAIN_OBS_0_MAX                 (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_13_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_14 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_14_PHY_GATE_ERROR_DELAY_SELECT_0_MASK       (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_14_PHY_GATE_ERROR_DELAY_SELECT_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_14_PHY_GATE_ERROR_DELAY_SELECT_0_MAX        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_14_SC_PHY_SNAP_OBS_REGS_0_MASK              (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_14_SC_PHY_SNAP_OBS_REGS_0_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_14_SC_PHY_SNAP_OBS_REGS_0_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_14_PHY_GATE_SMPL1_SLAVE_DELAY_0_MASK        (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_14_PHY_GATE_SMPL1_SLAVE_DELAY_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_14_PHY_GATE_SMPL1_SLAVE_DELAY_0_MAX         (0x000001FFU)

/* DENALI_PHY_15 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_LPDDR_0_MASK                         (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_LPDDR_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_LPDDR_0_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_MEM_CLASS_0_MASK                     (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_MEM_CLASS_0_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_MEM_CLASS_0_MAX                      (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_GATE_SMPL2_SLAVE_DELAY_0_MASK        (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_GATE_SMPL2_SLAVE_DELAY_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_15_PHY_GATE_SMPL2_SLAVE_DELAY_0_MAX         (0x000001FFU)

/* DENALI_PHY_16 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_16_ON_FLY_GATE_ADJUST_EN_0_MASK             (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_16_ON_FLY_GATE_ADJUST_EN_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_16_ON_FLY_GATE_ADJUST_EN_0_MAX              (0x00000003U)

/* DENALI_PHY_17 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_17_PHY_GATE_TRACKING_OBS_0_MASK             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_17_PHY_GATE_TRACKING_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_17_PHY_GATE_TRACKING_OBS_0_MAX              (0xFFFFFFFFU)

/* DENALI_PHY_18 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_18_PHY_LP4_PST_AMBLE_0_MASK                 (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_18_PHY_LP4_PST_AMBLE_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_18_PHY_LP4_PST_AMBLE_0_MAX                  (0x00000003U)

/* DENALI_PHY_19 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_19_PHY_RDLVL_PATT8_0_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_19_PHY_RDLVL_PATT8_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_19_PHY_RDLVL_PATT8_0_MAX                    (0xFFFFFFFFU)

/* DENALI_PHY_20 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_20_PHY_RDLVL_PATT9_0_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_20_PHY_RDLVL_PATT9_0_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_20_PHY_RDLVL_PATT9_0_MAX                    (0xFFFFFFFFU)

/* DENALI_PHY_21 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_21_PHY_RDLVL_PATT10_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_21_PHY_RDLVL_PATT10_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_21_PHY_RDLVL_PATT10_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_22 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_22_PHY_RDLVL_PATT11_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_22_PHY_RDLVL_PATT11_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_22_PHY_RDLVL_PATT11_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_23 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_23_PHY_RDLVL_PATT12_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_23_PHY_RDLVL_PATT12_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_23_PHY_RDLVL_PATT12_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_24 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_24_PHY_RDLVL_PATT13_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_24_PHY_RDLVL_PATT13_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_24_PHY_RDLVL_PATT13_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_25 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_25_PHY_RDLVL_PATT14_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_25_PHY_RDLVL_PATT14_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_25_PHY_RDLVL_PATT14_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_26 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_26_PHY_RDLVL_PATT15_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_26_PHY_RDLVL_PATT15_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_26_PHY_RDLVL_PATT15_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_27 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_SLAVE_LOOP_CNT_UPDATE_0_MASK         (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_SLAVE_LOOP_CNT_UPDATE_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_SLAVE_LOOP_CNT_UPDATE_0_MAX          (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_SW_FIFO_PTR_RST_DISABLE_0_MASK       (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_SW_FIFO_PTR_RST_DISABLE_0_SHIFT      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_SW_FIFO_PTR_RST_DISABLE_0_MAX        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_MASK    (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_MASTER_DLY_LOCK_OBS_SELECT_0_MAX     (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_RDDQ_ENC_OBS_SELECT_0_MASK           (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_RDDQ_ENC_OBS_SELECT_0_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_27_PHY_RDDQ_ENC_OBS_SELECT_0_MAX            (0x00000007U)

/* DENALI_PHY_28 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_MASK       (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_RDDQS_DQ_ENC_OBS_SELECT_0_MAX        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_WR_ENC_OBS_SELECT_0_MASK             (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_WR_ENC_OBS_SELECT_0_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_WR_ENC_OBS_SELECT_0_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_WR_SHIFT_OBS_SELECT_0_MASK           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_WR_SHIFT_OBS_SELECT_0_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_WR_SHIFT_OBS_SELECT_0_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_FIFO_PTR_OBS_SELECT_0_MASK           (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_FIFO_PTR_OBS_SELECT_0_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_28_PHY_FIFO_PTR_OBS_SELECT_0_MAX            (0x0000000FU)

/* DENALI_PHY_29 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_LVL_DEBUG_MODE_0_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_LVL_DEBUG_MODE_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_LVL_DEBUG_MODE_0_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_29_SC_PHY_LVL_DEBUG_CONT_0_MASK             (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_SC_PHY_LVL_DEBUG_CONT_0_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_SC_PHY_LVL_DEBUG_CONT_0_MAX              (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_WRLVL_ALGO_0_MASK                    (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_WRLVL_ALGO_0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_WRLVL_ALGO_0_MAX                     (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_WRLVL_CAPTURE_CNT_0_MASK             (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_WRLVL_CAPTURE_CNT_0_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_29_PHY_WRLVL_CAPTURE_CNT_0_MAX              (0x0000003FU)

/* DENALI_PHY_30 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_WRLVL_UPDT_WAIT_CNT_0_MASK           (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_WRLVL_UPDT_WAIT_CNT_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_WRLVL_UPDT_WAIT_CNT_0_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_DQ_MASK_0_MASK                       (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_DQ_MASK_0_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_DQ_MASK_0_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_GTLVL_CAPTURE_CNT_0_MASK             (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_GTLVL_CAPTURE_CNT_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_GTLVL_CAPTURE_CNT_0_MAX              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_GTLVL_UPDT_WAIT_CNT_0_MASK           (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_GTLVL_UPDT_WAIT_CNT_0_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_30_PHY_GTLVL_UPDT_WAIT_CNT_0_MAX            (0x0000000FU)

/* DENALI_PHY_31 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_CAPTURE_CNT_0_MASK             (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_CAPTURE_CNT_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_CAPTURE_CNT_0_MAX              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_UPDT_WAIT_CNT_0_MASK           (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_UPDT_WAIT_CNT_0_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_UPDT_WAIT_CNT_0_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_OP_MODE_0_MASK                 (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_OP_MODE_0_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_OP_MODE_0_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_MASK     (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_31_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_MAX      (0x0000001FU)

/* DENALI_PHY_32 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_32_PHY_RDLVL_DATA_MASK_0_MASK               (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_32_PHY_RDLVL_DATA_MASK_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_32_PHY_RDLVL_DATA_MASK_0_MAX                (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_32_PHY_RDLVL_DATA_SWIZZLE_0_MASK            (0x03FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_32_PHY_RDLVL_DATA_SWIZZLE_0_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_32_PHY_RDLVL_DATA_SWIZZLE_0_MAX             (0x0003FFFFU)

/* DENALI_PHY_33 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_CLK_JITTER_TOLERANCE_0_MASK   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_CLK_JITTER_TOLERANCE_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_CLK_JITTER_TOLERANCE_0_MAX    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_BURST_CNT_0_MASK              (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_BURST_CNT_0_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_BURST_CNT_0_MAX               (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_PATT_0_MASK                   (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_PATT_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_33_PHY_WDQLVL_PATT_0_MAX                    (0x00000007U)

/* DENALI_PHY_34 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0_MASK (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0_MAX (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_UPDT_WAIT_CNT_0_MASK          (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_UPDT_WAIT_CNT_0_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_UPDT_WAIT_CNT_0_MAX           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_DQDM_OBS_SELECT_0_MASK        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_DQDM_OBS_SELECT_0_SHIFT       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_34_PHY_WDQLVL_DQDM_OBS_SELECT_0_MAX         (0x0000000FU)

/* DENALI_PHY_35 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_PERIODIC_OBS_SELECT_0_MASK    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_PERIODIC_OBS_SELECT_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_PERIODIC_OBS_SELECT_0_MAX     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_DQ_SLV_DELTA_0_MASK           (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_DQ_SLV_DELTA_0_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_DQ_SLV_DELTA_0_MAX            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_DM_DLY_STEP_0_MASK            (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_DM_DLY_STEP_0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_PHY_WDQLVL_DM_DLY_STEP_0_MAX             (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_35_SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_MASK    (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_35_SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_MAX     (0x00000001U)

/* DENALI_PHY_36 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_36_PHY_WDQLVL_DATADM_MASK_0_MASK            (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_36_PHY_WDQLVL_DATADM_MASK_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_36_PHY_WDQLVL_DATADM_MASK_0_MAX             (0x000001FFU)

/* DENALI_PHY_37 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_37_PHY_USER_PATT0_0_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_37_PHY_USER_PATT0_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_37_PHY_USER_PATT0_0_MAX                     (0xFFFFFFFFU)

/* DENALI_PHY_38 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_38_PHY_USER_PATT1_0_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_38_PHY_USER_PATT1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_38_PHY_USER_PATT1_0_MAX                     (0xFFFFFFFFU)

/* DENALI_PHY_39 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_39_PHY_USER_PATT2_0_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_39_PHY_USER_PATT2_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_39_PHY_USER_PATT2_0_MAX                     (0xFFFFFFFFU)

/* DENALI_PHY_40 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_40_PHY_USER_PATT3_0_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_40_PHY_USER_PATT3_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_40_PHY_USER_PATT3_0_MAX                     (0xFFFFFFFFU)

/* DENALI_PHY_41 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_41_PHY_USER_PATT4_0_MASK                    (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_41_PHY_USER_PATT4_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_41_PHY_USER_PATT4_0_MAX                     (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_41_PHY_NTP_MULT_TRAIN_0_MASK                (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_41_PHY_NTP_MULT_TRAIN_0_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_41_PHY_NTP_MULT_TRAIN_0_MAX                 (0x00000001U)

/* DENALI_PHY_42 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_42_PHY_NTP_EARLY_THRESHOLD_0_MASK           (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_42_PHY_NTP_EARLY_THRESHOLD_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_42_PHY_NTP_EARLY_THRESHOLD_0_MAX            (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_42_PHY_NTP_PERIOD_THRESHOLD_0_MASK          (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_42_PHY_NTP_PERIOD_THRESHOLD_0_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_42_PHY_NTP_PERIOD_THRESHOLD_0_MAX           (0x000003FFU)

/* DENALI_PHY_43 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_43_PHY_NTP_PERIOD_THRESHOLD_MIN_0_MASK      (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_43_PHY_NTP_PERIOD_THRESHOLD_MIN_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_43_PHY_NTP_PERIOD_THRESHOLD_MIN_0_MAX       (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_43_PHY_NTP_PERIOD_THRESHOLD_MAX_0_MASK      (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_43_PHY_NTP_PERIOD_THRESHOLD_MAX_0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_43_PHY_NTP_PERIOD_THRESHOLD_MAX_0_MAX       (0x000003FFU)

/* DENALI_PHY_44 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_44_PHY_CALVL_VREF_DRIVING_SLICE_0_MASK      (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_44_PHY_CALVL_VREF_DRIVING_SLICE_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_44_PHY_CALVL_VREF_DRIVING_SLICE_0_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_44_SC_PHY_MANUAL_CLEAR_0_MASK               (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_44_SC_PHY_MANUAL_CLEAR_0_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_44_SC_PHY_MANUAL_CLEAR_0_MAX                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_44_PHY_FIFO_PTR_OBS_0_MASK                  (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_44_PHY_FIFO_PTR_OBS_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_44_PHY_FIFO_PTR_OBS_0_MAX                   (0x000000FFU)

/* DENALI_PHY_45 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_45_PHY_LPBK_RESULT_OBS_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_45_PHY_LPBK_RESULT_OBS_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_45_PHY_LPBK_RESULT_OBS_0_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_46 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_46_PHY_LPBK_ERROR_COUNT_OBS_0_MASK          (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_46_PHY_LPBK_ERROR_COUNT_OBS_0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_46_PHY_LPBK_ERROR_COUNT_OBS_0_MAX           (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_46_PHY_MASTER_DLY_LOCK_OBS_0_MASK           (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_46_PHY_MASTER_DLY_LOCK_OBS_0_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_46_PHY_MASTER_DLY_LOCK_OBS_0_MAX            (0x000007FFU)

/* DENALI_PHY_47 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQ_SLV_DLY_ENC_OBS_0_MASK          (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQ_SLV_DLY_ENC_OBS_0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQ_SLV_DLY_ENC_OBS_0_MAX           (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_MASK    (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_SHIFT   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_MAX     (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_MEAS_DLY_STEP_VALUE_0_MASK           (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_MEAS_DLY_STEP_VALUE_0_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_MEAS_DLY_STEP_VALUE_0_MAX            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_MASK (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_47_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_MAX (0x000000FFU)

/* DENALI_PHY_48 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_MASK (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_MAX (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_MASK    (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_SHIFT   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_MAX     (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_MASK    (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_48_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_MAX     (0x0000007FU)

/* DENALI_PHY_49 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_MASK     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_MAX      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_MASK      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_MAX       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WR_SHIFT_OBS_0_MASK                  (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WR_SHIFT_OBS_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_49_PHY_WR_SHIFT_OBS_0_MAX                   (0x00000007U)

/* DENALI_PHY_50 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_50_PHY_WRLVL_HARD0_DELAY_OBS_0_MASK         (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_50_PHY_WRLVL_HARD0_DELAY_OBS_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_50_PHY_WRLVL_HARD0_DELAY_OBS_0_MAX          (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_50_PHY_WRLVL_HARD1_DELAY_OBS_0_MASK         (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_50_PHY_WRLVL_HARD1_DELAY_OBS_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_50_PHY_WRLVL_HARD1_DELAY_OBS_0_MAX          (0x000003FFU)

/* DENALI_PHY_51 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_51_PHY_WRLVL_STATUS_OBS_0_MASK              (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_51_PHY_WRLVL_STATUS_OBS_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_51_PHY_WRLVL_STATUS_OBS_0_MAX               (0x001FFFFFU)

/* DENALI_PHY_52 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_52_PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0_MASK    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_52_PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_52_PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0_MAX     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_52_PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0_MASK    (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_52_PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_52_PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0_MAX     (0x000003FFU)

/* DENALI_PHY_53 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_53_PHY_GTLVL_HARD0_DELAY_OBS_0_MASK         (0x00003FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_53_PHY_GTLVL_HARD0_DELAY_OBS_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_53_PHY_GTLVL_HARD0_DELAY_OBS_0_MAX          (0x00003FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_53_PHY_GTLVL_HARD1_DELAY_OBS_0_MASK         (0x3FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_53_PHY_GTLVL_HARD1_DELAY_OBS_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_53_PHY_GTLVL_HARD1_DELAY_OBS_0_MAX          (0x00003FFFU)

/* DENALI_PHY_54 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_54_PHY_GTLVL_STATUS_OBS_0_MASK              (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_54_PHY_GTLVL_STATUS_OBS_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_54_PHY_GTLVL_STATUS_OBS_0_MAX               (0x0003FFFFU)

/* DENALI_PHY_55 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_55_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_MASK     (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_55_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_55_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_MAX      (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_55_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_MASK     (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_55_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_55_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_MAX      (0x000003FFU)

/* DENALI_PHY_56 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_56_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_MASK (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_56_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_56_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_MAX (0x00000003U)

/* DENALI_PHY_57 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_57_PHY_RDLVL_STATUS_OBS_0_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_57_PHY_RDLVL_STATUS_OBS_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_57_PHY_RDLVL_STATUS_OBS_0_MAX               (0xFFFFFFFFU)

/* DENALI_PHY_58 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_58_PHY_WDQLVL_DQDM_LE_DLY_OBS_0_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_58_PHY_WDQLVL_DQDM_LE_DLY_OBS_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_58_PHY_WDQLVL_DQDM_LE_DLY_OBS_0_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_58_PHY_WDQLVL_DQDM_TE_DLY_OBS_0_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_58_PHY_WDQLVL_DQDM_TE_DLY_OBS_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_58_PHY_WDQLVL_DQDM_TE_DLY_OBS_0_MAX         (0x000007FFU)

/* DENALI_PHY_59 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_59_PHY_WDQLVL_STATUS_OBS_0_MASK             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_59_PHY_WDQLVL_STATUS_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_59_PHY_WDQLVL_STATUS_OBS_0_MAX              (0xFFFFFFFFU)

/* DENALI_PHY_60 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_60_PHY_WDQLVL_PERIODIC_OBS_0_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_60_PHY_WDQLVL_PERIODIC_OBS_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_60_PHY_WDQLVL_PERIODIC_OBS_0_MAX            (0xFFFFFFFFU)

/* DENALI_PHY_61 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_61_PHY_DDL_MODE_0_MASK                      (0x7FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_61_PHY_DDL_MODE_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_61_PHY_DDL_MODE_0_MAX                       (0x7FFFFFFFU)

/* DENALI_PHY_62 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_62_PHY_DDL_MASK_0_MASK                      (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_62_PHY_DDL_MASK_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_62_PHY_DDL_MASK_0_MAX                       (0x0000003FU)

/* DENALI_PHY_63 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_63_PHY_DDL_TEST_OBS_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_63_PHY_DDL_TEST_OBS_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_63_PHY_DDL_TEST_OBS_0_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_64 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_64_PHY_DDL_TEST_MSTR_DLY_OBS_0_MASK         (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_64_PHY_DDL_TEST_MSTR_DLY_OBS_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_64_PHY_DDL_TEST_MSTR_DLY_OBS_0_MAX          (0xFFFFFFFFU)

/* DENALI_PHY_65 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_DDL_TRACK_UPD_THRESHOLD_0_MASK       (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_DDL_TRACK_UPD_THRESHOLD_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_DDL_TRACK_UPD_THRESHOLD_0_MAX        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_LP4_WDQS_OE_EXTEND_0_MASK            (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_LP4_WDQS_OE_EXTEND_0_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_LP4_WDQS_OE_EXTEND_0_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_RX_CAL_DQ0_0_MASK                    (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_RX_CAL_DQ0_0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_65_PHY_RX_CAL_DQ0_0_MAX                     (0x000001FFU)

/* DENALI_PHY_66 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_66_PHY_RX_CAL_DQ1_0_MASK                    (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_66_PHY_RX_CAL_DQ1_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_66_PHY_RX_CAL_DQ1_0_MAX                     (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_66_PHY_RX_CAL_DQ2_0_MASK                    (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_66_PHY_RX_CAL_DQ2_0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_66_PHY_RX_CAL_DQ2_0_MAX                     (0x000001FFU)

/* DENALI_PHY_67 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_67_PHY_RX_CAL_DQ3_0_MASK                    (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_67_PHY_RX_CAL_DQ3_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_67_PHY_RX_CAL_DQ3_0_MAX                     (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_67_PHY_RX_CAL_DQ4_0_MASK                    (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_67_PHY_RX_CAL_DQ4_0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_67_PHY_RX_CAL_DQ4_0_MAX                     (0x000001FFU)

/* DENALI_PHY_68 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_68_PHY_RX_CAL_DQ5_0_MASK                    (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_68_PHY_RX_CAL_DQ5_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_68_PHY_RX_CAL_DQ5_0_MAX                     (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_68_PHY_RX_CAL_DQ6_0_MASK                    (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_68_PHY_RX_CAL_DQ6_0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_68_PHY_RX_CAL_DQ6_0_MAX                     (0x000001FFU)

/* DENALI_PHY_69 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_69_PHY_RX_CAL_DQ7_0_MASK                    (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_69_PHY_RX_CAL_DQ7_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_69_PHY_RX_CAL_DQ7_0_MAX                     (0x000001FFU)

/* DENALI_PHY_70 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_70_PHY_RX_CAL_DM_0_MASK                     (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_70_PHY_RX_CAL_DM_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_70_PHY_RX_CAL_DM_0_MAX                      (0x0003FFFFU)

/* DENALI_PHY_71 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_71_PHY_RX_CAL_DQS_0_MASK                    (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_71_PHY_RX_CAL_DQS_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_71_PHY_RX_CAL_DQS_0_MAX                     (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_71_PHY_RX_CAL_FDBK_0_MASK                   (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_71_PHY_RX_CAL_FDBK_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_71_PHY_RX_CAL_FDBK_0_MAX                    (0x000001FFU)

/* DENALI_PHY_72 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_PAD_RX_BIAS_EN_0_MASK                (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_PAD_RX_BIAS_EN_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_PAD_RX_BIAS_EN_0_MAX                 (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_STATIC_TOG_DISABLE_0_MASK            (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_STATIC_TOG_DISABLE_0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_STATIC_TOG_DISABLE_0_MAX             (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_FDBK_PWR_CTRL_0_MASK                 (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_FDBK_PWR_CTRL_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_72_PHY_FDBK_PWR_CTRL_0_MAX                  (0x00000007U)

/* DENALI_PHY_73 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_SLV_DLY_CTRL_GATE_DISABLE_0_MASK     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_SLV_DLY_CTRL_GATE_DISABLE_0_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_SLV_DLY_CTRL_GATE_DISABLE_0_MAX      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_RDPATH_GATE_DISABLE_0_MASK           (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_RDPATH_GATE_DISABLE_0_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_RDPATH_GATE_DISABLE_0_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_MASK   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_MAX    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_SLICE_PWR_RDC_DISABLE_0_MASK         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_SLICE_PWR_RDC_DISABLE_0_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_73_PHY_SLICE_PWR_RDC_DISABLE_0_MAX          (0x00000001U)

/* DENALI_PHY_74 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQ_TSEL_ENABLE_0_MASK                (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQ_TSEL_ENABLE_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQ_TSEL_ENABLE_0_MAX                 (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQ_TSEL_SELECT_0_MASK                (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQ_TSEL_SELECT_0_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQ_TSEL_SELECT_0_MAX                 (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQS_TSEL_ENABLE_0_MASK               (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQS_TSEL_ENABLE_0_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_74_PHY_DQS_TSEL_ENABLE_0_MAX                (0x00000007U)

/* DENALI_PHY_75 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_DQS_TSEL_SELECT_0_MASK               (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_DQS_TSEL_SELECT_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_DQS_TSEL_SELECT_0_MAX                (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_TWO_CYC_PREAMBLE_0_MASK              (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_TWO_CYC_PREAMBLE_0_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_TWO_CYC_PREAMBLE_0_MAX               (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_VREF_INITIAL_START_POINT_0_MASK      (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_VREF_INITIAL_START_POINT_0_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_75_PHY_VREF_INITIAL_START_POINT_0_MAX       (0x0000007FU)

/* DENALI_PHY_76 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_VREF_INITIAL_STOP_POINT_0_MASK       (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_VREF_INITIAL_STOP_POINT_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_VREF_INITIAL_STOP_POINT_0_MAX        (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_VREF_TRAINING_CTRL_0_MASK            (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_VREF_TRAINING_CTRL_0_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_VREF_TRAINING_CTRL_0_MAX             (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_NTP_TRAIN_EN_0_MASK                  (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_NTP_TRAIN_EN_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_NTP_TRAIN_EN_0_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_NTP_WDQ_STEP_SIZE_0_MASK             (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_NTP_WDQ_STEP_SIZE_0_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_76_PHY_NTP_WDQ_STEP_SIZE_0_MAX              (0x000000FFU)

/* DENALI_PHY_77 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_77_PHY_NTP_WDQ_START_0_MASK                 (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_77_PHY_NTP_WDQ_START_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_77_PHY_NTP_WDQ_START_0_MAX                  (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_77_PHY_NTP_WDQ_STOP_0_MASK                  (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_77_PHY_NTP_WDQ_STOP_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_77_PHY_NTP_WDQ_STOP_0_MAX                   (0x000007FFU)

/* DENALI_PHY_78 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_NTP_WDQ_BIT_EN_0_MASK                (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_NTP_WDQ_BIT_EN_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_NTP_WDQ_BIT_EN_0_MAX                 (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_WDQLVL_DVW_MIN_0_MASK                (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_WDQLVL_DVW_MIN_0_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_WDQLVL_DVW_MIN_0_MAX                 (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_SW_WDQLVL_DVW_MIN_EN_0_MASK          (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_SW_WDQLVL_DVW_MIN_EN_0_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_78_PHY_SW_WDQLVL_DVW_MIN_EN_0_MAX           (0x00000001U)

/* DENALI_PHY_79 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_WDQLVL_PER_START_OFFSET_0_MASK       (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_WDQLVL_PER_START_OFFSET_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_WDQLVL_PER_START_OFFSET_0_MAX        (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_FAST_LVL_EN_0_MASK                   (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_FAST_LVL_EN_0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_FAST_LVL_EN_0_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_PAD_TX_DCD_0_MASK                    (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_PAD_TX_DCD_0_SHIFT                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_PAD_TX_DCD_0_MAX                     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_PAD_RX_DCD_0_0_MASK                  (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_PAD_RX_DCD_0_0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_79_PHY_PAD_RX_DCD_0_0_MAX                   (0x0000001FU)

/* DENALI_PHY_80 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_1_0_MASK                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_1_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_1_0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_2_0_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_2_0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_2_0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_3_0_MASK                  (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_3_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_3_0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_4_0_MASK                  (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_4_0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_80_PHY_PAD_RX_DCD_4_0_MAX                   (0x0000001FU)

/* DENALI_PHY_81 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_5_0_MASK                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_5_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_5_0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_6_0_MASK                  (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_6_0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_6_0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_7_0_MASK                  (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_7_0_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_RX_DCD_7_0_MAX                   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_DM_RX_DCD_0_MASK                 (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_DM_RX_DCD_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_81_PHY_PAD_DM_RX_DCD_0_MAX                  (0x0000001FU)

/* DENALI_PHY_82 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_DQS_RX_DCD_0_MASK                (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_DQS_RX_DCD_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_DQS_RX_DCD_0_MAX                 (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_FDBK_RX_DCD_0_MASK               (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_FDBK_RX_DCD_0_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_FDBK_RX_DCD_0_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_DSLICE_IO_CFG_0_MASK             (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_DSLICE_IO_CFG_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_82_PHY_PAD_DSLICE_IO_CFG_0_MAX              (0x0000007FU)

/* DENALI_PHY_83 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_83_PHY_RDDQ0_SLAVE_DELAY_0_MASK             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_83_PHY_RDDQ0_SLAVE_DELAY_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_83_PHY_RDDQ0_SLAVE_DELAY_0_MAX              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_83_PHY_RDDQ1_SLAVE_DELAY_0_MASK             (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_83_PHY_RDDQ1_SLAVE_DELAY_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_83_PHY_RDDQ1_SLAVE_DELAY_0_MAX              (0x000003FFU)

/* DENALI_PHY_84 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_84_PHY_RDDQ2_SLAVE_DELAY_0_MASK             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_84_PHY_RDDQ2_SLAVE_DELAY_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_84_PHY_RDDQ2_SLAVE_DELAY_0_MAX              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_84_PHY_RDDQ3_SLAVE_DELAY_0_MASK             (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_84_PHY_RDDQ3_SLAVE_DELAY_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_84_PHY_RDDQ3_SLAVE_DELAY_0_MAX              (0x000003FFU)

/* DENALI_PHY_85 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_85_PHY_RDDQ4_SLAVE_DELAY_0_MASK             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_85_PHY_RDDQ4_SLAVE_DELAY_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_85_PHY_RDDQ4_SLAVE_DELAY_0_MAX              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_85_PHY_RDDQ5_SLAVE_DELAY_0_MASK             (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_85_PHY_RDDQ5_SLAVE_DELAY_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_85_PHY_RDDQ5_SLAVE_DELAY_0_MAX              (0x000003FFU)

/* DENALI_PHY_86 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_86_PHY_RDDQ6_SLAVE_DELAY_0_MASK             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_86_PHY_RDDQ6_SLAVE_DELAY_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_86_PHY_RDDQ6_SLAVE_DELAY_0_MAX              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_86_PHY_RDDQ7_SLAVE_DELAY_0_MASK             (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_86_PHY_RDDQ7_SLAVE_DELAY_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_86_PHY_RDDQ7_SLAVE_DELAY_0_MAX              (0x000003FFU)

/* DENALI_PHY_87 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RDDM_SLAVE_DELAY_0_MASK              (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RDDM_SLAVE_DELAY_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RDDM_SLAVE_DELAY_0_MAX               (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RX_PCLK_CLK_SEL_0_MASK               (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RX_PCLK_CLK_SEL_0_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RX_PCLK_CLK_SEL_0_MAX                (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RX_CAL_ALL_DLY_0_MASK                (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RX_CAL_ALL_DLY_0_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_87_PHY_RX_CAL_ALL_DLY_0_MAX                 (0x0000001FU)

/* DENALI_PHY_88 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_OE_TIMING_0_MASK                  (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_OE_TIMING_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_OE_TIMING_0_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_TSEL_RD_TIMING_0_MASK             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_TSEL_RD_TIMING_0_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_TSEL_RD_TIMING_0_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_TSEL_WR_TIMING_0_MASK             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_TSEL_WR_TIMING_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQ_TSEL_WR_TIMING_0_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQS_OE_TIMING_0_MASK                 (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQS_OE_TIMING_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_88_PHY_DQS_OE_TIMING_0_MAX                  (0x000000FFU)

/* DENALI_PHY_89 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_IO_PAD_DELAY_TIMING_0_MASK           (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_IO_PAD_DELAY_TIMING_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_IO_PAD_DELAY_TIMING_0_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_TSEL_RD_TIMING_0_MASK            (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_TSEL_RD_TIMING_0_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_TSEL_RD_TIMING_0_MAX             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_OE_RD_TIMING_0_MASK              (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_OE_RD_TIMING_0_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_OE_RD_TIMING_0_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_TSEL_WR_TIMING_0_MASK            (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_TSEL_WR_TIMING_0_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_89_PHY_DQS_TSEL_WR_TIMING_0_MAX             (0x000000FFU)

/* DENALI_PHY_90 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_90_PHY_VREF_SETTING_TIME_0_MASK             (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_90_PHY_VREF_SETTING_TIME_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_90_PHY_VREF_SETTING_TIME_0_MAX              (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_90_PHY_PAD_VREF_CTRL_DQ_0_MASK              (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_90_PHY_PAD_VREF_CTRL_DQ_0_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_90_PHY_PAD_VREF_CTRL_DQ_0_MAX               (0x00000FFFU)

/* DENALI_PHY_91 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_DQ_IE_TIMING_0_MASK                  (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_DQ_IE_TIMING_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_DQ_IE_TIMING_0_MAX                   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_DQS_IE_TIMING_0_MASK                 (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_DQS_IE_TIMING_0_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_DQS_IE_TIMING_0_MAX                  (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_RDDATA_EN_IE_DLY_0_MASK              (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_RDDATA_EN_IE_DLY_0_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_RDDATA_EN_IE_DLY_0_MAX               (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_IE_MODE_0_MASK                       (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_IE_MODE_0_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_91_PHY_IE_MODE_0_MAX                        (0x00000003U)

/* DENALI_PHY_92 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_DBI_MODE_0_MASK                      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_DBI_MODE_0_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_DBI_MODE_0_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_IE_ON_0_MASK                  (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_IE_ON_0_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_IE_ON_0_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_RDDATA_EN_DLY_0_MASK          (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_RDDATA_EN_DLY_0_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_RDDATA_EN_DLY_0_MAX           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0_MASK     (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_92_PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0_MAX      (0x0000001FU)

/* DENALI_PHY_93 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_RDDATA_EN_TSEL_DLY_0_MASK            (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_RDDATA_EN_TSEL_DLY_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_RDDATA_EN_TSEL_DLY_0_MAX             (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_RDDATA_EN_OE_DLY_0_MASK              (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_RDDATA_EN_OE_DLY_0_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_RDDATA_EN_OE_DLY_0_MAX               (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_SW_MASTER_MODE_0_MASK                (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_SW_MASTER_MODE_0_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_93_PHY_SW_MASTER_MODE_0_MAX                 (0x0000000FU)

/* DENALI_PHY_94 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_START_0_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_START_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_START_0_MAX             (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_STEP_0_MASK             (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_STEP_0_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_STEP_0_MAX              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_WAIT_0_MASK             (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_WAIT_0_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_94_PHY_MASTER_DELAY_WAIT_0_MAX              (0x000000FFU)

/* DENALI_PHY_95 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_MASTER_DELAY_HALF_MEASURE_0_MASK     (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_MASTER_DELAY_HALF_MEASURE_0_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_MASTER_DELAY_HALF_MEASURE_0_MAX      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_RPTR_UPDATE_0_MASK                   (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_RPTR_UPDATE_0_SHIFT                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_RPTR_UPDATE_0_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_WRLVL_DLY_STEP_0_MASK                (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_WRLVL_DLY_STEP_0_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_WRLVL_DLY_STEP_0_MAX                 (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_WRLVL_DLY_FINE_STEP_0_MASK           (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_WRLVL_DLY_FINE_STEP_0_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_95_PHY_WRLVL_DLY_FINE_STEP_0_MAX            (0x0000000FU)

/* DENALI_PHY_96 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_WRLVL_RESP_WAIT_CNT_0_MASK           (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_WRLVL_RESP_WAIT_CNT_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_WRLVL_RESP_WAIT_CNT_0_MAX            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_GTLVL_DLY_STEP_0_MASK                (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_GTLVL_DLY_STEP_0_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_GTLVL_DLY_STEP_0_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_GTLVL_RESP_WAIT_CNT_0_MASK           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_GTLVL_RESP_WAIT_CNT_0_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_96_PHY_GTLVL_RESP_WAIT_CNT_0_MAX            (0x0000001FU)

/* DENALI_PHY_97 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_97_PHY_GTLVL_BACK_STEP_0_MASK               (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_97_PHY_GTLVL_BACK_STEP_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_97_PHY_GTLVL_BACK_STEP_0_MAX                (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_97_PHY_GTLVL_FINAL_STEP_0_MASK              (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_97_PHY_GTLVL_FINAL_STEP_0_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_97_PHY_GTLVL_FINAL_STEP_0_MAX               (0x000003FFU)

/* DENALI_PHY_98 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_DLY_STEP_0_MASK               (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_DLY_STEP_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_DLY_STEP_0_MAX                (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_QTR_DLY_STEP_0_MASK           (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_QTR_DLY_STEP_0_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_QTR_DLY_STEP_0_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_DM_SEARCH_RANGE_0_MASK        (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_DM_SEARCH_RANGE_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_98_PHY_WDQLVL_DM_SEARCH_RANGE_0_MAX         (0x000001FFU)

/* DENALI_PHY_99 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_99_PHY_TOGGLE_PRE_SUPPORT_0_MASK            (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_99_PHY_TOGGLE_PRE_SUPPORT_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_99_PHY_TOGGLE_PRE_SUPPORT_0_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_99_PHY_RDLVL_DLY_STEP_0_MASK                (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_99_PHY_RDLVL_DLY_STEP_0_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_99_PHY_RDLVL_DLY_STEP_0_MAX                 (0x0000000FU)

/* DENALI_PHY_100 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_100_PHY_RDLVL_MAX_EDGE_0_MASK               (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_100_PHY_RDLVL_MAX_EDGE_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_100_PHY_RDLVL_MAX_EDGE_0_MAX                (0x000003FFU)

/* DENALI_PHY_101 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WRPATH_GATE_DISABLE_0_MASK          (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WRPATH_GATE_DISABLE_0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WRPATH_GATE_DISABLE_0_MAX           (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WRPATH_GATE_TIMING_0_MASK           (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WRPATH_GATE_TIMING_0_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WRPATH_GATE_TIMING_0_MAX            (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WDQ_OSC_DELTA_0_MASK                (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WDQ_OSC_DELTA_0_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_WDQ_OSC_DELTA_0_MAX                 (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_MEAS_DLY_STEP_ENABLE_0_MASK         (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_MEAS_DLY_STEP_ENABLE_0_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_101_PHY_MEAS_DLY_STEP_ENABLE_0_MAX          (0x0000007FU)

/* DENALI_PHY_102 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_102_PHY_RDDATA_EN_DLY_0_MASK                (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_102_PHY_RDDATA_EN_DLY_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_102_PHY_RDDATA_EN_DLY_0_MAX                 (0x0000001FU)

/* DENALI_PHY_103 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_103_PHY_DQ_DM_SWIZZLE0_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_103_PHY_DQ_DM_SWIZZLE0_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_103_PHY_DQ_DM_SWIZZLE0_0_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_104 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_104_PHY_DQ_DM_SWIZZLE1_0_MASK               (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_104_PHY_DQ_DM_SWIZZLE1_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_104_PHY_DQ_DM_SWIZZLE1_0_MAX                (0x0000000FU)

/* DENALI_PHY_105 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_105_PHY_CLK_WRDQ0_SLAVE_DELAY_0_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_105_PHY_CLK_WRDQ0_SLAVE_DELAY_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_105_PHY_CLK_WRDQ0_SLAVE_DELAY_0_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_105_PHY_CLK_WRDQ1_SLAVE_DELAY_0_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_105_PHY_CLK_WRDQ1_SLAVE_DELAY_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_105_PHY_CLK_WRDQ1_SLAVE_DELAY_0_MAX         (0x000007FFU)

/* DENALI_PHY_106 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_106_PHY_CLK_WRDQ2_SLAVE_DELAY_0_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_106_PHY_CLK_WRDQ2_SLAVE_DELAY_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_106_PHY_CLK_WRDQ2_SLAVE_DELAY_0_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_106_PHY_CLK_WRDQ3_SLAVE_DELAY_0_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_106_PHY_CLK_WRDQ3_SLAVE_DELAY_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_106_PHY_CLK_WRDQ3_SLAVE_DELAY_0_MAX         (0x000007FFU)

/* DENALI_PHY_107 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_107_PHY_CLK_WRDQ4_SLAVE_DELAY_0_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_107_PHY_CLK_WRDQ4_SLAVE_DELAY_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_107_PHY_CLK_WRDQ4_SLAVE_DELAY_0_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_107_PHY_CLK_WRDQ5_SLAVE_DELAY_0_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_107_PHY_CLK_WRDQ5_SLAVE_DELAY_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_107_PHY_CLK_WRDQ5_SLAVE_DELAY_0_MAX         (0x000007FFU)

/* DENALI_PHY_108 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_108_PHY_CLK_WRDQ6_SLAVE_DELAY_0_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_108_PHY_CLK_WRDQ6_SLAVE_DELAY_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_108_PHY_CLK_WRDQ6_SLAVE_DELAY_0_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_108_PHY_CLK_WRDQ7_SLAVE_DELAY_0_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_108_PHY_CLK_WRDQ7_SLAVE_DELAY_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_108_PHY_CLK_WRDQ7_SLAVE_DELAY_0_MAX         (0x000007FFU)

/* DENALI_PHY_109 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_109_PHY_CLK_WRDM_SLAVE_DELAY_0_MASK         (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_109_PHY_CLK_WRDM_SLAVE_DELAY_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_109_PHY_CLK_WRDM_SLAVE_DELAY_0_MAX          (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_109_PHY_CLK_WRDQS_SLAVE_DELAY_0_MASK        (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_109_PHY_CLK_WRDQS_SLAVE_DELAY_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_109_PHY_CLK_WRDQS_SLAVE_DELAY_0_MAX         (0x000003FFU)

/* DENALI_PHY_110 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_110_PHY_WRLVL_THRESHOLD_ADJUST_0_MASK       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_110_PHY_WRLVL_THRESHOLD_ADJUST_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_110_PHY_WRLVL_THRESHOLD_ADJUST_0_MAX        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_110_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_MASK   (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_110_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_110_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_111 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_111_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_111_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_111_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_111_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_111_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_111_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_112 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_112_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_112_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_112_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_112_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_112_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_112_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_113 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_113_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_113_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_113_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_113_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_113_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_113_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_114 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_114_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_114_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_114_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_114_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_114_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_114_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_115 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_115_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_115_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_115_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_115_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_115_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_115_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_116 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_116_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_116_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_116_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_116_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_116_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_116_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_117 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_117_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_117_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_117_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_117_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_117_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_117_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_MAX    (0x000003FFU)

/* DENALI_PHY_118 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_118_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_118_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_118_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_118_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_MASK    (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_118_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_118_PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_MAX     (0x000003FFU)

/* DENALI_PHY_119 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_119_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_MASK    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_119_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_119_PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_MAX     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_119_PHY_RDDQS_GATE_SLAVE_DELAY_0_MASK       (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_119_PHY_RDDQS_GATE_SLAVE_DELAY_0_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_119_PHY_RDDQS_GATE_SLAVE_DELAY_0_MAX        (0x000003FFU)

/* DENALI_PHY_120 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_RDDQS_LATENCY_ADJUST_0_MASK         (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_RDDQS_LATENCY_ADJUST_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_RDDQS_LATENCY_ADJUST_0_MAX          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_WRITE_PATH_LAT_ADD_0_MASK           (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_WRITE_PATH_LAT_ADD_0_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_WRITE_PATH_LAT_ADD_0_MAX            (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_MASK  (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_120_PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_MAX   (0x000003FFU)

/* DENALI_PHY_121 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_121_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_MASK (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_121_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_121_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_MAX  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_121_PHY_WRLVL_EARLY_FORCE_ZERO_0_MASK       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_121_PHY_WRLVL_EARLY_FORCE_ZERO_0_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_121_PHY_WRLVL_EARLY_FORCE_ZERO_0_MAX        (0x00000001U)

/* DENALI_PHY_122 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_122_PHY_GTLVL_RDDQS_SLV_DLY_START_0_MASK    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_122_PHY_GTLVL_RDDQS_SLV_DLY_START_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_122_PHY_GTLVL_RDDQS_SLV_DLY_START_0_MAX     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_122_PHY_GTLVL_LAT_ADJ_START_0_MASK          (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_122_PHY_GTLVL_LAT_ADJ_START_0_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_122_PHY_GTLVL_LAT_ADJ_START_0_MAX           (0x0000000FU)

/* DENALI_PHY_123 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_WDQLVL_DQDM_SLV_DLY_START_0_MASK    (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_WDQLVL_DQDM_SLV_DLY_START_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_WDQLVL_DQDM_SLV_DLY_START_0_MAX     (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_NTP_WRLAT_START_0_MASK              (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_NTP_WRLAT_START_0_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_NTP_WRLAT_START_0_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_NTP_PASS_0_MASK                     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_NTP_PASS_0_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_123_PHY_NTP_PASS_0_MAX                      (0x00000001U)

/* DENALI_PHY_124 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_124_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_MASK (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_124_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_124_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_MAX  (0x000003FFU)

/* DENALI_PHY_125 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_125_PHY_DSLICE_PAD_BOOSTPN_SETTING_0_MASK   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_125_PHY_DSLICE_PAD_BOOSTPN_SETTING_0_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_125_PHY_DSLICE_PAD_BOOSTPN_SETTING_0_MAX    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_125_PHY_DSLICE_PAD_RX_CTLE_SETTING_0_MASK   (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_125_PHY_DSLICE_PAD_RX_CTLE_SETTING_0_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_125_PHY_DSLICE_PAD_RX_CTLE_SETTING_0_MAX    (0x0000003FU)

/* DENALI_PHY_256 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1_MASK     (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1_MAX      (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1_MASK   (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1_MAX    (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_MASK    (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_256_PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_MAX     (0x000007FFU)

/* DENALI_PHY_257 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_IO_PAD_DELAY_TIMING_BYPASS_1_MASK   (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_IO_PAD_DELAY_TIMING_BYPASS_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_IO_PAD_DELAY_TIMING_BYPASS_1_MAX    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1_MASK (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1_MAX  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_WRITE_PATH_LAT_ADD_BYPASS_1_MASK    (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_WRITE_PATH_LAT_ADD_BYPASS_1_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_257_PHY_WRITE_PATH_LAT_ADD_BYPASS_1_MAX     (0x00000007U)

/* DENALI_PHY_258 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1_MASK (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1_MAX (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_BYPASS_TWO_CYC_PREAMBLE_1_MASK      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_BYPASS_TWO_CYC_PREAMBLE_1_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_BYPASS_TWO_CYC_PREAMBLE_1_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_CLK_BYPASS_OVERRIDE_1_MASK          (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_CLK_BYPASS_OVERRIDE_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_258_PHY_CLK_BYPASS_OVERRIDE_1_MAX           (0x00000001U)

/* DENALI_PHY_259 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ0_SHIFT_1_MASK               (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ0_SHIFT_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ0_SHIFT_1_MAX                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ1_SHIFT_1_MASK               (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ1_SHIFT_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ1_SHIFT_1_MAX                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ2_SHIFT_1_MASK               (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ2_SHIFT_1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ2_SHIFT_1_MAX                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ3_SHIFT_1_MASK               (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ3_SHIFT_1_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_259_PHY_SW_WRDQ3_SHIFT_1_MAX                (0x0000003FU)

/* DENALI_PHY_260 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ4_SHIFT_1_MASK               (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ4_SHIFT_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ4_SHIFT_1_MAX                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ5_SHIFT_1_MASK               (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ5_SHIFT_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ5_SHIFT_1_MAX                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ6_SHIFT_1_MASK               (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ6_SHIFT_1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ6_SHIFT_1_MAX                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ7_SHIFT_1_MASK               (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ7_SHIFT_1_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_260_PHY_SW_WRDQ7_SHIFT_1_MAX                (0x0000003FU)

/* DENALI_PHY_261 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_SW_WRDM_SHIFT_1_MASK                (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_SW_WRDM_SHIFT_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_SW_WRDM_SHIFT_1_MAX                 (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_SW_WRDQS_SHIFT_1_MASK               (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_SW_WRDQS_SHIFT_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_SW_WRDQS_SHIFT_1_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1_MASK    (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1_MAX     (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_LP4_BOOT_RDDATA_EN_DLY_1_MASK       (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_LP4_BOOT_RDDATA_EN_DLY_1_SHIFT      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_261_PHY_LP4_BOOT_RDDATA_EN_DLY_1_MAX        (0x0000001FU)

/* DENALI_PHY_262 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1_MASK  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1_MAX   (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RPTR_UPDATE_1_MASK         (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RPTR_UPDATE_1_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RPTR_UPDATE_1_MAX          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1_MASK (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1_MAX (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1_MASK (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_262_PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1_MAX  (0x00000003U)

/* DENALI_PHY_263 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1_MASK    (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1_MAX     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_CTRL_LPBK_EN_1_MASK                 (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_CTRL_LPBK_EN_1_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_CTRL_LPBK_EN_1_MAX                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_LPBK_CONTROL_1_MASK                 (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_LPBK_CONTROL_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_263_PHY_LPBK_CONTROL_1_MAX                  (0x000001FFU)

/* DENALI_PHY_264 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_264_PHY_LPBK_DFX_TIMEOUT_EN_1_MASK          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_264_PHY_LPBK_DFX_TIMEOUT_EN_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_264_PHY_LPBK_DFX_TIMEOUT_EN_1_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_264_PHY_GATE_DELAY_COMP_DISABLE_1_MASK      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_264_PHY_GATE_DELAY_COMP_DISABLE_1_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_264_PHY_GATE_DELAY_COMP_DISABLE_1_MAX       (0x00000001U)

/* DENALI_PHY_265 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_265_PHY_AUTO_TIMING_MARGIN_CONTROL_1_MASK   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_265_PHY_AUTO_TIMING_MARGIN_CONTROL_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_265_PHY_AUTO_TIMING_MARGIN_CONTROL_1_MAX    (0xFFFFFFFFU)

/* DENALI_PHY_266 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_266_PHY_AUTO_TIMING_MARGIN_OBS_1_MASK       (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_266_PHY_AUTO_TIMING_MARGIN_OBS_1_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_266_PHY_AUTO_TIMING_MARGIN_OBS_1_MAX        (0x0FFFFFFFU)

/* DENALI_PHY_267 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_DQ_IDLE_1_MASK                      (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_DQ_IDLE_1_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_DQ_IDLE_1_MAX                       (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_PDA_MODE_EN_1_MASK                  (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_PDA_MODE_EN_1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_PDA_MODE_EN_1_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_PRBS_PATTERN_START_1_MASK           (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_PRBS_PATTERN_START_1_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_267_PHY_PRBS_PATTERN_START_1_MAX            (0x0000007FU)

/* DENALI_PHY_268 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_PRBS_PATTERN_MASK_1_MASK            (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_PRBS_PATTERN_MASK_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_PRBS_PATTERN_MASK_1_MAX             (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_RDLVL_MULTI_PATT_ENABLE_1_MASK      (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_RDLVL_MULTI_PATT_ENABLE_1_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_RDLVL_MULTI_PATT_ENABLE_1_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_MASK (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_268_PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_MAX  (0x00000001U)

/* DENALI_PHY_269 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_VREF_INITIAL_STEPSIZE_1_MASK        (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_VREF_INITIAL_STEPSIZE_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_VREF_INITIAL_STEPSIZE_1_MAX         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_VREF_TRAIN_OBS_1_MASK               (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_VREF_TRAIN_OBS_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_VREF_TRAIN_OBS_1_MAX                (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_MASK  (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_269_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_MAX   (0x000003FFU)

/* DENALI_PHY_270 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_270_PHY_GATE_ERROR_DELAY_SELECT_1_MASK      (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_270_PHY_GATE_ERROR_DELAY_SELECT_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_270_PHY_GATE_ERROR_DELAY_SELECT_1_MAX       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_270_SC_PHY_SNAP_OBS_REGS_1_MASK             (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_270_SC_PHY_SNAP_OBS_REGS_1_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_270_SC_PHY_SNAP_OBS_REGS_1_MAX              (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_270_PHY_GATE_SMPL1_SLAVE_DELAY_1_MASK       (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_270_PHY_GATE_SMPL1_SLAVE_DELAY_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_270_PHY_GATE_SMPL1_SLAVE_DELAY_1_MAX        (0x000001FFU)

/* DENALI_PHY_271 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_LPDDR_1_MASK                        (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_LPDDR_1_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_LPDDR_1_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_MEM_CLASS_1_MASK                    (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_MEM_CLASS_1_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_MEM_CLASS_1_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_GATE_SMPL2_SLAVE_DELAY_1_MASK       (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_GATE_SMPL2_SLAVE_DELAY_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_271_PHY_GATE_SMPL2_SLAVE_DELAY_1_MAX        (0x000001FFU)

/* DENALI_PHY_272 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_272_ON_FLY_GATE_ADJUST_EN_1_MASK            (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_272_ON_FLY_GATE_ADJUST_EN_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_272_ON_FLY_GATE_ADJUST_EN_1_MAX             (0x00000003U)

/* DENALI_PHY_273 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_273_PHY_GATE_TRACKING_OBS_1_MASK            (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_273_PHY_GATE_TRACKING_OBS_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_273_PHY_GATE_TRACKING_OBS_1_MAX             (0xFFFFFFFFU)

/* DENALI_PHY_274 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_274_PHY_LP4_PST_AMBLE_1_MASK                (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_274_PHY_LP4_PST_AMBLE_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_274_PHY_LP4_PST_AMBLE_1_MAX                 (0x00000003U)

/* DENALI_PHY_275 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_275_PHY_RDLVL_PATT8_1_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_275_PHY_RDLVL_PATT8_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_275_PHY_RDLVL_PATT8_1_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_276 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_276_PHY_RDLVL_PATT9_1_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_276_PHY_RDLVL_PATT9_1_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_276_PHY_RDLVL_PATT9_1_MAX                   (0xFFFFFFFFU)

/* DENALI_PHY_277 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_277_PHY_RDLVL_PATT10_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_277_PHY_RDLVL_PATT10_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_277_PHY_RDLVL_PATT10_1_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_278 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_278_PHY_RDLVL_PATT11_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_278_PHY_RDLVL_PATT11_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_278_PHY_RDLVL_PATT11_1_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_279 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_279_PHY_RDLVL_PATT12_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_279_PHY_RDLVL_PATT12_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_279_PHY_RDLVL_PATT12_1_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_280 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_280_PHY_RDLVL_PATT13_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_280_PHY_RDLVL_PATT13_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_280_PHY_RDLVL_PATT13_1_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_281 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_281_PHY_RDLVL_PATT14_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_281_PHY_RDLVL_PATT14_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_281_PHY_RDLVL_PATT14_1_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_282 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_282_PHY_RDLVL_PATT15_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_282_PHY_RDLVL_PATT15_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_282_PHY_RDLVL_PATT15_1_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_283 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_SLAVE_LOOP_CNT_UPDATE_1_MASK        (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_SLAVE_LOOP_CNT_UPDATE_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_SLAVE_LOOP_CNT_UPDATE_1_MAX         (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_SW_FIFO_PTR_RST_DISABLE_1_MASK      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_SW_FIFO_PTR_RST_DISABLE_1_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_SW_FIFO_PTR_RST_DISABLE_1_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_MASK   (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_MASTER_DLY_LOCK_OBS_SELECT_1_MAX    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_RDDQ_ENC_OBS_SELECT_1_MASK          (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_RDDQ_ENC_OBS_SELECT_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_283_PHY_RDDQ_ENC_OBS_SELECT_1_MAX           (0x00000007U)

/* DENALI_PHY_284 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_MASK      (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_RDDQS_DQ_ENC_OBS_SELECT_1_MAX       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_WR_ENC_OBS_SELECT_1_MASK            (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_WR_ENC_OBS_SELECT_1_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_WR_ENC_OBS_SELECT_1_MAX             (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_WR_SHIFT_OBS_SELECT_1_MASK          (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_WR_SHIFT_OBS_SELECT_1_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_WR_SHIFT_OBS_SELECT_1_MAX           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_FIFO_PTR_OBS_SELECT_1_MASK          (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_FIFO_PTR_OBS_SELECT_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_284_PHY_FIFO_PTR_OBS_SELECT_1_MAX           (0x0000000FU)

/* DENALI_PHY_285 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_LVL_DEBUG_MODE_1_MASK               (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_LVL_DEBUG_MODE_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_LVL_DEBUG_MODE_1_MAX                (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_285_SC_PHY_LVL_DEBUG_CONT_1_MASK            (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_SC_PHY_LVL_DEBUG_CONT_1_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_SC_PHY_LVL_DEBUG_CONT_1_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_WRLVL_ALGO_1_MASK                   (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_WRLVL_ALGO_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_WRLVL_ALGO_1_MAX                    (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_WRLVL_CAPTURE_CNT_1_MASK            (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_WRLVL_CAPTURE_CNT_1_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_285_PHY_WRLVL_CAPTURE_CNT_1_MAX             (0x0000003FU)

/* DENALI_PHY_286 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_WRLVL_UPDT_WAIT_CNT_1_MASK          (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_WRLVL_UPDT_WAIT_CNT_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_WRLVL_UPDT_WAIT_CNT_1_MAX           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_DQ_MASK_1_MASK                      (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_DQ_MASK_1_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_DQ_MASK_1_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_GTLVL_CAPTURE_CNT_1_MASK            (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_GTLVL_CAPTURE_CNT_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_GTLVL_CAPTURE_CNT_1_MAX             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_GTLVL_UPDT_WAIT_CNT_1_MASK          (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_GTLVL_UPDT_WAIT_CNT_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_286_PHY_GTLVL_UPDT_WAIT_CNT_1_MAX           (0x0000000FU)

/* DENALI_PHY_287 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_CAPTURE_CNT_1_MASK            (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_CAPTURE_CNT_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_CAPTURE_CNT_1_MAX             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_UPDT_WAIT_CNT_1_MASK          (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_UPDT_WAIT_CNT_1_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_UPDT_WAIT_CNT_1_MAX           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_OP_MODE_1_MASK                (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_OP_MODE_1_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_OP_MODE_1_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_MASK    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_287_PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_MAX     (0x0000001FU)

/* DENALI_PHY_288 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_288_PHY_RDLVL_DATA_MASK_1_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_288_PHY_RDLVL_DATA_MASK_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_288_PHY_RDLVL_DATA_MASK_1_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_288_PHY_RDLVL_DATA_SWIZZLE_1_MASK           (0x03FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_288_PHY_RDLVL_DATA_SWIZZLE_1_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_288_PHY_RDLVL_DATA_SWIZZLE_1_MAX            (0x0003FFFFU)

/* DENALI_PHY_289 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_CLK_JITTER_TOLERANCE_1_MASK  (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_CLK_JITTER_TOLERANCE_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_CLK_JITTER_TOLERANCE_1_MAX   (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_BURST_CNT_1_MASK             (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_BURST_CNT_1_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_BURST_CNT_1_MAX              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_PATT_1_MASK                  (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_PATT_1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_289_PHY_WDQLVL_PATT_1_MAX                   (0x00000007U)

/* DENALI_PHY_290 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1_MASK (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1_MAX (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_UPDT_WAIT_CNT_1_MASK         (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_UPDT_WAIT_CNT_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_UPDT_WAIT_CNT_1_MAX          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_DQDM_OBS_SELECT_1_MASK       (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_DQDM_OBS_SELECT_1_SHIFT      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_290_PHY_WDQLVL_DQDM_OBS_SELECT_1_MAX        (0x0000000FU)

/* DENALI_PHY_291 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_PERIODIC_OBS_SELECT_1_MASK   (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_PERIODIC_OBS_SELECT_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_PERIODIC_OBS_SELECT_1_MAX    (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_DQ_SLV_DELTA_1_MASK          (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_DQ_SLV_DELTA_1_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_DQ_SLV_DELTA_1_MAX           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_DM_DLY_STEP_1_MASK           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_DM_DLY_STEP_1_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_PHY_WDQLVL_DM_DLY_STEP_1_MAX            (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_291_SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_MASK   (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_SHIFT  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_291_SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_MAX    (0x00000001U)

/* DENALI_PHY_292 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_292_PHY_WDQLVL_DATADM_MASK_1_MASK           (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_292_PHY_WDQLVL_DATADM_MASK_1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_292_PHY_WDQLVL_DATADM_MASK_1_MAX            (0x000001FFU)

/* DENALI_PHY_293 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_293_PHY_USER_PATT0_1_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_293_PHY_USER_PATT0_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_293_PHY_USER_PATT0_1_MAX                    (0xFFFFFFFFU)

/* DENALI_PHY_294 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_294_PHY_USER_PATT1_1_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_294_PHY_USER_PATT1_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_294_PHY_USER_PATT1_1_MAX                    (0xFFFFFFFFU)

/* DENALI_PHY_295 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_295_PHY_USER_PATT2_1_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_295_PHY_USER_PATT2_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_295_PHY_USER_PATT2_1_MAX                    (0xFFFFFFFFU)

/* DENALI_PHY_296 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_296_PHY_USER_PATT3_1_MASK                   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_296_PHY_USER_PATT3_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_296_PHY_USER_PATT3_1_MAX                    (0xFFFFFFFFU)

/* DENALI_PHY_297 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_297_PHY_USER_PATT4_1_MASK                   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_297_PHY_USER_PATT4_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_297_PHY_USER_PATT4_1_MAX                    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_297_PHY_NTP_MULT_TRAIN_1_MASK               (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_297_PHY_NTP_MULT_TRAIN_1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_297_PHY_NTP_MULT_TRAIN_1_MAX                (0x00000001U)

/* DENALI_PHY_298 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_298_PHY_NTP_EARLY_THRESHOLD_1_MASK          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_298_PHY_NTP_EARLY_THRESHOLD_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_298_PHY_NTP_EARLY_THRESHOLD_1_MAX           (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_298_PHY_NTP_PERIOD_THRESHOLD_1_MASK         (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_298_PHY_NTP_PERIOD_THRESHOLD_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_298_PHY_NTP_PERIOD_THRESHOLD_1_MAX          (0x000003FFU)

/* DENALI_PHY_299 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_299_PHY_NTP_PERIOD_THRESHOLD_MIN_1_MASK     (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_299_PHY_NTP_PERIOD_THRESHOLD_MIN_1_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_299_PHY_NTP_PERIOD_THRESHOLD_MIN_1_MAX      (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_299_PHY_NTP_PERIOD_THRESHOLD_MAX_1_MASK     (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_299_PHY_NTP_PERIOD_THRESHOLD_MAX_1_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_299_PHY_NTP_PERIOD_THRESHOLD_MAX_1_MAX      (0x000003FFU)

/* DENALI_PHY_300 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_300_PHY_CALVL_VREF_DRIVING_SLICE_1_MASK     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_300_PHY_CALVL_VREF_DRIVING_SLICE_1_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_300_PHY_CALVL_VREF_DRIVING_SLICE_1_MAX      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_300_SC_PHY_MANUAL_CLEAR_1_MASK              (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_300_SC_PHY_MANUAL_CLEAR_1_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_300_SC_PHY_MANUAL_CLEAR_1_MAX               (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_300_PHY_FIFO_PTR_OBS_1_MASK                 (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_300_PHY_FIFO_PTR_OBS_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_300_PHY_FIFO_PTR_OBS_1_MAX                  (0x000000FFU)

/* DENALI_PHY_301 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_301_PHY_LPBK_RESULT_OBS_1_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_301_PHY_LPBK_RESULT_OBS_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_301_PHY_LPBK_RESULT_OBS_1_MAX               (0xFFFFFFFFU)

/* DENALI_PHY_302 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_302_PHY_LPBK_ERROR_COUNT_OBS_1_MASK         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_302_PHY_LPBK_ERROR_COUNT_OBS_1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_302_PHY_LPBK_ERROR_COUNT_OBS_1_MAX          (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_302_PHY_MASTER_DLY_LOCK_OBS_1_MASK          (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_302_PHY_MASTER_DLY_LOCK_OBS_1_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_302_PHY_MASTER_DLY_LOCK_OBS_1_MAX           (0x000007FFU)

/* DENALI_PHY_303 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQ_SLV_DLY_ENC_OBS_1_MASK         (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQ_SLV_DLY_ENC_OBS_1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQ_SLV_DLY_ENC_OBS_1_MAX          (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_MASK   (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_MAX    (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_MEAS_DLY_STEP_VALUE_1_MASK          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_MEAS_DLY_STEP_VALUE_1_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_MEAS_DLY_STEP_VALUE_1_MAX           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_MASK (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_303_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_MAX (0x000000FFU)

/* DENALI_PHY_304 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_MASK (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_MAX (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_MASK   (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_MAX    (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_MASK   (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_SHIFT  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_304_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_MAX    (0x0000007FU)

/* DENALI_PHY_305 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_MASK    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_MAX     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_MASK     (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_MAX      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WR_SHIFT_OBS_1_MASK                 (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WR_SHIFT_OBS_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_305_PHY_WR_SHIFT_OBS_1_MAX                  (0x00000007U)

/* DENALI_PHY_306 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_306_PHY_WRLVL_HARD0_DELAY_OBS_1_MASK        (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_306_PHY_WRLVL_HARD0_DELAY_OBS_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_306_PHY_WRLVL_HARD0_DELAY_OBS_1_MAX         (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_306_PHY_WRLVL_HARD1_DELAY_OBS_1_MASK        (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_306_PHY_WRLVL_HARD1_DELAY_OBS_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_306_PHY_WRLVL_HARD1_DELAY_OBS_1_MAX         (0x000003FFU)

/* DENALI_PHY_307 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_307_PHY_WRLVL_STATUS_OBS_1_MASK             (0x001FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_307_PHY_WRLVL_STATUS_OBS_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_307_PHY_WRLVL_STATUS_OBS_1_MAX              (0x001FFFFFU)

/* DENALI_PHY_308 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_308_PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_308_PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_308_PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_308_PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_308_PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_308_PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1_MAX    (0x000003FFU)

/* DENALI_PHY_309 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_309_PHY_GTLVL_HARD0_DELAY_OBS_1_MASK        (0x00003FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_309_PHY_GTLVL_HARD0_DELAY_OBS_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_309_PHY_GTLVL_HARD0_DELAY_OBS_1_MAX         (0x00003FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_309_PHY_GTLVL_HARD1_DELAY_OBS_1_MASK        (0x3FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_309_PHY_GTLVL_HARD1_DELAY_OBS_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_309_PHY_GTLVL_HARD1_DELAY_OBS_1_MAX         (0x00003FFFU)

/* DENALI_PHY_310 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_310_PHY_GTLVL_STATUS_OBS_1_MASK             (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_310_PHY_GTLVL_STATUS_OBS_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_310_PHY_GTLVL_STATUS_OBS_1_MAX              (0x0003FFFFU)

/* DENALI_PHY_311 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_311_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_MASK    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_311_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_311_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_MAX     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_311_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_MASK    (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_311_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_311_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_MAX     (0x000003FFU)

/* DENALI_PHY_312 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_312_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_MASK (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_312_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_312_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_MAX (0x00000003U)

/* DENALI_PHY_313 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_313_PHY_RDLVL_STATUS_OBS_1_MASK             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_313_PHY_RDLVL_STATUS_OBS_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_313_PHY_RDLVL_STATUS_OBS_1_MAX              (0xFFFFFFFFU)

/* DENALI_PHY_314 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_314_PHY_WDQLVL_DQDM_LE_DLY_OBS_1_MASK       (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_314_PHY_WDQLVL_DQDM_LE_DLY_OBS_1_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_314_PHY_WDQLVL_DQDM_LE_DLY_OBS_1_MAX        (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_314_PHY_WDQLVL_DQDM_TE_DLY_OBS_1_MASK       (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_314_PHY_WDQLVL_DQDM_TE_DLY_OBS_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_314_PHY_WDQLVL_DQDM_TE_DLY_OBS_1_MAX        (0x000007FFU)

/* DENALI_PHY_315 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_315_PHY_WDQLVL_STATUS_OBS_1_MASK            (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_315_PHY_WDQLVL_STATUS_OBS_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_315_PHY_WDQLVL_STATUS_OBS_1_MAX             (0xFFFFFFFFU)

/* DENALI_PHY_316 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_316_PHY_WDQLVL_PERIODIC_OBS_1_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_316_PHY_WDQLVL_PERIODIC_OBS_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_316_PHY_WDQLVL_PERIODIC_OBS_1_MAX           (0xFFFFFFFFU)

/* DENALI_PHY_317 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_317_PHY_DDL_MODE_1_MASK                     (0x7FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_317_PHY_DDL_MODE_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_317_PHY_DDL_MODE_1_MAX                      (0x7FFFFFFFU)

/* DENALI_PHY_318 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_318_PHY_DDL_MASK_1_MASK                     (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_318_PHY_DDL_MASK_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_318_PHY_DDL_MASK_1_MAX                      (0x0000003FU)

/* DENALI_PHY_319 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_319_PHY_DDL_TEST_OBS_1_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_319_PHY_DDL_TEST_OBS_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_319_PHY_DDL_TEST_OBS_1_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_320 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_320_PHY_DDL_TEST_MSTR_DLY_OBS_1_MASK        (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_320_PHY_DDL_TEST_MSTR_DLY_OBS_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_320_PHY_DDL_TEST_MSTR_DLY_OBS_1_MAX         (0xFFFFFFFFU)

/* DENALI_PHY_321 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_DDL_TRACK_UPD_THRESHOLD_1_MASK      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_DDL_TRACK_UPD_THRESHOLD_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_DDL_TRACK_UPD_THRESHOLD_1_MAX       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_LP4_WDQS_OE_EXTEND_1_MASK           (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_LP4_WDQS_OE_EXTEND_1_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_LP4_WDQS_OE_EXTEND_1_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_RX_CAL_DQ0_1_MASK                   (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_RX_CAL_DQ0_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_321_PHY_RX_CAL_DQ0_1_MAX                    (0x000001FFU)

/* DENALI_PHY_322 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_322_PHY_RX_CAL_DQ1_1_MASK                   (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_322_PHY_RX_CAL_DQ1_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_322_PHY_RX_CAL_DQ1_1_MAX                    (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_322_PHY_RX_CAL_DQ2_1_MASK                   (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_322_PHY_RX_CAL_DQ2_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_322_PHY_RX_CAL_DQ2_1_MAX                    (0x000001FFU)

/* DENALI_PHY_323 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_323_PHY_RX_CAL_DQ3_1_MASK                   (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_323_PHY_RX_CAL_DQ3_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_323_PHY_RX_CAL_DQ3_1_MAX                    (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_323_PHY_RX_CAL_DQ4_1_MASK                   (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_323_PHY_RX_CAL_DQ4_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_323_PHY_RX_CAL_DQ4_1_MAX                    (0x000001FFU)

/* DENALI_PHY_324 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_324_PHY_RX_CAL_DQ5_1_MASK                   (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_324_PHY_RX_CAL_DQ5_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_324_PHY_RX_CAL_DQ5_1_MAX                    (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_324_PHY_RX_CAL_DQ6_1_MASK                   (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_324_PHY_RX_CAL_DQ6_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_324_PHY_RX_CAL_DQ6_1_MAX                    (0x000001FFU)

/* DENALI_PHY_325 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_325_PHY_RX_CAL_DQ7_1_MASK                   (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_325_PHY_RX_CAL_DQ7_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_325_PHY_RX_CAL_DQ7_1_MAX                    (0x000001FFU)

/* DENALI_PHY_326 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_326_PHY_RX_CAL_DM_1_MASK                    (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_326_PHY_RX_CAL_DM_1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_326_PHY_RX_CAL_DM_1_MAX                     (0x0003FFFFU)

/* DENALI_PHY_327 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_327_PHY_RX_CAL_DQS_1_MASK                   (0x000001FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_327_PHY_RX_CAL_DQS_1_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_327_PHY_RX_CAL_DQS_1_MAX                    (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_327_PHY_RX_CAL_FDBK_1_MASK                  (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_327_PHY_RX_CAL_FDBK_1_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_327_PHY_RX_CAL_FDBK_1_MAX                   (0x000001FFU)

/* DENALI_PHY_328 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_PAD_RX_BIAS_EN_1_MASK               (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_PAD_RX_BIAS_EN_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_PAD_RX_BIAS_EN_1_MAX                (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_STATIC_TOG_DISABLE_1_MASK           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_STATIC_TOG_DISABLE_1_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_STATIC_TOG_DISABLE_1_MAX            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_FDBK_PWR_CTRL_1_MASK                (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_FDBK_PWR_CTRL_1_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_328_PHY_FDBK_PWR_CTRL_1_MAX                 (0x00000007U)

/* DENALI_PHY_329 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_SLV_DLY_CTRL_GATE_DISABLE_1_MASK    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_SLV_DLY_CTRL_GATE_DISABLE_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_SLV_DLY_CTRL_GATE_DISABLE_1_MAX     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_RDPATH_GATE_DISABLE_1_MASK          (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_RDPATH_GATE_DISABLE_1_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_RDPATH_GATE_DISABLE_1_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_MASK  (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_MAX   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_SLICE_PWR_RDC_DISABLE_1_MASK        (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_SLICE_PWR_RDC_DISABLE_1_SHIFT       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_329_PHY_SLICE_PWR_RDC_DISABLE_1_MAX         (0x00000001U)

/* DENALI_PHY_330 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQ_TSEL_ENABLE_1_MASK               (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQ_TSEL_ENABLE_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQ_TSEL_ENABLE_1_MAX                (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQ_TSEL_SELECT_1_MASK               (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQ_TSEL_SELECT_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQ_TSEL_SELECT_1_MAX                (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQS_TSEL_ENABLE_1_MASK              (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQS_TSEL_ENABLE_1_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_330_PHY_DQS_TSEL_ENABLE_1_MAX               (0x00000007U)

/* DENALI_PHY_331 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_DQS_TSEL_SELECT_1_MASK              (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_DQS_TSEL_SELECT_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_DQS_TSEL_SELECT_1_MAX               (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_TWO_CYC_PREAMBLE_1_MASK             (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_TWO_CYC_PREAMBLE_1_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_TWO_CYC_PREAMBLE_1_MAX              (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_VREF_INITIAL_START_POINT_1_MASK     (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_VREF_INITIAL_START_POINT_1_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_331_PHY_VREF_INITIAL_START_POINT_1_MAX      (0x0000007FU)

/* DENALI_PHY_332 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_VREF_INITIAL_STOP_POINT_1_MASK      (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_VREF_INITIAL_STOP_POINT_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_VREF_INITIAL_STOP_POINT_1_MAX       (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_VREF_TRAINING_CTRL_1_MASK           (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_VREF_TRAINING_CTRL_1_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_VREF_TRAINING_CTRL_1_MAX            (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_NTP_TRAIN_EN_1_MASK                 (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_NTP_TRAIN_EN_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_NTP_TRAIN_EN_1_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_NTP_WDQ_STEP_SIZE_1_MASK            (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_NTP_WDQ_STEP_SIZE_1_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_332_PHY_NTP_WDQ_STEP_SIZE_1_MAX             (0x000000FFU)

/* DENALI_PHY_333 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_333_PHY_NTP_WDQ_START_1_MASK                (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_333_PHY_NTP_WDQ_START_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_333_PHY_NTP_WDQ_START_1_MAX                 (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_333_PHY_NTP_WDQ_STOP_1_MASK                 (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_333_PHY_NTP_WDQ_STOP_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_333_PHY_NTP_WDQ_STOP_1_MAX                  (0x000007FFU)

/* DENALI_PHY_334 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_NTP_WDQ_BIT_EN_1_MASK               (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_NTP_WDQ_BIT_EN_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_NTP_WDQ_BIT_EN_1_MAX                (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_WDQLVL_DVW_MIN_1_MASK               (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_WDQLVL_DVW_MIN_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_WDQLVL_DVW_MIN_1_MAX                (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_SW_WDQLVL_DVW_MIN_EN_1_MASK         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_SW_WDQLVL_DVW_MIN_EN_1_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_334_PHY_SW_WDQLVL_DVW_MIN_EN_1_MAX          (0x00000001U)

/* DENALI_PHY_335 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_WDQLVL_PER_START_OFFSET_1_MASK      (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_WDQLVL_PER_START_OFFSET_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_WDQLVL_PER_START_OFFSET_1_MAX       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_FAST_LVL_EN_1_MASK                  (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_FAST_LVL_EN_1_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_FAST_LVL_EN_1_MAX                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_PAD_TX_DCD_1_MASK                   (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_PAD_TX_DCD_1_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_PAD_TX_DCD_1_MAX                    (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_PAD_RX_DCD_0_1_MASK                 (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_PAD_RX_DCD_0_1_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_335_PHY_PAD_RX_DCD_0_1_MAX                  (0x0000001FU)

/* DENALI_PHY_336 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_1_1_MASK                 (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_1_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_1_1_MAX                  (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_2_1_MASK                 (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_2_1_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_2_1_MAX                  (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_3_1_MASK                 (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_3_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_3_1_MAX                  (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_4_1_MASK                 (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_4_1_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_336_PHY_PAD_RX_DCD_4_1_MAX                  (0x0000001FU)

/* DENALI_PHY_337 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_5_1_MASK                 (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_5_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_5_1_MAX                  (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_6_1_MASK                 (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_6_1_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_6_1_MAX                  (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_7_1_MASK                 (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_7_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_RX_DCD_7_1_MAX                  (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_DM_RX_DCD_1_MASK                (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_DM_RX_DCD_1_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_337_PHY_PAD_DM_RX_DCD_1_MAX                 (0x0000001FU)

/* DENALI_PHY_338 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_DQS_RX_DCD_1_MASK               (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_DQS_RX_DCD_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_DQS_RX_DCD_1_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_FDBK_RX_DCD_1_MASK              (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_FDBK_RX_DCD_1_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_FDBK_RX_DCD_1_MAX               (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_DSLICE_IO_CFG_1_MASK            (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_DSLICE_IO_CFG_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_338_PHY_PAD_DSLICE_IO_CFG_1_MAX             (0x0000007FU)

/* DENALI_PHY_339 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_339_PHY_RDDQ0_SLAVE_DELAY_1_MASK            (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_339_PHY_RDDQ0_SLAVE_DELAY_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_339_PHY_RDDQ0_SLAVE_DELAY_1_MAX             (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_339_PHY_RDDQ1_SLAVE_DELAY_1_MASK            (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_339_PHY_RDDQ1_SLAVE_DELAY_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_339_PHY_RDDQ1_SLAVE_DELAY_1_MAX             (0x000003FFU)

/* DENALI_PHY_340 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_340_PHY_RDDQ2_SLAVE_DELAY_1_MASK            (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_340_PHY_RDDQ2_SLAVE_DELAY_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_340_PHY_RDDQ2_SLAVE_DELAY_1_MAX             (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_340_PHY_RDDQ3_SLAVE_DELAY_1_MASK            (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_340_PHY_RDDQ3_SLAVE_DELAY_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_340_PHY_RDDQ3_SLAVE_DELAY_1_MAX             (0x000003FFU)

/* DENALI_PHY_341 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_341_PHY_RDDQ4_SLAVE_DELAY_1_MASK            (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_341_PHY_RDDQ4_SLAVE_DELAY_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_341_PHY_RDDQ4_SLAVE_DELAY_1_MAX             (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_341_PHY_RDDQ5_SLAVE_DELAY_1_MASK            (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_341_PHY_RDDQ5_SLAVE_DELAY_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_341_PHY_RDDQ5_SLAVE_DELAY_1_MAX             (0x000003FFU)

/* DENALI_PHY_342 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_342_PHY_RDDQ6_SLAVE_DELAY_1_MASK            (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_342_PHY_RDDQ6_SLAVE_DELAY_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_342_PHY_RDDQ6_SLAVE_DELAY_1_MAX             (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_342_PHY_RDDQ7_SLAVE_DELAY_1_MASK            (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_342_PHY_RDDQ7_SLAVE_DELAY_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_342_PHY_RDDQ7_SLAVE_DELAY_1_MAX             (0x000003FFU)

/* DENALI_PHY_343 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RDDM_SLAVE_DELAY_1_MASK             (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RDDM_SLAVE_DELAY_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RDDM_SLAVE_DELAY_1_MAX              (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RX_PCLK_CLK_SEL_1_MASK              (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RX_PCLK_CLK_SEL_1_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RX_PCLK_CLK_SEL_1_MAX               (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RX_CAL_ALL_DLY_1_MASK               (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RX_CAL_ALL_DLY_1_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_343_PHY_RX_CAL_ALL_DLY_1_MAX                (0x0000001FU)

/* DENALI_PHY_344 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_OE_TIMING_1_MASK                 (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_OE_TIMING_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_OE_TIMING_1_MAX                  (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_TSEL_RD_TIMING_1_MASK            (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_TSEL_RD_TIMING_1_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_TSEL_RD_TIMING_1_MAX             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_TSEL_WR_TIMING_1_MASK            (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_TSEL_WR_TIMING_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQ_TSEL_WR_TIMING_1_MAX             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQS_OE_TIMING_1_MASK                (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQS_OE_TIMING_1_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_344_PHY_DQS_OE_TIMING_1_MAX                 (0x000000FFU)

/* DENALI_PHY_345 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_IO_PAD_DELAY_TIMING_1_MASK          (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_IO_PAD_DELAY_TIMING_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_IO_PAD_DELAY_TIMING_1_MAX           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_TSEL_RD_TIMING_1_MASK           (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_TSEL_RD_TIMING_1_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_TSEL_RD_TIMING_1_MAX            (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_OE_RD_TIMING_1_MASK             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_OE_RD_TIMING_1_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_OE_RD_TIMING_1_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_TSEL_WR_TIMING_1_MASK           (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_TSEL_WR_TIMING_1_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_345_PHY_DQS_TSEL_WR_TIMING_1_MAX            (0x000000FFU)

/* DENALI_PHY_346 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_346_PHY_VREF_SETTING_TIME_1_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_346_PHY_VREF_SETTING_TIME_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_346_PHY_VREF_SETTING_TIME_1_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_346_PHY_PAD_VREF_CTRL_DQ_1_MASK             (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_346_PHY_PAD_VREF_CTRL_DQ_1_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_346_PHY_PAD_VREF_CTRL_DQ_1_MAX              (0x00000FFFU)

/* DENALI_PHY_347 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_DQ_IE_TIMING_1_MASK                 (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_DQ_IE_TIMING_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_DQ_IE_TIMING_1_MAX                  (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_DQS_IE_TIMING_1_MASK                (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_DQS_IE_TIMING_1_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_DQS_IE_TIMING_1_MAX                 (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_RDDATA_EN_IE_DLY_1_MASK             (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_RDDATA_EN_IE_DLY_1_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_RDDATA_EN_IE_DLY_1_MAX              (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_IE_MODE_1_MASK                      (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_IE_MODE_1_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_347_PHY_IE_MODE_1_MAX                       (0x00000003U)

/* DENALI_PHY_348 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_DBI_MODE_1_MASK                     (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_DBI_MODE_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_DBI_MODE_1_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_IE_ON_1_MASK                 (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_IE_ON_1_SHIFT                (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_IE_ON_1_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_RDDATA_EN_DLY_1_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_RDDATA_EN_DLY_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_RDDATA_EN_DLY_1_MAX          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1_MASK    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_348_PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1_MAX     (0x0000001FU)

/* DENALI_PHY_349 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_RDDATA_EN_TSEL_DLY_1_MASK           (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_RDDATA_EN_TSEL_DLY_1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_RDDATA_EN_TSEL_DLY_1_MAX            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_RDDATA_EN_OE_DLY_1_MASK             (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_RDDATA_EN_OE_DLY_1_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_RDDATA_EN_OE_DLY_1_MAX              (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_SW_MASTER_MODE_1_MASK               (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_SW_MASTER_MODE_1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_349_PHY_SW_MASTER_MODE_1_MAX                (0x0000000FU)

/* DENALI_PHY_350 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_START_1_MASK           (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_START_1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_START_1_MAX            (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_STEP_1_MASK            (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_STEP_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_STEP_1_MAX             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_WAIT_1_MASK            (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_WAIT_1_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_350_PHY_MASTER_DELAY_WAIT_1_MAX             (0x000000FFU)

/* DENALI_PHY_351 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_MASTER_DELAY_HALF_MEASURE_1_MASK    (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_MASTER_DELAY_HALF_MEASURE_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_MASTER_DELAY_HALF_MEASURE_1_MAX     (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_RPTR_UPDATE_1_MASK                  (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_RPTR_UPDATE_1_SHIFT                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_RPTR_UPDATE_1_MAX                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_WRLVL_DLY_STEP_1_MASK               (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_WRLVL_DLY_STEP_1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_WRLVL_DLY_STEP_1_MAX                (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_WRLVL_DLY_FINE_STEP_1_MASK          (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_WRLVL_DLY_FINE_STEP_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_351_PHY_WRLVL_DLY_FINE_STEP_1_MAX           (0x0000000FU)

/* DENALI_PHY_352 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_WRLVL_RESP_WAIT_CNT_1_MASK          (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_WRLVL_RESP_WAIT_CNT_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_WRLVL_RESP_WAIT_CNT_1_MAX           (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_GTLVL_DLY_STEP_1_MASK               (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_GTLVL_DLY_STEP_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_GTLVL_DLY_STEP_1_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_GTLVL_RESP_WAIT_CNT_1_MASK          (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_GTLVL_RESP_WAIT_CNT_1_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_352_PHY_GTLVL_RESP_WAIT_CNT_1_MAX           (0x0000001FU)

/* DENALI_PHY_353 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_353_PHY_GTLVL_BACK_STEP_1_MASK              (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_353_PHY_GTLVL_BACK_STEP_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_353_PHY_GTLVL_BACK_STEP_1_MAX               (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_353_PHY_GTLVL_FINAL_STEP_1_MASK             (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_353_PHY_GTLVL_FINAL_STEP_1_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_353_PHY_GTLVL_FINAL_STEP_1_MAX              (0x000003FFU)

/* DENALI_PHY_354 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_DLY_STEP_1_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_DLY_STEP_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_DLY_STEP_1_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_QTR_DLY_STEP_1_MASK          (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_QTR_DLY_STEP_1_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_QTR_DLY_STEP_1_MAX           (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_DM_SEARCH_RANGE_1_MASK       (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_DM_SEARCH_RANGE_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_354_PHY_WDQLVL_DM_SEARCH_RANGE_1_MAX        (0x000001FFU)

/* DENALI_PHY_355 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_355_PHY_TOGGLE_PRE_SUPPORT_1_MASK           (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_355_PHY_TOGGLE_PRE_SUPPORT_1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_355_PHY_TOGGLE_PRE_SUPPORT_1_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_355_PHY_RDLVL_DLY_STEP_1_MASK               (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_355_PHY_RDLVL_DLY_STEP_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_355_PHY_RDLVL_DLY_STEP_1_MAX                (0x0000000FU)

/* DENALI_PHY_356 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_356_PHY_RDLVL_MAX_EDGE_1_MASK               (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_356_PHY_RDLVL_MAX_EDGE_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_356_PHY_RDLVL_MAX_EDGE_1_MAX                (0x000003FFU)

/* DENALI_PHY_357 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WRPATH_GATE_DISABLE_1_MASK          (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WRPATH_GATE_DISABLE_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WRPATH_GATE_DISABLE_1_MAX           (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WRPATH_GATE_TIMING_1_MASK           (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WRPATH_GATE_TIMING_1_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WRPATH_GATE_TIMING_1_MAX            (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WDQ_OSC_DELTA_1_MASK                (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WDQ_OSC_DELTA_1_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_WDQ_OSC_DELTA_1_MAX                 (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_MEAS_DLY_STEP_ENABLE_1_MASK         (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_MEAS_DLY_STEP_ENABLE_1_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_357_PHY_MEAS_DLY_STEP_ENABLE_1_MAX          (0x0000007FU)

/* DENALI_PHY_358 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_358_PHY_RDDATA_EN_DLY_1_MASK                (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_358_PHY_RDDATA_EN_DLY_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_358_PHY_RDDATA_EN_DLY_1_MAX                 (0x0000001FU)

/* DENALI_PHY_359 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_359_PHY_DQ_DM_SWIZZLE0_1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_359_PHY_DQ_DM_SWIZZLE0_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_359_PHY_DQ_DM_SWIZZLE0_1_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_360 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_360_PHY_DQ_DM_SWIZZLE1_1_MASK               (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_360_PHY_DQ_DM_SWIZZLE1_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_360_PHY_DQ_DM_SWIZZLE1_1_MAX                (0x0000000FU)

/* DENALI_PHY_361 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_361_PHY_CLK_WRDQ0_SLAVE_DELAY_1_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_361_PHY_CLK_WRDQ0_SLAVE_DELAY_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_361_PHY_CLK_WRDQ0_SLAVE_DELAY_1_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_361_PHY_CLK_WRDQ1_SLAVE_DELAY_1_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_361_PHY_CLK_WRDQ1_SLAVE_DELAY_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_361_PHY_CLK_WRDQ1_SLAVE_DELAY_1_MAX         (0x000007FFU)

/* DENALI_PHY_362 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_362_PHY_CLK_WRDQ2_SLAVE_DELAY_1_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_362_PHY_CLK_WRDQ2_SLAVE_DELAY_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_362_PHY_CLK_WRDQ2_SLAVE_DELAY_1_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_362_PHY_CLK_WRDQ3_SLAVE_DELAY_1_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_362_PHY_CLK_WRDQ3_SLAVE_DELAY_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_362_PHY_CLK_WRDQ3_SLAVE_DELAY_1_MAX         (0x000007FFU)

/* DENALI_PHY_363 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_363_PHY_CLK_WRDQ4_SLAVE_DELAY_1_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_363_PHY_CLK_WRDQ4_SLAVE_DELAY_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_363_PHY_CLK_WRDQ4_SLAVE_DELAY_1_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_363_PHY_CLK_WRDQ5_SLAVE_DELAY_1_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_363_PHY_CLK_WRDQ5_SLAVE_DELAY_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_363_PHY_CLK_WRDQ5_SLAVE_DELAY_1_MAX         (0x000007FFU)

/* DENALI_PHY_364 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_364_PHY_CLK_WRDQ6_SLAVE_DELAY_1_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_364_PHY_CLK_WRDQ6_SLAVE_DELAY_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_364_PHY_CLK_WRDQ6_SLAVE_DELAY_1_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_364_PHY_CLK_WRDQ7_SLAVE_DELAY_1_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_364_PHY_CLK_WRDQ7_SLAVE_DELAY_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_364_PHY_CLK_WRDQ7_SLAVE_DELAY_1_MAX         (0x000007FFU)

/* DENALI_PHY_365 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_365_PHY_CLK_WRDM_SLAVE_DELAY_1_MASK         (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_365_PHY_CLK_WRDM_SLAVE_DELAY_1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_365_PHY_CLK_WRDM_SLAVE_DELAY_1_MAX          (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_365_PHY_CLK_WRDQS_SLAVE_DELAY_1_MASK        (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_365_PHY_CLK_WRDQS_SLAVE_DELAY_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_365_PHY_CLK_WRDQS_SLAVE_DELAY_1_MAX         (0x000003FFU)

/* DENALI_PHY_366 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_366_PHY_WRLVL_THRESHOLD_ADJUST_1_MASK       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_366_PHY_WRLVL_THRESHOLD_ADJUST_1_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_366_PHY_WRLVL_THRESHOLD_ADJUST_1_MAX        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_366_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_MASK   (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_366_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_366_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_367 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_367_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_367_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_367_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_367_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_367_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_367_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_368 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_368_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_368_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_368_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_368_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_368_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_368_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_369 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_369_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_369_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_369_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_369_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_369_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_369_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_370 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_370_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_370_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_370_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_370_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_370_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_370_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_371 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_371_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_371_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_371_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_371_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_371_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_371_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_372 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_372_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_372_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_372_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_372_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_372_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_372_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_373 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_373_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_373_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_373_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_373_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_MASK   (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_373_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_373_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_MAX    (0x000003FFU)

/* DENALI_PHY_374 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_374_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_MASK   (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_374_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_374_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_MAX    (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_374_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_MASK    (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_374_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_374_PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_MAX     (0x000003FFU)

/* DENALI_PHY_375 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_375_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_MASK    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_375_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_375_PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_MAX     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_375_PHY_RDDQS_GATE_SLAVE_DELAY_1_MASK       (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_375_PHY_RDDQS_GATE_SLAVE_DELAY_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_375_PHY_RDDQS_GATE_SLAVE_DELAY_1_MAX        (0x000003FFU)

/* DENALI_PHY_376 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_RDDQS_LATENCY_ADJUST_1_MASK         (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_RDDQS_LATENCY_ADJUST_1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_RDDQS_LATENCY_ADJUST_1_MAX          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_WRITE_PATH_LAT_ADD_1_MASK           (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_WRITE_PATH_LAT_ADD_1_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_WRITE_PATH_LAT_ADD_1_MAX            (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_MASK  (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_376_PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_MAX   (0x000003FFU)

/* DENALI_PHY_377 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_377_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_MASK (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_377_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_377_PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_MAX  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_377_PHY_WRLVL_EARLY_FORCE_ZERO_1_MASK       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_377_PHY_WRLVL_EARLY_FORCE_ZERO_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_377_PHY_WRLVL_EARLY_FORCE_ZERO_1_MAX        (0x00000001U)

/* DENALI_PHY_378 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_378_PHY_GTLVL_RDDQS_SLV_DLY_START_1_MASK    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_378_PHY_GTLVL_RDDQS_SLV_DLY_START_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_378_PHY_GTLVL_RDDQS_SLV_DLY_START_1_MAX     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_378_PHY_GTLVL_LAT_ADJ_START_1_MASK          (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_378_PHY_GTLVL_LAT_ADJ_START_1_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_378_PHY_GTLVL_LAT_ADJ_START_1_MAX           (0x0000000FU)

/* DENALI_PHY_379 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_WDQLVL_DQDM_SLV_DLY_START_1_MASK    (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_WDQLVL_DQDM_SLV_DLY_START_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_WDQLVL_DQDM_SLV_DLY_START_1_MAX     (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_NTP_WRLAT_START_1_MASK              (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_NTP_WRLAT_START_1_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_NTP_WRLAT_START_1_MAX               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_NTP_PASS_1_MASK                     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_NTP_PASS_1_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_379_PHY_NTP_PASS_1_MAX                      (0x00000001U)

/* DENALI_PHY_380 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_380_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_MASK (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_380_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_380_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_MAX  (0x000003FFU)

/* DENALI_PHY_381 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_381_PHY_DSLICE_PAD_BOOSTPN_SETTING_1_MASK   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_381_PHY_DSLICE_PAD_BOOSTPN_SETTING_1_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_381_PHY_DSLICE_PAD_BOOSTPN_SETTING_1_MAX    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_381_PHY_DSLICE_PAD_RX_CTLE_SETTING_1_MASK   (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_381_PHY_DSLICE_PAD_RX_CTLE_SETTING_1_SHIFT  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_381_PHY_DSLICE_PAD_RX_CTLE_SETTING_1_MAX    (0x0000003FU)

/* DENALI_PHY_512 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_512_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0_MASK (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_512_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_512_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0_MAX (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_512_PHY_ADR_CLK_BYPASS_OVERRIDE_0_MASK      (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_512_PHY_ADR_CLK_BYPASS_OVERRIDE_0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_512_PHY_ADR_CLK_BYPASS_OVERRIDE_0_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_512_SC_PHY_ADR_MANUAL_CLEAR_0_MASK          (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_512_SC_PHY_ADR_MANUAL_CLEAR_0_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_512_SC_PHY_ADR_MANUAL_CLEAR_0_MAX           (0x00000007U)

/* DENALI_PHY_513 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_513_PHY_ADR_LPBK_RESULT_OBS_0_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_513_PHY_ADR_LPBK_RESULT_OBS_0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_513_PHY_ADR_LPBK_RESULT_OBS_0_MAX           (0xFFFFFFFFU)

/* DENALI_PHY_514 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_LPBK_ERROR_COUNT_OBS_0_MASK     (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_LPBK_ERROR_COUNT_OBS_0_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_LPBK_ERROR_COUNT_OBS_0_MAX      (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_MEAS_DLY_STEP_VALUE_0_MASK      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_MEAS_DLY_STEP_VALUE_0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_MEAS_DLY_STEP_VALUE_0_MAX       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0_MASK (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_514_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0_MAX (0x0000000FU)

/* DENALI_PHY_515 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_MASTER_DLY_LOCK_OBS_0_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_MASTER_DLY_LOCK_OBS_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_MASTER_DLY_LOCK_OBS_0_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_BASE_SLV_DLY_ENC_OBS_0_MASK     (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_BASE_SLV_DLY_ENC_OBS_0_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_BASE_SLV_DLY_ENC_OBS_0_MAX      (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0_MASK    (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_515_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0_MAX     (0x000000FFU)

/* DENALI_PHY_516 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0_MASK    (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0_MAX     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0_MASK   (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0_MAX    (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_516_SC_PHY_ADR_SNAP_OBS_REGS_0_MASK         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_SC_PHY_ADR_SNAP_OBS_REGS_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_SC_PHY_ADR_SNAP_OBS_REGS_0_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_TSEL_ENABLE_0_MASK              (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_TSEL_ENABLE_0_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_516_PHY_ADR_TSEL_ENABLE_0_MAX               (0x00000001U)

/* DENALI_PHY_517 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_LPBK_CONTROL_0_MASK             (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_LPBK_CONTROL_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_LPBK_CONTROL_0_MAX              (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PRBS_PATTERN_START_0_MASK       (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PRBS_PATTERN_START_0_SHIFT      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PRBS_PATTERN_START_0_MAX        (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PRBS_PATTERN_MASK_0_MASK        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PRBS_PATTERN_MASK_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PRBS_PATTERN_MASK_0_MAX         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PWR_RDC_DISABLE_0_MASK          (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PWR_RDC_DISABLE_0_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_517_PHY_ADR_PWR_RDC_DISABLE_0_MAX           (0x00000001U)

/* DENALI_PHY_518 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_MASK (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_MAX (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_TYPE_0_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_TYPE_0_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_TYPE_0_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_WRADDR_SHIFT_OBS_0_MASK         (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_WRADDR_SHIFT_OBS_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_WRADDR_SHIFT_OBS_0_MAX          (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_IE_MODE_0_MASK                  (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_IE_MODE_0_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_518_PHY_ADR_IE_MODE_0_MAX                   (0x00000001U)

/* DENALI_PHY_519 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_519_PHY_ADR_DDL_MODE_0_MASK                 (0x07FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_519_PHY_ADR_DDL_MODE_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_519_PHY_ADR_DDL_MODE_0_MAX                  (0x07FFFFFFU)

/* DENALI_PHY_520 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_520_PHY_ADR_DDL_MASK_0_MASK                 (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_520_PHY_ADR_DDL_MASK_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_520_PHY_ADR_DDL_MASK_0_MAX                  (0x0000003FU)

/* DENALI_PHY_521 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_521_PHY_ADR_DDL_TEST_OBS_0_MASK             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_521_PHY_ADR_DDL_TEST_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_521_PHY_ADR_DDL_TEST_OBS_0_MAX              (0xFFFFFFFFU)

/* DENALI_PHY_522 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_522_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0_MASK    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_522_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_522_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0_MAX     (0xFFFFFFFFU)

/* DENALI_PHY_523 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_523_PHY_ADR_CALVL_START_0_MASK              (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_523_PHY_ADR_CALVL_START_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_523_PHY_ADR_CALVL_START_0_MAX               (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_523_PHY_ADR_CALVL_COARSE_DLY_0_MASK         (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_523_PHY_ADR_CALVL_COARSE_DLY_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_523_PHY_ADR_CALVL_COARSE_DLY_0_MAX          (0x000007FFU)

/* DENALI_PHY_524 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_524_PHY_ADR_CALVL_QTR_0_MASK                (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_524_PHY_ADR_CALVL_QTR_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_524_PHY_ADR_CALVL_QTR_0_MAX                 (0x000007FFU)

/* DENALI_PHY_525 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_525_PHY_ADR_CALVL_SWIZZLE0_0_MASK           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_525_PHY_ADR_CALVL_SWIZZLE0_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_525_PHY_ADR_CALVL_SWIZZLE0_0_MAX            (0x00FFFFFFU)

/* DENALI_PHY_526 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_526_PHY_ADR_CALVL_SWIZZLE1_0_MASK           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_526_PHY_ADR_CALVL_SWIZZLE1_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_526_PHY_ADR_CALVL_SWIZZLE1_0_MAX            (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_526_PHY_ADR_CALVL_RANK_CTRL_0_MASK          (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_526_PHY_ADR_CALVL_RANK_CTRL_0_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_526_PHY_ADR_CALVL_RANK_CTRL_0_MAX           (0x00000003U)

/* DENALI_PHY_527 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_NUM_PATTERNS_0_MASK       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_NUM_PATTERNS_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_NUM_PATTERNS_0_MAX        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_RESP_WAIT_CNT_0_MASK      (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_RESP_WAIT_CNT_0_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_RESP_WAIT_CNT_0_MAX       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_PERIODIC_START_OFFSET_0_MASK (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_PERIODIC_START_OFFSET_0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_527_PHY_ADR_CALVL_PERIODIC_START_OFFSET_0_MAX (0x000001FFU)

/* DENALI_PHY_528 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_528_PHY_ADR_CALVL_DEBUG_MODE_0_MASK         (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_PHY_ADR_CALVL_DEBUG_MODE_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_PHY_ADR_CALVL_DEBUG_MODE_0_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_528_SC_PHY_ADR_CALVL_DEBUG_CONT_0_MASK      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_SC_PHY_ADR_CALVL_DEBUG_CONT_0_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_SC_PHY_ADR_CALVL_DEBUG_CONT_0_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_528_SC_PHY_ADR_CALVL_ERROR_CLR_0_MASK       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_SC_PHY_ADR_CALVL_ERROR_CLR_0_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_SC_PHY_ADR_CALVL_ERROR_CLR_0_MAX        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_528_PHY_ADR_CALVL_OBS_SELECT_0_MASK         (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_PHY_ADR_CALVL_OBS_SELECT_0_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_528_PHY_ADR_CALVL_OBS_SELECT_0_MAX          (0x00000007U)

/* DENALI_PHY_529 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_529_PHY_ADR_CALVL_OBS0_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_529_PHY_ADR_CALVL_OBS0_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_529_PHY_ADR_CALVL_OBS0_0_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_530 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_530_PHY_ADR_CALVL_OBS1_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_530_PHY_ADR_CALVL_OBS1_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_530_PHY_ADR_CALVL_OBS1_0_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_531 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_531_PHY_ADR_CALVL_OBS2_0_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_531_PHY_ADR_CALVL_OBS2_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_531_PHY_ADR_CALVL_OBS2_0_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_532 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_532_PHY_ADR_CALVL_FG_0_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_532_PHY_ADR_CALVL_FG_0_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_532_PHY_ADR_CALVL_FG_0_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_533 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_533_PHY_ADR_CALVL_BG_0_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_533_PHY_ADR_CALVL_BG_0_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_533_PHY_ADR_CALVL_BG_0_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_534 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_534_PHY_ADR_CALVL_FG_1_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_534_PHY_ADR_CALVL_FG_1_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_534_PHY_ADR_CALVL_FG_1_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_535 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_535_PHY_ADR_CALVL_BG_1_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_535_PHY_ADR_CALVL_BG_1_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_535_PHY_ADR_CALVL_BG_1_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_536 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_536_PHY_ADR_CALVL_FG_2_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_536_PHY_ADR_CALVL_FG_2_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_536_PHY_ADR_CALVL_FG_2_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_537 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_537_PHY_ADR_CALVL_BG_2_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_537_PHY_ADR_CALVL_BG_2_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_537_PHY_ADR_CALVL_BG_2_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_538 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_538_PHY_ADR_CALVL_FG_3_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_538_PHY_ADR_CALVL_FG_3_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_538_PHY_ADR_CALVL_FG_3_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_539 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_539_PHY_ADR_CALVL_BG_3_0_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_539_PHY_ADR_CALVL_BG_3_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_539_PHY_ADR_CALVL_BG_3_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_540 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_540_PHY_ADR_ADDR_SEL_0_MASK                 (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_540_PHY_ADR_ADDR_SEL_0_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_540_PHY_ADR_ADDR_SEL_0_MAX                  (0x3FFFFFFFU)

/* DENALI_PHY_541 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_LP4_BOOT_SLV_DELAY_0_MASK       (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_LP4_BOOT_SLV_DELAY_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_LP4_BOOT_SLV_DELAY_0_MAX        (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_BIT_MASK_0_MASK                 (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_BIT_MASK_0_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_BIT_MASK_0_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_SEG_MASK_0_MASK                 (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_SEG_MASK_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_541_PHY_ADR_SEG_MASK_0_MAX                  (0x0000003FU)

/* DENALI_PHY_542 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_CALVL_TRAIN_MASK_0_MASK         (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_CALVL_TRAIN_MASK_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_CALVL_TRAIN_MASK_0_MAX          (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_CSLVL_TRAIN_MASK_0_MASK         (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_CSLVL_TRAIN_MASK_0_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_CSLVL_TRAIN_MASK_0_MAX          (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_STATIC_TOG_DISABLE_0_MASK       (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_STATIC_TOG_DISABLE_0_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_STATIC_TOG_DISABLE_0_MAX        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_SW_TXIO_CTRL_0_MASK             (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_SW_TXIO_CTRL_0_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_542_PHY_ADR_SW_TXIO_CTRL_0_MAX              (0x0000003FU)

/* DENALI_PHY_543 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_543_PHY_ADR_SW_TXPWR_CTRL_0_MASK            (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_543_PHY_ADR_SW_TXPWR_CTRL_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_543_PHY_ADR_SW_TXPWR_CTRL_0_MAX             (0x0000003FU)

/* DENALI_PHY_544 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_ADR_TSEL_SELECT_0_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_ADR_TSEL_SELECT_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_ADR_TSEL_SELECT_0_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_PAD_ADR_IO_CFG_0_MASK               (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_PAD_ADR_IO_CFG_0_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_PAD_ADR_IO_CFG_0_MAX                (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_PAD_ADR_RX_PCLK_CLK_SEL_0_MASK      (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_PAD_ADR_RX_PCLK_CLK_SEL_0_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_544_PHY_PAD_ADR_RX_PCLK_CLK_SEL_0_MAX       (0x00000007U)

/* DENALI_PHY_545 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR0_SW_WRADDR_SHIFT_0_MASK         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR0_SW_WRADDR_SHIFT_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR0_SW_WRADDR_SHIFT_0_MAX          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR0_CLK_WR_SLAVE_DELAY_0_MASK      (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR0_CLK_WR_SLAVE_DELAY_0_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR0_CLK_WR_SLAVE_DELAY_0_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR1_SW_WRADDR_SHIFT_0_MASK         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR1_SW_WRADDR_SHIFT_0_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_545_PHY_ADR1_SW_WRADDR_SHIFT_0_MAX          (0x0000001FU)

/* DENALI_PHY_546 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_546_PHY_ADR1_CLK_WR_SLAVE_DELAY_0_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_546_PHY_ADR1_CLK_WR_SLAVE_DELAY_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_546_PHY_ADR1_CLK_WR_SLAVE_DELAY_0_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_546_PHY_ADR2_SW_WRADDR_SHIFT_0_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_546_PHY_ADR2_SW_WRADDR_SHIFT_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_546_PHY_ADR2_SW_WRADDR_SHIFT_0_MAX          (0x0000001FU)

/* DENALI_PHY_547 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_547_PHY_ADR2_CLK_WR_SLAVE_DELAY_0_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_547_PHY_ADR2_CLK_WR_SLAVE_DELAY_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_547_PHY_ADR2_CLK_WR_SLAVE_DELAY_0_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_547_PHY_ADR3_SW_WRADDR_SHIFT_0_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_547_PHY_ADR3_SW_WRADDR_SHIFT_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_547_PHY_ADR3_SW_WRADDR_SHIFT_0_MAX          (0x0000001FU)

/* DENALI_PHY_548 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_548_PHY_ADR3_CLK_WR_SLAVE_DELAY_0_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_548_PHY_ADR3_CLK_WR_SLAVE_DELAY_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_548_PHY_ADR3_CLK_WR_SLAVE_DELAY_0_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_548_PHY_ADR4_SW_WRADDR_SHIFT_0_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_548_PHY_ADR4_SW_WRADDR_SHIFT_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_548_PHY_ADR4_SW_WRADDR_SHIFT_0_MAX          (0x0000001FU)

/* DENALI_PHY_549 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_549_PHY_ADR4_CLK_WR_SLAVE_DELAY_0_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_549_PHY_ADR4_CLK_WR_SLAVE_DELAY_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_549_PHY_ADR4_CLK_WR_SLAVE_DELAY_0_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_549_PHY_ADR5_SW_WRADDR_SHIFT_0_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_549_PHY_ADR5_SW_WRADDR_SHIFT_0_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_549_PHY_ADR5_SW_WRADDR_SHIFT_0_MAX          (0x0000001FU)

/* DENALI_PHY_550 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_550_PHY_ADR5_CLK_WR_SLAVE_DELAY_0_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_550_PHY_ADR5_CLK_WR_SLAVE_DELAY_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_550_PHY_ADR5_CLK_WR_SLAVE_DELAY_0_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_550_PHY_ADR_SW_MASTER_MODE_0_MASK           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_550_PHY_ADR_SW_MASTER_MODE_0_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_550_PHY_ADR_SW_MASTER_MODE_0_MAX            (0x0000000FU)

/* DENALI_PHY_551 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_START_0_MASK       (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_START_0_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_START_0_MAX        (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_STEP_0_MASK        (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_STEP_0_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_STEP_0_MAX         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_WAIT_0_MASK        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_WAIT_0_SHIFT       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_551_PHY_ADR_MASTER_DELAY_WAIT_0_MAX         (0x000000FFU)

/* DENALI_PHY_552 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_MASTER_DELAY_HALF_MEASURE_0_MASK (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_MASTER_DELAY_HALF_MEASURE_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_MASTER_DELAY_HALF_MEASURE_0_MAX (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_SW_CALVL_DVW_MIN_0_MASK         (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_SW_CALVL_DVW_MIN_0_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_SW_CALVL_DVW_MIN_0_MAX          (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_SW_CALVL_DVW_MIN_EN_0_MASK      (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_SW_CALVL_DVW_MIN_EN_0_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_552_PHY_ADR_SW_CALVL_DVW_MIN_EN_0_MAX       (0x00000001U)

/* DENALI_PHY_553 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_553_PHY_ADR_CALVL_DLY_STEP_0_MASK           (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_553_PHY_ADR_CALVL_DLY_STEP_0_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_553_PHY_ADR_CALVL_DLY_STEP_0_MAX            (0x0000000FU)

/* DENALI_PHY_554 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_554_PHY_ADR_CALVL_CAPTURE_CNT_0_MASK        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_554_PHY_ADR_CALVL_CAPTURE_CNT_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_554_PHY_ADR_CALVL_CAPTURE_CNT_0_MAX         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_554_PHY_ADR_MEAS_DLY_STEP_ENABLE_0_MASK     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_554_PHY_ADR_MEAS_DLY_STEP_ENABLE_0_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_554_PHY_ADR_MEAS_DLY_STEP_ENABLE_0_MAX      (0x00000001U)

/* DENALI_PHY_768 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_768_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1_MASK (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_768_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_768_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1_MAX (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_768_PHY_ADR_CLK_BYPASS_OVERRIDE_1_MASK      (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_768_PHY_ADR_CLK_BYPASS_OVERRIDE_1_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_768_PHY_ADR_CLK_BYPASS_OVERRIDE_1_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_768_SC_PHY_ADR_MANUAL_CLEAR_1_MASK          (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_768_SC_PHY_ADR_MANUAL_CLEAR_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_768_SC_PHY_ADR_MANUAL_CLEAR_1_MAX           (0x00000007U)

/* DENALI_PHY_769 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_769_PHY_ADR_LPBK_RESULT_OBS_1_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_769_PHY_ADR_LPBK_RESULT_OBS_1_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_769_PHY_ADR_LPBK_RESULT_OBS_1_MAX           (0xFFFFFFFFU)

/* DENALI_PHY_770 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_LPBK_ERROR_COUNT_OBS_1_MASK     (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_LPBK_ERROR_COUNT_OBS_1_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_LPBK_ERROR_COUNT_OBS_1_MAX      (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_MEAS_DLY_STEP_VALUE_1_MASK      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_MEAS_DLY_STEP_VALUE_1_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_MEAS_DLY_STEP_VALUE_1_MAX       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1_MASK (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_770_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1_MAX (0x0000000FU)

/* DENALI_PHY_771 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_MASTER_DLY_LOCK_OBS_1_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_MASTER_DLY_LOCK_OBS_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_MASTER_DLY_LOCK_OBS_1_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_BASE_SLV_DLY_ENC_OBS_1_MASK     (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_BASE_SLV_DLY_ENC_OBS_1_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_BASE_SLV_DLY_ENC_OBS_1_MAX      (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1_MASK    (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1_SHIFT   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_771_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1_MAX     (0x000000FFU)

/* DENALI_PHY_772 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1_MASK    (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1_MAX     (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1_MASK   (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1_MAX    (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_772_SC_PHY_ADR_SNAP_OBS_REGS_1_MASK         (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_SC_PHY_ADR_SNAP_OBS_REGS_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_SC_PHY_ADR_SNAP_OBS_REGS_1_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_TSEL_ENABLE_1_MASK              (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_TSEL_ENABLE_1_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_772_PHY_ADR_TSEL_ENABLE_1_MAX               (0x00000001U)

/* DENALI_PHY_773 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_LPBK_CONTROL_1_MASK             (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_LPBK_CONTROL_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_LPBK_CONTROL_1_MAX              (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PRBS_PATTERN_START_1_MASK       (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PRBS_PATTERN_START_1_SHIFT      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PRBS_PATTERN_START_1_MAX        (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PRBS_PATTERN_MASK_1_MASK        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PRBS_PATTERN_MASK_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PRBS_PATTERN_MASK_1_MAX         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PWR_RDC_DISABLE_1_MASK          (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PWR_RDC_DISABLE_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_773_PHY_ADR_PWR_RDC_DISABLE_1_MAX           (0x00000001U)

/* DENALI_PHY_774 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_MASK (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_MAX (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_TYPE_1_MASK                     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_TYPE_1_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_TYPE_1_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_WRADDR_SHIFT_OBS_1_MASK         (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_WRADDR_SHIFT_OBS_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_WRADDR_SHIFT_OBS_1_MAX          (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_IE_MODE_1_MASK                  (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_IE_MODE_1_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_774_PHY_ADR_IE_MODE_1_MAX                   (0x00000001U)

/* DENALI_PHY_775 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_775_PHY_ADR_DDL_MODE_1_MASK                 (0x07FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_775_PHY_ADR_DDL_MODE_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_775_PHY_ADR_DDL_MODE_1_MAX                  (0x07FFFFFFU)

/* DENALI_PHY_776 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_776_PHY_ADR_DDL_MASK_1_MASK                 (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_776_PHY_ADR_DDL_MASK_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_776_PHY_ADR_DDL_MASK_1_MAX                  (0x0000003FU)

/* DENALI_PHY_777 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_777_PHY_ADR_DDL_TEST_OBS_1_MASK             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_777_PHY_ADR_DDL_TEST_OBS_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_777_PHY_ADR_DDL_TEST_OBS_1_MAX              (0xFFFFFFFFU)

/* DENALI_PHY_778 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_778_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1_MASK    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_778_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_778_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1_MAX     (0xFFFFFFFFU)

/* DENALI_PHY_779 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_779_PHY_ADR_CALVL_START_1_MASK              (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_779_PHY_ADR_CALVL_START_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_779_PHY_ADR_CALVL_START_1_MAX               (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_779_PHY_ADR_CALVL_COARSE_DLY_1_MASK         (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_779_PHY_ADR_CALVL_COARSE_DLY_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_779_PHY_ADR_CALVL_COARSE_DLY_1_MAX          (0x000007FFU)

/* DENALI_PHY_780 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_780_PHY_ADR_CALVL_QTR_1_MASK                (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_780_PHY_ADR_CALVL_QTR_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_780_PHY_ADR_CALVL_QTR_1_MAX                 (0x000007FFU)

/* DENALI_PHY_781 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_781_PHY_ADR_CALVL_SWIZZLE0_1_MASK           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_781_PHY_ADR_CALVL_SWIZZLE0_1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_781_PHY_ADR_CALVL_SWIZZLE0_1_MAX            (0x00FFFFFFU)

/* DENALI_PHY_782 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_782_PHY_ADR_CALVL_SWIZZLE1_1_MASK           (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_782_PHY_ADR_CALVL_SWIZZLE1_1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_782_PHY_ADR_CALVL_SWIZZLE1_1_MAX            (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_782_PHY_ADR_CALVL_RANK_CTRL_1_MASK          (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_782_PHY_ADR_CALVL_RANK_CTRL_1_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_782_PHY_ADR_CALVL_RANK_CTRL_1_MAX           (0x00000003U)

/* DENALI_PHY_783 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_NUM_PATTERNS_1_MASK       (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_NUM_PATTERNS_1_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_NUM_PATTERNS_1_MAX        (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_RESP_WAIT_CNT_1_MASK      (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_RESP_WAIT_CNT_1_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_RESP_WAIT_CNT_1_MAX       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_PERIODIC_START_OFFSET_1_MASK (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_PERIODIC_START_OFFSET_1_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_783_PHY_ADR_CALVL_PERIODIC_START_OFFSET_1_MAX (0x000001FFU)

/* DENALI_PHY_784 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_784_PHY_ADR_CALVL_DEBUG_MODE_1_MASK         (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_PHY_ADR_CALVL_DEBUG_MODE_1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_PHY_ADR_CALVL_DEBUG_MODE_1_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_784_SC_PHY_ADR_CALVL_DEBUG_CONT_1_MASK      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_SC_PHY_ADR_CALVL_DEBUG_CONT_1_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_SC_PHY_ADR_CALVL_DEBUG_CONT_1_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_784_SC_PHY_ADR_CALVL_ERROR_CLR_1_MASK       (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_SC_PHY_ADR_CALVL_ERROR_CLR_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_SC_PHY_ADR_CALVL_ERROR_CLR_1_MAX        (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_784_PHY_ADR_CALVL_OBS_SELECT_1_MASK         (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_PHY_ADR_CALVL_OBS_SELECT_1_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_784_PHY_ADR_CALVL_OBS_SELECT_1_MAX          (0x00000007U)

/* DENALI_PHY_785 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_785_PHY_ADR_CALVL_OBS0_1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_785_PHY_ADR_CALVL_OBS0_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_785_PHY_ADR_CALVL_OBS0_1_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_786 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_786_PHY_ADR_CALVL_OBS1_1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_786_PHY_ADR_CALVL_OBS1_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_786_PHY_ADR_CALVL_OBS1_1_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_787 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_787_PHY_ADR_CALVL_OBS2_1_MASK               (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_787_PHY_ADR_CALVL_OBS2_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_787_PHY_ADR_CALVL_OBS2_1_MAX                (0xFFFFFFFFU)

/* DENALI_PHY_788 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_788_PHY_ADR_CALVL_FG_0_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_788_PHY_ADR_CALVL_FG_0_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_788_PHY_ADR_CALVL_FG_0_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_789 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_789_PHY_ADR_CALVL_BG_0_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_789_PHY_ADR_CALVL_BG_0_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_789_PHY_ADR_CALVL_BG_0_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_790 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_790_PHY_ADR_CALVL_FG_1_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_790_PHY_ADR_CALVL_FG_1_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_790_PHY_ADR_CALVL_FG_1_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_791 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_791_PHY_ADR_CALVL_BG_1_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_791_PHY_ADR_CALVL_BG_1_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_791_PHY_ADR_CALVL_BG_1_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_792 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_792_PHY_ADR_CALVL_FG_2_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_792_PHY_ADR_CALVL_FG_2_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_792_PHY_ADR_CALVL_FG_2_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_793 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_793_PHY_ADR_CALVL_BG_2_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_793_PHY_ADR_CALVL_BG_2_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_793_PHY_ADR_CALVL_BG_2_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_794 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_794_PHY_ADR_CALVL_FG_3_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_794_PHY_ADR_CALVL_FG_3_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_794_PHY_ADR_CALVL_FG_3_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_795 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_795_PHY_ADR_CALVL_BG_3_1_MASK               (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_795_PHY_ADR_CALVL_BG_3_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_795_PHY_ADR_CALVL_BG_3_1_MAX                (0x000FFFFFU)

/* DENALI_PHY_796 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_796_PHY_ADR_ADDR_SEL_1_MASK                 (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_796_PHY_ADR_ADDR_SEL_1_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_796_PHY_ADR_ADDR_SEL_1_MAX                  (0x3FFFFFFFU)

/* DENALI_PHY_797 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_LP4_BOOT_SLV_DELAY_1_MASK       (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_LP4_BOOT_SLV_DELAY_1_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_LP4_BOOT_SLV_DELAY_1_MAX        (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_BIT_MASK_1_MASK                 (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_BIT_MASK_1_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_BIT_MASK_1_MAX                  (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_SEG_MASK_1_MASK                 (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_SEG_MASK_1_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_797_PHY_ADR_SEG_MASK_1_MAX                  (0x0000003FU)

/* DENALI_PHY_798 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_CALVL_TRAIN_MASK_1_MASK         (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_CALVL_TRAIN_MASK_1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_CALVL_TRAIN_MASK_1_MAX          (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_CSLVL_TRAIN_MASK_1_MASK         (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_CSLVL_TRAIN_MASK_1_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_CSLVL_TRAIN_MASK_1_MAX          (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_STATIC_TOG_DISABLE_1_MASK       (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_STATIC_TOG_DISABLE_1_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_STATIC_TOG_DISABLE_1_MAX        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_SW_TXIO_CTRL_1_MASK             (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_SW_TXIO_CTRL_1_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_798_PHY_ADR_SW_TXIO_CTRL_1_MAX              (0x0000003FU)

/* DENALI_PHY_799 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_799_PHY_ADR_SW_TXPWR_CTRL_1_MASK            (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_799_PHY_ADR_SW_TXPWR_CTRL_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_799_PHY_ADR_SW_TXPWR_CTRL_1_MAX             (0x0000003FU)

/* DENALI_PHY_800 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_ADR_TSEL_SELECT_1_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_ADR_TSEL_SELECT_1_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_ADR_TSEL_SELECT_1_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_PAD_ADR_IO_CFG_1_MASK               (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_PAD_ADR_IO_CFG_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_PAD_ADR_IO_CFG_1_MAX                (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_PAD_ADR_RX_PCLK_CLK_SEL_1_MASK      (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_PAD_ADR_RX_PCLK_CLK_SEL_1_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_800_PHY_PAD_ADR_RX_PCLK_CLK_SEL_1_MAX       (0x00000007U)

/* DENALI_PHY_801 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR0_SW_WRADDR_SHIFT_1_MASK         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR0_SW_WRADDR_SHIFT_1_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR0_SW_WRADDR_SHIFT_1_MAX          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR0_CLK_WR_SLAVE_DELAY_1_MASK      (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR0_CLK_WR_SLAVE_DELAY_1_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR0_CLK_WR_SLAVE_DELAY_1_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR1_SW_WRADDR_SHIFT_1_MASK         (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR1_SW_WRADDR_SHIFT_1_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_801_PHY_ADR1_SW_WRADDR_SHIFT_1_MAX          (0x0000001FU)

/* DENALI_PHY_802 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_802_PHY_ADR1_CLK_WR_SLAVE_DELAY_1_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_802_PHY_ADR1_CLK_WR_SLAVE_DELAY_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_802_PHY_ADR1_CLK_WR_SLAVE_DELAY_1_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_802_PHY_ADR2_SW_WRADDR_SHIFT_1_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_802_PHY_ADR2_SW_WRADDR_SHIFT_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_802_PHY_ADR2_SW_WRADDR_SHIFT_1_MAX          (0x0000001FU)

/* DENALI_PHY_803 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_803_PHY_ADR2_CLK_WR_SLAVE_DELAY_1_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_803_PHY_ADR2_CLK_WR_SLAVE_DELAY_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_803_PHY_ADR2_CLK_WR_SLAVE_DELAY_1_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_803_PHY_ADR3_SW_WRADDR_SHIFT_1_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_803_PHY_ADR3_SW_WRADDR_SHIFT_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_803_PHY_ADR3_SW_WRADDR_SHIFT_1_MAX          (0x0000001FU)

/* DENALI_PHY_804 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_804_PHY_ADR3_CLK_WR_SLAVE_DELAY_1_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_804_PHY_ADR3_CLK_WR_SLAVE_DELAY_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_804_PHY_ADR3_CLK_WR_SLAVE_DELAY_1_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_804_PHY_ADR4_SW_WRADDR_SHIFT_1_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_804_PHY_ADR4_SW_WRADDR_SHIFT_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_804_PHY_ADR4_SW_WRADDR_SHIFT_1_MAX          (0x0000001FU)

/* DENALI_PHY_805 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_805_PHY_ADR4_CLK_WR_SLAVE_DELAY_1_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_805_PHY_ADR4_CLK_WR_SLAVE_DELAY_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_805_PHY_ADR4_CLK_WR_SLAVE_DELAY_1_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_805_PHY_ADR5_SW_WRADDR_SHIFT_1_MASK         (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_805_PHY_ADR5_SW_WRADDR_SHIFT_1_SHIFT        (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_805_PHY_ADR5_SW_WRADDR_SHIFT_1_MAX          (0x0000001FU)

/* DENALI_PHY_806 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_806_PHY_ADR5_CLK_WR_SLAVE_DELAY_1_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_806_PHY_ADR5_CLK_WR_SLAVE_DELAY_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_806_PHY_ADR5_CLK_WR_SLAVE_DELAY_1_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_806_PHY_ADR_SW_MASTER_MODE_1_MASK           (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_806_PHY_ADR_SW_MASTER_MODE_1_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_806_PHY_ADR_SW_MASTER_MODE_1_MAX            (0x0000000FU)

/* DENALI_PHY_807 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_START_1_MASK       (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_START_1_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_START_1_MAX        (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_STEP_1_MASK        (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_STEP_1_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_STEP_1_MAX         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_WAIT_1_MASK        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_WAIT_1_SHIFT       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_807_PHY_ADR_MASTER_DELAY_WAIT_1_MAX         (0x000000FFU)

/* DENALI_PHY_808 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_MASTER_DELAY_HALF_MEASURE_1_MASK (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_MASTER_DELAY_HALF_MEASURE_1_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_MASTER_DELAY_HALF_MEASURE_1_MAX (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_SW_CALVL_DVW_MIN_1_MASK         (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_SW_CALVL_DVW_MIN_1_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_SW_CALVL_DVW_MIN_1_MAX          (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_SW_CALVL_DVW_MIN_EN_1_MASK      (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_SW_CALVL_DVW_MIN_EN_1_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_808_PHY_ADR_SW_CALVL_DVW_MIN_EN_1_MAX       (0x00000001U)

/* DENALI_PHY_809 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_809_PHY_ADR_CALVL_DLY_STEP_1_MASK           (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_809_PHY_ADR_CALVL_DLY_STEP_1_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_809_PHY_ADR_CALVL_DLY_STEP_1_MAX            (0x0000000FU)

/* DENALI_PHY_810 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_810_PHY_ADR_CALVL_CAPTURE_CNT_1_MASK        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_810_PHY_ADR_CALVL_CAPTURE_CNT_1_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_810_PHY_ADR_CALVL_CAPTURE_CNT_1_MAX         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_810_PHY_ADR_MEAS_DLY_STEP_ENABLE_1_MASK     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_810_PHY_ADR_MEAS_DLY_STEP_ENABLE_1_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_810_PHY_ADR_MEAS_DLY_STEP_ENABLE_1_MAX      (0x00000001U)

/* DENALI_PHY_1024 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2_MASK (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2_MAX (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_PHY_ADR_CLK_BYPASS_OVERRIDE_2_MASK     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_PHY_ADR_CLK_BYPASS_OVERRIDE_2_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_PHY_ADR_CLK_BYPASS_OVERRIDE_2_MAX      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_SC_PHY_ADR_MANUAL_CLEAR_2_MASK         (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_SC_PHY_ADR_MANUAL_CLEAR_2_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1024_SC_PHY_ADR_MANUAL_CLEAR_2_MAX          (0x00000007U)

/* DENALI_PHY_1025 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1025_PHY_ADR_LPBK_RESULT_OBS_2_MASK         (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1025_PHY_ADR_LPBK_RESULT_OBS_2_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1025_PHY_ADR_LPBK_RESULT_OBS_2_MAX          (0xFFFFFFFFU)

/* DENALI_PHY_1026 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_LPBK_ERROR_COUNT_OBS_2_MASK    (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_LPBK_ERROR_COUNT_OBS_2_SHIFT   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_LPBK_ERROR_COUNT_OBS_2_MAX     (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_MEAS_DLY_STEP_VALUE_2_MASK     (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_MEAS_DLY_STEP_VALUE_2_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_MEAS_DLY_STEP_VALUE_2_MAX      (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2_MASK (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1026_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2_MAX (0x0000000FU)

/* DENALI_PHY_1027 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_MASTER_DLY_LOCK_OBS_2_MASK     (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_MASTER_DLY_LOCK_OBS_2_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_MASTER_DLY_LOCK_OBS_2_MAX      (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_BASE_SLV_DLY_ENC_OBS_2_MASK    (0x007F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_BASE_SLV_DLY_ENC_OBS_2_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_BASE_SLV_DLY_ENC_OBS_2_MAX     (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2_MASK   (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2_SHIFT  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1027_PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2_MAX    (0x000000FFU)

/* DENALI_PHY_1028 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2_MASK   (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2_MAX    (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2_MASK  (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2_MAX   (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_SC_PHY_ADR_SNAP_OBS_REGS_2_MASK        (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_SC_PHY_ADR_SNAP_OBS_REGS_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_SC_PHY_ADR_SNAP_OBS_REGS_2_MAX         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_TSEL_ENABLE_2_MASK             (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_TSEL_ENABLE_2_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1028_PHY_ADR_TSEL_ENABLE_2_MAX              (0x00000001U)

/* DENALI_PHY_1029 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_LPBK_CONTROL_2_MASK            (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_LPBK_CONTROL_2_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_LPBK_CONTROL_2_MAX             (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PRBS_PATTERN_START_2_MASK      (0x00007F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PRBS_PATTERN_START_2_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PRBS_PATTERN_START_2_MAX       (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PRBS_PATTERN_MASK_2_MASK       (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PRBS_PATTERN_MASK_2_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PRBS_PATTERN_MASK_2_MAX        (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PWR_RDC_DISABLE_2_MASK         (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PWR_RDC_DISABLE_2_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1029_PHY_ADR_PWR_RDC_DISABLE_2_MAX          (0x00000001U)

/* DENALI_PHY_1030 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_MASK (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_MAX (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_TYPE_2_MASK                    (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_TYPE_2_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_TYPE_2_MAX                     (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_WRADDR_SHIFT_OBS_2_MASK        (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_WRADDR_SHIFT_OBS_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_WRADDR_SHIFT_OBS_2_MAX         (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_IE_MODE_2_MASK                 (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_IE_MODE_2_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1030_PHY_ADR_IE_MODE_2_MAX                  (0x00000001U)

/* DENALI_PHY_1031 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1031_PHY_ADR_DDL_MODE_2_MASK                (0x07FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1031_PHY_ADR_DDL_MODE_2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1031_PHY_ADR_DDL_MODE_2_MAX                 (0x07FFFFFFU)

/* DENALI_PHY_1032 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1032_PHY_ADR_DDL_MASK_2_MASK                (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1032_PHY_ADR_DDL_MASK_2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1032_PHY_ADR_DDL_MASK_2_MAX                 (0x0000003FU)

/* DENALI_PHY_1033 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1033_PHY_ADR_DDL_TEST_OBS_2_MASK            (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1033_PHY_ADR_DDL_TEST_OBS_2_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1033_PHY_ADR_DDL_TEST_OBS_2_MAX             (0xFFFFFFFFU)

/* DENALI_PHY_1034 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1034_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2_MASK   (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1034_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2_SHIFT  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1034_PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2_MAX    (0xFFFFFFFFU)

/* DENALI_PHY_1035 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1035_PHY_ADR_CALVL_START_2_MASK             (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1035_PHY_ADR_CALVL_START_2_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1035_PHY_ADR_CALVL_START_2_MAX              (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1035_PHY_ADR_CALVL_COARSE_DLY_2_MASK        (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1035_PHY_ADR_CALVL_COARSE_DLY_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1035_PHY_ADR_CALVL_COARSE_DLY_2_MAX         (0x000007FFU)

/* DENALI_PHY_1036 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1036_PHY_ADR_CALVL_QTR_2_MASK               (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1036_PHY_ADR_CALVL_QTR_2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1036_PHY_ADR_CALVL_QTR_2_MAX                (0x000007FFU)

/* DENALI_PHY_1037 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1037_PHY_ADR_CALVL_SWIZZLE0_2_MASK          (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1037_PHY_ADR_CALVL_SWIZZLE0_2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1037_PHY_ADR_CALVL_SWIZZLE0_2_MAX           (0x00FFFFFFU)

/* DENALI_PHY_1038 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1038_PHY_ADR_CALVL_SWIZZLE1_2_MASK          (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1038_PHY_ADR_CALVL_SWIZZLE1_2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1038_PHY_ADR_CALVL_SWIZZLE1_2_MAX           (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1038_PHY_ADR_CALVL_RANK_CTRL_2_MASK         (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1038_PHY_ADR_CALVL_RANK_CTRL_2_SHIFT        (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1038_PHY_ADR_CALVL_RANK_CTRL_2_MAX          (0x00000003U)

/* DENALI_PHY_1039 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_NUM_PATTERNS_2_MASK      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_NUM_PATTERNS_2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_NUM_PATTERNS_2_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_RESP_WAIT_CNT_2_MASK     (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_RESP_WAIT_CNT_2_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_RESP_WAIT_CNT_2_MAX      (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_PERIODIC_START_OFFSET_2_MASK (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_PERIODIC_START_OFFSET_2_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1039_PHY_ADR_CALVL_PERIODIC_START_OFFSET_2_MAX (0x000001FFU)

/* DENALI_PHY_1040 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_PHY_ADR_CALVL_DEBUG_MODE_2_MASK        (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_PHY_ADR_CALVL_DEBUG_MODE_2_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_PHY_ADR_CALVL_DEBUG_MODE_2_MAX         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_SC_PHY_ADR_CALVL_DEBUG_CONT_2_MASK     (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_SC_PHY_ADR_CALVL_DEBUG_CONT_2_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_SC_PHY_ADR_CALVL_DEBUG_CONT_2_MAX      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_SC_PHY_ADR_CALVL_ERROR_CLR_2_MASK      (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_SC_PHY_ADR_CALVL_ERROR_CLR_2_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_SC_PHY_ADR_CALVL_ERROR_CLR_2_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_PHY_ADR_CALVL_OBS_SELECT_2_MASK        (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_PHY_ADR_CALVL_OBS_SELECT_2_SHIFT       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1040_PHY_ADR_CALVL_OBS_SELECT_2_MAX         (0x00000007U)

/* DENALI_PHY_1041 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1041_PHY_ADR_CALVL_OBS0_2_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1041_PHY_ADR_CALVL_OBS0_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1041_PHY_ADR_CALVL_OBS0_2_MAX               (0xFFFFFFFFU)

/* DENALI_PHY_1042 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1042_PHY_ADR_CALVL_OBS1_2_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1042_PHY_ADR_CALVL_OBS1_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1042_PHY_ADR_CALVL_OBS1_2_MAX               (0xFFFFFFFFU)

/* DENALI_PHY_1043 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1043_PHY_ADR_CALVL_OBS2_2_MASK              (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1043_PHY_ADR_CALVL_OBS2_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1043_PHY_ADR_CALVL_OBS2_2_MAX               (0xFFFFFFFFU)

/* DENALI_PHY_1044 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1044_PHY_ADR_CALVL_FG_0_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1044_PHY_ADR_CALVL_FG_0_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1044_PHY_ADR_CALVL_FG_0_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1045 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1045_PHY_ADR_CALVL_BG_0_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1045_PHY_ADR_CALVL_BG_0_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1045_PHY_ADR_CALVL_BG_0_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1046 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1046_PHY_ADR_CALVL_FG_1_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1046_PHY_ADR_CALVL_FG_1_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1046_PHY_ADR_CALVL_FG_1_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1047 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1047_PHY_ADR_CALVL_BG_1_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1047_PHY_ADR_CALVL_BG_1_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1047_PHY_ADR_CALVL_BG_1_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1048 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1048_PHY_ADR_CALVL_FG_2_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1048_PHY_ADR_CALVL_FG_2_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1048_PHY_ADR_CALVL_FG_2_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1049 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1049_PHY_ADR_CALVL_BG_2_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1049_PHY_ADR_CALVL_BG_2_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1049_PHY_ADR_CALVL_BG_2_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1050 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1050_PHY_ADR_CALVL_FG_3_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1050_PHY_ADR_CALVL_FG_3_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1050_PHY_ADR_CALVL_FG_3_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1051 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1051_PHY_ADR_CALVL_BG_3_2_MASK              (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1051_PHY_ADR_CALVL_BG_3_2_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1051_PHY_ADR_CALVL_BG_3_2_MAX               (0x000FFFFFU)

/* DENALI_PHY_1052 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1052_PHY_ADR_ADDR_SEL_2_MASK                (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1052_PHY_ADR_ADDR_SEL_2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1052_PHY_ADR_ADDR_SEL_2_MAX                 (0x3FFFFFFFU)

/* DENALI_PHY_1053 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_LP4_BOOT_SLV_DELAY_2_MASK      (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_LP4_BOOT_SLV_DELAY_2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_LP4_BOOT_SLV_DELAY_2_MAX       (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_BIT_MASK_2_MASK                (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_BIT_MASK_2_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_BIT_MASK_2_MAX                 (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_SEG_MASK_2_MASK                (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_SEG_MASK_2_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1053_PHY_ADR_SEG_MASK_2_MAX                 (0x0000003FU)

/* DENALI_PHY_1054 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_CALVL_TRAIN_MASK_2_MASK        (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_CALVL_TRAIN_MASK_2_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_CALVL_TRAIN_MASK_2_MAX         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_CSLVL_TRAIN_MASK_2_MASK        (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_CSLVL_TRAIN_MASK_2_SHIFT       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_CSLVL_TRAIN_MASK_2_MAX         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_STATIC_TOG_DISABLE_2_MASK      (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_STATIC_TOG_DISABLE_2_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_STATIC_TOG_DISABLE_2_MAX       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_SW_TXIO_CTRL_2_MASK            (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_SW_TXIO_CTRL_2_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1054_PHY_ADR_SW_TXIO_CTRL_2_MAX             (0x0000003FU)

/* DENALI_PHY_1055 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1055_PHY_ADR_SW_TXPWR_CTRL_2_MASK           (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1055_PHY_ADR_SW_TXPWR_CTRL_2_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1055_PHY_ADR_SW_TXPWR_CTRL_2_MAX            (0x0000003FU)

/* DENALI_PHY_1056 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_ADR_TSEL_SELECT_2_MASK             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_ADR_TSEL_SELECT_2_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_ADR_TSEL_SELECT_2_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_PAD_ADR_IO_CFG_2_MASK              (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_PAD_ADR_IO_CFG_2_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_PAD_ADR_IO_CFG_2_MAX               (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_PAD_ADR_RX_PCLK_CLK_SEL_2_MASK     (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_PAD_ADR_RX_PCLK_CLK_SEL_2_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1056_PHY_PAD_ADR_RX_PCLK_CLK_SEL_2_MAX      (0x00000007U)

/* DENALI_PHY_1057 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR0_SW_WRADDR_SHIFT_2_MASK        (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR0_SW_WRADDR_SHIFT_2_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR0_SW_WRADDR_SHIFT_2_MAX         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR0_CLK_WR_SLAVE_DELAY_2_MASK     (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR0_CLK_WR_SLAVE_DELAY_2_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR0_CLK_WR_SLAVE_DELAY_2_MAX      (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR1_SW_WRADDR_SHIFT_2_MASK        (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR1_SW_WRADDR_SHIFT_2_SHIFT       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1057_PHY_ADR1_SW_WRADDR_SHIFT_2_MAX         (0x0000001FU)

/* DENALI_PHY_1058 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1058_PHY_ADR1_CLK_WR_SLAVE_DELAY_2_MASK     (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1058_PHY_ADR1_CLK_WR_SLAVE_DELAY_2_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1058_PHY_ADR1_CLK_WR_SLAVE_DELAY_2_MAX      (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1058_PHY_ADR2_SW_WRADDR_SHIFT_2_MASK        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1058_PHY_ADR2_SW_WRADDR_SHIFT_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1058_PHY_ADR2_SW_WRADDR_SHIFT_2_MAX         (0x0000001FU)

/* DENALI_PHY_1059 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1059_PHY_ADR2_CLK_WR_SLAVE_DELAY_2_MASK     (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1059_PHY_ADR2_CLK_WR_SLAVE_DELAY_2_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1059_PHY_ADR2_CLK_WR_SLAVE_DELAY_2_MAX      (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1059_PHY_ADR3_SW_WRADDR_SHIFT_2_MASK        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1059_PHY_ADR3_SW_WRADDR_SHIFT_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1059_PHY_ADR3_SW_WRADDR_SHIFT_2_MAX         (0x0000001FU)

/* DENALI_PHY_1060 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1060_PHY_ADR3_CLK_WR_SLAVE_DELAY_2_MASK     (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1060_PHY_ADR3_CLK_WR_SLAVE_DELAY_2_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1060_PHY_ADR3_CLK_WR_SLAVE_DELAY_2_MAX      (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1060_PHY_ADR4_SW_WRADDR_SHIFT_2_MASK        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1060_PHY_ADR4_SW_WRADDR_SHIFT_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1060_PHY_ADR4_SW_WRADDR_SHIFT_2_MAX         (0x0000001FU)

/* DENALI_PHY_1061 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1061_PHY_ADR4_CLK_WR_SLAVE_DELAY_2_MASK     (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1061_PHY_ADR4_CLK_WR_SLAVE_DELAY_2_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1061_PHY_ADR4_CLK_WR_SLAVE_DELAY_2_MAX      (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1061_PHY_ADR5_SW_WRADDR_SHIFT_2_MASK        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1061_PHY_ADR5_SW_WRADDR_SHIFT_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1061_PHY_ADR5_SW_WRADDR_SHIFT_2_MAX         (0x0000001FU)

/* DENALI_PHY_1062 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1062_PHY_ADR5_CLK_WR_SLAVE_DELAY_2_MASK     (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1062_PHY_ADR5_CLK_WR_SLAVE_DELAY_2_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1062_PHY_ADR5_CLK_WR_SLAVE_DELAY_2_MAX      (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1062_PHY_ADR_SW_MASTER_MODE_2_MASK          (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1062_PHY_ADR_SW_MASTER_MODE_2_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1062_PHY_ADR_SW_MASTER_MODE_2_MAX           (0x0000000FU)

/* DENALI_PHY_1063 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_START_2_MASK      (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_START_2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_START_2_MAX       (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_STEP_2_MASK       (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_STEP_2_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_STEP_2_MAX        (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_WAIT_2_MASK       (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_WAIT_2_SHIFT      (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1063_PHY_ADR_MASTER_DELAY_WAIT_2_MAX        (0x000000FFU)

/* DENALI_PHY_1064 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_MASTER_DELAY_HALF_MEASURE_2_MASK (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_MASTER_DELAY_HALF_MEASURE_2_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_MASTER_DELAY_HALF_MEASURE_2_MAX (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_SW_CALVL_DVW_MIN_2_MASK        (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_SW_CALVL_DVW_MIN_2_SHIFT       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_SW_CALVL_DVW_MIN_2_MAX         (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_SW_CALVL_DVW_MIN_EN_2_MASK     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_SW_CALVL_DVW_MIN_EN_2_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1064_PHY_ADR_SW_CALVL_DVW_MIN_EN_2_MAX      (0x00000001U)

/* DENALI_PHY_1065 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1065_PHY_ADR_CALVL_DLY_STEP_2_MASK          (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1065_PHY_ADR_CALVL_DLY_STEP_2_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1065_PHY_ADR_CALVL_DLY_STEP_2_MAX           (0x0000000FU)

/* DENALI_PHY_1066 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1066_PHY_ADR_CALVL_CAPTURE_CNT_2_MASK       (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1066_PHY_ADR_CALVL_CAPTURE_CNT_2_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1066_PHY_ADR_CALVL_CAPTURE_CNT_2_MAX        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1066_PHY_ADR_MEAS_DLY_STEP_ENABLE_2_MASK    (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1066_PHY_ADR_MEAS_DLY_STEP_ENABLE_2_SHIFT   (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1066_PHY_ADR_MEAS_DLY_STEP_ENABLE_2_MAX     (0x00000001U)

/* DENALI_PHY_1280 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1280_PHY_FREQ_SEL_MASK                      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1280_PHY_FREQ_SEL_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1280_PHY_FREQ_SEL_MAX                       (0x00000003U)

/* DENALI_PHY_1281 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_FROM_REGIF_MASK           (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_FROM_REGIF_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_FROM_REGIF_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_MULTICAST_EN_MASK         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_MULTICAST_EN_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_MULTICAST_EN_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_INDEX_MASK                (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_INDEX_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_FREQ_SEL_INDEX_MAX                 (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_SW_GRP0_SHIFT_0_MASK               (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_SW_GRP0_SHIFT_0_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1281_PHY_SW_GRP0_SHIFT_0_MAX                (0x0000001FU)

/* DENALI_PHY_1282 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP1_SHIFT_0_MASK               (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP1_SHIFT_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP1_SHIFT_0_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP2_SHIFT_0_MASK               (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP2_SHIFT_0_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP2_SHIFT_0_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP3_SHIFT_0_MASK               (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP3_SHIFT_0_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP3_SHIFT_0_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP0_SHIFT_1_MASK               (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP0_SHIFT_1_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1282_PHY_SW_GRP0_SHIFT_1_MAX                (0x0000001FU)

/* DENALI_PHY_1283 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP1_SHIFT_1_MASK               (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP1_SHIFT_1_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP1_SHIFT_1_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP2_SHIFT_1_MASK               (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP2_SHIFT_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP2_SHIFT_1_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP3_SHIFT_1_MASK               (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP3_SHIFT_1_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP3_SHIFT_1_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP0_SHIFT_2_MASK               (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP0_SHIFT_2_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1283_PHY_SW_GRP0_SHIFT_2_MAX                (0x0000001FU)

/* DENALI_PHY_1284 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP1_SHIFT_2_MASK               (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP1_SHIFT_2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP1_SHIFT_2_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP2_SHIFT_2_MASK               (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP2_SHIFT_2_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP2_SHIFT_2_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP3_SHIFT_2_MASK               (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP3_SHIFT_2_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP3_SHIFT_2_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP0_SHIFT_3_MASK               (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP0_SHIFT_3_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1284_PHY_SW_GRP0_SHIFT_3_MAX                (0x0000001FU)

/* DENALI_PHY_1285 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP1_SHIFT_3_MASK               (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP1_SHIFT_3_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP1_SHIFT_3_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP2_SHIFT_3_MASK               (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP2_SHIFT_3_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP2_SHIFT_3_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP3_SHIFT_3_MASK               (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP3_SHIFT_3_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1285_PHY_SW_GRP3_SHIFT_3_MAX                (0x0000001FU)

/* DENALI_PHY_1286 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_GRP_BYPASS_SLAVE_DELAY_MASK        (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_GRP_BYPASS_SLAVE_DELAY_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_GRP_BYPASS_SLAVE_DELAY_MAX         (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_SW_GRP_BYPASS_SHIFT_MASK           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_SW_GRP_BYPASS_SHIFT_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_SW_GRP_BYPASS_SHIFT_MAX            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_GRP_BYPASS_OVERRIDE_MASK           (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_GRP_BYPASS_OVERRIDE_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1286_PHY_GRP_BYPASS_OVERRIDE_MAX            (0x00000001U)

/* DENALI_PHY_1287 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_SC_PHY_MANUAL_UPDATE_MASK              (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_SC_PHY_MANUAL_UPDATE_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_SC_PHY_MANUAL_UPDATE_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_PHY_MANUAL_UPDATE_PHYUPD_ENABLE_MASK   (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_PHY_MANUAL_UPDATE_PHYUPD_ENABLE_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_PHY_MANUAL_UPDATE_PHYUPD_ENABLE_MAX    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_PHY_CSLVL_START_MASK                   (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_PHY_CSLVL_START_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1287_PHY_CSLVL_START_MAX                    (0x000007FFU)

/* DENALI_PHY_1288 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_PHY_CSLVL_COARSE_DLY_MASK              (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_PHY_CSLVL_COARSE_DLY_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_PHY_CSLVL_COARSE_DLY_MAX               (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_PHY_CSLVL_DEBUG_MODE_MASK              (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_PHY_CSLVL_DEBUG_MODE_SHIFT             (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_PHY_CSLVL_DEBUG_MODE_MAX               (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_SC_PHY_CSLVL_DEBUG_CONT_MASK           (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_SC_PHY_CSLVL_DEBUG_CONT_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1288_SC_PHY_CSLVL_DEBUG_CONT_MAX            (0x00000001U)

/* DENALI_PHY_1289 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1289_SC_PHY_CSLVL_ERROR_CLR_MASK            (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1289_SC_PHY_CSLVL_ERROR_CLR_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1289_SC_PHY_CSLVL_ERROR_CLR_MAX             (0x00000001U)

/* DENALI_PHY_1290 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1290_PHY_CSLVL_OBS0_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1290_PHY_CSLVL_OBS0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1290_PHY_CSLVL_OBS0_MAX                     (0xFFFFFFFFU)

/* DENALI_PHY_1291 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1291_PHY_CSLVL_OBS1_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1291_PHY_CSLVL_OBS1_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1291_PHY_CSLVL_OBS1_MAX                     (0xFFFFFFFFU)

/* DENALI_PHY_1292 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1292_PHY_CSLVL_OBS2_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1292_PHY_CSLVL_OBS2_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1292_PHY_CSLVL_OBS2_MAX                     (0xFFFFFFFFU)

/* DENALI_PHY_1293 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_CSLVL_ENABLE_MASK                  (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_CSLVL_ENABLE_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_CSLVL_ENABLE_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_CSLVL_PERIODIC_START_OFFSET_MASK   (0x0001FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_CSLVL_PERIODIC_START_OFFSET_SHIFT  (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_CSLVL_PERIODIC_START_OFFSET_MAX    (0x000001FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_LP4_BOOT_DISABLE_MASK              (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_LP4_BOOT_DISABLE_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1293_PHY_LP4_BOOT_DISABLE_MAX               (0x00000001U)

/* DENALI_PHY_1294 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1294_PHY_CSLVL_CS_MAP_MASK                  (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1294_PHY_CSLVL_CS_MAP_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1294_PHY_CSLVL_CS_MAP_MAX                   (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1294_PHY_CSLVL_QTR_MASK                     (0x0007FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1294_PHY_CSLVL_QTR_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1294_PHY_CSLVL_QTR_MAX                      (0x000007FFU)

/* DENALI_PHY_1295 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_CSLVL_COARSE_CHK_MASK              (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_CSLVL_COARSE_CHK_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_CSLVL_COARSE_CHK_MAX               (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_CSLVL_COARSE_CAPTURE_CNT_MASK      (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_CSLVL_COARSE_CAPTURE_CNT_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_CSLVL_COARSE_CAPTURE_CNT_MAX       (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_MASK  (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1295_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_MAX   (0x00000007U)

/* DENALI_PHY_1296 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_ADRCTL_SNAP_OBS_REGS_MASK          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_ADRCTL_SNAP_OBS_REGS_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_ADRCTL_SNAP_OBS_REGS_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_DFI_PHYUPD_TYPE_MASK               (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_DFI_PHYUPD_TYPE_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_DFI_PHYUPD_TYPE_MAX                (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_ADRCTL_LPDDR_MASK                  (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_ADRCTL_LPDDR_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_ADRCTL_LPDDR_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_LP4_ACTIVE_MASK                    (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_LP4_ACTIVE_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1296_PHY_LP4_ACTIVE_MAX                     (0x00000001U)

/* DENALI_PHY_1297 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_LPDDR3_CS_MASK                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_LPDDR3_CS_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_LPDDR3_CS_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_SC_PHY_UPDATE_CLK_CAL_VALUES_MASK      (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_SC_PHY_UPDATE_CLK_CAL_VALUES_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_SC_PHY_UPDATE_CLK_CAL_VALUES_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_CONTINUOUS_CLK_CAL_UPDATE_MASK     (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_CONTINUOUS_CLK_CAL_UPDATE_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_CONTINUOUS_CLK_CAL_UPDATE_MAX      (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_SW_TXIO_CTRL_0_MASK                (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_SW_TXIO_CTRL_0_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1297_PHY_SW_TXIO_CTRL_0_MAX                 (0x0000000FU)

/* DENALI_PHY_1298 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_1_MASK                (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_1_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_1_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_2_MASK                (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_2_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_2_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_3_MASK                (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_3_SHIFT               (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_SW_TXIO_CTRL_3_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_MEMCLK_SW_TXIO_CTRL_MASK           (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_MEMCLK_SW_TXIO_CTRL_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1298_PHY_MEMCLK_SW_TXIO_CTRL_MAX            (0x00000001U)

/* DENALI_PHY_1299 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_0_MASK        (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_0_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_0_MAX         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_1_MASK        (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_1_SHIFT       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_1_MAX         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_2_MASK        (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_2_SHIFT       (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_2_MAX         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_3_MASK        (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_3_SHIFT       (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1299_PHY_ADRCTL_SW_TXPWR_CTRL_3_MAX         (0x0000000FU)

/* DENALI_PHY_1300 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_MEMCLK_SW_TXPWR_CTRL_MASK          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_MEMCLK_SW_TXPWR_CTRL_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_MEMCLK_SW_TXPWR_CTRL_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_TOP_STATIC_TOG_DISABLE_MASK        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_TOP_STATIC_TOG_DISABLE_SHIFT       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_TOP_STATIC_TOG_DISABLE_MAX         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_MASK (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1300_PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_MAX (0x00000001U)

/* DENALI_PHY_1301 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_STATIC_TOG_CONTROL_MASK            (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_STATIC_TOG_CONTROL_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_STATIC_TOG_CONTROL_MAX             (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_ADRCTL_STATIC_TOG_DISABLE_MASK     (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_ADRCTL_STATIC_TOG_DISABLE_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_ADRCTL_STATIC_TOG_DISABLE_MAX      (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_MEMCLK_STATIC_TOG_DISABLE_MASK     (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_MEMCLK_STATIC_TOG_DISABLE_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1301_PHY_MEMCLK_STATIC_TOG_DISABLE_MAX      (0x00000001U)

/* DENALI_PHY_1302 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1302_PHY_LP4_BOOT_PLL_BYPASS_MASK           (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1302_PHY_LP4_BOOT_PLL_BYPASS_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1302_PHY_LP4_BOOT_PLL_BYPASS_MAX            (0x00000001U)

/* DENALI_PHY_1303 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1303_PHY_CLK_SWITCH_OBS_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1303_PHY_CLK_SWITCH_OBS_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1303_PHY_CLK_SWITCH_OBS_MAX                 (0xFFFFFFFFU)

/* DENALI_PHY_1304 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1304_PHY_PLL_WAIT_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1304_PHY_PLL_WAIT_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1304_PHY_PLL_WAIT_MAX                       (0x0000FFFFU)

/* DENALI_PHY_1305 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1305_PHY_SW_PLL_BYPASS_MASK                 (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1305_PHY_SW_PLL_BYPASS_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1305_PHY_SW_PLL_BYPASS_MAX                  (0x00000001U)

/* DENALI_PHY_1306 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_0_MASK               (0x0000000FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_0_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_0_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_1_MASK               (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_1_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_1_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_2_MASK               (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_2_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_2_MAX                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_3_MASK               (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_3_SHIFT              (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1306_PHY_SET_DFI_INPUT_3_MAX                (0x0000000FU)

/* DENALI_PHY_1307 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT0_0_MASK      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT0_0_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT0_0_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT1_0_MASK      (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT1_0_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT1_0_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT2_0_MASK      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT2_0_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT2_0_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT3_0_MASK      (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT3_0_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1307_PHY_CS_ACS_ALLOCATION_BIT3_0_MAX       (0x00000003U)

/* DENALI_PHY_1308 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT0_1_MASK      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT0_1_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT0_1_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT1_1_MASK      (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT1_1_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT1_1_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT2_1_MASK      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT2_1_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT2_1_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT3_1_MASK      (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT3_1_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1308_PHY_CS_ACS_ALLOCATION_BIT3_1_MAX       (0x00000003U)

/* DENALI_PHY_1309 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT0_2_MASK      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT0_2_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT0_2_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT1_2_MASK      (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT1_2_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT1_2_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT2_2_MASK      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT2_2_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT2_2_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT3_2_MASK      (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT3_2_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1309_PHY_CS_ACS_ALLOCATION_BIT3_2_MAX       (0x00000003U)

/* DENALI_PHY_1310 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT0_3_MASK      (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT0_3_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT0_3_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT1_3_MASK      (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT1_3_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT1_3_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT2_3_MASK      (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT2_3_SHIFT     (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT2_3_MAX       (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT3_3_MASK      (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT3_3_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1310_PHY_CS_ACS_ALLOCATION_BIT3_3_MAX       (0x00000003U)

/* DENALI_PHY_1311 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1311_PHY_LP4_BOOT_PLL_CTRL_MASK             (0x00001FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1311_PHY_LP4_BOOT_PLL_CTRL_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1311_PHY_LP4_BOOT_PLL_CTRL_MAX              (0x00001FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1311_PHY_PLL_CTRL_OVERRIDE_MASK             (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1311_PHY_PLL_CTRL_OVERRIDE_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1311_PHY_PLL_CTRL_OVERRIDE_MAX              (0x0000FFFFU)

/* DENALI_PHY_1312 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_PHY_USE_PLL_DSKEWCALLOCK_MASK          (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_PHY_USE_PLL_DSKEWCALLOCK_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_PHY_USE_PLL_DSKEWCALLOCK_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_PHY_PLL_SPO_CAL_CTRL_MASK              (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_PHY_PLL_SPO_CAL_CTRL_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_PHY_PLL_SPO_CAL_CTRL_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_SC_PHY_PLL_SPO_CAL_SNAP_OBS_MASK       (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_SC_PHY_PLL_SPO_CAL_SNAP_OBS_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1312_SC_PHY_PLL_SPO_CAL_SNAP_OBS_MAX        (0x00000003U)

/* DENALI_PHY_1313 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1313_PHY_PLL_OBS_0_MASK                     (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1313_PHY_PLL_OBS_0_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1313_PHY_PLL_OBS_0_MAX                      (0x0000FFFFU)

/* DENALI_PHY_1314 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1314_PHY_PLL_SPO_CAL_OBS_0_MASK             (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1314_PHY_PLL_SPO_CAL_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1314_PHY_PLL_SPO_CAL_OBS_0_MAX              (0x0001FFFFU)

/* DENALI_PHY_1315 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1315_PHY_PLL_DESKEWCALIN_0_MASK             (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1315_PHY_PLL_DESKEWCALIN_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1315_PHY_PLL_DESKEWCALIN_0_MAX              (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1315_PHY_LP4_BOOT_PLL_DESKEWCALIN_0_MASK    (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1315_PHY_LP4_BOOT_PLL_DESKEWCALIN_0_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1315_PHY_LP4_BOOT_PLL_DESKEWCALIN_0_MAX     (0x00000FFFU)

/* DENALI_PHY_1316 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1316_PHY_PLL_OBS_1_MASK                     (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1316_PHY_PLL_OBS_1_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1316_PHY_PLL_OBS_1_MAX                      (0x0000FFFFU)

/* DENALI_PHY_1317 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1317_PHY_PLL_SPO_CAL_OBS_1_MASK             (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1317_PHY_PLL_SPO_CAL_OBS_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1317_PHY_PLL_SPO_CAL_OBS_1_MAX              (0x0001FFFFU)

/* DENALI_PHY_1318 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1318_PHY_PLL_DESKEWCALIN_1_MASK             (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1318_PHY_PLL_DESKEWCALIN_1_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1318_PHY_PLL_DESKEWCALIN_1_MAX              (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1318_PHY_LP4_BOOT_PLL_DESKEWCALIN_1_MASK    (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1318_PHY_LP4_BOOT_PLL_DESKEWCALIN_1_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1318_PHY_LP4_BOOT_PLL_DESKEWCALIN_1_MAX     (0x00000FFFU)

/* DENALI_PHY_1319 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_PLL_REFOUT_SEL_MASK                (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_PLL_REFOUT_SEL_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_PLL_REFOUT_SEL_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_LP4_BOOT_LOW_FREQ_SEL_MASK         (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_LP4_BOOT_LOW_FREQ_SEL_SHIFT        (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_LP4_BOOT_LOW_FREQ_SEL_MAX          (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_TCKSRE_WAIT_MASK                   (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_TCKSRE_WAIT_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_TCKSRE_WAIT_MAX                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_LP_WAKEUP_MASK                     (0xFF000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_LP_WAKEUP_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1319_PHY_LP_WAKEUP_MAX                      (0x000000FFU)

/* DENALI_PHY_1320 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1320_PHY_LS_IDLE_EN_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1320_PHY_LS_IDLE_EN_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1320_PHY_LS_IDLE_EN_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1320_PHY_LP_CTRLUPD_CNTR_CFG_MASK           (0x0003FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1320_PHY_LP_CTRLUPD_CNTR_CFG_SHIFT          (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1320_PHY_LP_CTRLUPD_CNTR_CFG_MAX            (0x000003FFU)

/* DENALI_PHY_1321 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1321_PHY_DS_EXIT_CTRL_MASK                  (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1321_PHY_DS_EXIT_CTRL_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1321_PHY_DS_EXIT_CTRL_MAX                   (0x0001FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1321_PHY_TDFI_PHY_WRDELAY_MASK              (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1321_PHY_TDFI_PHY_WRDELAY_SHIFT             (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1321_PHY_TDFI_PHY_WRDELAY_MAX               (0x00000001U)

/* DENALI_PHY_1322 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1322_PHY_PAD_FDBK_TERM_MASK                 (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1322_PHY_PAD_FDBK_TERM_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1322_PHY_PAD_FDBK_TERM_MAX                  (0x0003FFFFU)

/* DENALI_PHY_1323 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1323_PHY_PAD_DATA_TERM_MASK                 (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1323_PHY_PAD_DATA_TERM_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1323_PHY_PAD_DATA_TERM_MAX                  (0x0001FFFFU)

/* DENALI_PHY_1324 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1324_PHY_PAD_DQS_TERM_MASK                  (0x0001FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1324_PHY_PAD_DQS_TERM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1324_PHY_PAD_DQS_TERM_MAX                   (0x0001FFFFU)

/* DENALI_PHY_1325 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1325_PHY_PAD_ADDR_TERM_MASK                 (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1325_PHY_PAD_ADDR_TERM_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1325_PHY_PAD_ADDR_TERM_MAX                  (0x0003FFFFU)

/* DENALI_PHY_1326 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1326_PHY_PAD_CLK_TERM_MASK                  (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1326_PHY_PAD_CLK_TERM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1326_PHY_PAD_CLK_TERM_MAX                   (0x0003FFFFU)

/* DENALI_PHY_1327 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1327_PHY_PAD_ERR_TERM_MASK                  (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1327_PHY_PAD_ERR_TERM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1327_PHY_PAD_ERR_TERM_MAX                   (0x0003FFFFU)

/* DENALI_PHY_1328 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1328_PHY_PAD_CKE_TERM_MASK                  (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1328_PHY_PAD_CKE_TERM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1328_PHY_PAD_CKE_TERM_MAX                   (0x0003FFFFU)

/* DENALI_PHY_1329 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1329_PHY_PAD_RST_TERM_MASK                  (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1329_PHY_PAD_RST_TERM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1329_PHY_PAD_RST_TERM_MAX                   (0x0003FFFFU)

/* DENALI_PHY_1330 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1330_PHY_PAD_CS_TERM_MASK                   (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1330_PHY_PAD_CS_TERM_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1330_PHY_PAD_CS_TERM_MAX                    (0x0003FFFFU)

/* DENALI_PHY_1331 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1331_PHY_PAD_ODT_TERM_MASK                  (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1331_PHY_PAD_ODT_TERM_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1331_PHY_PAD_ODT_TERM_MAX                   (0x0003FFFFU)

/* DENALI_PHY_1332 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1332_PHY_ADRCTL_RX_CAL_MASK                 (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1332_PHY_ADRCTL_RX_CAL_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1332_PHY_ADRCTL_RX_CAL_MAX                  (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1332_PHY_ADRCTL_LP3_RX_CAL_MASK             (0x1FFF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1332_PHY_ADRCTL_LP3_RX_CAL_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1332_PHY_ADRCTL_LP3_RX_CAL_MAX              (0x00001FFFU)

/* DENALI_PHY_1333 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_MODE_0_MASK                    (0x00001FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_MODE_0_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_MODE_0_MAX                     (0x00001FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_CLEAR_0_MASK                   (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_CLEAR_0_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_CLEAR_0_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_START_0_MASK                   (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_START_0_SHIFT                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1333_PHY_CAL_START_0_MAX                    (0x00000001U)

/* DENALI_PHY_1334 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1334_PHY_CAL_INTERVAL_COUNT_0_MASK          (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1334_PHY_CAL_INTERVAL_COUNT_0_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1334_PHY_CAL_INTERVAL_COUNT_0_MAX           (0xFFFFFFFFU)

/* DENALI_PHY_1335 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1335_PHY_CAL_SAMPLE_WAIT_0_MASK             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1335_PHY_CAL_SAMPLE_WAIT_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1335_PHY_CAL_SAMPLE_WAIT_0_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1335_PHY_LP4_BOOT_CAL_CLK_SELECT_0_MASK     (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1335_PHY_LP4_BOOT_CAL_CLK_SELECT_0_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1335_PHY_LP4_BOOT_CAL_CLK_SELECT_0_MAX      (0x00000007U)

/* DENALI_PHY_1336 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1336_PHY_CAL_RESULT_OBS_0_MASK              (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1336_PHY_CAL_RESULT_OBS_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1336_PHY_CAL_RESULT_OBS_0_MAX               (0x00FFFFFFU)

/* DENALI_PHY_1337 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1337_PHY_CAL_RESULT2_OBS_0_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1337_PHY_CAL_RESULT2_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1337_PHY_CAL_RESULT2_OBS_0_MAX              (0x00FFFFFFU)

/* DENALI_PHY_1338 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1338_PHY_CAL_RESULT4_OBS_0_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1338_PHY_CAL_RESULT4_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1338_PHY_CAL_RESULT4_OBS_0_MAX              (0x00FFFFFFU)

/* DENALI_PHY_1339 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1339_PHY_CAL_RESULT5_OBS_0_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1339_PHY_CAL_RESULT5_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1339_PHY_CAL_RESULT5_OBS_0_MAX              (0x00FFFFFFU)

/* DENALI_PHY_1340 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1340_PHY_CAL_RESULT6_OBS_0_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1340_PHY_CAL_RESULT6_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1340_PHY_CAL_RESULT6_OBS_0_MAX              (0x00FFFFFFU)

/* DENALI_PHY_1341 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1341_PHY_CAL_RESULT7_OBS_0_MASK             (0x00FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1341_PHY_CAL_RESULT7_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1341_PHY_CAL_RESULT7_OBS_0_MAX              (0x00FFFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1341_PHY_CAL_CPTR_CNT_0_MASK                (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1341_PHY_CAL_CPTR_CNT_0_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1341_PHY_CAL_CPTR_CNT_0_MAX                 (0x0000007FU)

/* DENALI_PHY_1342 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_PU_FINE_ADJ_0_MASK             (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_PU_FINE_ADJ_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_PU_FINE_ADJ_0_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_PD_FINE_ADJ_0_MASK             (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_PD_FINE_ADJ_0_SHIFT            (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_PD_FINE_ADJ_0_MAX              (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_RCV_FINE_ADJ_0_MASK            (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_RCV_FINE_ADJ_0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_RCV_FINE_ADJ_0_MAX             (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_DBG_CFG_0_MASK                 (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_DBG_CFG_0_SHIFT                (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1342_PHY_CAL_DBG_CFG_0_MAX                  (0x00000001U)

/* DENALI_PHY_1343 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1343_SC_PHY_PAD_DBG_CONT_0_MASK             (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1343_SC_PHY_PAD_DBG_CONT_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1343_SC_PHY_PAD_DBG_CONT_0_MAX              (0x00000001U)

/* DENALI_PHY_1344 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1344_PHY_CAL_RESULT3_OBS_0_MASK             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1344_PHY_CAL_RESULT3_OBS_0_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1344_PHY_CAL_RESULT3_OBS_0_MAX              (0xFFFFFFFFU)

/* DENALI_PHY_1345 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1345_PHY_ADRCTL_PVT_MAP_0_MASK              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1345_PHY_ADRCTL_PVT_MAP_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1345_PHY_ADRCTL_PVT_MAP_0_MAX               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1345_PHY_CAL_SLOPE_ADJ_0_MASK               (0x0FFFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1345_PHY_CAL_SLOPE_ADJ_0_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1345_PHY_CAL_SLOPE_ADJ_0_MAX                (0x000FFFFFU)

/* DENALI_PHY_1346 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1346_PHY_CAL_SLOPE_ADJ_PASS2_0_MASK         (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1346_PHY_CAL_SLOPE_ADJ_PASS2_0_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1346_PHY_CAL_SLOPE_ADJ_PASS2_0_MAX          (0x000FFFFFU)

/* DENALI_PHY_1347 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1347_PHY_CAL_TWO_PASS_CFG_0_MASK            (0x01FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1347_PHY_CAL_TWO_PASS_CFG_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1347_PHY_CAL_TWO_PASS_CFG_0_MAX             (0x01FFFFFFU)

/* DENALI_PHY_1348 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1348_PHY_CAL_SW_CAL_CFG_0_MASK              (0x007FFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1348_PHY_CAL_SW_CAL_CFG_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1348_PHY_CAL_SW_CAL_CFG_0_MAX               (0x007FFFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1348_PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0_MASK (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1348_PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1348_PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0_MAX (0x0000003FU)

/* DENALI_PHY_1349 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0_MASK (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0_MAX (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0_MASK (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0_MAX (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0_MASK (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0_MAX (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0_MASK (0x3F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1349_PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0_MAX (0x0000003FU)

/* DENALI_PHY_1350 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0_MASK (0x0000001FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0_MAX (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0_MASK (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0_MAX (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0_MASK (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0_MAX (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0_MASK (0x1F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0_SHIFT (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1350_PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0_MAX (0x0000001FU)

/* DENALI_PHY_1351 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0_MASK (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0_MAX (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0_MASK (0x00003F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0_SHIFT (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0_MAX (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0_MASK (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0_SHIFT (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1351_PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0_MAX (0x0000001FU)

/* DENALI_PHY_1352 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_PAD_ATB_CTRL_MASK                  (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_PAD_ATB_CTRL_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_PAD_ATB_CTRL_MAX                   (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_ADRCTL_MANUAL_UPDATE_MASK          (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_ADRCTL_MANUAL_UPDATE_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_ADRCTL_MANUAL_UPDATE_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_AC_LPBK_ERR_CLEAR_MASK             (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_AC_LPBK_ERR_CLEAR_SHIFT            (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1352_PHY_AC_LPBK_ERR_CLEAR_MAX              (0x00000001U)

/* DENALI_PHY_1353 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_OBS_SELECT_MASK            (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_OBS_SELECT_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_OBS_SELECT_MAX             (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_ENABLE_MASK                (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_ENABLE_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_ENABLE_MAX                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_CONTROL_MASK               (0x01FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_CONTROL_SHIFT              (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1353_PHY_AC_LPBK_CONTROL_MAX                (0x000001FFU)

/* DENALI_PHY_1354 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1354_PHY_AC_PRBS_PATTERN_START_MASK         (0x0000007FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1354_PHY_AC_PRBS_PATTERN_START_SHIFT        (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1354_PHY_AC_PRBS_PATTERN_START_MAX          (0x0000007FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1354_PHY_AC_PRBS_PATTERN_MASK_MASK          (0x00000F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1354_PHY_AC_PRBS_PATTERN_MASK_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1354_PHY_AC_PRBS_PATTERN_MASK_MAX           (0x0000000FU)

/* DENALI_PHY_1355 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1355_PHY_AC_LPBK_RESULT_OBS_MASK            (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1355_PHY_AC_LPBK_RESULT_OBS_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1355_PHY_AC_LPBK_RESULT_OBS_MAX             (0xFFFFFFFFU)

/* DENALI_PHY_1356 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_OBS_SELECT_MASK        (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_OBS_SELECT_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_OBS_SELECT_MAX         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_ENABLE_MASK            (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_ENABLE_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_ENABLE_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_CONTROL_MASK           (0x003F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_CONTROL_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1356_PHY_AC_CLK_LPBK_CONTROL_MAX            (0x0000003FU)

/* DENALI_PHY_1357 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_AC_CLK_LPBK_RESULT_OBS_MASK        (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_AC_CLK_LPBK_RESULT_OBS_SHIFT       (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_AC_CLK_LPBK_RESULT_OBS_MAX         (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_AC_PWR_RDC_DISABLE_MASK            (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_AC_PWR_RDC_DISABLE_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_AC_PWR_RDC_DISABLE_MAX             (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_TOP_PWR_RDC_DISABLE_MASK           (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_TOP_PWR_RDC_DISABLE_SHIFT          (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1357_PHY_TOP_PWR_RDC_DISABLE_MAX            (0x00000001U)

/* DENALI_PHY_1358 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1358_PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_MASK  (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1358_PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_SHIFT (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1358_PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_MAX   (0x00000001U)

/* DENALI_PHY_1359 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1359_PHY_DATA_BYTE_ORDER_SEL_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1359_PHY_DATA_BYTE_ORDER_SEL_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1359_PHY_DATA_BYTE_ORDER_SEL_MAX            (0xFFFFFFFFU)

/* DENALI_PHY_1360 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_DATA_BYTE_ORDER_SEL_HIGH_MASK      (0x000000FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_DATA_BYTE_ORDER_SEL_HIGH_SHIFT     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_DATA_BYTE_ORDER_SEL_HIGH_MAX       (0x000000FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_CALVL_DEVICE_MAP_MASK              (0x00001F00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_CALVL_DEVICE_MAP_SHIFT             (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_CALVL_DEVICE_MAP_MAX               (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_ADR_DISABLE_MASK                   (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_ADR_DISABLE_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_ADR_DISABLE_MAX                    (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_ADRCTL_MSTR_DLY_ENC_SEL_0_MASK     (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_ADRCTL_MSTR_DLY_ENC_SEL_0_SHIFT    (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1360_PHY_ADRCTL_MSTR_DLY_ENC_SEL_0_MAX      (0x00000003U)

/* DENALI_PHY_1361 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_1_MASK     (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_1_SHIFT    (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_1_MAX      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_2_MASK     (0x00000300U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_2_SHIFT    (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_2_MAX      (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_3_MASK     (0x00030000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_3_SHIFT    (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1361_PHY_ADRCTL_MSTR_DLY_ENC_SEL_3_MAX      (0x00000003U)

/* DENALI_PHY_1362 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1362_PHY_DDL_AC_ENABLE_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1362_PHY_DDL_AC_ENABLE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1362_PHY_DDL_AC_ENABLE_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_1363 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1363_PHY_DDL_AC_MODE_MASK                   (0x03FFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1363_PHY_DDL_AC_MODE_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1363_PHY_DDL_AC_MODE_MAX                    (0x03FFFFFFU)

/* DENALI_PHY_1364 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_DDL_AC_MASK_MASK                   (0x0000003FU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_DDL_AC_MASK_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_DDL_AC_MASK_MAX                    (0x0000003FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_INIT_UPDATE_CONFIG_MASK            (0x00000700U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_INIT_UPDATE_CONFIG_SHIFT           (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_INIT_UPDATE_CONFIG_MAX             (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_DDL_TRACK_UPD_THRESHOLD_AC_MASK    (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_DDL_TRACK_UPD_THRESHOLD_AC_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1364_PHY_DDL_TRACK_UPD_THRESHOLD_AC_MAX     (0x000000FFU)

/* DENALI_PHY_1365 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_CA_PARITY_ERR_PULSE_MIN_MASK       (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_CA_PARITY_ERR_PULSE_MIN_SHIFT      (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_CA_PARITY_ERR_PULSE_MIN_MAX        (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_ERR_MASK_EN_MASK                   (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_ERR_MASK_EN_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_ERR_MASK_EN_MAX                    (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_ERR_STATUS_MASK                    (0x07000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_ERR_STATUS_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1365_PHY_ERR_STATUS_MAX                     (0x00000007U)

/* DENALI_PHY_1366 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1366_PHY_DS0_DQS_ERR_COUNTER_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1366_PHY_DS0_DQS_ERR_COUNTER_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1366_PHY_DS0_DQS_ERR_COUNTER_MAX            (0xFFFFFFFFU)

/* DENALI_PHY_1367 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1367_PHY_DS1_DQS_ERR_COUNTER_MASK           (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1367_PHY_DS1_DQS_ERR_COUNTER_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1367_PHY_DS1_DQS_ERR_COUNTER_MAX            (0xFFFFFFFFU)

/* DENALI_PHY_1368 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_DLL_RST_EN_MASK                    (0x00000003U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_DLL_RST_EN_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_DLL_RST_EN_MAX                     (0x00000003U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_AC_INIT_COMPLETE_OBS_MASK          (0x000FFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_AC_INIT_COMPLETE_OBS_SHIFT         (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_AC_INIT_COMPLETE_OBS_MAX           (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_DS_INIT_COMPLETE_OBS_MASK          (0x03000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_DS_INIT_COMPLETE_OBS_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1368_PHY_DS_INIT_COMPLETE_OBS_MAX           (0x00000003U)

/* DENALI_PHY_1369 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_UPDATE_MASK_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_UPDATE_MASK_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_UPDATE_MASK_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_ERR_IE_MASK                        (0x00000100U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_ERR_IE_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_ERR_IE_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_MASK    (0x001F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_SHIFT   (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_GRP_SLV_DLY_ENC_OBS_SELECT_MAX     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_GRP_SHIFT_OBS_SELECT_MASK          (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_GRP_SHIFT_OBS_SELECT_SHIFT         (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1369_PHY_GRP_SHIFT_OBS_SELECT_MAX           (0x0000000FU)

/* DENALI_PHY_1370 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1370_PHY_GRP_SLV_DLY_ENC_OBS_MASK           (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1370_PHY_GRP_SLV_DLY_ENC_OBS_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1370_PHY_GRP_SLV_DLY_ENC_OBS_MAX            (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1370_PHY_GRP_SHIFT_OBS_MASK                 (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1370_PHY_GRP_SHIFT_OBS_SHIFT                (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1370_PHY_GRP_SHIFT_OBS_MAX                  (0x00000007U)

/* DENALI_PHY_1371 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1371_PHY_PAD_CAL_IO_CFG_0_MASK              (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1371_PHY_PAD_CAL_IO_CFG_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1371_PHY_PAD_CAL_IO_CFG_0_MAX               (0x0003FFFFU)

/* DENALI_PHY_1372 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1372_PHY_PAD_ACS_IO_CFG_MASK                (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1372_PHY_PAD_ACS_IO_CFG_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1372_PHY_PAD_ACS_IO_CFG_MAX                 (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1372_PHY_PAD_ACS_RX_PCLK_CLK_SEL_MASK       (0x00070000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1372_PHY_PAD_ACS_RX_PCLK_CLK_SEL_SHIFT      (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1372_PHY_PAD_ACS_RX_PCLK_CLK_SEL_MAX        (0x00000007U)

/* DENALI_PHY_1373 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1373_PHY_PLL_BYPASS_MASK                    (0x00000001U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1373_PHY_PLL_BYPASS_SHIFT                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1373_PHY_PLL_BYPASS_MAX                     (0x00000001U)

/* DENALI_PHY_1374 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1374_PHY_PLL_CTRL_MASK                      (0x00001FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1374_PHY_PLL_CTRL_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1374_PHY_PLL_CTRL_MAX                       (0x00001FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1374_PHY_LOW_FREQ_SEL_MASK                  (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1374_PHY_LOW_FREQ_SEL_SHIFT                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1374_PHY_LOW_FREQ_SEL_MAX                   (0x00000001U)

/* DENALI_PHY_1375 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_PAD_VREF_CTRL_AC_MASK              (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_PAD_VREF_CTRL_AC_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_PAD_VREF_CTRL_AC_MAX               (0x00000FFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_CSLVL_CAPTURE_CNT_MASK             (0x000F0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_CSLVL_CAPTURE_CNT_SHIFT            (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_CSLVL_CAPTURE_CNT_MAX              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_CSLVL_DLY_STEP_MASK                (0x0F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_CSLVL_DLY_STEP_SHIFT               (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1375_PHY_CSLVL_DLY_STEP_MAX                 (0x0000000FU)

/* DENALI_PHY_1376 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_SW_CSLVL_DVW_MIN_MASK              (0x000003FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_SW_CSLVL_DVW_MIN_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_SW_CSLVL_DVW_MIN_MAX               (0x000003FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_SW_CSLVL_DVW_MIN_EN_MASK           (0x00010000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_SW_CSLVL_DVW_MIN_EN_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_SW_CSLVL_DVW_MIN_EN_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_LVL_MEAS_DLY_STEP_ENABLE_MASK      (0x01000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_LVL_MEAS_DLY_STEP_ENABLE_SHIFT     (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1376_PHY_LVL_MEAS_DLY_STEP_ENABLE_MAX       (0x00000001U)

/* DENALI_PHY_1377 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1377_PHY_GRP0_SLAVE_DELAY_0_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1377_PHY_GRP0_SLAVE_DELAY_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1377_PHY_GRP0_SLAVE_DELAY_0_MAX             (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1377_PHY_GRP1_SLAVE_DELAY_0_MASK            (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1377_PHY_GRP1_SLAVE_DELAY_0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1377_PHY_GRP1_SLAVE_DELAY_0_MAX             (0x000007FFU)

/* DENALI_PHY_1378 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1378_PHY_GRP2_SLAVE_DELAY_0_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1378_PHY_GRP2_SLAVE_DELAY_0_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1378_PHY_GRP2_SLAVE_DELAY_0_MAX             (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1378_PHY_GRP3_SLAVE_DELAY_0_MASK            (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1378_PHY_GRP3_SLAVE_DELAY_0_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1378_PHY_GRP3_SLAVE_DELAY_0_MAX             (0x000007FFU)

/* DENALI_PHY_1379 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1379_PHY_GRP0_SLAVE_DELAY_1_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1379_PHY_GRP0_SLAVE_DELAY_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1379_PHY_GRP0_SLAVE_DELAY_1_MAX             (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1379_PHY_GRP1_SLAVE_DELAY_1_MASK            (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1379_PHY_GRP1_SLAVE_DELAY_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1379_PHY_GRP1_SLAVE_DELAY_1_MAX             (0x000007FFU)

/* DENALI_PHY_1380 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1380_PHY_GRP2_SLAVE_DELAY_1_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1380_PHY_GRP2_SLAVE_DELAY_1_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1380_PHY_GRP2_SLAVE_DELAY_1_MAX             (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1380_PHY_GRP3_SLAVE_DELAY_1_MASK            (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1380_PHY_GRP3_SLAVE_DELAY_1_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1380_PHY_GRP3_SLAVE_DELAY_1_MAX             (0x000007FFU)

/* DENALI_PHY_1381 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1381_PHY_GRP0_SLAVE_DELAY_2_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1381_PHY_GRP0_SLAVE_DELAY_2_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1381_PHY_GRP0_SLAVE_DELAY_2_MAX             (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1381_PHY_GRP1_SLAVE_DELAY_2_MASK            (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1381_PHY_GRP1_SLAVE_DELAY_2_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1381_PHY_GRP1_SLAVE_DELAY_2_MAX             (0x000007FFU)

/* DENALI_PHY_1382 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1382_PHY_GRP2_SLAVE_DELAY_2_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1382_PHY_GRP2_SLAVE_DELAY_2_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1382_PHY_GRP2_SLAVE_DELAY_2_MAX             (0x000007FFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1382_PHY_GRP3_SLAVE_DELAY_2_MASK            (0x07FF0000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1382_PHY_GRP3_SLAVE_DELAY_2_SHIFT           (0x00000010U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1382_PHY_GRP3_SLAVE_DELAY_2_MAX             (0x000007FFU)

/* DENALI_PHY_1383 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1383_PHY_GRP0_SLAVE_DELAY_3_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1383_PHY_GRP0_SLAVE_DELAY_3_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1383_PHY_GRP0_SLAVE_DELAY_3_MAX             (0x000007FFU)

/* DENALI_PHY_1384 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1384_PHY_GRP1_SLAVE_DELAY_3_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1384_PHY_GRP1_SLAVE_DELAY_3_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1384_PHY_GRP1_SLAVE_DELAY_3_MAX             (0x000007FFU)

/* DENALI_PHY_1385 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1385_PHY_GRP2_SLAVE_DELAY_3_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1385_PHY_GRP2_SLAVE_DELAY_3_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1385_PHY_GRP2_SLAVE_DELAY_3_MAX             (0x000007FFU)

/* DENALI_PHY_1386 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1386_PHY_GRP3_SLAVE_DELAY_3_MASK            (0x000007FFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1386_PHY_GRP3_SLAVE_DELAY_3_SHIFT           (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1386_PHY_GRP3_SLAVE_DELAY_3_MAX             (0x000007FFU)

/* DENALI_PHY_1387 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1387_PHY_PAD_FDBK_DRIVE_MASK                (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1387_PHY_PAD_FDBK_DRIVE_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1387_PHY_PAD_FDBK_DRIVE_MAX                 (0x3FFFFFFFU)

/* DENALI_PHY_1388 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1388_PHY_PAD_FDBK_DRIVE2_MASK               (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1388_PHY_PAD_FDBK_DRIVE2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1388_PHY_PAD_FDBK_DRIVE2_MAX                (0x0003FFFFU)

/* DENALI_PHY_1389 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1389_PHY_PAD_DATA_DRIVE_MASK                (0x7FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1389_PHY_PAD_DATA_DRIVE_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1389_PHY_PAD_DATA_DRIVE_MAX                 (0x7FFFFFFFU)

/* DENALI_PHY_1390 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1390_PHY_PAD_DQS_DRIVE_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1390_PHY_PAD_DQS_DRIVE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1390_PHY_PAD_DQS_DRIVE_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_1391 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1391_PHY_PAD_ADDR_DRIVE_MASK                (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1391_PHY_PAD_ADDR_DRIVE_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1391_PHY_PAD_ADDR_DRIVE_MAX                 (0x3FFFFFFFU)

/* DENALI_PHY_1392 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1392_PHY_PAD_ADDR_DRIVE2_MASK               (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1392_PHY_PAD_ADDR_DRIVE2_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1392_PHY_PAD_ADDR_DRIVE2_MAX                (0x0FFFFFFFU)

/* DENALI_PHY_1393 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1393_PHY_PAD_CLK_DRIVE_MASK                 (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1393_PHY_PAD_CLK_DRIVE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1393_PHY_PAD_CLK_DRIVE_MAX                  (0xFFFFFFFFU)

/* DENALI_PHY_1394 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1394_PHY_PAD_CLK_DRIVE2_MASK                (0x0007FFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1394_PHY_PAD_CLK_DRIVE2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1394_PHY_PAD_CLK_DRIVE2_MAX                 (0x0007FFFFU)

/* DENALI_PHY_1395 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1395_PHY_PAD_ERR_DRIVE_MASK                 (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1395_PHY_PAD_ERR_DRIVE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1395_PHY_PAD_ERR_DRIVE_MAX                  (0x3FFFFFFFU)

/* DENALI_PHY_1396 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1396_PHY_PAD_ERR_DRIVE2_MASK                (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1396_PHY_PAD_ERR_DRIVE2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1396_PHY_PAD_ERR_DRIVE2_MAX                 (0x0FFFFFFFU)

/* DENALI_PHY_1397 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1397_PHY_PAD_CKE_DRIVE_MASK                 (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1397_PHY_PAD_CKE_DRIVE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1397_PHY_PAD_CKE_DRIVE_MAX                  (0x3FFFFFFFU)

/* DENALI_PHY_1398 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1398_PHY_PAD_CKE_DRIVE2_MASK                (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1398_PHY_PAD_CKE_DRIVE2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1398_PHY_PAD_CKE_DRIVE2_MAX                 (0x0FFFFFFFU)

/* DENALI_PHY_1399 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1399_PHY_PAD_RST_DRIVE_MASK                 (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1399_PHY_PAD_RST_DRIVE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1399_PHY_PAD_RST_DRIVE_MAX                  (0x3FFFFFFFU)

/* DENALI_PHY_1400 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1400_PHY_PAD_RST_DRIVE2_MASK                (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1400_PHY_PAD_RST_DRIVE2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1400_PHY_PAD_RST_DRIVE2_MAX                 (0x0FFFFFFFU)

/* DENALI_PHY_1401 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1401_PHY_PAD_CS_DRIVE_MASK                  (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1401_PHY_PAD_CS_DRIVE_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1401_PHY_PAD_CS_DRIVE_MAX                   (0x3FFFFFFFU)

/* DENALI_PHY_1402 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1402_PHY_PAD_CS_DRIVE2_MASK                 (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1402_PHY_PAD_CS_DRIVE2_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1402_PHY_PAD_CS_DRIVE2_MAX                  (0x0FFFFFFFU)

/* DENALI_PHY_1403 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1403_PHY_PAD_ODT_DRIVE_MASK                 (0x3FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1403_PHY_PAD_ODT_DRIVE_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1403_PHY_PAD_ODT_DRIVE_MAX                  (0x3FFFFFFFU)

/* DENALI_PHY_1404 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1404_PHY_PAD_ODT_DRIVE2_MASK                (0x0FFFFFFFU)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1404_PHY_PAD_ODT_DRIVE2_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1404_PHY_PAD_ODT_DRIVE2_MAX                 (0x0FFFFFFFU)

/* DENALI_PHY_1405 */

#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_CLK_SELECT_0_MASK              (0x00000007U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_CLK_SELECT_0_SHIFT             (0x00000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_CLK_SELECT_0_MAX               (0x00000007U)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_VREF_SWITCH_TIMER_0_MASK       (0x00FFFF00U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_VREF_SWITCH_TIMER_0_SHIFT      (0x00000008U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_VREF_SWITCH_TIMER_0_MAX        (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_SETTLING_PRD_0_MASK            (0x7F000000U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_SETTLING_PRD_0_SHIFT           (0x00000018U)
#define CSL_EMIF_CTLCFG_DENALI_PHY_1405_PHY_CAL_SETTLING_PRD_0_MAX             (0x0000007FU)

#ifdef __cplusplus
}
#endif
#endif
