# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name data_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_val \
    op interface \
    ports { data_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name data_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_val \
    op interface \
    ports { data_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name data_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_val \
    op interface \
    ports { data_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name data_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_val \
    op interface \
    ports { data_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name data_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_val \
    op interface \
    ports { data_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name data_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_val \
    op interface \
    ports { data_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name data_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_val \
    op interface \
    ports { data_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name data_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_val \
    op interface \
    ports { data_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name data_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_val \
    op interface \
    ports { data_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name data_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_val \
    op interface \
    ports { data_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name data_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_val \
    op interface \
    ports { data_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name data_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_val \
    op interface \
    ports { data_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name data_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_12_val \
    op interface \
    ports { data_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name data_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_13_val \
    op interface \
    ports { data_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name data_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_14_val \
    op interface \
    ports { data_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name data_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_15_val \
    op interface \
    ports { data_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name data_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_16_val \
    op interface \
    ports { data_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name data_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_17_val \
    op interface \
    ports { data_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name data_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_18_val \
    op interface \
    ports { data_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name data_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_19_val \
    op interface \
    ports { data_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name data_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_20_val \
    op interface \
    ports { data_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name data_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_21_val \
    op interface \
    ports { data_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name data_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_22_val \
    op interface \
    ports { data_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name data_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_23_val \
    op interface \
    ports { data_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name data_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_24_val \
    op interface \
    ports { data_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name data_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_25_val \
    op interface \
    ports { data_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name data_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_26_val \
    op interface \
    ports { data_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name data_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_27_val \
    op interface \
    ports { data_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name data_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_28_val \
    op interface \
    ports { data_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name data_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_29_val \
    op interface \
    ports { data_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name data_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_30_val \
    op interface \
    ports { data_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name data_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_31_val \
    op interface \
    ports { data_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name data_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_32_val \
    op interface \
    ports { data_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name data_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_33_val \
    op interface \
    ports { data_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name data_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_34_val \
    op interface \
    ports { data_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name data_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_35_val \
    op interface \
    ports { data_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name data_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_36_val \
    op interface \
    ports { data_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name data_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_37_val \
    op interface \
    ports { data_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name data_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_38_val \
    op interface \
    ports { data_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name data_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_39_val \
    op interface \
    ports { data_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name data_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_40_val \
    op interface \
    ports { data_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name data_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_41_val \
    op interface \
    ports { data_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name data_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_42_val \
    op interface \
    ports { data_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name data_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_43_val \
    op interface \
    ports { data_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name data_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_44_val \
    op interface \
    ports { data_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name data_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_45_val \
    op interface \
    ports { data_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name data_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_46_val \
    op interface \
    ports { data_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name data_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_47_val \
    op interface \
    ports { data_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name data_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_48_val \
    op interface \
    ports { data_48_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name data_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_49_val \
    op interface \
    ports { data_49_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name data_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_50_val \
    op interface \
    ports { data_50_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name data_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_51_val \
    op interface \
    ports { data_51_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name data_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_52_val \
    op interface \
    ports { data_52_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name data_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_53_val \
    op interface \
    ports { data_53_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name data_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_54_val \
    op interface \
    ports { data_54_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name data_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_55_val \
    op interface \
    ports { data_55_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name data_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_56_val \
    op interface \
    ports { data_56_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name data_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_57_val \
    op interface \
    ports { data_57_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name data_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_58_val \
    op interface \
    ports { data_58_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name data_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_59_val \
    op interface \
    ports { data_59_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name data_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_60_val \
    op interface \
    ports { data_60_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name data_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_61_val \
    op interface \
    ports { data_61_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name data_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_62_val \
    op interface \
    ports { data_62_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name data_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_63_val \
    op interface \
    ports { data_63_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name data_64_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_64_val \
    op interface \
    ports { data_64_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name data_65_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_65_val \
    op interface \
    ports { data_65_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name data_66_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_66_val \
    op interface \
    ports { data_66_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name data_67_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_67_val \
    op interface \
    ports { data_67_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name data_68_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_68_val \
    op interface \
    ports { data_68_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name data_69_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_69_val \
    op interface \
    ports { data_69_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name data_70_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_70_val \
    op interface \
    ports { data_70_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name data_71_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_71_val \
    op interface \
    ports { data_71_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name data_72_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_72_val \
    op interface \
    ports { data_72_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name data_73_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_73_val \
    op interface \
    ports { data_73_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name data_74_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_74_val \
    op interface \
    ports { data_74_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name data_75_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_75_val \
    op interface \
    ports { data_75_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name data_76_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_76_val \
    op interface \
    ports { data_76_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name data_77_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_77_val \
    op interface \
    ports { data_77_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name data_78_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_78_val \
    op interface \
    ports { data_78_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name data_79_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_79_val \
    op interface \
    ports { data_79_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name data_80_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_80_val \
    op interface \
    ports { data_80_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name data_81_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_81_val \
    op interface \
    ports { data_81_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name data_82_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_82_val \
    op interface \
    ports { data_82_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name data_83_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_83_val \
    op interface \
    ports { data_83_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name data_84_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_84_val \
    op interface \
    ports { data_84_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name data_85_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_85_val \
    op interface \
    ports { data_85_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name data_86_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_86_val \
    op interface \
    ports { data_86_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name data_87_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_87_val \
    op interface \
    ports { data_87_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name data_88_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_88_val \
    op interface \
    ports { data_88_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name data_89_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_89_val \
    op interface \
    ports { data_89_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name data_90_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_90_val \
    op interface \
    ports { data_90_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name data_91_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_91_val \
    op interface \
    ports { data_91_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name data_92_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_92_val \
    op interface \
    ports { data_92_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name data_93_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_93_val \
    op interface \
    ports { data_93_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name data_94_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_94_val \
    op interface \
    ports { data_94_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name data_95_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_95_val \
    op interface \
    ports { data_95_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name data_96_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_96_val \
    op interface \
    ports { data_96_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name data_97_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_97_val \
    op interface \
    ports { data_97_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name data_98_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_98_val \
    op interface \
    ports { data_98_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name data_99_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_99_val \
    op interface \
    ports { data_99_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name data_100_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_100_val \
    op interface \
    ports { data_100_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name data_101_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_101_val \
    op interface \
    ports { data_101_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name data_102_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_102_val \
    op interface \
    ports { data_102_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name data_103_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_103_val \
    op interface \
    ports { data_103_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name data_104_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_104_val \
    op interface \
    ports { data_104_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name data_105_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_105_val \
    op interface \
    ports { data_105_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name data_106_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_106_val \
    op interface \
    ports { data_106_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name data_107_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_107_val \
    op interface \
    ports { data_107_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name data_108_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_108_val \
    op interface \
    ports { data_108_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name data_109_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_109_val \
    op interface \
    ports { data_109_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name data_110_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_110_val \
    op interface \
    ports { data_110_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name data_111_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_111_val \
    op interface \
    ports { data_111_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name data_112_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_112_val \
    op interface \
    ports { data_112_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name data_113_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_113_val \
    op interface \
    ports { data_113_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name data_114_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_114_val \
    op interface \
    ports { data_114_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name data_115_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_115_val \
    op interface \
    ports { data_115_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name data_116_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_116_val \
    op interface \
    ports { data_116_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name data_117_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_117_val \
    op interface \
    ports { data_117_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name data_118_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_118_val \
    op interface \
    ports { data_118_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name data_119_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_119_val \
    op interface \
    ports { data_119_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name data_120_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_120_val \
    op interface \
    ports { data_120_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name data_121_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_121_val \
    op interface \
    ports { data_121_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name data_122_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_122_val \
    op interface \
    ports { data_122_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name data_123_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_123_val \
    op interface \
    ports { data_123_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name data_124_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_124_val \
    op interface \
    ports { data_124_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name data_125_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_125_val \
    op interface \
    ports { data_125_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name data_126_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_126_val \
    op interface \
    ports { data_126_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name data_127_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_127_val \
    op interface \
    ports { data_127_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name data_128_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_128_val \
    op interface \
    ports { data_128_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name data_129_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_129_val \
    op interface \
    ports { data_129_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name data_130_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_130_val \
    op interface \
    ports { data_130_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name data_131_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_131_val \
    op interface \
    ports { data_131_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name data_132_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_132_val \
    op interface \
    ports { data_132_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name data_133_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_133_val \
    op interface \
    ports { data_133_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name data_134_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_134_val \
    op interface \
    ports { data_134_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name data_135_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_135_val \
    op interface \
    ports { data_135_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name data_136_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_136_val \
    op interface \
    ports { data_136_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name data_137_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_137_val \
    op interface \
    ports { data_137_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name data_138_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_138_val \
    op interface \
    ports { data_138_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name data_139_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_139_val \
    op interface \
    ports { data_139_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name data_140_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_140_val \
    op interface \
    ports { data_140_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name data_141_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_141_val \
    op interface \
    ports { data_141_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name data_142_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_142_val \
    op interface \
    ports { data_142_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name data_143_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_143_val \
    op interface \
    ports { data_143_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name data_144_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_144_val \
    op interface \
    ports { data_144_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name data_145_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_145_val \
    op interface \
    ports { data_145_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name data_146_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_146_val \
    op interface \
    ports { data_146_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name data_147_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_147_val \
    op interface \
    ports { data_147_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name data_148_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_148_val \
    op interface \
    ports { data_148_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name data_149_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_149_val \
    op interface \
    ports { data_149_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name data_150_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_150_val \
    op interface \
    ports { data_150_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name data_151_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_151_val \
    op interface \
    ports { data_151_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name data_152_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_152_val \
    op interface \
    ports { data_152_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name data_153_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_153_val \
    op interface \
    ports { data_153_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name data_154_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_154_val \
    op interface \
    ports { data_154_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name data_155_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_155_val \
    op interface \
    ports { data_155_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name data_156_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_156_val \
    op interface \
    ports { data_156_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name data_157_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_157_val \
    op interface \
    ports { data_157_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name data_158_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_158_val \
    op interface \
    ports { data_158_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name data_159_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_159_val \
    op interface \
    ports { data_159_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name data_160_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_160_val \
    op interface \
    ports { data_160_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name data_161_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_161_val \
    op interface \
    ports { data_161_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name data_162_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_162_val \
    op interface \
    ports { data_162_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name data_163_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_163_val \
    op interface \
    ports { data_163_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name data_164_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_164_val \
    op interface \
    ports { data_164_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name data_165_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_165_val \
    op interface \
    ports { data_165_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name data_166_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_166_val \
    op interface \
    ports { data_166_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name data_167_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_167_val \
    op interface \
    ports { data_167_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name data_168_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_168_val \
    op interface \
    ports { data_168_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name data_169_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_169_val \
    op interface \
    ports { data_169_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name data_170_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_170_val \
    op interface \
    ports { data_170_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name data_171_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_171_val \
    op interface \
    ports { data_171_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name data_172_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_172_val \
    op interface \
    ports { data_172_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name data_173_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_173_val \
    op interface \
    ports { data_173_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name data_174_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_174_val \
    op interface \
    ports { data_174_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name data_175_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_175_val \
    op interface \
    ports { data_175_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name data_176_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_176_val \
    op interface \
    ports { data_176_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name data_177_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_177_val \
    op interface \
    ports { data_177_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name data_178_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_178_val \
    op interface \
    ports { data_178_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name data_179_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_179_val \
    op interface \
    ports { data_179_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name data_180_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_180_val \
    op interface \
    ports { data_180_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name data_181_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_181_val \
    op interface \
    ports { data_181_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name data_182_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_182_val \
    op interface \
    ports { data_182_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name data_183_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_183_val \
    op interface \
    ports { data_183_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name data_184_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_184_val \
    op interface \
    ports { data_184_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name data_185_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_185_val \
    op interface \
    ports { data_185_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name data_186_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_186_val \
    op interface \
    ports { data_186_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name data_187_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_187_val \
    op interface \
    ports { data_187_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name data_188_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_188_val \
    op interface \
    ports { data_188_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name data_189_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_189_val \
    op interface \
    ports { data_189_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name data_190_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_190_val \
    op interface \
    ports { data_190_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name data_191_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_191_val \
    op interface \
    ports { data_191_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name data_192_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_192_val \
    op interface \
    ports { data_192_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name data_193_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_193_val \
    op interface \
    ports { data_193_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name data_194_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_194_val \
    op interface \
    ports { data_194_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name data_195_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_195_val \
    op interface \
    ports { data_195_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name data_196_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_196_val \
    op interface \
    ports { data_196_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name data_197_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_197_val \
    op interface \
    ports { data_197_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name data_198_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_198_val \
    op interface \
    ports { data_198_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name data_199_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_199_val \
    op interface \
    ports { data_199_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name data_200_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_200_val \
    op interface \
    ports { data_200_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name data_201_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_201_val \
    op interface \
    ports { data_201_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name data_202_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_202_val \
    op interface \
    ports { data_202_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name data_203_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_203_val \
    op interface \
    ports { data_203_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name data_204_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_204_val \
    op interface \
    ports { data_204_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name data_205_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_205_val \
    op interface \
    ports { data_205_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name data_206_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_206_val \
    op interface \
    ports { data_206_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name data_207_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_207_val \
    op interface \
    ports { data_207_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name data_208_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_208_val \
    op interface \
    ports { data_208_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name data_209_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_209_val \
    op interface \
    ports { data_209_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name data_210_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_210_val \
    op interface \
    ports { data_210_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name data_211_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_211_val \
    op interface \
    ports { data_211_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name data_212_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_212_val \
    op interface \
    ports { data_212_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name data_213_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_213_val \
    op interface \
    ports { data_213_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name data_214_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_214_val \
    op interface \
    ports { data_214_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name data_215_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_215_val \
    op interface \
    ports { data_215_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name data_216_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_216_val \
    op interface \
    ports { data_216_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name data_217_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_217_val \
    op interface \
    ports { data_217_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name data_218_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_218_val \
    op interface \
    ports { data_218_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name data_219_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_219_val \
    op interface \
    ports { data_219_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name data_220_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_220_val \
    op interface \
    ports { data_220_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name data_221_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_221_val \
    op interface \
    ports { data_221_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name data_222_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_222_val \
    op interface \
    ports { data_222_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name data_223_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_223_val \
    op interface \
    ports { data_223_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name data_224_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_224_val \
    op interface \
    ports { data_224_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name data_225_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_225_val \
    op interface \
    ports { data_225_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name data_226_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_226_val \
    op interface \
    ports { data_226_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name data_227_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_227_val \
    op interface \
    ports { data_227_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name data_228_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_228_val \
    op interface \
    ports { data_228_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name data_229_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_229_val \
    op interface \
    ports { data_229_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name data_230_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_230_val \
    op interface \
    ports { data_230_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name data_231_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_231_val \
    op interface \
    ports { data_231_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name data_232_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_232_val \
    op interface \
    ports { data_232_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name data_233_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_233_val \
    op interface \
    ports { data_233_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name data_234_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_234_val \
    op interface \
    ports { data_234_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name data_235_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_235_val \
    op interface \
    ports { data_235_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name data_236_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_236_val \
    op interface \
    ports { data_236_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name data_237_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_237_val \
    op interface \
    ports { data_237_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name data_238_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_238_val \
    op interface \
    ports { data_238_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name data_239_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_239_val \
    op interface \
    ports { data_239_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name data_240_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_240_val \
    op interface \
    ports { data_240_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name data_241_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_241_val \
    op interface \
    ports { data_241_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name data_242_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_242_val \
    op interface \
    ports { data_242_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name data_243_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_243_val \
    op interface \
    ports { data_243_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name data_244_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_244_val \
    op interface \
    ports { data_244_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name data_245_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_245_val \
    op interface \
    ports { data_245_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name data_246_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_246_val \
    op interface \
    ports { data_246_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name data_247_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_247_val \
    op interface \
    ports { data_247_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name data_248_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_248_val \
    op interface \
    ports { data_248_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name data_249_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_249_val \
    op interface \
    ports { data_249_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name data_250_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_250_val \
    op interface \
    ports { data_250_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name data_251_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_251_val \
    op interface \
    ports { data_251_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name data_252_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_252_val \
    op interface \
    ports { data_252_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name data_253_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_253_val \
    op interface \
    ports { data_253_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name data_254_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_254_val \
    op interface \
    ports { data_254_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name data_255_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_255_val \
    op interface \
    ports { data_255_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name data_256_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_256_val \
    op interface \
    ports { data_256_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name data_257_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_257_val \
    op interface \
    ports { data_257_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name data_258_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_258_val \
    op interface \
    ports { data_258_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name data_259_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_259_val \
    op interface \
    ports { data_259_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name data_260_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_260_val \
    op interface \
    ports { data_260_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name data_261_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_261_val \
    op interface \
    ports { data_261_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name data_262_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_262_val \
    op interface \
    ports { data_262_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name data_263_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_263_val \
    op interface \
    ports { data_263_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name data_264_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_264_val \
    op interface \
    ports { data_264_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name data_265_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_265_val \
    op interface \
    ports { data_265_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name data_266_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_266_val \
    op interface \
    ports { data_266_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name data_267_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_267_val \
    op interface \
    ports { data_267_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name data_268_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_268_val \
    op interface \
    ports { data_268_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name data_269_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_269_val \
    op interface \
    ports { data_269_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name data_270_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_270_val \
    op interface \
    ports { data_270_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name data_271_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_271_val \
    op interface \
    ports { data_271_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name data_272_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_272_val \
    op interface \
    ports { data_272_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name data_273_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_273_val \
    op interface \
    ports { data_273_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name data_274_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_274_val \
    op interface \
    ports { data_274_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name data_275_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_275_val \
    op interface \
    ports { data_275_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name data_276_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_276_val \
    op interface \
    ports { data_276_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name data_277_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_277_val \
    op interface \
    ports { data_277_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name data_278_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_278_val \
    op interface \
    ports { data_278_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name data_279_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_279_val \
    op interface \
    ports { data_279_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name data_280_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_280_val \
    op interface \
    ports { data_280_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name data_281_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_281_val \
    op interface \
    ports { data_281_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name data_282_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_282_val \
    op interface \
    ports { data_282_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name data_283_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_283_val \
    op interface \
    ports { data_283_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name data_284_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_284_val \
    op interface \
    ports { data_284_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name data_285_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_285_val \
    op interface \
    ports { data_285_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name data_286_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_286_val \
    op interface \
    ports { data_286_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name data_287_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_287_val \
    op interface \
    ports { data_287_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


