

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'
================================================================
* Date:           Sun Dec 10 18:03:45 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.324 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.670 us | 0.670 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |       60|       60| 0.600 us | 0.600 us |   61|   61| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |        4|        4|         2|          1|          1|     4|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     33|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    5105|   8369|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    497|    -|
|Register         |        -|      -|     746|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    5851|   8899|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       5|     16|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |        0|      5|  5105|  8369|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                       |                                                                 |        0|      5|  5105|  8369|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_539_p2             |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op136  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op313  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_533_p2        |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  33|          13|          12|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  293|         65|    1|         65|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n  |    9|          2|    1|          2|
    |i_in_0_reg_486                |    9|          2|    3|          6|
    |real_start                    |    9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  497|        110|   25|        114|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |  64|   0|   64|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |   1|   0|    1|          0|
    |data_24_V_1_fu_336                                                                       |  16|   0|   16|          0|
    |data_24_V_2_fu_368                                                                       |  16|   0|   16|          0|
    |data_24_V_3_fu_400                                                                       |  16|   0|   16|          0|
    |data_24_V_fu_304                                                                         |  16|   0|   16|          0|
    |data_25_V_1_fu_340                                                                       |  16|   0|   16|          0|
    |data_25_V_2_fu_372                                                                       |  16|   0|   16|          0|
    |data_25_V_3_fu_404                                                                       |  16|   0|   16|          0|
    |data_25_V_fu_308                                                                         |  16|   0|   16|          0|
    |data_26_V_1_fu_344                                                                       |  16|   0|   16|          0|
    |data_26_V_2_fu_376                                                                       |  16|   0|   16|          0|
    |data_26_V_3_fu_408                                                                       |  16|   0|   16|          0|
    |data_26_V_fu_312                                                                         |  16|   0|   16|          0|
    |data_27_V_1_fu_348                                                                       |  16|   0|   16|          0|
    |data_27_V_2_fu_380                                                                       |  16|   0|   16|          0|
    |data_27_V_3_fu_412                                                                       |  16|   0|   16|          0|
    |data_27_V_fu_316                                                                         |  16|   0|   16|          0|
    |data_28_V_1_fu_352                                                                       |  16|   0|   16|          0|
    |data_28_V_2_fu_384                                                                       |  16|   0|   16|          0|
    |data_28_V_3_fu_416                                                                       |  16|   0|   16|          0|
    |data_28_V_fu_320                                                                         |  16|   0|   16|          0|
    |data_29_V_1_fu_356                                                                       |  16|   0|   16|          0|
    |data_29_V_2_fu_388                                                                       |  16|   0|   16|          0|
    |data_29_V_3_fu_420                                                                       |  16|   0|   16|          0|
    |data_29_V_fu_324                                                                         |  16|   0|   16|          0|
    |data_30_V_1_fu_360                                                                       |  16|   0|   16|          0|
    |data_30_V_2_fu_392                                                                       |  16|   0|   16|          0|
    |data_30_V_3_fu_424                                                                       |  16|   0|   16|          0|
    |data_30_V_fu_328                                                                         |  16|   0|   16|          0|
    |data_31_V_1_fu_364                                                                       |  16|   0|   16|          0|
    |data_31_V_2_fu_396                                                                       |  16|   0|   16|          0|
    |data_31_V_3_fu_428                                                                       |  16|   0|   16|          0|
    |data_31_V_fu_332                                                                         |  16|   0|   16|          0|
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497_ap_start_reg  |   1|   0|    1|          0|
    |i_in_0_reg_486                                                                           |   3|   0|    3|          0|
    |start_once_reg                                                                           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1249                                                                    |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1254                                                                    |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1259                                                                    |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1264                                                                    |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1269                                                                    |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1274                                                                    |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1279                                                                    |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1284                                                                    |  16|   0|   16|          0|
    |tmp_data_8_V_reg_1289                                                                    |  16|   0|   16|          0|
    |tmp_data_9_V_reg_1294                                                                    |  16|   0|   16|          0|
    |trunc_ln203_reg_1110                                                                     |   2|   0|    2|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 746|   0|  746|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> | return value |
|data_stream_V_data_0_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_4_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_5_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_6_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_7_V_dout     |  in |   16|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|res_stream_V_data_0_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_3_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_4_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_5_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_6_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_7_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_8_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_9_V_din       | out |   16|   ap_fifo  |                       res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_9_V                       |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

