// Seed: 3218377575
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    output tri id_10,
    input tri id_11,
    output tri0 id_12,
    input tri1 id_13
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1
);
  wire id_3;
  module_0(
      id_1, id_0, id_0, id_1, id_1, id_0, id_0, id_0, id_1, id_0, id_1, id_0, id_1, id_0
  );
endmodule
