
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1156091                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380816                       # Number of bytes of host memory used
host_op_rate                                  1311936                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3023.89                       # Real time elapsed on the host
host_tick_rate                              678621076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3495889016                       # Number of instructions simulated
sim_ops                                    3967147505                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.052074                       # Number of seconds simulated
sim_ticks                                2052073617582                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   116                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3647652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7295306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 290723375                       # Number of branches fetched
system.switch_cpus.committedInsts          1495889015                       # Number of instructions committed
system.switch_cpus.committedOps            1696043313                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4921039850                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4921039850                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    510151410                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    475955370                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    240604918                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19480286                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1510554632                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1510554632                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2194258463                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1233144910                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           322088729                       # Number of load instructions
system.switch_cpus.num_mem_refs             584156957                       # number of memory refs
system.switch_cpus.num_store_insts          262068228                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      63763248                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             63763248                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     42449428                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     21313820                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1052738929     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult         59147543      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        322088729     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       262068228     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1696043429                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3667956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3180948                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7335912                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3180948                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3647306                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1404916                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2242736                       # Transaction distribution
system.membus.trans_dist::ReadExReq               348                       # Transaction distribution
system.membus.trans_dist::ReadExResp              348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3647306                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5536561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5406399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10942960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10942960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    326757760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    319971200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    646728960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               646728960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3647654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3647654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3647654                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11167687708                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10959407392                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34387359133                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3667608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2809818                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5696613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             348                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3667608                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11003868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11003868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    649325824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              649325824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4838475                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179829248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8506431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.373946                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.483850                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5325483     62.61%     62.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3180948     37.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8506431                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5402451840                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7647688260                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    236226688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         236226688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     90531072                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       90531072                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1845521                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1845521                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       707274                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            707274                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    115116088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            115116088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44116873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44116873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44116873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    115116088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           159232962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1414548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3691042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000205525096                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        78276                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        78276                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6762882                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1338010                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1845521                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    707274                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3691042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1414548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           471186                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           623784                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           374938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           133804                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           218900                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           322806                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           226382                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           133570                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           170680                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           167428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           85342                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           81860                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           63074                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          129860                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          145620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          341808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           237440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           237440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           241152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            22260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            96482                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           237511                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           118720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          200340                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 64305542466                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               18455210000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           133512579966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17422.06                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36172.06                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2460551                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1262997                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.29                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3691042                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1414548                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1845521                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1845521                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 76847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 76847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 78423                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 78423                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 78471                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 78471                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 81900                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 81900                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 78521                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 78521                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 78276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1382026                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   236.432993                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   184.048209                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   221.652568                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         8042      0.58%      0.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       936794     67.78%     68.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       208999     15.12%     83.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        67884      4.91%     88.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        35066      2.54%     90.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        34477      2.49%     93.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        24683      1.79%     95.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        11792      0.85%     96.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        54289      3.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1382026                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        78276                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.154147                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.449005                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.262311                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1646      2.10%      2.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4003      5.11%      7.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4178      5.34%     12.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        13689     17.49%     30.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        13577     17.35%     47.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         9642     12.32%     59.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         7171      9.16%     68.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         4753      6.07%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         4036      5.16%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         6762      8.64%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1922      2.46%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         2156      2.75%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          567      0.72%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         3113      3.98%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          264      0.34%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95          796      1.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        78276                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        78276                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.071095                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.063445                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.532140                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1429      1.83%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           72635     92.79%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4211      5.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        78276                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             236226688                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               90530112                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              236226688                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            90531072                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      115.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   115.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.24                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2052072585792                       # Total gap between requests
system.mem_ctrls0.avgGap                    803853.26                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    236226688                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     90530112                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 115116088.417115718126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44116405.583281889558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3691042                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1414548                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 133512579966                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47433488157263                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36172.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33532611.24                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3470832540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1844791245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8465698080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1166816160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    459297429480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    401217690240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1037451629745                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       505.562579                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1038649417749                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 944901199833                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6396840240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3399997425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        17888341800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6217046100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    757533413160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    150073329600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1103497340325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       537.747443                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 382951743337                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1600598874245                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    230673024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         230673024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     89298176                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       89298176                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1802133                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1802133                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       697642                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            697642                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    112409722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            112409722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      43516068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            43516068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      43516068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    112409722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           155925790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1395284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3604266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000198906472                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        77334                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        77334                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6622749                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1320254                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1802133                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    697642                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3604266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1395284                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           460288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           590614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           345036                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           100172                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           278262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           311682                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           215256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            81622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           103888                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           118724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           89048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          170672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          129862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          140988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          130282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          337870                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           237440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           237672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           237440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           100190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           237485                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           115010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           11130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          200340                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 61783003712                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               18021330000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           129362991212                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17141.63                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35891.63                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2444727                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1240487                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.83                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.91                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3604266                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1395284                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1802133                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1802133                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 75946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 75946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 77335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 77335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 77335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 77335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 77335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 77335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 77732                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 78017                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 77620                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 79566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 79565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 77334                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 77334                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 77334                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 77334                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 77334                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    99                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    98                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1314308                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   243.450808                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   188.517700                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   227.238725                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6879      0.52%      0.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       865856     65.88%     66.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       206096     15.68%     82.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        79233      6.03%     88.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        31589      2.40%     90.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        29761      2.26%     92.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        27762      2.11%     94.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        10470      0.80%     95.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        56662      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1314308                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        77334                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     46.605762                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.640163                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.527512                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          579      0.75%      0.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1741      2.25%      3.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         5299      6.85%      9.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         9092     11.76%     21.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        11819     15.28%     36.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        12865     16.64%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        14259     18.44%     71.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        11010     14.24%     86.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         3170      4.10%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         2836      3.67%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         2129      2.75%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1951      2.52%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            4      0.01%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          579      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        77334                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        77334                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.041961                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.035809                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.475226                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1389      1.80%      1.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           72933     94.31%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3011      3.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        77334                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             230673024                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               89296448                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              230673024                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            89298176                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      112.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       43.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   112.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    43.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2052069286071                       # Total gap between requests
system.mem_ctrls1.avgGap                    820901.60                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    230673024                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     89296448                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 112409721.573150351644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 43515226.371468983591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3604266                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1395284                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 129362991212                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47477525323698                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35891.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34027140.94                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3489389400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1854654450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8720324760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1103873400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    492955492290                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    372875158080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1042987264380                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       508.260160                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 964643845669                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1018906771913                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5894776860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3133144410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        17014134480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6179368140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    736519206630                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    167768770560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1098497773080                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.311094                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 429204562944                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1554346054638                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        20302                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20302                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        20302                       # number of overall hits
system.l2.overall_hits::total                   20302                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3647654                       # number of demand (read+write) misses
system.l2.demand_misses::total                3647654                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3647654                       # number of overall misses
system.l2.overall_misses::total               3647654                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 317110688679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     317110688679                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 317110688679                       # number of overall miss cycles
system.l2.overall_miss_latency::total    317110688679                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3667956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3667956                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3667956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3667956                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.994465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.994465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86935.517645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86935.517645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86935.517645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86935.517645                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1404916                       # number of writebacks
system.l2.writebacks::total                   1404916                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3647654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3647654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3647654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3647654                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 285965544668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 285965544668                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 285965544668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 285965544668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.994465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.994465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994465                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78397.113506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78397.113506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78397.113506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78397.113506                       # average overall mshr miss latency
system.l2.replacements                        4838475                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1404902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1404902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1404902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1404902                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1990125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1990125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 348                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     33440064                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33440064                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96092.137931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96092.137931                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     30469598                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30469598                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87556.316092                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87556.316092                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        20302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3647306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3647306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 317077248615                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 317077248615                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3667608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3667608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.994465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86934.643985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86934.643985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3647306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3647306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 285935075070                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 285935075070                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.994465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78396.239600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78396.239600                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     5346068                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4838731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.104849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.443224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.008082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   197.548694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.228294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.771675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 122213067                       # Number of tag accesses
system.l2.tags.data_accesses                122213067                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947926382418                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2052073617582                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1495889132                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3497988875                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099743                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1495889132                       # number of overall hits
system.cpu.icache.overall_hits::total      3497988875                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          821                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            821                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          821                       # number of overall misses
system.cpu.icache.overall_misses::total           821                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1495889132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3497989696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1495889132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3497989696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.icache.writebacks::total               197                       # number of writebacks
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1495889132                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3497988875                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          821                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           821                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1495889132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3497989696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.693807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3497989696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4260645.183922                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.693807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136421598965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136421598965                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713802625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    550406868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1264209493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713802625                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    550406868                       # number of overall hits
system.cpu.dcache.overall_hits::total      1264209493                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8020835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3667724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11688559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8020835                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3667724                       # number of overall misses
system.cpu.dcache.overall_misses::total      11688559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 324949209900                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 324949209900                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 324949209900                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 324949209900                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    721823460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    554074592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1275898052                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    721823460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    554074592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1275898052                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88596.963648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27800.621950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88596.963648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27800.621950                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6929343                       # number of writebacks
system.cpu.dcache.writebacks::total           6929343                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3667724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3667724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3667724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3667724                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 321890328084                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 321890328084                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 321890328084                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 321890328084                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87762.963648                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87762.963648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87762.963648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87762.963648                       # average overall mshr miss latency
system.cpu.dcache.replacements               11690304                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384190353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    305436993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       689627346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4043823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3667376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7711199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 324915044256                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 324915044256                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388234176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    309104369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    697338545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88596.054579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42135.476501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3667376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3667376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 321856452672                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 321856452672                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87762.054579                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87762.054579                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329612272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    244969875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      574582147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3977012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3977360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     34165644                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34165644                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333589284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    244970223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    578559507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 98177.137931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     8.590031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     33875412                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33875412                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 97343.137931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97343.137931                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19384416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17097773                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36482189                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1769                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          232                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2001                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     18765834                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     18765834                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19386185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17098005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36484190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000091                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80887.215517                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9378.227886                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          232                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          232                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     18572346                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     18572346                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80053.215517                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80053.215517                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19386185                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17098005                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36484190                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19386185                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17098005                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36484190                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999533                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1348866432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11690560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.380823                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.830924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.168609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       43175416384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      43175416384                       # Number of data accesses

---------- End Simulation Statistics   ----------
