

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s'
================================================================
* Date:           Mon Apr 28 20:13:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.500 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|       56|  1.650 us|  1.680 us|   55|   56|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533  |dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare  |       26|       26|  0.780 us|  0.780 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664      |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s      |       25|       26|  0.750 us|  0.780 us|   25|   25|       loop rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   3|   2307|   3136|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     52|    -|
|Register         |        -|   -|     25|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   3|   2332|   3190|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   3|      5|     15|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533  |dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare  |        0|   0|   757|    64|    0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664      |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s      |        1|   3|  1550|  3072|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                              |                                                                        |        1|   3|  2307|  3136|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  25|          6|    1|          6|
    |ap_done            |   9|          2|    1|          2|
    |layer12_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  52|         12|    4|         12|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |   5|   0|    5|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664_ap_start_reg      |   1|   0|    1|          0|
    |res_reg_2430                                                                                    |  16|   0|   16|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  25|   0|   25|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>|  return value|
|layer10_out_dout            |   in|   30|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_empty_n         |   in|    1|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_read            |  out|    1|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    6|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    6|     ap_fifo|                                                         layer10_out|       pointer|
|layer12_out_din             |  out|   16|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_full_n          |   in|    1|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_write           |  out|    1|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer12_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

