<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv50_defs.xml" />
<import file="nv50_vm.xml" />
<import file="nv_vga.xml" />
<import file="nv_pci.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">
	<array offset="0x1000" name="PBUS" stride="0x1000" length="1">
		<reg32 offset="0x084" name="DEBUG_1" variants="NV17:NV20 NV25-">
			<bitfield pos="11" name="FUSE_READOUT_ENABLE" variants="NV50:NVC0"/>
			<bitfield pos="28" name="HEADS_TIED" variants="NV11:NV20 NV25:NV50"/>
		</reg32>
		<reg32 offset="0x098" name="DEBUG_6" variants="NV17:NV20 NV25-">
			<bitfield pos="3" name="HWSQ_ENABLE" variants="NV17:NV20 NV25:NVC0"/>
			<bitfield pos="4" name="HWSQ_OVERRIDE_MODE" variants="NV17:NV20 NV25:NVC0">
				<value value="0" name="READ_NORMAL"/>
				<value value="1" name="READ_OVERRIDE"/>
			</bitfield>
			<!-- enables clock gating of various engings. Actual gating must be enabled
			     on per engine basis, by setting its value in 1588/1590 to 1 -->
			<bitfield pos="5" name="CLOCK_GATING_1588" variants="NV17:NV20 NV25:NVC0"/>
			<bitfield pos="6" name="CLOCK_GATING_1590" variants="NV17:NV20 NV25:NVC0"/>

		</reg32>
		<bitset name="nv_pbus_intr" inline="yes">
			<bitfield pos="0" name="BUS_ERROR" variants="NV04:NV50"/>
			<bitfield pos="1" name="MMIO_DISABLED_ENG" variants="NVC0-"/>
			<bitfield pos="2" name="MMIO_IBUS_ERR" variants="NVC0-"/>
			<bitfield pos="3" name="MMIO_FAULT" variants="NV41-"/>
			<bitfield pos="4" name="GPIO_0_RISE" variants="NV10:NV31"/>
			<bitfield pos="7" name="HOST_MEM_TIMEOUT" variants="NVC0-"/>
			<bitfield pos="8" name="GPIO_0_FALL" variants="NV10:NV31"/>
			<bitfield pos="8" name="HOST_MEM_ZOMBIE" variants="NVC0-"/>
			<bitfield pos="12" name="PEEPHOLE_W_PAIR_MISMATCH" variants="NV30:NVC0"/>
			<bitfield pos="16" name="THERM_ALARM" variants="NV43:NVA3" /> <!-- but they forgot to get rid of it until nvc0 -->
			<bitfield pos="17" name="THERM_THRS_LOW" variants="NV43:NV50" />
			<bitfield pos="18" name="THERM_THRS_HIGH" variants="NV43:NV50" />
			<bitfield pos="26" name="USER" variants="NV50-" />
			<bitfield pos="28" name="USER2" variants="NVC0-" /> <!-- NOTE: not in INTR_EN_NRHOST -->
		</bitset>
		<bitset name="nv_pbus_intr_gpio" inline="yes">
			<bitfield low="0" high="12" name="RISE_MASK" />
			<bitfield low="16" high="28" name="FALL_MASK" />
		</bitset>
		<reg32 offset="0x100" name="INTR" type="nv_pbus_intr"/>
		<reg32 offset="0x104" name="INTR_GPIO" variants="NV31:NV50" type="nv_pbus_intr_gpio"/>
		<reg32 offset="0x140" name="INTR_EN" type="nv_pbus_intr"/> <!-- affects PMC.INTR_HOST and PMC.INTR_DAEMON only -->
		<reg32 offset="0x144" name="INTR_GPIO_EN" variants="NV31:NV50" type="nv_pbus_intr_gpio"/>
		<reg32 offset="0x144" name="INTR_EN_NRHOST" type="nv_pbus_intr" variants="NVC0-"/> <!-- affects PMC.INTR_NRHOST only, conspiciously missing bit 28 [USER2] -->
		<reg32 offset="0x150" name="INTR_USER0_TRIGGER" variants="NV50-"/>
		<reg32 offset="0x154" name="INTR_USER0_SCRATCH" length="4" variants="NV50-"/>
		<reg32 offset="0x170" name="INTR_USER1_TRIGGER" variants="NVC0-"/>
		<reg32 offset="0x174" name="INTR_USER1_SCRATCH" length="4" variants="NVC0-"/>

		<reg32 offset="0x200" name="ROM_TIMINGS" variants="NV04:NV10">
			<bitfield low="0" high="3" name="UNK0"/>
			<bitfield low="4" high="5" name="UNK1"/>
		</reg32>

		<reg32 offset="0x200" name="ROM_TIMINGS" variants="NV10:NV30">
			<bitfield low="0" high="5" name="UNK0"/>
			<bitfield low="6" high="7" name="UNK1"/>
		</reg32>
		<reg32 offset="0x200" name="ROM_TIMINGS" variants="NV30:NV50">
			<!-- ... -->
		</reg32>

		<stripe offset="0x300" name="HWSQ" variants="NV17:NV20 NV25:NVC0">
			<reg32 offset="0x004" name="ENTRY_POINT">
				<bitfield low="0" high="7" name="0"/>
				<bitfield low="8" high="15" name="1"/>
				<bitfield low="16" high="23" name="2"/>
				<bitfield low="24" high="31" name="3"/>
			</reg32>
			<bitset name="nv_pbus_hwsq_status" inline="yes">
				<bitfield low="0" high="7" name="IP"/>
				<bitfield pos="8" name="ACTIVE"/>
				<bitfield pos="9" name="ILLEGAL_OPCODE" variants="NV41:NV92"/> <!-- variants may be incorrect -->
				<bitfield pos="10" name="IP_HIGH" variants="NV92-"/>
			</bitset>
			<reg32 offset="0x008" name="STATUS">
				<bitfield low="0" high="15" name="A" type="nv_pbus_hwsq_status"/>
				<bitfield low="16" high="31" name="B" type="nv_pbus_hwsq_status" variants="NV17:NV92"/>
			</reg32>
			<reg32 offset="0x00c" name="TRIGGER">
				<bitfield pos="0" name="TYPE">
					<value value="0" name="ABORT"/>
					<value value="1" name="START"/>
				</bitfield>
				<bitfield pos="1" name="SELECT" variants="NV17:NV92">
					<value value="0" name="B"/>
					<value value="1" name="A"/>
				</bitfield>
				<bitfield low="2" high="3" name="ENTRY_POINT"/>
			</reg32>
			<bitset name="nv_pbus_hwsq_flag_0" inline="yes">
				<bitfield pos="0" name="GPIO_2_OUT" variants="NV17:NV50"/>
				<bitfield pos="1" name="GPIO_2_OE" variants="NV17:NV50"/>
				<bitfield pos="2" name="GPIO_3_OUT" variants="NV17:NV50"/>
				<bitfield pos="3" name="GPIO_3_OE" variants="NV17:NV50"/>
				<bitfield pos="4" name="PRAMDAC0_UNK880_28" variants="NV17:NV50"/>
				<bitfield pos="5" name="PRAMDAC1_UNK880_28" variants="NV17:NV50"/>
				<bitfield pos="6" name="PRAMDAC0_UNK880_29" variants="NV17:NV50"/>
				<bitfield pos="7" name="PRAMDAC1_UNK880_29" variants="NV17:NV50"/>
				<bitfield pos="14" name="GPIO_9_OUT" variants="NV31:NV50"/>
				<bitfield pos="15" name="GPIO_9_OE" variants="NV31:NV50"/>
			</bitset>
			<bitset name="nv_pbus_hwsq_flag_1" inline="yes">
				<bitfield pos="0" name="FB_PAUSE" variants="NV41:NVC0"/>
				<bitfield pos="9" name="PWM_2_ENABLE" variants="NV41:NV50"/>
				<bitfield pos="10" name="PWM_1_ENABLE" variants="NV41:NV50"/>
				<bitfield pos="11" name="PWM_0_ENABLE" variants="NV17:NV50"/>
				<bitfield pos="12" name="PBUS_DEBUG_1_UNK22" variants="NV17:NV50"/>
				<bitfield pos="13" name="PBUS_DEBUG_1_UNK24" variants="NV17:NV50"/>
				<bitfield pos="14" name="PBUS_DEBUG_1_UNK26" variants="NV17:NV50"/>
				<bitfield pos="15" name="PBUS_DEBUG_1_UNK27" variants="NV17:NV50"/>
			</bitset>
			<reg32 offset="0x010" name="FLAG_0">
				<bitfield low="0" high="15" name="VALUE" type="nv_pbus_hwsq_flag_0"/>
				<bitfield low="16" high="31" name="OVERRIDE" type="nv_pbus_hwsq_flag_0"/>
			</reg32>
			<reg32 offset="0x014" name="FLAG_1">
				<bitfield low="0" high="15" name="VALUE" type="nv_pbus_hwsq_flag_1"/>
				<bitfield low="16" high="31" name="OVERRIDE" type="nv_pbus_hwsq_flag_1"/>
			</reg32>
			<reg32 offset="0x018" name="ENTRY_POINT_HIGH" variants="NV92-">
				<bitfield pos="0" name="0"/>
				<bitfield pos="8" name="1"/>
				<bitfield pos="16" name="2"/>
				<bitfield pos="24" name="3"/>
			</reg32>
			<reg8 offset="0x100" name="CODE" length="0x40" variants="NV17:NV20 NV25:NV41"/>
			<reg8 offset="0x100" name="CODE" length="0x80" variants="NV41:NV50"/>
			<reg8 offset="0x100" name="CODE" length="0x100" variants="NV50:NVC0"/>
		</stripe>

		<stripe offset="0x380" name="VGA_UNK_STACK" variants="NV41:NV50">
			<use-group name="vga_unk_stack"/>
		</stripe>

		<reg32 offset="0x530" name="UNK530" variants="NV50-">
			<doc>This register is very related to clocks and it has
				lot of unknown stuff.
				Bit 7 makes the core and MP clocks to be divided
				by factor that depends on P of corresponding clock
				as long as card is idle.
				When its not clocks return to normal
				P=0,1 - factor of 16
				P=2,3 - factor of 4
				P=4   - factor of 2

				Note that this setting is indepedent from 1588/1590 gating
			</doc>
			<bitfield pos="7" name="DYNAMIC_CLOCK_GATING"/>
		</reg32>

		<reg32 offset="0x540" name="HWUNITS_0" variants="NV40:NV50">
			<bitfield low="0" high="7" name="PIXEL_MASK"/>
			<bitfield low="8" high="15" name="VERTEX_MASK"/>
			<!-- XXX: 16+ -->
		</reg32>

		<reg32 offset="0x540" name="HWUNITS_0" variants="NV50:NVC0">
			<bitfield low="0" high="15" name="TP_MASK">
				<doc>Selects which TPs are enabled</doc>
			</bitfield>
			<bitfield low="16" high="23" name="PART_MASK">
				<doc>Selects which memory partitions are enabled</doc>
			</bitfield>
			<bitfield low="24" high="27" name="MP_MASK">
				<doc>Selects which MPs inside each TP are enabled</doc>
			</bitfield>
			<bitfield pos="28" name="UNK28">
				<doc>Not setting bit 28 causes the card to die.</doc>
			</bitfield>
			<bitfield pos="29" name="UNK29"/>
			<bitfield pos="30" name="VDEC">
				<doc>Selects whether video decoding engines (PMPEG, PME, PVP, PBSP, VP3 PVLD, PPPP, VP2 PCRYPT, but not VP3 PCRYPT nor VP4 PVLD) are enabled.</doc>
			</bitfield>
			<bitfield pos="31" name="UNK31"/>
		</reg32>
		<reg32 offset="0x54c" name="HWUNITS_1" variants="NV84:NVC0">
			<bitfield pos="1" name="UNK1"/> <!-- enabling causes the card to change class 0x3000000 -> 0x48000 -->
			<bitfield pos="2" name="PDISPLAY"/>
			<bitfield pos="5" name="PBSP" variants="NV84:NV98 NVA0:NVAA"/>
			<bitfield pos="5" name="PVLD" variants="NV98:NVA0 NVAA-"/>
			<bitfield pos="6" name="PCRYPT" variants="NV84:NVA3"/>
			<bitfield pos="6" name="PVCOMP" variants="NVAF-"/>
			<bitfield pos="9" name="PCOPY" variants="NVA3-"/>
		</reg32>
		<reg32 offset="0x55c" name="PEEPHOLE_W_CTRL" variants="NV30:NVC0">
			<bitfield pos="0" name="PAIR_ADDR_VALID"/>
			<bitfield pos="1" name="PAIR_DATA_VALID"/>
			<bitfield pos="8" name="MODE">
				<value value="0" name="PAIR"/>
				<value value="1" name="FREEFORM"/>
			</bitfield>
		</reg32>
		<reg32 offset="0x560" name="PEEPHOLE_W_ADDR" variants="NV30:NV84"/>
		<reg32 offset="0x564" name="PEEPHOLE_W_DATA" variants="NV30:NV84"/>
		<reg32 offset="0x570" name="PEEPHOLE_RW_ADDR" variants="NV30:NV84"/>
		<reg32 offset="0x574" name="PEEPHOLE_RW_DATA" variants="NV30:NV84"/>
		<reg32 offset="0x578" name="HWSQ_EVENTS" variants="NV41:NVC0">
			<bitfield pos="0" name="FB_PAUSED"/>
			<bitfield pos="1" name="CRTC0_VBLANK"/>
			<bitfield pos="2" name="CRTC0_HBLANK"/>
			<bitfield pos="3" name="CRTC1_VBLANK"/>
			<bitfield pos="4" name="CRTC1_HBLANK"/>
		</reg32>
		<reg32 offset="0x588" name="CLOCK_GATING_2" variants="NV17:NV20 NV25:NVC0">
			<doc>Disable engines by stopping their clock.
			A pair of bit is affected to each stoppable engine.
			Both need to be set in order to disable the engine.
			</doc>
			<bitfield high="1" low="0" name="PGRAPH"/>
			<bitfield high="5" low="4" name="VPE" variants="NV17:NV98 NVA0:NVAA"/>
			<bitfield high="5" low="4" name="PPPP" variants="NV98:NVA0 NVAA-"/>
			<bitfield high="9" low="8" name="PCRTC" variants="NV17:NV50"/>
			<bitfield high="11" low="10" name="PCRTC2" variants="NV17:NV50"/>
			<bitfield high="13" low="12" name="PVIDEO" variants="NV17:NV50"/>
		</reg32>
		<reg32 offset="0x590" name="CLOCK_GATING_4" variants="NV17:NV20 NV25:NVC0">
			<doc>Disable engines by stopping their clock.
			A pair of bit is affected to each stoppable engine.
			Both need to be set in order to disable the engine.
			</doc>
			<bitfield high="3" low="2" name="DISPLAY" variants="NV31:NV50">
				<doc>
					Controls clock gate for display related hw (all displays) on NV31+
					additionally controls both PTV and PVIDEO on NV40+
				</doc>
			</bitfield>
			<bitfield high="7" low="6" name="PCOPY" variants="NVA3-"/>
			<bitfield high="9" low="8" name="PVP" variants="NV84-">
				<doc>XXX: Does not work on NVAC Asus AT3IONT-I (Deluxe)?</doc>
			</bitfield>
			<bitfield high="11" low="10" name="PCRYPT" variants="NV84:NVA3"/>
			<bitfield high="11" low="10" name="PVCOMP" variants="NVAF-"/>
			<bitfield high="13" low="12" name="PBSP" variants="NV84:NV98 NVA0:NVAA"/>
			<bitfield high="13" low="12" name="PVLD" variants="NV98:NVA0 NVAA-">
				<doc>XXX: Does not work on NVAC Asus AT3IONT-I (Deluxe)?</doc>
			</bitfield>
		</reg32>

		<array offset="0x5b0" name="THERM" stride="0x10" length="1" variants="NV43:NV47">
			<reg32 offset="0x0" name="CFG0">
				<bitfield low="0" high="7" name="ALARM_HIGH" />
				<bitfield low="16" high="23" name="SENSOR_OFFSET" type="int"/>
				<bitfield pos="24" name="DISABLE" />
				<bitfield pos="28" name="ALARM_INTR_EN" />
			</reg32>

			<reg32 offset="0x4" name="STATUS">
				<bitfield low="0" high="7" name="SENSOR_RAW" />
				<bitfield pos="8" name="ALARM_HIGH" />

				<!-- the source clock is the crystal -->
				<bitfield low="25" high="31" name="ADC_CLOCK_XXX" />
			</reg32>

			<reg32 offset="0x8" name="CFG1">
				<bitfield low="0" high="8" name="UNK0" /> <!-- temperature goes up -->
				<bitfield low="9" high="12" name="UNK9" /> <!-- temperature goes down -->
				<bitfield pos="17" name="ADC_PAUSE" />
				<bitfield pos="23" name="CONNECT_SENSOR" />
			</reg32>

			<reg32 offset="0xc" name="TEMP_RANGE">
				<bitfield low="0" high="7" name="LOW" />
				<bitfield low="8" high="15" name="HIGH" />
			</reg32>
		</array>

		<array offset="0x5b0" name="THERM" stride="0x10" length="1" variants="NV47:NV50">
			<reg32 offset="0x0" name="CFG0">
				<bitfield low="0" high="13" name="ALARM_HIGH" />
				<bitfield low="16" high="29" name="SENSOR_OFFSET" type="int"/>
				<bitfield pos="30" name="DISABLE" />
				<bitfield pos="31" name="ENABLE" />
			</reg32>

			<reg32 offset="0x4" name="STATUS">
				<bitfield low="0" high="13" name="SENSOR_RAW" />
				<bitfield pos="16" name="ALARM_HIGH" />

				<!-- the source clock is the crystal -->
				<bitfield low="26" high="31" shr="4" name="ADC_CLOCK_DIV" />
			</reg32>

			<!-- exclude IGPs -->
			<reg32 offset="0x8" name="CFG3" variants="NV43:NV4E">
				<bitfield low="0" high="8" name="SENSOR_CALIB" />
			</reg32>

			<reg32 offset="0xc" name="TEMP_RANGE">
				<bitfield low="0" high="13" name="LOW" />
				<bitfield low="16" high="29" name="HIGH" />
			</reg32>
		</array>

		<array offset="0x700" name="HOST_MEM" stride="0x100" length="1" variants="NV44:NV47 NV46:NV49 NV4E:NV50">
			<reg32 offset="0x00" name="BAR1_VRAM_SIZE" align="0x100000"/>
			<reg32 offset="0x04" name="BAR1_GART_LIMIT" align="0x100000"/> <!-- highest GART address that can be accessed, not inclusive -->
			<reg32 offset="0x08" name="BAR1_CUTOUT_SIZE" align="0x100000"/>
			<reg32 offset="0x0c" name="BAR1_CUTOUT_OFFSET" align="0x100000"/>
			<reg32 offset="0x10" name="BAR1_GART_BASE" align="0x100000"/>
		</array>
		<array offset="0x700" name="HOST_MEM" stride="0x100" length="1" variants="NV50:NVC0">
			<reg32 offset="0x00" name="PMEM">
				<doc>Selects the starting offset and target memory area
				that is accessible by the 1MB PMEM window at 0x700000.
				This is always unpaged and goes directly to VRAM / sysRAM.
				</doc>
				<bitfield high="23" low="0" shr="16" name="OFFSET"/>
				<bitfield high="25" low="24" name="TARGET" type="nv50_mem_target"/>
			</reg32>
			<reg32 offset="0x04" name="CHAN">
				<bitfield low="0" high="29" name="CHAN" type="nv50_channel"/>
				<bitfield pos="30" name="WHICH">
					<value value="0" name="PEEPHOLE"/>
					<value value="1" name="BAR"/>
				</bitfield>
			</reg32>
			<reg32 offset="0x08" name="BAR1">
				<bitfield low="0" high="15" name="INST" shr="4"/>
				<bitfield pos="31" name="MODE">
					<value value="0" name="VRAM"/>
					<value value="1" name="DMAOBJ"/>
				</bitfield>
			</reg32>
			<reg32 offset="0x0c" name="BAR3">
				<bitfield low="0" high="15" name="INST" shr="4"/>
				<bitfield pos="31" name="MODE">
					<value value="0" name="VRAM"/>
					<value value="1" name="DMAOBJ"/>
				</bitfield>
			</reg32>
			<reg32 offset="0x10" name="PEEPHOLE">
				<bitfield low="0" high="15" name="INST" shr="4"/>
				<bitfield pos="31" name="MODE">
					<value value="0" name="VRAM"/>
					<value value="1" name="DMAOBJ"/>
				</bitfield>
			</reg32>
		</array>
		<array offset="0x700" name="HOST_MEM" stride="0x100" length="1" variants="NVC0-">
			<reg32 offset="0x00" name="PMEM">
				<bitfield high="23" low="0" shr="16" name="OFFSET"/>
				<bitfield high="25" low="24" name="TARGET" type="nv50_mem_target"/>
			</reg32>
			<reg32 offset="0x04" name="BAR1">
				<bitfield low="0" high="29" name="CHAN" type="nv50_channel"/>
				<bitfield pos="30" name="UNK30"/>
				<bitfield pos="31" name="MODE">
					<value value="0" name="VRAM"/>
					<value value="1" name="VM"/>
				</bitfield>
			</reg32>
			<reg32 offset="0x14" name="BAR3">
				<bitfield low="0" high="29" name="CHAN" type="nv50_channel"/>
				<bitfield pos="30" name="UNK30"/>
				<bitfield pos="31" name="MODE">
					<value value="0" name="VRAM"/>
					<value value="1" name="VM"/>
				</bitfield>
			</reg32>
			<reg32 offset="0x18" name="PEEPHOLE">
				<bitfield low="0" high="29" name="CHAN" type="nv50_channel"/>
				<bitfield pos="30" name="UNK30"/>
				<bitfield pos="31" name="MODE">
					<value value="0" name="VRAM"/>
					<value value="1" name="VM"/>
				</bitfield>
			</reg32>
			<!-- XXX: NVE4 has more stuff here -->
		</array>

		<array offset="0x800" name="PCI" stride="0x200" length="1" variants="NV01:NV50">
			<use-group name="nv_pci"/>
		</array>
		<array offset="0x980" name="P2P" stride="0x80" length="1" variants="NV50:NVC0">
			<reg32 offset="0x00" name="WRITE_SETUP_0" stride="8" length="3">
				<bitfield low="16" high="31" name="ADDRESS" shr="16"/>
			</reg32>
			<reg32 offset="0x04" name="WRITE_SETUP_1" stride="8" length="3">
				<bitfield low="0" high="6" name="STORAGE_TYPE" type="NV50_STORAGE_TYPE"/>
				<bitfield low="7" high="21" name="UNK7"/>
			</reg32>
			<reg32 offset="0x20" name="UNK20_0" stride="8" length="3">
			</reg32>
			<reg32 offset="0x24" name="UNK20_1" stride="8" length="3">
			</reg32>
			<reg32 offset="0x60" name="WRITE_WINDOW" length="3">
				<bitfield pos="0" name="DISABLE"/>
				<bitfield low="16" high="31" name="OFFSET"/>
			</reg32>
		</array>

		<reg32 offset="0xa14" name="IBUS_TIMEOUT" max="0x7fffff" variants="NVA3:NVC0"/>
	</array>

	<array offset="0x60000" name="PPEEPHOLE" stride="0x10000" length="1" variants="NV84-">
		<reg32 offset="0" name="W_ADDR" variants="NV84:NVC0"/>
		<reg32 offset="4" name="W_DATA" variants="NV84:NVC0"/>
		<reg32 offset="0xc" name="RW_ADDR_HIGH" variants="NVC0-"/>
		<reg32 offset="0x10" name="RW_ADDR_LOW"/>
		<reg32 offset="0x14" name="RW_DATA"/>
	</array>

	<reg8 offset="0x80000" name="PBUS_HWSQ_NEW_CODE" length="0x200" variants="NV92:NVC0"/>
</domain>

</database>
