// Seed: 3245645994
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output wire id_2
);
  assign id_1 = id_4;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    output tri0 id_8,
    output uwire id_9,
    output uwire id_10,
    input wor id_11,
    output supply0 id_12,
    input supply0 id_13,
    output wand id_14,
    input supply1 module_2
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
