0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.srcs/sources_1/new/Counter_4bit_Jhonson.v,1734019655,verilog,,,,Counter_4bit_Jhonson,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.srcs/sources_1/new/Counter_4bit_async.v,1733997563,verilog,,C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.srcs/sources_1/new/JK_FF.v,,Counter_4bit_async,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Counters/Counters.srcs/sources_1/new/Counter_Ring_4bit.v,1734018864,verilog,,,,Counter_Ring_4bit,,,,,,,,
