<<<<<<< HEAD
Analysis & Synthesis Status : Successful - Sun Jul 19 12:49:09 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : CU_mp_pipline
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 12
    Dedicated logic registers : 1
Total registers : 1
Total pins : 23
=======
Analysis & Synthesis Status : Successful - Fri Jul 17 23:11:04 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : MEM_WB
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 77
Total registers : 77
Total pins : 155
>>>>>>> cea1f349326de6c5a53c28d3450add5a8831be17
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
