Analysis & Synthesis report for ALU
Mon Nov 30 05:38:07 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Port Connectivity Checks: "Banderas:B_Banderas|SelecctorOpera:B_SeleccionOpera"
 11. Port Connectivity Checks: "SelectorSM:B_SelectorMP"
 12. Port Connectivity Checks: "ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera"
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 30 05:38:07 2020      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; ALU                                        ;
; Top-level Entity Name              ; ALU                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 224                                        ;
;     Total combinational functions  ; 224                                        ;
;     Dedicated logic registers      ; 49                                         ;
; Total registers                    ; 49                                         ;
; Total pins                         ; 60                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ALU                ; ALU                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------+---------+
; ALU.vhd                          ; yes             ; User VHDL File        ; C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd                  ;         ;
; controlalu.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd           ;         ;
; selecctoropera.vhd               ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/selecctoropera.vhd       ;         ;
; countermulti.vhd                 ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/countermulti.vhd         ;         ;
; adder.vhd                        ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/adder.vhd                ;         ;
; fulladder.vhd                    ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/fulladder.vhd            ;         ;
; selecctorg.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/selecctorg.vhd           ;         ;
; r_resultado.vhd                  ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/r_resultado.vhd          ;         ;
; notcast.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/notcast.vhd              ;         ;
; andcast.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/andcast.vhd              ;         ;
; orcast.vhd                       ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/orcast.vhd               ;         ;
; registro_a_q_e.vhd               ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/registro_a_q_e.vhd       ;         ;
; selectorsm.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/selectorsm.vhd           ;         ;
; desplazamientologico.vhd         ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientologico.vhd ;         ;
; desplazamientorota.vhd           ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientorota.vhd   ;         ;
; banderas.vhd                     ; yes             ; Auto-Found VHDL File  ; C:/Users/OMEN/Desktop/ProcesadorV2/banderas.vhd             ;         ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 60               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; Reloj~input      ;
; Maximum fan-out          ; 49               ;
; Total fan-out            ; 1070             ;
; Average fan-out          ; 2.72             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                        ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                       ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------+--------------+
; |ALU                                    ; 224 (0)           ; 49 (1)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 60   ; 0            ; |ALU                                                      ; work         ;
;    |ADDER:B_ADDER|                      ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER                                        ; work         ;
;       |FullAdder:FA10|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA10                         ; work         ;
;       |FullAdder:FA11|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA11                         ; work         ;
;       |FullAdder:FA12|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA12                         ; work         ;
;       |FullAdder:FA13|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA13                         ; work         ;
;       |FullAdder:FA14|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA14                         ; work         ;
;       |FullAdder:FA15|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA15                         ; work         ;
;       |FullAdder:FA16|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA16                         ; work         ;
;       |FullAdder:FA1|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA1                          ; work         ;
;       |FullAdder:FA2|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA2                          ; work         ;
;       |FullAdder:FA3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA3                          ; work         ;
;       |FullAdder:FA4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA4                          ; work         ;
;       |FullAdder:FA5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA5                          ; work         ;
;       |FullAdder:FA6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA6                          ; work         ;
;       |FullAdder:FA7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA7                          ; work         ;
;       |FullAdder:FA8|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA8                          ; work         ;
;       |FullAdder:FA9|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ADDER:B_ADDER|FullAdder:FA9                          ; work         ;
;    |Banderas:B_Banderas|                ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|Banderas:B_Banderas                                  ; work         ;
;    |ControlALU:B_Control|               ; 27 (18)           ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ControlALU:B_Control                                 ; work         ;
;       |CounterMulti:B_Counter|          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ControlALU:B_Control|CounterMulti:B_Counter          ; work         ;
;       |SelecctorOpera:B_SeleccionOpera| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera ; work         ;
;    |R_Resultado:B_R_Resultado|          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|R_Resultado:B_R_Resultado                            ; work         ;
;    |Registro_A_Q_E:B_registroAQE|       ; 20 (20)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|Registro_A_Q_E:B_registroAQE                         ; work         ;
;    |SelecctorG:B_SelectorG|             ; 121 (121)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|SelecctorG:B_SelectorG                               ; work         ;
;    |SelectorSM:B_SelectorMP|            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|SelectorSM:B_SelectorMP                              ; work         ;
;    |SelectorSM:B_SelectorSM|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU|SelectorSM:B_SelectorSM                              ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 49    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 42    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ControlALU:B_Control|FF0               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Banderas:B_Banderas|SelecctorOpera:B_SeleccionOpera"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; none  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; and_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; or_s  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "SelectorSM:B_SelectorMP" ;
+-----------------+-------+----------+----------------+
; Port            ; Type  ; Severity ; Details        ;
+-----------------+-------+----------+----------------+
; twodigit[15..8] ; Input ; Info     ; Stuck at GND   ;
+-----------------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera"                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; sra_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Nov 30 05:37:59 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ALU
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "SiRA[15..8]" at ALU.vhd(311)
Warning (12125): Using design file controlalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ControlALU-ControlALU
    Info (12023): Found entity 1: ControlALU
Info (12128): Elaborating entity "ControlALU" for hierarchy "ControlALU:B_Control"
Warning (10036): Verilog HDL or VHDL warning at controlalu.vhd(128): object "SRA_S" assigned a value but never read
Warning (12125): Using design file selecctoropera.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SelecctorOpera-SelecctorOpera
    Info (12023): Found entity 1: SelecctorOpera
Info (12128): Elaborating entity "SelecctorOpera" for hierarchy "ControlALU:B_Control|SelecctorOpera:B_SeleccionOpera"
Warning (12125): Using design file countermulti.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CounterMulti-CounterMulti
    Info (12023): Found entity 1: CounterMulti
Info (12128): Elaborating entity "CounterMulti" for hierarchy "ControlALU:B_Control|CounterMulti:B_Counter"
Warning (12125): Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ADDER-ADDER
    Info (12023): Found entity 1: ADDER
Info (12128): Elaborating entity "ADDER" for hierarchy "ADDER:B_ADDER"
Warning (12125): Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FullAdder-FullAdder
    Info (12023): Found entity 1: FullAdder
Info (12128): Elaborating entity "FullAdder" for hierarchy "ADDER:B_ADDER|FullAdder:FA1"
Warning (12125): Using design file selecctorg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SelecctorG-SelecctorG
    Info (12023): Found entity 1: SelecctorG
Info (12128): Elaborating entity "SelecctorG" for hierarchy "SelecctorG:B_SelectorG"
Warning (12125): Using design file r_resultado.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: R_Resultado-R_Resultado
    Info (12023): Found entity 1: R_Resultado
Info (12128): Elaborating entity "R_Resultado" for hierarchy "R_Resultado:B_R_Resultado"
Warning (12125): Using design file notcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: NOTCast-NOTCast
    Info (12023): Found entity 1: NOTCast
Info (12128): Elaborating entity "NOTCast" for hierarchy "NOTCast:B_NOTCast"
Warning (12125): Using design file andcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ANDCast-ANDCast
    Info (12023): Found entity 1: ANDCast
Info (12128): Elaborating entity "ANDCast" for hierarchy "ANDCast:B_ANDCast"
Warning (12125): Using design file orcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ORCast-ORCast
    Info (12023): Found entity 1: ORCast
Info (12128): Elaborating entity "ORCast" for hierarchy "ORCast:B_ORCast"
Warning (12125): Using design file registro_a_q_e.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Registro_A_Q_E-Registro_A_Q_EArch
    Info (12023): Found entity 1: Registro_A_Q_E
Info (12128): Elaborating entity "Registro_A_Q_E" for hierarchy "Registro_A_Q_E:B_registroAQE"
Warning (10873): Using initial value X (don't care) for net "Num[0]" at registro_a_q_e.vhd(49)
Warning (12125): Using design file selectorsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SelectorSM-SelectorSM
    Info (12023): Found entity 1: SelectorSM
Info (12128): Elaborating entity "SelectorSM" for hierarchy "SelectorSM:B_SelectorSM"
Warning (12125): Using design file desplazamientologico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DesplazamientoLogico-DesplazamientoLogico
    Info (12023): Found entity 1: DesplazamientoLogico
Info (12128): Elaborating entity "DesplazamientoLogico" for hierarchy "DesplazamientoLogico:B_DesplazaLog"
Warning (12125): Using design file desplazamientorota.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DesplazamientoRota-DesplazamientoRota
    Info (12023): Found entity 1: DesplazamientoRota
Info (12128): Elaborating entity "DesplazamientoRota" for hierarchy "DesplazamientoRota:B_DesplazaRot"
Warning (12125): Using design file banderas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Banderas-Banderas
    Info (12023): Found entity 1: Banderas
Info (12128): Elaborating entity "Banderas" for hierarchy "Banderas:B_Banderas"
Warning (10036): Verilog HDL or VHDL warning at banderas.vhd(86): object "None" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at banderas.vhd(92): object "AND_S" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at banderas.vhd(93): object "OR_S" assigned a value but never read
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 286 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 226 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Mon Nov 30 05:38:07 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:04


