# multicycle_IITB_RISC
CPU design in verilog for custom RISC ISA.
![alt text](https://github.com/CHINTADINESH/multicycle_IITB_RISC/blob/master/flow_charts.jpg)
![alt text](https://github.com/CHINTADINESH/multicycle_IITB_RISC/blob/master/datapath.jpg)
![alt text](https://github.com/CHINTADINESH/multicycle_IITB_RISC/blob/master/loadmultiple_storemultiple.jpg)

