// Seed: 97249648
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  uwire id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2
    , id_7,
    input supply1 id_3,
    output uwire id_4,
    input supply0 id_5
);
  assign id_7 = 1;
  module_0(
      id_7, id_7
  );
  tri0 id_8 = id_2;
  id_9(
      .id_0(id_3), .id_1(), .id_2(1 * id_1), .id_3(id_0), .id_4(id_2), .id_5(1)
  );
endmodule
