/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC44_post_synth(reset, enable_n, data_i, clkGHz, data_o, ready);
  input clkGHz;
  input data_i;
  output [9:0] data_o;
  input enable_n;
  output ready;
  input reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90.17-90.42" *)
  wire \$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ;
  wire \$abc$1140$abc$687$li0_li0 ;
  wire \$abc$1140$abc$687$li1_li1 ;
  wire \$abc$1140$abc$687$li2_li2 ;
  wire \$abc$1140$abc$687$li3_li3 ;
  wire \$abc$1140$abc$687$li4_li4 ;
  wire \$abc$1140$abc$687$li5_li5 ;
  wire \$abc$1140$abc$687$li6_li6 ;
  wire \$abc$1140$abc$687$li7_li7 ;
  wire \$abc$1668$new_new_n26__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ;
  wire \$auto$clkbufmap.cc:266:execute$1684 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:13.18-13.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:13.18-13.24" *)
  wire clkGHz;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:34.10-34.20" *)
  wire clkGHz_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:35.10-35.23" *)
  wire clkGHz_clkbuf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:12.18-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:12.18-12.24" *)
  wire data_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:22.10-22.20" *)
  wire data_i_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:23.10-23.22" *)
  wire data_i_delay;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:28.26-28.39" *)
  wire [9:0] data_i_serdes;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:29.25-29.42" *)
  wire [9:0] data_i_serdes_reg;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:31.10-31.22" *)
  wire data_i_valid;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:14.31-14.37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:14.31-14.37" *)
  wire [9:0] data_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:21.10-21.20" *)
  wire enable_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:20.10-20.22" *)
  wire enable_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:11.18-11.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:11.18-11.26" *)
  wire enable_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:27.10-27.24" *)
  wire fabric_clk_div;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:15.17-15.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:15.17-15.22" *)
  wire ready;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:33.10-33.19" *)
  wire ready_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:10.18-10.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:10.18-10.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:18.10-18.19" *)
  wire reset_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:19.10-19.21" *)
  wire reset_buf_n;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:32.15-32.23" *)
  wire [7:0] wait_pll;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1669  (
    .A({ wait_pll[2:0], wait_pll[5:3] }),
    .Y(\$abc$1668$new_new_n26__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1670  (
    .A({ \$abc$1668$new_new_n26__ , wait_pll[7:6] }),
    .Y(ready_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1671  (
    .A({ wait_pll[7], \$abc$1668$new_new_n26__ , wait_pll[6] }),
    .Y(\$abc$1140$abc$687$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1672  (
    .A({ \$abc$1668$new_new_n26__ , wait_pll[6] }),
    .Y(\$abc$1140$abc$687$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1673  (
    .A({ wait_pll[4], wait_pll[2:0], wait_pll[3] }),
    .Y(\$abc$1140$abc$687$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1674  (
    .A({ wait_pll[5], wait_pll[2:0], wait_pll[4:3] }),
    .Y(\$abc$1140$abc$687$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1675  (
    .A(wait_pll[3:0]),
    .Y(\$abc$1140$abc$687$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1676  (
    .A(wait_pll[2:0]),
    .Y(\$abc$1140$abc$687$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1677  (
    .A({ \$abc$1668$new_new_n26__ , data_i_valid, wait_pll[7:6] }),
    .Y(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1678  (
    .A(wait_pll[1:0]),
    .Y(\$abc$1140$abc$687$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1679  (
    .A(reset_buf),
    .Y(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h7f)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1680  (
    .A({ \$abc$1668$new_new_n26__ , wait_pll[7:6] }),
    .Y(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1681  (
    .A(enable_buf_n),
    .Y(enable_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1668$auto$blifparse.cc:535:parse_blif$1682  (
    .A(wait_pll[0]),
    .Y(\$abc$1140$abc$687$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$654  (
    .C(fabric_clk_div),
    .D(data_i_serdes[0]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[0]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$655  (
    .C(fabric_clk_div),
    .D(data_i_serdes[1]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[1]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$656  (
    .C(fabric_clk_div),
    .D(data_i_serdes[2]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[2]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$657  (
    .C(fabric_clk_div),
    .D(data_i_serdes[3]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[3]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$658  (
    .C(fabric_clk_div),
    .D(data_i_serdes[4]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[4]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$659  (
    .C(fabric_clk_div),
    .D(data_i_serdes[5]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[5]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$660  (
    .C(fabric_clk_div),
    .D(data_i_serdes[6]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[6]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$661  (
    .C(fabric_clk_div),
    .D(data_i_serdes[7]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[7]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$662  (
    .C(fabric_clk_div),
    .D(data_i_serdes[8]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[8]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$653$auto$blifparse.cc:377:parse_blif$663  (
    .C(fabric_clk_div),
    .D(data_i_serdes[9]),
    .E(\$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y ),
    .Q(data_i_serdes_reg[9]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$688  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li0_li0 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[0]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$689  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li1_li1 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[1]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$690  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li2_li2 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[2]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$691  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li3_li3 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[3]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$692  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li4_li4 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[4]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$693  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li5_li5 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[5]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$694  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li6_li6 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[6]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$687$auto$blifparse.cc:377:parse_blif$695  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1140$abc$687$li7_li7 ),
    .E(\$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y ),
    .Q(wait_pll[7]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:265:execute$1683  (
    .I(\$auto$clkbufmap.cc:266:execute$1684 ),
    .O(fabric_clk_div)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:49.39-49.96" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) clk_i_buffer0 (
    .EN(1'h1),
    .I(clkGHz),
    .O(clkGHz_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:50.13-50.53" *)
  CLK_BUF clock_buffer (
    .I(clkGHz_buf),
    .O(clkGHz_clkbuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:48.39-48.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) data_i_buffer0 (
    .EN(1'h1),
    .I(data_i),
    .O(data_i_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:57.11-57.52" *)
  O_BUF data_o_buffer0 (
    .I(ready_buf),
    .O(ready)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:47.37-47.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) enable_buffer0 (
    .EN(1'h1),
    .I(enable_n),
    .O(enable_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[0].data_o_buffer0  (
    .I(data_i_serdes_reg[0]),
    .O(data_o[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[1].data_o_buffer0  (
    .I(data_i_serdes_reg[1]),
    .O(data_o[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[2].data_o_buffer0  (
    .I(data_i_serdes_reg[2]),
    .O(data_o[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[3].data_o_buffer0  (
    .I(data_i_serdes_reg[3]),
    .O(data_o[3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[4].data_o_buffer0  (
    .I(data_i_serdes_reg[4]),
    .O(data_o[4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[5].data_o_buffer0  (
    .I(data_i_serdes_reg[5]),
    .O(data_o[5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[6].data_o_buffer0  (
    .I(data_i_serdes_reg[6]),
    .O(data_o[6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[7].data_o_buffer0  (
    .I(data_i_serdes_reg[7]),
    .O(data_o[7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[8].data_o_buffer0  (
    .I(data_i_serdes_reg[8]),
    .O(data_o[8])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:54.19-54.72" *)
  O_BUF \genblk1[9].data_o_buffer0  (
    .I(data_i_serdes_reg[9]),
    .O(data_o[9])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:61.13-68.6" *)
  I_DELAY input_data_delay (
    .CLK_IN(clkGHz_clkbuf),
    .DLY_ADJ(1'h0),
    .DLY_INCDEC(1'h0),
    .DLY_LOAD(1'h0),
    .I(data_i_buf),
    .O(data_i_delay)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:74.7-85.6" *)
  I_SERDES #(
    .DPA_MODE("NONE"),
    .WIDTH(32'sh0000000a)
  ) input_data_serdes (
    .BITSLIP_ADJ(1'h0),
    .CLK_IN(fabric_clk_div),
    .CLK_OUT(\$auto$clkbufmap.cc:266:execute$1684 ),
    .D(data_i_delay),
    .DATA_VALID(data_i_valid),
    .EN(enable_buf),
    .PLL_CLK(clkGHz_clkbuf),
    .PLL_LOCK(1'h1),
    .Q(data_i_serdes),
    .RX_RST(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:46.39-46.94" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) reset_buffer0 (
    .EN(1'h1),
    .I(reset),
    .O(reset_buf)
  );
endmodule

