VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN tt_um_felixfeierabend ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 320000 200000 ) ;
ROW ROW_0 GF018hv5v_mcu_sc7 6720 7840 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_1 GF018hv5v_mcu_sc7 6720 15680 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_2 GF018hv5v_mcu_sc7 6720 23520 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_3 GF018hv5v_mcu_sc7 6720 31360 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_4 GF018hv5v_mcu_sc7 6720 39200 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_5 GF018hv5v_mcu_sc7 6720 47040 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_6 GF018hv5v_mcu_sc7 6720 54880 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_7 GF018hv5v_mcu_sc7 6720 62720 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_8 GF018hv5v_mcu_sc7 6720 70560 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_9 GF018hv5v_mcu_sc7 6720 78400 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_10 GF018hv5v_mcu_sc7 6720 86240 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_11 GF018hv5v_mcu_sc7 6720 94080 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_12 GF018hv5v_mcu_sc7 6720 101920 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_13 GF018hv5v_mcu_sc7 6720 109760 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_14 GF018hv5v_mcu_sc7 6720 117600 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_15 GF018hv5v_mcu_sc7 6720 125440 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_16 GF018hv5v_mcu_sc7 6720 133280 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_17 GF018hv5v_mcu_sc7 6720 141120 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_18 GF018hv5v_mcu_sc7 6720 148960 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_19 GF018hv5v_mcu_sc7 6720 156800 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_20 GF018hv5v_mcu_sc7 6720 164640 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_21 GF018hv5v_mcu_sc7 6720 172480 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_22 GF018hv5v_mcu_sc7 6720 180320 N DO 273 BY 1 STEP 1120 0 ;
TRACKS X 560 DO 286 STEP 1120 LAYER Metal1 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal1 ;
TRACKS X 560 DO 285 STEP 1120 LAYER Metal2 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal2 ;
TRACKS X 560 DO 285 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal3 ;
TRACKS X 560 DO 285 STEP 1120 LAYER Metal4 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal4 ;
TRACKS X 900 DO 178 STEP 1800 LAYER Metal5 ;
TRACKS Y 900 DO 111 STEP 1800 LAYER Metal5 ;
COMPONENTS 24 ;
    - _00_ gf180mcu_fd_sc_mcu7t5v0__tieh ;
    - _01_ gf180mcu_fd_sc_mcu7t5v0__tieh ;
    - _02_ gf180mcu_fd_sc_mcu7t5v0__tieh ;
    - _03_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _04_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _05_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _06_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _07_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _08_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _09_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _10_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _11_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _12_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _13_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _14_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _15_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _16_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _17_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _18_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _19_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _20_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _21_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _22_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _23_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
END COMPONENTS
PINS 43 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - ena + NET ena + DIRECTION INPUT + USE SIGNAL ;
    - rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[0] + NET ui_in[0] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[1] + NET ui_in[1] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[2] + NET ui_in[2] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[3] + NET ui_in[3] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[4] + NET ui_in[4] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[5] + NET ui_in[5] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[6] + NET ui_in[6] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[7] + NET ui_in[7] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[0] + NET uio_in[0] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[1] + NET uio_in[1] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[2] + NET uio_in[2] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[3] + NET uio_in[3] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[4] + NET uio_in[4] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[5] + NET uio_in[5] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[6] + NET uio_in[6] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[7] + NET uio_in[7] + DIRECTION INPUT + USE SIGNAL ;
    - uio_oe[0] + NET uio_oe[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[1] + NET uio_oe[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[2] + NET uio_oe[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[3] + NET uio_oe[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[4] + NET uio_oe[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[5] + NET uio_oe[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[6] + NET uio_oe[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[7] + NET uio_oe[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[0] + NET uio_out[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[1] + NET uio_out[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[2] + NET uio_out[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[3] + NET uio_out[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[4] + NET uio_out[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[5] + NET uio_out[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[6] + NET uio_out[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[7] + NET uio_out[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[0] + NET uo_out[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[1] + NET uo_out[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[2] + NET uo_out[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[3] + NET uo_out[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[4] + NET uo_out[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[5] + NET uo_out[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[6] + NET uo_out[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[7] + NET uo_out[7] + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
SPECIALNETS 2 ;
    - VDD ( _23_ VNW ) ( _22_ VNW ) ( _21_ VNW ) ( _20_ VNW ) ( _19_ VNW ) ( _18_ VNW ) ( _17_ VNW )
      ( _16_ VNW ) ( _15_ VNW ) ( _14_ VNW ) ( _13_ VNW ) ( _12_ VNW ) ( _11_ VNW ) ( _10_ VNW ) ( _09_ VNW )
      ( _08_ VNW ) ( _07_ VNW ) ( _06_ VNW ) ( _05_ VNW ) ( _04_ VNW ) ( _03_ VNW ) ( _02_ VNW ) ( _01_ VNW )
      ( _00_ VNW ) ( _23_ VDD ) ( _22_ VDD ) ( _21_ VDD ) ( _20_ VDD ) ( _19_ VDD ) ( _18_ VDD ) ( _17_ VDD )
      ( _16_ VDD ) ( _15_ VDD ) ( _14_ VDD ) ( _13_ VDD ) ( _12_ VDD ) ( _11_ VDD ) ( _10_ VDD ) ( _09_ VDD )
      ( _08_ VDD ) ( _07_ VDD ) ( _06_ VDD ) ( _05_ VDD ) ( _04_ VDD ) ( _03_ VDD ) ( _02_ VDD ) ( _01_ VDD )
      ( _00_ VDD ) + USE POWER ;
    - VSS ( _23_ VPW ) ( _22_ VPW ) ( _21_ VPW ) ( _20_ VPW ) ( _19_ VPW ) ( _18_ VPW ) ( _17_ VPW )
      ( _16_ VPW ) ( _15_ VPW ) ( _14_ VPW ) ( _13_ VPW ) ( _12_ VPW ) ( _11_ VPW ) ( _10_ VPW ) ( _09_ VPW )
      ( _08_ VPW ) ( _07_ VPW ) ( _06_ VPW ) ( _05_ VPW ) ( _04_ VPW ) ( _03_ VPW ) ( _02_ VPW ) ( _01_ VPW )
      ( _00_ VPW ) ( _23_ VSS ) ( _22_ VSS ) ( _21_ VSS ) ( _20_ VSS ) ( _19_ VSS ) ( _18_ VSS ) ( _17_ VSS )
      ( _16_ VSS ) ( _15_ VSS ) ( _14_ VSS ) ( _13_ VSS ) ( _12_ VSS ) ( _11_ VSS ) ( _10_ VSS ) ( _09_ VSS )
      ( _08_ VSS ) ( _07_ VSS ) ( _06_ VSS ) ( _05_ VSS ) ( _04_ VSS ) ( _03_ VSS ) ( _02_ VSS ) ( _01_ VSS )
      ( _00_ VSS ) + USE GROUND ;
END SPECIALNETS
NETS 43 ;
    - clk ( PIN clk ) + USE SIGNAL ;
    - ena ( PIN ena ) + USE SIGNAL ;
    - rst_n ( PIN rst_n ) + USE SIGNAL ;
    - ui_in[0] ( PIN ui_in[0] ) + USE SIGNAL ;
    - ui_in[1] ( PIN ui_in[1] ) + USE SIGNAL ;
    - ui_in[2] ( PIN ui_in[2] ) + USE SIGNAL ;
    - ui_in[3] ( PIN ui_in[3] ) + USE SIGNAL ;
    - ui_in[4] ( PIN ui_in[4] ) + USE SIGNAL ;
    - ui_in[5] ( PIN ui_in[5] ) + USE SIGNAL ;
    - ui_in[6] ( PIN ui_in[6] ) + USE SIGNAL ;
    - ui_in[7] ( PIN ui_in[7] ) + USE SIGNAL ;
    - uio_in[0] ( PIN uio_in[0] ) + USE SIGNAL ;
    - uio_in[1] ( PIN uio_in[1] ) + USE SIGNAL ;
    - uio_in[2] ( PIN uio_in[2] ) + USE SIGNAL ;
    - uio_in[3] ( PIN uio_in[3] ) + USE SIGNAL ;
    - uio_in[4] ( PIN uio_in[4] ) + USE SIGNAL ;
    - uio_in[5] ( PIN uio_in[5] ) + USE SIGNAL ;
    - uio_in[6] ( PIN uio_in[6] ) + USE SIGNAL ;
    - uio_in[7] ( PIN uio_in[7] ) + USE SIGNAL ;
    - uio_oe[0] ( PIN uio_oe[0] ) ( _00_ Z ) + USE SIGNAL ;
    - uio_oe[1] ( PIN uio_oe[1] ) ( _01_ Z ) + USE SIGNAL ;
    - uio_oe[2] ( PIN uio_oe[2] ) ( _02_ Z ) + USE SIGNAL ;
    - uio_oe[3] ( PIN uio_oe[3] ) ( _03_ ZN ) + USE SIGNAL ;
    - uio_oe[4] ( PIN uio_oe[4] ) ( _04_ ZN ) + USE SIGNAL ;
    - uio_oe[5] ( PIN uio_oe[5] ) ( _05_ ZN ) + USE SIGNAL ;
    - uio_oe[6] ( PIN uio_oe[6] ) ( _06_ ZN ) + USE SIGNAL ;
    - uio_oe[7] ( PIN uio_oe[7] ) ( _07_ ZN ) + USE SIGNAL ;
    - uio_out[0] ( PIN uio_out[0] ) ( _08_ ZN ) + USE SIGNAL ;
    - uio_out[1] ( PIN uio_out[1] ) ( _09_ ZN ) + USE SIGNAL ;
    - uio_out[2] ( PIN uio_out[2] ) ( _10_ ZN ) + USE SIGNAL ;
    - uio_out[3] ( PIN uio_out[3] ) ( _11_ ZN ) + USE SIGNAL ;
    - uio_out[4] ( PIN uio_out[4] ) ( _12_ ZN ) + USE SIGNAL ;
    - uio_out[5] ( PIN uio_out[5] ) ( _13_ ZN ) + USE SIGNAL ;
    - uio_out[6] ( PIN uio_out[6] ) ( _14_ ZN ) + USE SIGNAL ;
    - uio_out[7] ( PIN uio_out[7] ) ( _15_ ZN ) + USE SIGNAL ;
    - uo_out[0] ( PIN uo_out[0] ) ( _16_ ZN ) + USE SIGNAL ;
    - uo_out[1] ( PIN uo_out[1] ) ( _17_ ZN ) + USE SIGNAL ;
    - uo_out[2] ( PIN uo_out[2] ) ( _18_ ZN ) + USE SIGNAL ;
    - uo_out[3] ( PIN uo_out[3] ) ( _19_ ZN ) + USE SIGNAL ;
    - uo_out[4] ( PIN uo_out[4] ) ( _20_ ZN ) + USE SIGNAL ;
    - uo_out[5] ( PIN uo_out[5] ) ( _21_ ZN ) + USE SIGNAL ;
    - uo_out[6] ( PIN uo_out[6] ) ( _22_ ZN ) + USE SIGNAL ;
    - uo_out[7] ( PIN uo_out[7] ) ( _23_ ZN ) + USE SIGNAL ;
END NETS
END DESIGN
