#
#
# Linked PDK packages in /home/ykhuang/research/.xkit/20210419_095614
#
# This file can be used to recreate the PDK setup with the defined package versions,
# using the following command:
#
# xkit --setversion /home/ykhuang/research/.xkit/20210419_095614.setup
#
# The PDK packages are installed at the following X_DIR location ($X_DIR):
# /pkg/xfab/XKIT
#
$X_DIR/xx018/cadence/v3_0/pvs/v3_0_1
$X_DIR/xh018/cadence/v8_0/PDK/IC61/v8_0_1
$X_DIR/xh018/cadence/v8_0/QRC_assura/v8_0_1
$X_DIR/xh018/cadence/v8_0/QRC_pvs/v8_0_1
$X_DIR/xh018/cadence/v8_0/assura/v8_0_1
$X_DIR/xh018/cadence/v8_0/capTbl/v8_0_1
$X_DIR/xh018/cadence/v8_0/pvs/v8_0_1
$X_DIR/xh018/cadence/v8_0/spectre/v8_0_1
$X_DIR/xh018/cadence/v8_0/techLEF/v8_0_1_1
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/cadence_IC61/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v3_0/cadence_IC61/v3_0_1
$X_DIR/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_1
$X_DIR/xh018/diglibs/D_CELLS_HD/v3_0/verilog/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v2_1/cadence_IC61/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_HDMT/v1_0/cadence_IC61/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDMT/v1_0/verilog/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_1/cadence_IC61/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_JI3V/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_JIHD/v4_1/cadence_IC61/v4_1_1
$X_DIR/xh018/diglibs/D_CELLS_JIHD/v4_1/verilog/v4_1_0
$X_DIR/xh018/diglibs/D_CELLS_JIHDLL/v3_0/cadence_IC61/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_JIHDLL/v3_0/verilog/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_JIHDMT/v1_0/cadence_IC61/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_JIHDMT/v1_0/verilog/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_JIHDMV/v2_1/cadence_IC61/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_JIHDMV/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_JIM3V/v2_0/cadence_IC61/v2_0_0
$X_DIR/xh018/diglibs/D_CELLS_JIM3V/v2_0/verilog/v2_0_0
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/cadence_IC61/v2_0_0
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/verilog/v2_0_0
$X_DIR/xh018/diglibs/GATES_3V/v2_1/cadence_IC61/v2_1_0
$X_DIR/xh018/diglibs/GATES_HD/v1_1/cadence_IC61/v1_1_0
$X_DIR/xh018/diglibs/GATES_JI3V/v1_1/cadence_IC61/v1_1_0
$X_DIR/xh018/diglibs/GATES_JIHD/v1_1/cadence_IC61/v1_1_0
$X_DIR/xh018/diglibs/GATES_JIMT/v1_0/cadence_IC61/v1_0_0
$X_DIR/xh018/diglibs/GATES_MT/v1_0/cadence_IC61/v1_0_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_1/cadence_IC61/v2_1_2
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_CPF_LPMOS/v2_1_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_UPF_LPMOS/v2_1_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/cadence_IC61/v1_1_2
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/liberty_LPMOS/v1_1_0
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/verilog/v1_1_0_1
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/cadence_IC61/v1_2_2
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/verilog/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_F3V/v2_1/cadence_IC61/v2_1_2
$X_DIR/xh018/diglibs/IO_CELLS_F3V/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/IO_CELLS_FC1V8/v1_1/cadence_IC61/v1_1_2
$X_DIR/xh018/diglibs/IO_CELLS_FC1V8/v1_1/verilog/v1_1_0_1
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/cadence_IC61/v1_2_2
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/verilog/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_JI3V/v4_1/cadence_IC61/v4_1_1
$X_DIR/xh018/diglibs/IO_CELLS_JI3V/v4_1/verilog/v4_1_0
$X_DIR/xh018/diglibs/IO_CELLS_JIF3V/v1_0/cadence_IC61/v1_0_1
$X_DIR/xh018/diglibs/IO_CELLS_JIF3V/v1_0/verilog/v1_0_0
$X_DIR/xh018/diglibs/IO_CELLS_NVM_F3V/v1_4/cadence_IC61/v1_4_2
$X_DIR/xh018/documents/DataSheets/v8_0/PrimitiveDevices/v8_0_1
$X_DIR/xh018/documents/DeviceCharacteristics/v8_0/PrimitiveDevices/v8_0_1
$X_DIR/xh018/esdlibs/HV_CELLS/v4_3/cadence_IC61/v4_3_0
$X_DIR/x_all/cadence/xenv/v1_2_30
$X_DIR/x_all/diglibs/VLG_PRIMITIVES/v1_1/cadence_IC61/v1_1_0
$X_DIR/x_all/diglibs/xfab_connectLib/v1_0/cadence_IC61/v1_0_1
