INFO: [v++ 60-1548] Creating build summary session with primary output /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls_ip.hlscompile_summary, at Wed Nov  5 08:17:06 2025
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip -config /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg -cmdlineconfig /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /media/leon/Extend/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/media/leon/Extend/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'leon' on host 'ubuntu' (Linux_x86_64 version 5.15.0-139-generic) on Wed Nov 05 08:17:07 PST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip'
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip 
INFO: [HLS 200-1510] Running: open_project /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=conv2d_3x3' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu1cg-sbva484-1-e' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu1cg-sbva484-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 217.609 MB.
INFO: [HLS 200-10] Analyzing design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759:47)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.11 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.14 seconds; current allocated memory: 221.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,847 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,815 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,738 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,759 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,228 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,231 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,281 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,399 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,216 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,112 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,120 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::LineBuffer()' into '__cxx_global_var_init' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:19:39)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::shift_pixels_up(int)' into 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::shift_up(int)' (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1018:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::shift_up(int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:60:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::insert_bottom_row(ap_uint<80>, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:93:82)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:93:51)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:91:58)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:91:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:188:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_111_4' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:111:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_5' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:114:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:94:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_867_1' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:867:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_1' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:32:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:35:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:137:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:141:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_4' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:111:27) in function 'shift_register' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_5' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:114:20) in function 'shift_register' completely with a factor of 8 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:67:26) in function 'shift_register' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:94:30) in function 'shift_register' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:97:19) in function 'shift_register' completely with a factor of 8 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_867_1' (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:867:23) in function 'shift_register' completely with a factor of 2 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_1' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:32:22) in function 'sobelConvolve' completely with a factor of 8 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:35:26) in function 'sobelConvolve' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:38:19) in function 'sobelConvolve' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:137:20) in function 'data_unpacket' completely with a factor of 5 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:141:27) in function 'data_unpacket' completely with a factor of 4 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:129:0)
INFO: [HLS 214-248] Applying array_partition to 'window_adjust': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:22:0)
INFO: [HLS 214-364] Automatically inlining function 'shift_register(ap_uint<80>, int, int) (.3)' to improve effectiveness of pipeline pragma in function 'image_filter(hls::stream<ap_uint<80>, 0>&, hls::stream<ap_uint<80>, 0>&)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:192:28)
INFO: [HLS 214-364] Automatically inlining function 'shift_register(ap_uint<80>, int, int) (.3)' to improve effectiveness of pipeline pragma in function 'image_filter(hls::stream<ap_uint<80>, 0>&, hls::stream<ap_uint<80>, 0>&)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:202:26)
INFO: [HLS 214-364] Automatically inlining function 'sobelConvolve() (.6)' to improve effectiveness of pipeline pragma in function 'image_filter(hls::stream<ap_uint<80>, 0>&, hls::stream<ap_uint<80>, 0>&)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:125:12)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_1> at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159:23 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:161:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:167:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:161:27) in function 'data_packet' completely with a factor of 4 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:167:27) in function 'data_packet' completely with a factor of 5 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:154:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'linebuf' due to pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'linebuf' due to pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.46 seconds; current allocated memory: 223.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 223.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 225.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 227.062 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_186_1' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:186) in function 'image_filter' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_188_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:188) in function 'image_filter' completely: variable loop bound.
WARNING: [HLS 200-805] An internal stream 'input' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d_3x3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:91:1), detected/extracted 3 process function(s): 
	 'data_unpacket'
	 'image_filter'
	 'data_packet'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 253.070 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 307.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_3x3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_unpacket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_48', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_49', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_50', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_51', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 309.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 309.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_filter_Pipeline_VITIS_LOOP_188_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'image_filter_Pipeline_VITIS_LOOP_188_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_188_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 317.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobelConvolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobelConvolve'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sobelConvolve'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 317.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 317.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_register'.
WARNING: [HLS 200-880] The II Violation in module 'shift_register' (function 'shift_register'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 80 bit ('tmp', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:125) to 'sobelConvolve' and 'store' operation 0 bit ('window_adjust_0_0_0_write_ln117', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:117) of variable 'select_ln117', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:117 on static variable 'window_adjust_0_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, function 'shift_register'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_186_1': contains subfunction 'image_filter_Pipeline_VITIS_LOOP_188_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 318.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_packet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_1'.
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) and fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) and fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) and fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('data_out_V_data_V_write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) and axis write operation ('data_out_V_data_V_write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_159_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 320.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 320.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 320.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 320.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_unpacket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_unpacket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 320.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_filter_Pipeline_VITIS_LOOP_188_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_filter_Pipeline_VITIS_LOOP_188_2' pipeline 'VITIS_LOOP_188_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_filter_Pipeline_VITIS_LOOP_188_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 326.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobelConvolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobelConvolve'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 343.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_register' pipeline 'shift_register' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_register'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_filter'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 350.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_packet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'data_packet' pipeline 'VITIS_LOOP_159_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_packet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 352.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_3x3' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process data_unpacket is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process data_packet is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process data_unpacket is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [HLS 200-633] Setting ap_ctrl_none interface for conv2d_3x3
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3'.
INFO: [RTMG 210-285] Implementing FIFO 'input_r_U(conv2d_3x3_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_U(conv2d_3x3_fifo_w80_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 354.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.2 seconds; current allocated memory: 357.281 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 363.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_3x3.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_3x3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.94 seconds. CPU system time: 1.7 seconds. Elapsed time: 15.21 seconds; current allocated memory: 146.801 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 9.99 seconds. Total CPU system time: 1.86 seconds. Total elapsed time: 16.3 seconds; peak allocated memory: 364.410 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov  5 08:17:23 2025...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 19s
