// Seed: 974790508
module module_0 #(
    parameter id_8 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire _id_8;
  ;
  wire [id_8  ?  id_8 : -1  ^  1 : id_8] id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3
  );
  inout wire id_2;
  output supply0 id_1;
  buf primCall (id_3, id_2);
  wire id_4;
  ;
  logic [-1 : 1] id_5;
  ;
  assign id_1 = (id_4) - 1;
endmodule
