{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666882489351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666882489358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 11:54:49 2022 " "Processing started: Thu Oct 27 11:54:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666882489358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882489358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882489358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666882490027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666882490027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzy_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzy_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_1 " "Found entity 1: Fuzzy_1" {  } { { "Fuzzy_1.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffds.v 1 1 " "Found 1 design units, including 1 entities, in source file ffds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffds " "Found entity 1: ffds" {  } { { "ffds.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/ffds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_controle_regras " "Found entity 1: Unidade_controle_regras" {  } { { "Unidade_controle_regras.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_controle_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_x_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_x_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_X_pos " "Found entity 1: soma_X_pos" {  } { { "soma_X_pos.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/soma_X_pos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_total.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_total.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_total " "Found entity 1: soma_total" {  } { { "soma_total.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/soma_total.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.v 1 1 " "Found 1 design units, including 1 entities, in source file soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4canais_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4canais_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4CANAIS_4b " "Found entity 1: mux_4CANAIS_4b" {  } { { "mux_4CANAIS_4b.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/mux_4CANAIS_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4b_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4b_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4b_U_reg " "Found entity 1: mux4b_U_reg" {  } { { "mux4b_U_reg.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/mux4b_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498687 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Duas_regras.v " "Can't analyze file -- file Duas_regras.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882498694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_defuzzy.v 1 1 " "Found 1 design units, including 1 entities, in source file tr_defuzzy.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR_defuzzy " "Found entity 1: TR_defuzzy" {  } { { "TR_defuzzy.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_saida " "Found entity 1: Registrador_saida" {  } { { "Registrador_saida.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_regras " "Found entity 1: Unidade_regras" {  } { { "Unidade_regras.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Trapezio " "Found entity 1: Trapezio" {  } { { "Trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file referencia_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 referencia_trapezio " "Found entity 1: referencia_trapezio" {  } { { "referencia_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/referencia_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "range_x_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file range_x_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 range_x_trapezio " "Found entity 1: range_x_trapezio" {  } { { "range_x_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/range_x_trapezio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numerador_multiplicado_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file numerador_multiplicado_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Numerador_Multiplicado_trapezio " "Found entity 1: Numerador_Multiplicado_trapezio" {  } { { "Numerador_Multiplicado_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Numerador_Multiplicado_trapezio.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_denom_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file num_denom_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Num_denom_trapezio " "Found entity 1: Num_denom_trapezio" {  } { { "Num_denom_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Num_denom_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498721 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux8b_U_reg.v " "Can't analyze file -- file mux8b_U_reg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882498728 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_8CANAIS_8b.v " "Can't analyze file -- file mux_8CANAIS_8b.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882498735 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Memoria_7posicoes.v " "Can't analyze file -- file Memoria_7posicoes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882498742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 inferencia " "Found entity 1: inferencia" {  } { { "inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerasativo.v 1 1 " "Found 1 design units, including 1 entities, in source file gerasativo.v" { { "Info" "ISGN_ENTITY_NAME" "1 geraSativo " "Found entity 1: geraSativo" {  } { { "geraSativo.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/geraSativo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498748 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FOU_TRAPEZIO_tb.v " "Can't analyze file -- file FOU_TRAPEZIO_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666882498755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fou.v 1 1 " "Found 1 design units, including 1 entities, in source file fou.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOU " "Found entity 1: FOU" {  } { { "FOU.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzificador.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 fuzzificador " "Found entity 1: fuzzificador" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elementos_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file elementos_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elementos_trapezio " "Found entity 1: Elementos_trapezio" {  } { { "Elementos_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Elementos_trapezio.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elemento_menor_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file elemento_menor_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elemento_menor_trapezio " "Found entity 1: Elemento_menor_trapezio" {  } { { "Elemento_menor_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Elemento_menor_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "descarte_topo_trapezio.v 1 1 " "Found 1 design units, including 1 entities, in source file descarte_topo_trapezio.v" { { "Info" "ISGN_ENTITY_NAME" "1 descarte_topo_trapezio " "Found entity 1: descarte_topo_trapezio" {  } { { "descarte_topo_trapezio.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/descarte_topo_trapezio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_U_reg " "Found entity 1: compara_U_reg" {  } { { "compara_U_reg.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/compara_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_maximo.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_maximo.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_Maximo " "Found entity 1: compara_Maximo" {  } { { "compara_Maximo.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/compara_Maximo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498777 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador_inferencia.v(20) " "Verilog HDL warning at codificador_inferencia.v(20): extended using \"x\" or \"z\"" {  } { { "codificador_inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador_inferencia.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666882498780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador_inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador_inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador_inferencia " "Found entity 1: codificador_inferencia" {  } { { "codificador_inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador_inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498780 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador.v(17) " "Verilog HDL warning at codificador.v(17): extended using \"x\" or \"z\"" {  } { { "codificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666882498783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882498783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882498783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_inf Fuzzy_1.v(38) " "Verilog HDL Implicit Net warning at Fuzzy_1.v(38): created implicit net for \"Reset_inf\"" {  } { { "Fuzzy_1.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882498784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fuzzy_1 " "Elaborating entity \"Fuzzy_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666882499070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle_regras Unidade_controle_regras:U2 " "Elaborating entity \"Unidade_controle_regras\" for hierarchy \"Unidade_controle_regras:U2\"" {  } { { "Fuzzy_1.v" "U2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maquina_estados.v 1 1 " "Using design file maquina_estados.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_estados " "Found entity 1: maquina_estados" {  } { { "maquina_estados.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/maquina_estados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882499091 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666882499091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_estados Unidade_controle_regras:U2\|maquina_estados:I1 " "Elaborating entity \"maquina_estados\" for hierarchy \"Unidade_controle_regras:U2\|maquina_estados:I1\"" {  } { { "Unidade_controle_regras.v" "I1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_controle_regras.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOU FOU:U1 " "Elaborating entity \"FOU\" for hierarchy \"FOU:U1\"" {  } { { "Fuzzy_1.v" "U1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffds FOU:U1\|ffds:ENTRADA01 " "Elaborating entity \"ffds\" for hierarchy \"FOU:U1\|ffds:ENTRADA01\"" {  } { { "FOU.v" "ENTRADA01" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador FOU:U1\|fuzzificador:in1 " "Elaborating entity \"fuzzificador\" for hierarchy \"FOU:U1\|fuzzificador:in1\"" {  } { { "FOU.v" "in1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(24) " "Verilog HDL assignment warning at fuzzificador.v(24): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499108 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(28) " "Verilog HDL assignment warning at fuzzificador.v(28): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499108 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(35) " "Verilog HDL assignment warning at fuzzificador.v(35): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499108 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(39) " "Verilog HDL assignment warning at fuzzificador.v(39): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499109 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(46) " "Verilog HDL assignment warning at fuzzificador.v(46): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499109 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(50) " "Verilog HDL assignment warning at fuzzificador.v(50): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499109 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(57) " "Verilog HDL assignment warning at fuzzificador.v(57): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499109 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(61) " "Verilog HDL assignment warning at fuzzificador.v(61): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499110 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(68) " "Verilog HDL assignment warning at fuzzificador.v(68): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499110 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(72) " "Verilog HDL assignment warning at fuzzificador.v(72): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499110 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(80) " "Verilog HDL assignment warning at fuzzificador.v(80): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499110 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(84) " "Verilog HDL assignment warning at fuzzificador.v(84): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499110 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499111 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499111 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499111 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499111 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499111 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499111 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499113 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499114 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499115 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499116 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499116 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499116 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499116 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499116 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499116 "|Fuzzy_1|FOU:U1|fuzzificador:in1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador FOU:U1\|fuzzificador:in2 " "Elaborating entity \"fuzzificador\" for hierarchy \"FOU:U1\|fuzzificador:in2\"" {  } { { "FOU.v" "in2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/FOU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(24) " "Verilog HDL assignment warning at fuzzificador.v(24): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499128 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(28) " "Verilog HDL assignment warning at fuzzificador.v(28): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499129 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(35) " "Verilog HDL assignment warning at fuzzificador.v(35): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499129 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(39) " "Verilog HDL assignment warning at fuzzificador.v(39): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499129 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(46) " "Verilog HDL assignment warning at fuzzificador.v(46): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499130 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(50) " "Verilog HDL assignment warning at fuzzificador.v(50): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499130 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(57) " "Verilog HDL assignment warning at fuzzificador.v(57): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499130 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(61) " "Verilog HDL assignment warning at fuzzificador.v(61): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499130 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(68) " "Verilog HDL assignment warning at fuzzificador.v(68): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499130 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(72) " "Verilog HDL assignment warning at fuzzificador.v(72): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499131 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(80) " "Verilog HDL assignment warning at fuzzificador.v(80): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499131 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(84) " "Verilog HDL assignment warning at fuzzificador.v(84): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666882499131 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499131 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_01_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_01_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499131 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499131 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_02_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_02_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499132 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_UP fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_UP\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499132 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MF_03_LOW fuzzificador.v(19) " "Verilog HDL Always Construct warning at fuzzificador.v(19): inferring latch(es) for variable \"MF_03_LOW\", which holds its previous value in one or more paths through the always construct" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666882499132 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499134 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_03_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_03_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499135 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_02_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_02_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_LOW\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_LOW\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[0\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[0\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[1\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[1\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[2\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[2\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[3\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[3\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[4\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[4\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[5\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[5\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[6\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[6\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499136 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MF_01_UP\[7\] fuzzificador.v(19) " "Inferred latch for \"MF_01_UP\[7\]\" at fuzzificador.v(19)" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882499137 "|Fuzzy_1|FOU:U1|fuzzificador:in2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inferencia inferencia:U3 " "Elaborating entity \"inferencia\" for hierarchy \"inferencia:U3\"" {  } { { "Fuzzy_1.v" "U3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_regras inferencia:U3\|Unidade_regras:UP " "Elaborating entity \"Unidade_regras\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\"" {  } { { "inferencia.v" "UP" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4b_U_reg inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A " "Elaborating entity \"mux4b_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A\"" {  } { { "Unidade_regras.v" "A" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499151 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux4b_U_reg.v(7) " "Verilog HDL Case Statement information at mux4b_U_reg.v(7): all case item expressions in this case statement are onehot" {  } { { "mux4b_U_reg.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/mux4b_U_reg.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1666882499152 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|mux4b_U_reg:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_U_reg inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo " "Elaborating entity \"compara_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo\"" {  } { { "Unidade_regras.v" "minimo" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_Maximo inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2 " "Elaborating entity \"compara_Maximo\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2\"" {  } { { "Unidade_regras.v" "U2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_saida inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3 " "Elaborating entity \"Registrador_saida\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\"" {  } { { "Unidade_regras.v" "U3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero " "Elaborating entity \"ffd\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero\"" {  } { { "Registrador_saida.v" "zero" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador_inferencia inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod " "Elaborating entity \"codificador_inferencia\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod\"" {  } { { "Registrador_saida.v" "cod" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499160 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst codificador_inferencia.v(8) " "Verilog HDL Always Construct warning at codificador_inferencia.v(8): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "codificador_inferencia.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador_inferencia.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666882499160 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4CANAIS_4b inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4 " "Elaborating entity \"mux_4CANAIS_4b\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4\"" {  } { { "Unidade_regras.v" "U4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Unidade_regras.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador inferencia:U3\|codificador:Cod " "Elaborating entity \"codificador\" for hierarchy \"inferencia:U3\|codificador:Cod\"" {  } { { "inferencia.v" "Cod" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR_defuzzy TR_defuzzy:U4 " "Elaborating entity \"TR_defuzzy\" for hierarchy \"TR_defuzzy:U4\"" {  } { { "Fuzzy_1.v" "U4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma TR_defuzzy:U4\|soma:s1 " "Elaborating entity \"soma\" for hierarchy \"TR_defuzzy:U4\|soma:s1\"" {  } { { "TR_defuzzy.v" "s1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_X_pos TR_defuzzy:U4\|soma_X_pos:x1 " "Elaborating entity \"soma_X_pos\" for hierarchy \"TR_defuzzy:U4\|soma_X_pos:x1\"" {  } { { "TR_defuzzy.v" "x1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_total TR_defuzzy:U4\|soma_total:x2 " "Elaborating entity \"soma_total\" for hierarchy \"TR_defuzzy:U4\|soma_total:x2\"" {  } { { "TR_defuzzy.v" "x2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882499174 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 cod 7 3 " "Port \"ordered port 0\" on the entity instantiation of \"cod\" is connected to a signal of width 7. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "Registrador_saida.v" "cod" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1666882499208 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inferencia:U3\|codigo_pos_mem\[2\] " "Net \"inferencia:U3\|codigo_pos_mem\[2\]\" is missing source, defaulting to GND" {  } { { "inferencia.v" "codigo_pos_mem\[2\]" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/inferencia.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666882499212 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666882499212 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TR_defuzzy:U4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TR_defuzzy:U4\|Div0\"" {  } { { "TR_defuzzy.v" "Div0" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in2\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in2\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FOU:U1\|fuzzificador:in1\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FOU:U1\|fuzzificador:in1\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882499941 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666882499941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR_defuzzy:U4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TR_defuzzy:U4\|lpm_divide:Div0\"" {  } { { "TR_defuzzy.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR_defuzzy:U4\|lpm_divide:Div0 " "Instantiated megafunction \"TR_defuzzy:U4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500010 ""}  } { { "TR_defuzzy.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/TR_defuzzy.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div0\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500221 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500355 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666882500463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882500463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div3\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500488 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500511 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div0\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div0 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500535 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500597 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div4\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div4 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500622 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in2\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500684 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div4\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500707 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div1\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div1 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500750 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882500775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Instantiated megafunction \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666882500775 ""}  } { { "fuzzificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/fuzzificador.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666882500775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666882501615 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ffds.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/ffds.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666882501674 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666882501674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666882506688 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12 " "Logic cell \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[2\]~12" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882508425 ""} { "Info" "ISCL_SCL_CELL_NAME" "FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14 " "Logic cell \"FOU:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[1\]~14" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666882508425 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1666882508425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg " "Generated suppressed messages file F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882508517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666882508775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666882508775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6497 " "Implemented 6497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666882509004 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666882509004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6469 " "Implemented 6469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666882509004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666882509004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666882509032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 11:55:09 2022 " "Processing ended: Thu Oct 27 11:55:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666882509032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666882509032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666882509032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666882509032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666882510224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666882510230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 11:55:09 2022 " "Processing started: Thu Oct 27 11:55:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666882510230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666882510230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666882510230 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666882510393 ""}
{ "Info" "0" "" "Project  = Fuzzy_1" {  } {  } 0 0 "Project  = Fuzzy_1" 0 0 "Fitter" 0 0 1666882510394 ""}
{ "Info" "0" "" "Revision = Fuzzy_1" {  } {  } 0 0 "Revision = Fuzzy_1" 0 0 "Fitter" 0 0 1666882510394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666882510575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666882510575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fuzzy_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Fuzzy_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666882510612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666882510664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666882510664 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666882511082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666882511091 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666882511484 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666882511484 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 12577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666882511495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 12579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666882511495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 12581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666882511495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 12583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666882511495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 12585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666882511495 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666882511495 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666882511498 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "No exact pin location assignment(s) for 28 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666882512749 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fuzzy_1.sdc " "Synopsys Design Constraints File file not found: 'Fuzzy_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666882513353 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666882513354 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666882513385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666882513386 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666882513386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_1~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666882513704 ""}  } { { "Fuzzy_1.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 12555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666882513704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual.END~0  " "Automatically promoted node Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual.END~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666882513704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inferencia:U3\|codificador:Cod\|codigo\[1\]~1 " "Destination node inferencia:U3\|codificador:Cod\|codigo\[1\]~1" {  } { { "codificador.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/codificador.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 7371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666882513704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~26 " "Destination node Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~26" {  } { { "maquina_estados.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/maquina_estados.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 11388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666882513704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666882513704 ""}  } { { "maquina_estados.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/maquina_estados.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666882513704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Srst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Srst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666882513704 ""}  } { { "Fuzzy_1.v" "" { Text "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/Fuzzy_1.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 0 { 0 ""} 0 12553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666882513704 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666882514177 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666882514178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666882514178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666882514181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666882514182 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666882514183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666882514183 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666882514183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666882514354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666882514355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666882514355 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 18 8 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 18 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1666882514359 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1666882514359 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1666882514359 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666882514360 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1666882514360 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1666882514360 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666882514993 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666882515027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666882517330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666882518550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666882518604 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666882528794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666882528794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666882529513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666882534101 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666882534101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666882540302 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666882540302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666882540306 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.45 " "Total time spent on timing analysis during the Fitter is 3.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666882540468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666882540494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666882541044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666882541046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666882541545 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666882542233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/output_files/Fuzzy_1.fit.smsg " "Generated suppressed messages file F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/output_files/Fuzzy_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666882543442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5732 " "Peak virtual memory: 5732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666882544324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 11:55:44 2022 " "Processing ended: Thu Oct 27 11:55:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666882544324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666882544324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666882544324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666882544324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666882545339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666882545344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 11:55:45 2022 " "Processing started: Thu Oct 27 11:55:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666882545344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666882545344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666882545344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666882545731 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666882548070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666882548154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666882548429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 11:55:48 2022 " "Processing ended: Thu Oct 27 11:55:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666882548429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666882548429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666882548429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666882548429 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666882549057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666882549639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666882549645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 11:55:49 2022 " "Processing started: Thu Oct 27 11:55:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666882549645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666882549645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Fuzzy_1 -c Fuzzy_1 " "Command: quartus_sta Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666882549646 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666882549808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666882550289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666882550289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882550336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882550336 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fuzzy_1.sdc " "Synopsys Design Constraints File file not found: 'Fuzzy_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666882550869 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882550869 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " "create_clock -period 1.000 -name Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666882550884 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1 clk_1 " "create_clock -period 1.000 -name clk_1 clk_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666882550884 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_0 clk_0 " "create_clock -period 1.000 -name clk_0 clk_0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666882550884 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666882550884 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666882550900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666882550901 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666882550901 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666882550910 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666882551023 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666882551023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.478 " "Worst-case setup slack is -65.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.478           -3038.040 clk_1  " "  -65.478           -3038.040 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.635            -249.589 clk_0  " "  -62.635            -249.589 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.326            -291.184 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "  -47.326            -291.184 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882551024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clk_0  " "    0.365               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555               0.000 clk_1  " "    1.555               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "    1.927               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882551044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.177 " "Worst-case recovery slack is -4.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.177            -197.623 clk_1  " "   -4.177            -197.623 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882551048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.643 " "Worst-case removal slack is 1.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.643               0.000 clk_1  " "    1.643               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882551053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.680 clk_1  " "   -3.000             -64.680 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 clk_0  " "   -3.000              -8.140 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882551057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882551057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666882552439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666882552462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666882553041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666882553201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666882553227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666882553227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.178 " "Worst-case setup slack is -59.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.178           -2742.568 clk_1  " "  -59.178           -2742.568 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.473            -225.023 clk_0  " "  -56.473            -225.023 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.576            -262.247 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "  -42.576            -262.247 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882553230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk_0  " "    0.201               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 clk_1  " "    1.348               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.779               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "    1.779               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882553252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.827 " "Worst-case recovery slack is -3.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.827            -181.057 clk_1  " "   -3.827            -181.057 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882553257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.583 " "Worst-case removal slack is 1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.583               0.000 clk_1  " "    1.583               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882553264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.680 clk_1  " "   -3.000             -64.680 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.140 clk_0  " "   -3.000              -8.140 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882553281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882553281 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666882554711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666882554839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666882554856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666882554856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.625 " "Worst-case setup slack is -31.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.625           -1464.331 clk_1  " "  -31.625           -1464.331 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.428            -121.389 clk_0  " "  -30.428            -121.389 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.943            -140.456 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "  -22.943            -140.456 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882554861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 clk_0  " "    0.211               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 clk_1  " "    0.582               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "    1.145               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882554884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.545 " "Worst-case recovery slack is -1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545             -72.125 clk_1  " "   -1.545             -72.125 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882554893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.570 " "Worst-case removal slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 clk_1  " "    0.570               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882554900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.923 clk_1  " "   -3.000             -53.923 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.866 clk_0  " "   -3.000              -7.866 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "   -1.000             -24.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666882554905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666882554905 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666882556543 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666882556543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666882556653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 11:55:56 2022 " "Processing ended: Thu Oct 27 11:55:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666882556653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666882556653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666882556653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666882556653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1666882557693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666882557698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 11:55:57 2022 " "Processing started: Thu Oct 27 11:55:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666882557698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666882557698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666882557698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1666882558474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fuzzy_1.vo F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/simulation/modelsim/ simulation " "Generated file Fuzzy_1.vo in folder \"F:/Wanderson/Unifei/TFG/TFG Novo/Materiais dos professores/_Proc_fuzzy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1666882559174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666882559223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 11:55:59 2022 " "Processing ended: Thu Oct 27 11:55:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666882559223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666882559223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666882559223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666882559223 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666882559857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666882561515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666882561521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 11:56:01 2022 " "Processing started: Thu Oct 27 11:56:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666882561521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666882561521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Fuzzy_1 -c Fuzzy_1 --netlist_type=sgate " "Command: quartus_npp Fuzzy_1 -c Fuzzy_1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666882561521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1666882561737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666882561805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 11:56:01 2022 " "Processing ended: Thu Oct 27 11:56:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666882561805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666882561805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666882561805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666882561805 ""}
