library verilog;
use verilog.vl_types.all;
entity serializer_10_to_1 is
    port(
        serial_clk_5x   : in     vl_logic;
        paralell_data   : in     vl_logic_vector(9 downto 0);
        serial_data_p   : out    vl_logic;
        serial_data_n   : out    vl_logic
    );
end serializer_10_to_1;
