<HTML>
<HEAD>
<TITLE>General Registers</TITLE>
</HEAD>
<BODY>
<H1>General Registers</H1><!-- entering slot 51 -->
<PRE>-------------------------------------------------------
|                        EAX                          | ALL 32 BITS
-------------------------------------------------------
   ( part of EAX )           |           AX           | LOW 16 BITS
                             --------------------------
   ( part of AX )            |     AH     |             HIGH 8 BITS
                             --------------------------
   ( part of AX )                         |    AL     | LOW 8 BITS
                                          -------------

   Registers EBX, ECX, and EDX  also subset in the same way.
   There are two byte-sized pieces, which can be collectively
   referenced as a word-sized item.




-------------------------------------------------------
|                        EIP                          | ALL 32 BITS
-------------------------------------------------------
   ( part of EIP )           |           IP           | LOW 16 BITS
                             --------------------------

IP and EIP are always offsets into CS.
They always contain the address of the next instruction to execute.


-------------------------------------------------------
|                        ESP                          | ALL 32 BITS
-------------------------------------------------------
   ( part of ESP )           |           SP           | LOW 16 BITS
                             --------------------------

SP and ESP are always offsets into SS.
They contain the address of the last item pushed into the stack.


   REGISTERS EBP, ESI, and EDI also subset in this way.
                              They have no 8 bit parts.

</PRE>


<P><HR>

<A HREF="038_L3_Execution.html">[Back: Execution]</A> <BR>
<A HREF="040_L3_MachineInstructions.html">[Next: Machine Instructions]</A> 
</BODY>
</HTML>
