Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 28 11:19:13 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_U_timing_summary_routed.rpt -pb fpga_top_U_timing_summary_routed.pb -rpx fpga_top_U_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_U
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   190         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (189)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (189)
---------------------------------
 There are 189 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.210        0.000                      0                16754        0.039        0.000                      0                16754        3.000        0.000                       0                  8193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0         1.210        0.000                      0                15797        0.039        0.000                      0                15797        4.020        0.000                       0                  8189  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        3.186        0.000                      0                  957        0.878        0.000                      0                  957  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4322]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.580ns (7.206%)  route 7.468ns (92.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.400     7.148    inputs/buffer_done_i_1_n_0
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4322]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.417     8.465    inputs/clk_sys
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4322]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X34Y72         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.358    inputs/shift_reg_buffer_reg[4322]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4323]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.580ns (7.206%)  route 7.468ns (92.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.400     7.148    inputs/buffer_done_i_1_n_0
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4323]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.417     8.465    inputs/clk_sys
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4323]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X34Y72         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.358    inputs/shift_reg_buffer_reg[4323]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4328]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.580ns (7.206%)  route 7.468ns (92.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.400     7.148    inputs/buffer_done_i_1_n_0
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4328]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.417     8.465    inputs/clk_sys
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4328]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X34Y72         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.358    inputs/shift_reg_buffer_reg[4328]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4334]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.580ns (7.206%)  route 7.468ns (92.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.400     7.148    inputs/buffer_done_i_1_n_0
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4334]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.417     8.465    inputs/clk_sys
    SLICE_X34Y72         SRL16E                                       r  inputs/shift_reg_buffer_reg[4334]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.950    
                         clock uncertainty           -0.074     8.875    
    SLICE_X34Y72         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.358    inputs/shift_reg_buffer_reg[4334]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4374]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.580ns (7.225%)  route 7.448ns (92.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.379     7.127    inputs/buffer_done_i_1_n_0
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4374]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.428     8.476    inputs/clk_sys
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4374]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.961    
                         clock uncertainty           -0.074     8.886    
    SLICE_X52Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.369    inputs/shift_reg_buffer_reg[4374]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4379]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.580ns (7.225%)  route 7.448ns (92.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.379     7.127    inputs/buffer_done_i_1_n_0
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4379]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.428     8.476    inputs/clk_sys
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4379]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.961    
                         clock uncertainty           -0.074     8.886    
    SLICE_X52Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.369    inputs/shift_reg_buffer_reg[4379]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4382]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.580ns (7.225%)  route 7.448ns (92.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.379     7.127    inputs/buffer_done_i_1_n_0
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4382]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.428     8.476    inputs/clk_sys
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4382]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.961    
                         clock uncertainty           -0.074     8.886    
    SLICE_X52Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.369    inputs/shift_reg_buffer_reg[4382]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4383]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.580ns (7.225%)  route 7.448ns (92.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.379     7.127    inputs/buffer_done_i_1_n_0
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4383]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.428     8.476    inputs/clk_sys
    SLICE_X52Y80         SRL16E                                       r  inputs/shift_reg_buffer_reg[4383]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.961    
                         clock uncertainty           -0.074     8.886    
    SLICE_X52Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.369    inputs/shift_reg_buffer_reg[4383]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4367]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.580ns (7.227%)  route 7.446ns (92.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.377     7.125    inputs/buffer_done_i_1_n_0
    SLICE_X52Y79         SRL16E                                       r  inputs/shift_reg_buffer_reg[4367]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.428     8.476    inputs/clk_sys
    SLICE_X52Y79         SRL16E                                       r  inputs/shift_reg_buffer_reg[4367]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.961    
                         clock uncertainty           -0.074     8.886    
    SLICE_X52Y79         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.369    inputs/shift_reg_buffer_reg[4367]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4368]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.580ns (7.227%)  route 7.446ns (92.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.069     0.624    inputs/FFT_RESETs
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.748 r  inputs/buffer_done_i_1/O
                         net (fo=3092, routed)        6.377     7.125    inputs/buffer_done_i_1_n_0
    SLICE_X52Y79         SRL16E                                       r  inputs/shift_reg_buffer_reg[4368]_srl2_inputs_shift_reg_buffer_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.428     8.476    inputs/clk_sys
    SLICE_X52Y79         SRL16E                                       r  inputs/shift_reg_buffer_reg[4368]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.485     8.961    
                         clock uncertainty           -0.074     8.886    
    SLICE_X52Y79         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.369    inputs/shift_reg_buffer_reg[4368]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.181%)  route 0.228ns (61.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.552    -0.595    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[13]/Q
                         net (fo=1, routed)           0.228    -0.226    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S[13]
    SLICE_X35Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.817    -0.838    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[13]/C
                         clock pessimism              0.503    -0.335    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.070    -0.265    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.990%)  route 0.230ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.557    -0.590    inputs/clk_sys
    SLICE_X35Y57         FDCE                                         r  inputs/Mic_shift_reg_input_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  inputs/Mic_shift_reg_input_reg[120]/Q
                         net (fo=2, routed)           0.230    -0.219    inputs/p_1_in[6264]
    SLICE_X39Y56         FDCE                                         r  inputs/Mic_shift_reg_input_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.827    -0.827    inputs/clk_sys
    SLICE_X39Y56         FDCE                                         r  inputs/Mic_shift_reg_input_reg[119]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X39Y56         FDCE (Hold_fdce_C_D)         0.066    -0.258    inputs/Mic_shift_reg_input_reg[119]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[2115]_inputs_shift_reg_buffer_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.869%)  route 0.161ns (39.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.558    -0.589    inputs/clk_sys
    SLICE_X34Y54         FDRE                                         r  inputs/shift_reg_buffer_reg[2115]_inputs_shift_reg_buffer_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  inputs/shift_reg_buffer_reg[2115]_inputs_shift_reg_buffer_reg_c_1/Q
                         net (fo=1, routed)           0.161    -0.280    inputs/shift_reg_buffer_reg[2115]_inputs_shift_reg_buffer_reg_c_1_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.103    -0.177 r  inputs/shift_reg_buffer_reg_gate__955/O
                         net (fo=1, routed)           0.000    -0.177    inputs/shift_reg_buffer_reg_gate__955_n_0
    SLICE_X36Y54         FDCE                                         r  inputs/shift_reg_buffer_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.827    -0.827    inputs/clk_sys
    SLICE_X36Y54         FDCE                                         r  inputs/shift_reg_buffer_reg[67]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.107    -0.217    inputs/shift_reg_buffer_reg[67]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[615]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4711]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.567    -0.580    inputs/clk_sys
    SLICE_X55Y40         FDCE                                         r  inputs/Mic_shift_reg_input_reg[615]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  inputs/Mic_shift_reg_input_reg[615]/Q
                         net (fo=2, routed)           0.126    -0.313    inputs/p_1_in[6759]
    SLICE_X56Y39         SRL16E                                       r  inputs/shift_reg_buffer_reg[4711]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X56Y39         SRL16E                                       r  inputs/shift_reg_buffer_reg[4711]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.274    -0.544    
    SLICE_X56Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.361    inputs/shift_reg_buffer_reg[4711]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_RAM1_UART/DATA_IN_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.324%)  route 0.243ns (56.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.556    -0.591    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X33Y20         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[9]/Q
                         net (fo=1, routed)           0.243    -0.207    FFT_RAM1_UART/outR[9]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  FFT_RAM1_UART/DATA_IN[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    FFT_RAM1_UART/DATA_IN[60]
    SLICE_X38Y23         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.819    -0.836    FFT_RAM1_UART/clk_sys
    SLICE_X38Y23         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[60]/C
                         clock pessimism              0.503    -0.333    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.120    -0.213    FFT_RAM1_UART/DATA_IN_reg[60]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[943]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[5039]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.564    -0.583    inputs/clk_sys
    SLICE_X44Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[943]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  inputs/Mic_shift_reg_input_reg[943]/Q
                         net (fo=2, routed)           0.113    -0.329    inputs/p_1_in[7087]
    SLICE_X46Y40         SRL16E                                       r  inputs/shift_reg_buffer_reg[5039]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X46Y40         SRL16E                                       r  inputs/shift_reg_buffer_reg[5039]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.254    -0.566    
    SLICE_X46Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.383    inputs/shift_reg_buffer_reg[5039]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.560    -0.587    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X32Y16         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S_reg[11]/Q
                         net (fo=1, routed)           0.244    -0.203    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/step2_S[11]
    SLICE_X36Y18         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.825    -0.830    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X36Y18         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[11]/C
                         clock pessimism              0.503    -0.327    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.070    -0.257    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_RAM1_UART/DATA_IN_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.263%)  route 0.233ns (52.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.554    -0.593    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X34Y21         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[30]/Q
                         net (fo=1, routed)           0.233    -0.196    FFT_RAM1_UART/outR[30]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  FFT_RAM1_UART/DATA_IN[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    FFT_RAM1_UART/DATA_IN[81]
    SLICE_X42Y19         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.825    -0.830    FFT_RAM1_UART/clk_sys
    SLICE_X42Y19         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[81]/C
                         clock pessimism              0.503    -0.327    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.121    -0.206    FFT_RAM1_UART/DATA_IN_reg[81]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4113]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.555    -0.592    inputs/clk_sys
    SLICE_X32Y65         FDCE                                         r  inputs/Mic_shift_reg_input_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  inputs/Mic_shift_reg_input_reg[17]/Q
                         net (fo=2, routed)           0.112    -0.339    inputs/p_1_in[6161]
    SLICE_X30Y65         SRL16E                                       r  inputs/shift_reg_buffer_reg[4113]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.822    -0.833    inputs/clk_sys
    SLICE_X30Y65         SRL16E                                       r  inputs/shift_reg_buffer_reg[4113]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.255    -0.578    
    SLICE_X30Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.395    inputs/shift_reg_buffer_reg[4113]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[999]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[5095]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.925%)  route 0.116ns (45.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.563    -0.584    inputs/clk_sys
    SLICE_X32Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[999]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  inputs/Mic_shift_reg_input_reg[999]/Q
                         net (fo=2, routed)           0.116    -0.328    inputs/p_1_in[7143]
    SLICE_X30Y38         SRL16E                                       r  inputs/shift_reg_buffer_reg[5095]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.832    -0.823    inputs/clk_sys
    SLICE_X30Y38         SRL16E                                       r  inputs/shift_reg_buffer_reg[5095]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.255    -0.568    
    SLICE_X30Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.385    inputs/shift_reg_buffer_reg[5095]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y1       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y10      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y9       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y11      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y0       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y0       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y67     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y67     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y65     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y65     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y67     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y67     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y65     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y65     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD31_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.606ns (9.912%)  route 5.508ns (90.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.648     0.204    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.150     0.354 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         4.859     5.213    DFTBD_RAMs/count20
    SLICE_X10Y4          FDCE                                         f  DFTBD_RAMs/DFTBD31_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X10Y4          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[4]/C
                         clock pessimism              0.492     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X10Y4          FDCE (Recov_fdce_C_CLR)     -0.521     8.399    DFTBD_RAMs/DFTBD31_reg[4]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD31_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.606ns (9.912%)  route 5.508ns (90.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.648     0.204    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.150     0.354 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         4.859     5.213    DFTBD_RAMs/count20
    SLICE_X10Y4          FDCE                                         f  DFTBD_RAMs/DFTBD31_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X10Y4          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[5]/C
                         clock pessimism              0.492     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X10Y4          FDCE (Recov_fdce_C_CLR)     -0.521     8.399    DFTBD_RAMs/DFTBD31_reg[5]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD31_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.606ns (9.912%)  route 5.508ns (90.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.648     0.204    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.150     0.354 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         4.859     5.213    DFTBD_RAMs/count20
    SLICE_X10Y4          FDCE                                         f  DFTBD_RAMs/DFTBD31_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X10Y4          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[6]/C
                         clock pessimism              0.492     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X10Y4          FDCE (Recov_fdce_C_CLR)     -0.521     8.399    DFTBD_RAMs/DFTBD31_reg[6]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD31_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.606ns (9.912%)  route 5.508ns (90.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.648     0.204    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.150     0.354 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         4.859     5.213    DFTBD_RAMs/count20
    SLICE_X10Y4          FDCE                                         f  DFTBD_RAMs/DFTBD31_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X10Y4          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[7]/C
                         clock pessimism              0.492     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X10Y4          FDCE (Recov_fdce_C_CLR)     -0.521     8.399    DFTBD_RAMs/DFTBD31_reg[7]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 0.580ns (9.559%)  route 5.488ns (90.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.628    -0.839    Series_recombination_loop/clk_sys
    SLICE_X59Y31         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.198     0.816    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.940 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         4.289     5.229    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X29Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.451     8.500    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X29Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[4]/C
                         clock pessimism              0.492     8.991    
                         clock uncertainty           -0.074     8.917    
    SLICE_X29Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[4]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 0.580ns (9.559%)  route 5.488ns (90.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.628    -0.839    Series_recombination_loop/clk_sys
    SLICE_X59Y31         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.198     0.816    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.940 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         4.289     5.229    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X29Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.451     8.500    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X29Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]/C
                         clock pessimism              0.492     8.991    
                         clock uncertainty           -0.074     8.917    
    SLICE_X29Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[9]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 0.580ns (9.559%)  route 5.488ns (90.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.628    -0.839    Series_recombination_loop/clk_sys
    SLICE_X59Y31         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.198     0.816    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.940 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         4.289     5.229    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X29Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.451     8.500    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X29Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[5]/C
                         clock pessimism              0.492     8.991    
                         clock uncertainty           -0.074     8.917    
    SLICE_X29Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[5]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 0.580ns (9.559%)  route 5.488ns (90.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.628    -0.839    Series_recombination_loop/clk_sys
    SLICE_X59Y31         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.198     0.816    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.940 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         4.289     5.229    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X29Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.451     8.500    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X29Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[6]/C
                         clock pessimism              0.492     8.991    
                         clock uncertainty           -0.074     8.917    
    SLICE_X29Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[6]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 0.580ns (9.559%)  route 5.488ns (90.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.628    -0.839    Series_recombination_loop/clk_sys
    SLICE_X59Y31         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.198     0.816    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.940 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         4.289     5.229    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X29Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.451     8.500    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X29Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[7]/C
                         clock pessimism              0.492     8.991    
                         clock uncertainty           -0.074     8.917    
    SLICE_X29Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/Pouts_reg[7]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD31_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 0.606ns (10.142%)  route 5.369ns (89.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.648     0.204    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.150     0.354 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         4.721     5.075    DFTBD_RAMs/count20
    SLICE_X10Y3          FDCE                                         f  DFTBD_RAMs/DFTBD31_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X10Y3          FDCE                                         r  DFTBD_RAMs/DFTBD31_reg[0]/C
                         clock pessimism              0.492     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X10Y3          FDCE (Recov_fdce_C_CLR)     -0.521     8.399    DFTBD_RAMs/DFTBD31_reg[0]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS8_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.187ns (24.787%)  route 0.567ns (75.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.346     0.173    DFTBD_RAMs/count20
    SLICE_X44Y34         FDCE                                         f  DFTBD_RAMs/ADDRESS8_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.830    -0.825    DFTBD_RAMs/clk_sys
    SLICE_X44Y34         FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X44Y34         FDCE (Remov_fdce_C_CLR)     -0.154    -0.705    DFTBD_RAMs/ADDRESS8_reg[4]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[35]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.187ns (20.863%)  route 0.709ns (79.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.488     0.315    TWiddle1/count20
    SLICE_X54Y24         FDCE                                         f  TWiddle1/Twiddleout2_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.823    -0.832    TWiddle1/clk_sys
    SLICE_X54Y24         FDCE                                         r  TWiddle1/Twiddleout2_reg[35]/C
                         clock pessimism              0.274    -0.558    
    SLICE_X54Y24         FDCE (Remov_fdce_C_CLR)     -0.129    -0.687    TWiddle1/Twiddleout2_reg[35]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[25]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.187ns (20.317%)  route 0.733ns (79.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.512     0.339    TWiddle1/count20
    SLICE_X53Y21         FDCE                                         f  TWiddle1/TW2out2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.827    -0.828    TWiddle1/clk_sys
    SLICE_X53Y21         FDCE                                         r  TWiddle1/TW2out2_reg[25]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.154    -0.708    TWiddle1/TW2out2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[25]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.187ns (20.317%)  route 0.733ns (79.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.512     0.339    TWiddle1/count20
    SLICE_X53Y21         FDCE                                         f  TWiddle1/Twiddleout2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.827    -0.828    TWiddle1/clk_sys
    SLICE_X53Y21         FDCE                                         r  TWiddle1/Twiddleout2_reg[25]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.154    -0.708    TWiddle1/Twiddleout2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.187ns (20.317%)  route 0.733ns (79.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.512     0.339    TWiddle1/count20
    SLICE_X53Y21         FDCE                                         f  TWiddle1/Twiddleout2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.827    -0.828    TWiddle1/clk_sys
    SLICE_X53Y21         FDCE                                         r  TWiddle1/Twiddleout2_reg[28]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.154    -0.708    TWiddle1/Twiddleout2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.187ns (20.317%)  route 0.733ns (79.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.512     0.339    TWiddle1/count20
    SLICE_X53Y21         FDCE                                         f  TWiddle1/Twiddleout2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.827    -0.828    TWiddle1/clk_sys
    SLICE_X53Y21         FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.154    -0.708    TWiddle1/Twiddleout2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.187ns (15.566%)  route 1.014ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.793     0.620    DFTBD_RAMs/count20
    SLICE_X8Y18          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.829    -0.826    DFTBD_RAMs/clk_sys
    SLICE_X8Y18          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[10]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.129    -0.452    DFTBD_RAMs/DFTBD11_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.187ns (15.566%)  route 1.014ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.793     0.620    DFTBD_RAMs/count20
    SLICE_X8Y18          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.829    -0.826    DFTBD_RAMs/clk_sys
    SLICE_X8Y18          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[11]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.129    -0.452    DFTBD_RAMs/DFTBD11_reg[11]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[8]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.187ns (15.566%)  route 1.014ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.793     0.620    DFTBD_RAMs/count20
    SLICE_X8Y18          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.829    -0.826    DFTBD_RAMs/clk_sys
    SLICE_X8Y18          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[8]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.129    -0.452    DFTBD_RAMs/DFTBD11_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[9]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.187ns (15.566%)  route 1.014ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X57Y34         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.221    -0.219    Series_recombination_loop/FFT_RESETs
    SLICE_X57Y34         LUT2 (Prop_lut2_I1_O)        0.046    -0.173 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         0.793     0.620    DFTBD_RAMs/count20
    SLICE_X8Y18          FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.829    -0.826    DFTBD_RAMs/clk_sys
    SLICE_X8Y18          FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[9]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.129    -0.452    DFTBD_RAMs/DFTBD11_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  1.072    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.778ns  (logic 0.583ns (32.794%)  route 1.195ns (67.206%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.842     1.301    inputs/read_en
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.425 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.353     1.778    inputs/read_en_i_1_n_0
    SLICE_X58Y37         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.572ns  (logic 0.583ns (37.079%)  route 0.989ns (62.921%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.989     1.448    inputs/read_en
    SLICE_X58Y39         LUT3 (Prop_lut3_I1_O)        0.124     1.572 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     1.572    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X58Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.973     0.973    inputs/rst
    SLICE_X58Y39         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.973     0.973    inputs/rst
    SLICE_X45Y40         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.834%)  route 0.185ns (49.166%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.185     0.331    inputs/Mic_shift_reg_input_reg_n_0_[2048]
    SLICE_X58Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.376 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     0.376    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X58Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    inputs/rst
    SLICE_X58Y39         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    inputs/rst
    SLICE_X45Y40         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.045ns (7.815%)  route 0.531ns (92.185%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    inputs/rst
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.455 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.121     0.576    inputs/read_en_i_1_n_0
    SLICE_X58Y37         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mic_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.637    -0.830    clk_sys
    SLICE_X61Y39         FDCE                                         r  clk_mic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.374 r  clk_mic_reg/Q
                         net (fo=3, unset)            0.973     0.599    MIC_clock
                                                                      r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.568    -0.899    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X38Y2          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[1]/Q
                         net (fo=1, unset)            0.973     0.592    order_out[0][1]
                                                                      r  order_out[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.568    -0.899    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X38Y2          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[3]/Q
                         net (fo=1, unset)            0.973     0.592    order_out[0][3]
                                                                      r  order_out[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.568    -0.899    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X38Y2          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/Q
                         net (fo=1, unset)            0.973     0.592    order_out[0][5]
                                                                      r  order_out[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.564    -0.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X46Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[6]/Q
                         net (fo=1, unset)            0.973     0.588    outI[49]
                                                                      r  outI[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.558    -0.909    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X46Y18         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[13]/Q
                         net (fo=1, unset)            0.973     0.582    outI[56]
                                                                      r  outI[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.557    -0.910    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X46Y19         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.392 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[17]/Q
                         net (fo=1, unset)            0.973     0.581    outI[60]
                                                                      r  outI[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[80]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.556    -0.911    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y30         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[37]/Q
                         net (fo=1, unset)            0.973     0.580    outR[80]
                                                                      r  outR[80] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.554    -0.913    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[8]/Q
                         net (fo=1, unset)            0.973     0.578    outR[8]
                                                                      r  outR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.554    -0.913    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X34Y30         FDRE                                         r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/Q
                         net (fo=0)                   0.973     0.578    uart_tx
                                                                      r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X41Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[37]/Q
                         net (fo=1, unset)            0.924    -0.257    outI[37]
                                                                      r  outI[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X41Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[41]/Q
                         net (fo=1, unset)            0.924    -0.257    outI[41]
                                                                      r  outI[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[84]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[41]/Q
                         net (fo=1, unset)            0.924    -0.257    outI[84]
                                                                      r  outI[84] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X33Y23         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[26]/Q
                         net (fo=1, unset)            0.924    -0.257    outR[26]
                                                                      r  outR[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X33Y23         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[36]/Q
                         net (fo=1, unset)            0.924    -0.257    outR[36]
                                                                      r  outR[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X33Y23         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[37]/Q
                         net (fo=1, unset)            0.924    -0.257    outR[37]
                                                                      r  outR[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X33Y23         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[39]/Q
                         net (fo=1, unset)            0.924    -0.257    outR[39]
                                                                      r  outR[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[20]/Q
                         net (fo=1, unset)            0.924    -0.257    outR[63]
                                                                      r  outR[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y24         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[21]/Q
                         net (fo=1, unset)            0.924    -0.257    outR[64]
                                                                      r  outR[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.518    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X41Y25         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.337    -1.181 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[22]/Q
                         net (fo=1, unset)            0.924    -0.257    outR[65]
                                                                      r  outR[65] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          8586 Endpoints
Min Delay          8586 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[72]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 0.583ns (8.098%)  route 6.617ns (91.902%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.785     7.200    inputs/count110_out
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.432    -1.520    inputs/clk_sys
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[72]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[73]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 0.583ns (8.098%)  route 6.617ns (91.902%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.785     7.200    inputs/count110_out
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.432    -1.520    inputs/clk_sys
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[73]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[74]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 0.583ns (8.098%)  route 6.617ns (91.902%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.785     7.200    inputs/count110_out
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.432    -1.520    inputs/clk_sys
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[74]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[856]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 0.583ns (8.098%)  route 6.617ns (91.902%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.785     7.200    inputs/count110_out
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[856]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.432    -1.520    inputs/clk_sys
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[856]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[857]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.200ns  (logic 0.583ns (8.098%)  route 6.617ns (91.902%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.785     7.200    inputs/count110_out
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[857]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.432    -1.520    inputs/clk_sys
    SLICE_X35Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[857]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[77]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.176ns  (logic 0.583ns (8.124%)  route 6.593ns (91.876%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.761     7.176    inputs/count110_out
    SLICE_X39Y53         FDCE                                         r  inputs/Mic_shift_reg_input_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.432    -1.520    inputs/clk_sys
    SLICE_X39Y53         FDCE                                         r  inputs/Mic_shift_reg_input_reg[77]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[78]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.176ns  (logic 0.583ns (8.124%)  route 6.593ns (91.876%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.761     7.176    inputs/count110_out
    SLICE_X39Y53         FDCE                                         r  inputs/Mic_shift_reg_input_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.432    -1.520    inputs/clk_sys
    SLICE_X39Y53         FDCE                                         r  inputs/Mic_shift_reg_input_reg[78]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[855]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 0.583ns (8.229%)  route 6.501ns (91.771%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.669     7.084    inputs/count110_out
    SLICE_X39Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[855]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.433    -1.519    inputs/clk_sys
    SLICE_X39Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[855]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[858]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.081ns  (logic 0.583ns (8.234%)  route 6.498ns (91.766%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.665     7.081    inputs/count110_out
    SLICE_X35Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[858]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.448    -1.503    inputs/clk_sys
    SLICE_X35Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[858]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[859]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.081ns  (logic 0.583ns (8.234%)  route 6.498ns (91.766%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.832     1.291    inputs/read_en
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.415 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        5.665     7.081    inputs/count110_out
    SLICE_X35Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[859]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        1.448    -1.503    inputs/clk_sys
    SLICE_X35Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[859]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.203ns (57.784%)  route 0.148ns (42.216%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.148     0.306    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  inputs/start_count[0]_P_i_2/O
                         net (fo=1, routed)           0.000     0.351    inputs/plusOp_0[0]
    SLICE_X45Y39         FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X45Y39         FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X32Y27         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.821    -0.834    FFT_RAM1_UART/clk_sys
    SLICE_X32Y27         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X32Y26         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.819    -0.836    FFT_RAM1_UART/clk_sys
    SLICE_X32Y26         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X32Y27         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.821    -0.834    FFT_RAM1_UART/clk_sys
    SLICE_X32Y27         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X34Y27         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.820    -0.835    FFT_RAM1_UART/clk_sys
    SLICE_X34Y27         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X34Y27         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.820    -0.835    FFT_RAM1_UART/clk_sys
    SLICE_X34Y27         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X33Y25         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.818    -0.837    FFT_RAM1_UART/clk_sys
    SLICE_X33Y25         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[6]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X34Y26         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.818    -0.837    FFT_RAM1_UART/clk_sys
    SLICE_X34Y26         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/ADDRESS_reg[7]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X34Y26         FDCE                                         f  FFT_RAM1_UART/ADDRESS_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.818    -0.837    FFT_RAM1_UART/clk_sys
    SLICE_X34Y26         FDCE                                         r  FFT_RAM1_UART/ADDRESS_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT_RAM1_UART/A_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4386, unset)         0.410     0.410    FFT_RAM1_UART/rst
    SLICE_X33Y26         FDCE                                         f  FFT_RAM1_UART/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8187, routed)        0.819    -0.836    FFT_RAM1_UART/clk_sys
    SLICE_X33Y26         FDCE                                         r  FFT_RAM1_UART/A_reg[0]/C





