// Seed: 497351782
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_3 == 1;
  always @* begin
    id_2 = 1;
  end
  logic id_7;
  type_10 id_8 (
      .id_0(id_6),
      .id_1(id_4),
      .id_2(1)
  );
endmodule
