# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV01.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port Dig_01_Ch1 = B65_L1_N (J4:71)
set_property PACKAGE_PIN Y8 [get_ports Dig_01_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_01_Ch1]

# Port Dig_02_Ch1 = B65_L1_P (J4:73)
set_property PACKAGE_PIN W8 [get_ports Dig_02_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_02_Ch1]

# Port Dig_03_Ch1 = B65_L2_N (J4:83)
set_property PACKAGE_PIN V9 [get_ports Dig_03_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_03_Ch1]

# Port Dig_04_Ch1 = B65_L2_P (J4:85)
set_property PACKAGE_PIN U9 [get_ports Dig_04_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_04_Ch1]

# Port Dig_05_Ch1 = B64_L5_P (J4:102)
set_property PACKAGE_PIN AB7 [get_ports Dig_05_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_05_Ch1]

# Port Dig_06_Ch1 = B64_L5_N (J4:104)
set_property PACKAGE_PIN AC7 [get_ports Dig_06_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_06_Ch1]

# Port Dig_20_Ch1 = B65_L23_N (J4:139)
set_property PACKAGE_PIN J9 [get_ports Dig_20_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_20_Ch1]

# Port Dig_21_Ch1 = B65_L21_N (J4:143)
set_property PACKAGE_PIN H7 [get_ports Dig_21_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_21_Ch1]

# Port Dig_22_Ch1 = B65_L21_P (J4:145)
set_property PACKAGE_PIN J7 [get_ports Dig_22_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_22_Ch1]

# Port Dig_23_Ch1 = B65_L17_P (J4:149)
set_property PACKAGE_PIN N9 [get_ports Dig_23_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_23_Ch1]

# Port Dig_24_Ch1 = B65_L17_N (J4:151)
set_property PACKAGE_PIN N8 [get_ports Dig_24_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_24_Ch1]

# Port Dig_25_Ch1 = B64_L15_P (J4:12)
set_property PACKAGE_PIN AB4 [get_ports Dig_25_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_25_Ch1]

# Port Dig_26_Ch1 = B64_L15_N (J4:14)
set_property PACKAGE_PIN AB3 [get_ports Dig_26_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_26_Ch1]

# Port Dig_27_Ch1 = B65_L6_N (J4:49)
set_property PACKAGE_PIN T6 [get_ports Dig_27_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_27_Ch1]

# Port Dig_28_Ch1 = B65_L6_P (J4:47)
set_property PACKAGE_PIN R6 [get_ports Dig_28_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_28_Ch1]

# Port Dig_29_Ch1 = B65_L4_P (J4:59)
set_property PACKAGE_PIN R8 [get_ports Dig_29_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_29_Ch1]

# Port Dig_30_Ch1 = B65_L4_N (J4:61)
set_property PACKAGE_PIN T8 [get_ports Dig_30_Ch1]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_30_Ch1]

