{
    "code": "module TopModule (\n    input logic clk,       // Clock signal, positive edge-triggered\n    input logic a,         // Single-bit input\n    output logic [2:0] q   // 3-bit output, unsigned\n);\n    \n    always @(posedge clk) begin\n        if (a) begin\n            q <= 3'b100;  // Hold at 4 when a is high\n        end else begin\n            if (q == 3'b110) begin\n                q <= 3'b000;  // Wrap around from 6 to 0\n            end else begin\n                q <= q + 1;   // Increment when a is low\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}