// Seed: 4003768390
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge "") begin
    id_1 = id_2;
  end
  assign id_3 = ~1;
  logic id_5;
endmodule
