{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.58174",
   "Default View_TopLeft":"431,-315",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2090 -y 300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2090 -y 330 -defaultsOSRD
preplace port MDIO_PHY_0 -pg 1 -lvl 7 -x 2090 -y 570 -defaultsOSRD
preplace port RGMII_0 -pg 1 -lvl 7 -x 2090 -y 600 -defaultsOSRD
preplace port UART_0_0 -pg 1 -lvl 7 -x 2090 -y 830 -defaultsOSRD
preplace port port-id_btn_0 -pg 1 -lvl 0 -x -50 -y 490 -defaultsOSRD
preplace port port-id_led_0 -pg 1 -lvl 7 -x 2090 -y 440 -defaultsOSRD
preplace port port-id_btn_1 -pg 1 -lvl 0 -x -50 -y 840 -defaultsOSRD
preplace port port-id_led_1 -pg 1 -lvl 7 -x 2090 -y 470 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 200 -y 340 -defaultsOSRD
preplace inst gmii_to_rgmii_0 -pg 1 -lvl 2 -x 640 -y 670 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 200 -y 550 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 640 -y 200 -defaultsOSRD
preplace inst IO_Controller_0 -pg 1 -lvl 6 -x 1910 -y 550 -defaultsOSRD
preplace inst ClockSplitter_0 -pg 1 -lvl 4 -x 1210 -y 90 -defaultsOSRD
preplace inst ClockDivider_0 -pg 1 -lvl 3 -x 910 -y 80 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 1910 -y 220 -defaultsOSRD
preplace inst CPU_Module_0 -pg 1 -lvl 5 -x 1490 -y -150 -defaultsOSRD
preplace netloc IO_Controller_0_led_0 1 6 1 2040J 440n
preplace netloc btn_0_1 1 0 6 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 1660
preplace netloc btn_1_0_1 1 0 6 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 1780
preplace netloc proc_sys_reset_0_mb_reset 1 2 4 810 10 1120 10 1310 90 1670
preplace netloc processing_system7_0_FCLK_CLK0 1 1 2 420 70 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 -10 470 430
preplace netloc util_vector_logic_0_Res 1 1 1 410 550n
preplace netloc ClockSplitter_0_clk_1 1 4 2 NJ 100 1710
preplace netloc ClockDivider_0_clk_div 1 3 1 N 80
preplace netloc IO_Controller_0_led_1 1 6 1 2060J 470n
preplace netloc ClockSplitter_0_clk_0 1 4 1 1300 -200n
preplace netloc CPU_Module_0_resetOut 1 1 5 470 -280 NJ -280 NJ -280 NJ -280 1660
preplace netloc CPU_Module_0_bram_we 1 5 1 1800 -200n
preplace netloc CPU_Module_0_bram_en 1 5 1 1790 -180n
preplace netloc blk_mem_gen_0_douta 1 4 2 1340 240 N
preplace netloc CPU_Module_0_bram_dout 1 5 1 1780 -160n
preplace netloc CPU_Module_0_bram_addr 1 5 1 1770 -140n
preplace netloc CPU_Module_0_IO_Enable 1 5 1 1760 -120n
preplace netloc CPU_Module_0_IO_Select 1 5 1 1720 -80n
preplace netloc CPU_Module_0_IO_Out 1 5 1 1730 -100n
preplace netloc IO_Controller_0_done 1 4 3 1320 340 1740J 350 2030
preplace netloc IO_Controller_0_data_out 1 4 3 1330 430 NJ 430 2020
preplace netloc gmii_to_rgmii_0_MDIO_PHY 1 2 5 NJ 570 NJ 570 NJ 570 1650 670 2060J
preplace netloc gmii_to_rgmii_0_RGMII 1 2 5 NJ 590 NJ 590 NJ 590 1640 680 2070J
preplace netloc processing_system7_0_DDR 1 1 6 460J 350 NJ 350 NJ 350 NJ 350 1680 360 2050J
preplace netloc processing_system7_0_FIXED_IO 1 1 6 NJ 330 NJ 330 NJ 330 NJ 330 1750 340 2060J
preplace netloc processing_system7_0_GMII_ETHERNET_0 1 1 1 450 270n
preplace netloc processing_system7_0_MDIO_ETHERNET_0 1 1 1 440 290n
preplace netloc processing_system7_0_UART_0 1 1 6 410J 360 NJ 360 NJ 360 NJ 360 1660 420 2050J
levelinfo -pg 1 -50 200 640 910 1210 1490 1910 2090
pagesize -pg 1 -db -bbox -sgen -140 -310 2230 860
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"2",
   "da_ps7_cnt":"1"
}
