#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep 26 21:26:05 2024
# Process ID: 371801
# Current directory: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/sources_1/new
# Command line: vivado
# Log file: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/sources_1/new/vivado.log
# Journal file: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/sources_1/new/vivado.jou
# Running On: anthony-HP-Pavilion-Laptop-15-cc1xx, OS: Linux, CPU Frequency: 3700.370 MHz, CPU Physical cores: 4, Host memory: 12422 MB
#-----------------------------------------------------------
start_gui
open_project /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 7643.699 ; gain = 75.184 ; free physical = 2369 ; free virtual = 13034
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 21:27:19 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 21:27:19 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 21:29:15 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 21:29:15 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:10:30
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210376B85504A
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 21:39:33 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 21:39:33 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 22:12:42 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 22:12:42 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 22:19:48 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 22:19:48 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 22:24:49 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 22:24:49 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 23:20:51 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 23:20:51 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 23:21:47 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 23:21:47 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 23:25:52 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 23:25:52 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 23:29:11 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 23:29:11 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 23:32:40 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 23:32:40 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 23:37:59 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 23:37:59 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/utils_1/imports/synth_1/spi_master.dcp with file /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/stm32_slave_26_9_24.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Sep 26 23:46:44 2024] Launched synth_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/synth_1/runme.log
[Thu Sep 26 23:46:45 2024] Launched impl_1...
Run output will be captured here: /home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/runme.log
create_bd_design "design_1"
Wrote  : </home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9787.559 ; gain = 51.324 ; free physical = 3307 ; free virtual = 8430
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.runs/impl_1/stm32_slave_26_9_24.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {/home/anthony/VL53L8CX/Septembre/SPI_VHDL/SPI_master/SPI_master.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8.000} CONFIG.USE_INCLK_STOPPED {false} CONFIG.CLKIN1_JITTER_PS {833.33} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKIN1_PERIOD {83.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {96.000} CONFIG.CLKOUT1_JITTER {718.391} CONFIG.CLKOUT1_PHASE_ERROR {693.818}] [get_bd_cells clk_wiz_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 12000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset (BTN0) ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /clk_wiz_0/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210376B85504A
