#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56118af9f0c0 .scope module, "controllertest_tb" "controllertest_tb" 2 2;
 .timescale 0 0;
v0x56118afe43c0_0 .net "alucontrol", 3 0, v0x56118afa3390_0;  1 drivers
v0x56118afe44a0_0 .net "alusrca", 0 0, L_0x56118afea6d0;  1 drivers
v0x56118afe45b0_0 .net "alusrcb", 1 0, L_0x56118afeab90;  1 drivers
v0x56118afe46a0_0 .var "clk", 0 0;
v0x56118afe4790_0 .var "funct", 5 0;
v0x56118afe48d0_0 .net "iord", 0 0, L_0x56118afea850;  1 drivers
v0x56118afe49c0_0 .net "irwrite", 0 0, L_0x56118afea590;  1 drivers
v0x56118afe4ab0_0 .net "memtoreg", 0 0, L_0x56118afea8f0;  1 drivers
v0x56118afe4ba0_0 .net "memwrite", 0 0, L_0x56118afea4a0;  1 drivers
v0x56118afe4c40_0 .var "op", 5 0;
v0x56118afe4d50_0 .net "pcen", 0 0, L_0x56118afa5ec0;  1 drivers
v0x56118afe4df0_0 .net "pcsrc", 1 0, L_0x56118afeac90;  1 drivers
v0x56118afe4ee0_0 .net "regdst", 0 0, L_0x56118afeaaf0;  1 drivers
v0x56118afe4fd0_0 .net "regwrite", 0 0, L_0x56118afea630;  1 drivers
v0x56118afe50c0_0 .var "reset", 0 0;
v0x56118afe51b0_0 .var "zero", 0 0;
S_0x56118afb1210 .scope module, "c" "controller" 2 33, 3 33 0, S_0x56118af9f0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 4 "alucontrol"
L_0x56118afa5db0 .functor AND 1, L_0x56118afea770, v0x56118afe51b0_0, C4<1>, C4<1>;
L_0x56118afa5ec0 .functor OR 1, L_0x56118afea3b0, L_0x56118afa5db0, C4<0>, C4<0>;
v0x56118afe3310_0 .net *"_s0", 0 0, L_0x56118afa5db0;  1 drivers
v0x56118afe3410_0 .net "alucontrol", 3 0, v0x56118afa3390_0;  alias, 1 drivers
v0x56118afe34d0_0 .net "aluop", 1 0, L_0x56118afead30;  1 drivers
v0x56118afe35a0_0 .net "alusrca", 0 0, L_0x56118afea6d0;  alias, 1 drivers
v0x56118afe3640_0 .net "alusrcb", 1 0, L_0x56118afeab90;  alias, 1 drivers
v0x56118afe3730_0 .net "branch", 0 0, L_0x56118afea770;  1 drivers
v0x56118afe3800_0 .net "clk", 0 0, v0x56118afe46a0_0;  1 drivers
v0x56118afe38d0_0 .net "funct", 5 0, v0x56118afe4790_0;  1 drivers
v0x56118afe39a0_0 .net "iord", 0 0, L_0x56118afea850;  alias, 1 drivers
v0x56118afe3a70_0 .net "irwrite", 0 0, L_0x56118afea590;  alias, 1 drivers
v0x56118afe3b40_0 .net "memtoreg", 0 0, L_0x56118afea8f0;  alias, 1 drivers
v0x56118afe3c10_0 .net "memwrite", 0 0, L_0x56118afea4a0;  alias, 1 drivers
v0x56118afe3ce0_0 .net "op", 5 0, v0x56118afe4c40_0;  1 drivers
v0x56118afe3db0_0 .net "pcen", 0 0, L_0x56118afa5ec0;  alias, 1 drivers
v0x56118afe3e50_0 .net "pcsrc", 1 0, L_0x56118afeac90;  alias, 1 drivers
v0x56118afe3f20_0 .net "pcwrite", 0 0, L_0x56118afea3b0;  1 drivers
v0x56118afe3ff0_0 .net "regdst", 0 0, L_0x56118afeaaf0;  alias, 1 drivers
v0x56118afe40c0_0 .net "regwrite", 0 0, L_0x56118afea630;  alias, 1 drivers
v0x56118afe4190_0 .net "reset", 0 0, v0x56118afe50c0_0;  1 drivers
v0x56118afe4260_0 .net "zero", 0 0, v0x56118afe51b0_0;  1 drivers
S_0x56118afa3170 .scope module, "ad" "aludec" 3 50, 3 164 0, S_0x56118afb1210;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x56118afa3390_0 .var "alucontrol", 3 0;
v0x56118afe0f50_0 .net "aluop", 1 0, L_0x56118afead30;  alias, 1 drivers
v0x56118afe1030_0 .net "funct", 5 0, v0x56118afe4790_0;  alias, 1 drivers
E_0x56118afaf770 .event edge, v0x56118afe0f50_0, v0x56118afe1030_0;
S_0x56118afe1170 .scope module, "md" "maindec" 3 46, 3 62 0, S_0x56118afb1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x56118afe1340 .param/l "ADDI" 0 3 87, C4<001000>;
P_0x56118afe1380 .param/l "ADDIEX" 0 3 79, C4<1001>;
P_0x56118afe13c0 .param/l "ADDIWB" 0 3 80, C4<1010>;
P_0x56118afe1400 .param/l "BEQ" 0 3 86, C4<000100>;
P_0x56118afe1440 .param/l "BEQEX" 0 3 78, C4<1000>;
P_0x56118afe1480 .param/l "DECODE" 0 3 71, C4<0001>;
P_0x56118afe14c0 .param/l "FETCH" 0 3 70, C4<0000>;
P_0x56118afe1500 .param/l "J" 0 3 88, C4<000010>;
P_0x56118afe1540 .param/l "JEX" 0 3 81, C4<1011>;
P_0x56118afe1580 .param/l "LW" 0 3 83, C4<100011>;
P_0x56118afe15c0 .param/l "MEMADR" 0 3 72, C4<0010>;
P_0x56118afe1600 .param/l "MEMRD" 0 3 73, C4<0011>;
P_0x56118afe1640 .param/l "MEMWB" 0 3 74, C4<0100>;
P_0x56118afe1680 .param/l "MEMWR" 0 3 75, C4<0101>;
P_0x56118afe16c0 .param/l "RTYPE" 0 3 85, C4<000000>;
P_0x56118afe1700 .param/l "RTYPEEX" 0 3 76, C4<0110>;
P_0x56118afe1740 .param/l "RTYPEWB" 0 3 77, C4<0111>;
P_0x56118afe1780 .param/l "SW" 0 3 84, C4<101011>;
v0x56118afe2180_0 .net *"_s14", 14 0, v0x56118afe26d0_0;  1 drivers
v0x56118afe2280_0 .net "aluop", 1 0, L_0x56118afead30;  alias, 1 drivers
v0x56118afe2370_0 .net "alusrca", 0 0, L_0x56118afea6d0;  alias, 1 drivers
v0x56118afe2440_0 .net "alusrcb", 1 0, L_0x56118afeab90;  alias, 1 drivers
v0x56118afe2500_0 .net "branch", 0 0, L_0x56118afea770;  alias, 1 drivers
v0x56118afe2610_0 .net "clk", 0 0, v0x56118afe46a0_0;  alias, 1 drivers
v0x56118afe26d0_0 .var "controls", 14 0;
v0x56118afe27b0_0 .net "iord", 0 0, L_0x56118afea850;  alias, 1 drivers
v0x56118afe2870_0 .net "irwrite", 0 0, L_0x56118afea590;  alias, 1 drivers
v0x56118afe2930_0 .net "memtoreg", 0 0, L_0x56118afea8f0;  alias, 1 drivers
v0x56118afe29f0_0 .net "memwrite", 0 0, L_0x56118afea4a0;  alias, 1 drivers
v0x56118afe2ab0_0 .var "nextstate", 3 0;
v0x56118afe2b90_0 .net "op", 5 0, v0x56118afe4c40_0;  alias, 1 drivers
v0x56118afe2c70_0 .net "pcsrc", 1 0, L_0x56118afeac90;  alias, 1 drivers
v0x56118afe2d50_0 .net "pcwrite", 0 0, L_0x56118afea3b0;  alias, 1 drivers
v0x56118afe2e10_0 .net "regdst", 0 0, L_0x56118afeaaf0;  alias, 1 drivers
v0x56118afe2ed0_0 .net "regwrite", 0 0, L_0x56118afea630;  alias, 1 drivers
v0x56118afe2f90_0 .net "reset", 0 0, v0x56118afe50c0_0;  alias, 1 drivers
v0x56118afe3050_0 .var "state", 3 0;
E_0x56118afaf360 .event edge, v0x56118afe3050_0;
E_0x56118afaef40 .event edge, v0x56118afe3050_0, v0x56118afe2b90_0;
E_0x56118afc2b00 .event posedge, v0x56118afe2f90_0, v0x56118afe2610_0;
L_0x56118afea3b0 .part v0x56118afe26d0_0, 14, 1;
L_0x56118afea4a0 .part v0x56118afe26d0_0, 13, 1;
L_0x56118afea590 .part v0x56118afe26d0_0, 12, 1;
L_0x56118afea630 .part v0x56118afe26d0_0, 11, 1;
L_0x56118afea6d0 .part v0x56118afe26d0_0, 10, 1;
L_0x56118afea770 .part v0x56118afe26d0_0, 9, 1;
L_0x56118afea850 .part v0x56118afe26d0_0, 8, 1;
L_0x56118afea8f0 .part v0x56118afe26d0_0, 7, 1;
L_0x56118afeaaf0 .part v0x56118afe26d0_0, 6, 1;
L_0x56118afeab90 .part v0x56118afe26d0_0, 4, 2;
L_0x56118afeac90 .part v0x56118afe26d0_0, 2, 2;
L_0x56118afead30 .part v0x56118afe26d0_0, 0, 2;
S_0x56118af9f240 .scope module, "mips" "mips" 3 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "adr"
    .port_info 3 /OUTPUT 32 "writedata"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /INPUT 32 "readdata"
o0x7f92d010e5d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56118afe9090_0 .net "adr", 31 0, o0x7f92d010e5d8;  0 drivers
v0x56118afe9190_0 .net "alucontrol", 3 0, v0x56118afe58e0_0;  1 drivers
v0x56118afe9250_0 .net "alusrca", 0 0, L_0x56118afeb240;  1 drivers
v0x56118afe9340_0 .net "alusrcb", 1 0, L_0x56118afeb700;  1 drivers
o0x7f92d010dcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56118afe9430_0 .net "clk", 0 0, o0x7f92d010dcd8;  0 drivers
o0x7f92d010db58 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x56118afe9570_0 .net "funct", 5 0, o0x7f92d010db58;  0 drivers
v0x56118afe9680_0 .net "iord", 0 0, L_0x56118afeb3c0;  1 drivers
v0x56118afe9770_0 .net "irwrite", 0 0, L_0x56118afeb100;  1 drivers
v0x56118afe9860_0 .net "memtoreg", 0 0, L_0x56118afeb460;  1 drivers
v0x56118afe9900_0 .net "memwrite", 0 0, L_0x56118afeb010;  1 drivers
o0x7f92d010de28 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x56118afe99f0_0 .net "op", 5 0, o0x7f92d010de28;  0 drivers
v0x56118afe9b00_0 .net "pcen", 0 0, L_0x56118afa60e0;  1 drivers
v0x56118afe9ba0_0 .net "pcsrc", 1 0, L_0x56118afeb800;  1 drivers
o0x7f92d010e608 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56118afe9c90_0 .net "readdata", 31 0, o0x7f92d010e608;  0 drivers
v0x56118afe9d70_0 .net "regdst", 0 0, L_0x56118afeb660;  1 drivers
v0x56118afe9e60_0 .net "regwrite", 0 0, L_0x56118afeb1a0;  1 drivers
o0x7f92d010df18 .functor BUFZ 1, C4<z>; HiZ drive
v0x56118afe9f50_0 .net "reset", 0 0, o0x7f92d010df18;  0 drivers
o0x7f92d010e638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56118afea150_0 .net "writedata", 31 0, o0x7f92d010e638;  0 drivers
o0x7f92d010e2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56118afea230_0 .net "zero", 0 0, o0x7f92d010e2a8;  0 drivers
S_0x56118afe5250 .scope module, "c" "controller" 3 20, 3 33 0, S_0x56118af9f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 4 "alucontrol"
L_0x56118afa5fd0 .functor AND 1, L_0x56118afeb2e0, o0x7f92d010e2a8, C4<1>, C4<1>;
L_0x56118afa60e0 .functor OR 1, L_0x56118afeaf20, L_0x56118afa5fd0, C4<0>, C4<0>;
v0x56118afe7f60_0 .net *"_s0", 0 0, L_0x56118afa5fd0;  1 drivers
v0x56118afe8060_0 .net "alucontrol", 3 0, v0x56118afe58e0_0;  alias, 1 drivers
v0x56118afe8120_0 .net "aluop", 1 0, L_0x56118afeb8a0;  1 drivers
v0x56118afe81c0_0 .net "alusrca", 0 0, L_0x56118afeb240;  alias, 1 drivers
v0x56118afe8260_0 .net "alusrcb", 1 0, L_0x56118afeb700;  alias, 1 drivers
v0x56118afe8350_0 .net "branch", 0 0, L_0x56118afeb2e0;  1 drivers
v0x56118afe83f0_0 .net "clk", 0 0, o0x7f92d010dcd8;  alias, 0 drivers
v0x56118afe8490_0 .net "funct", 5 0, o0x7f92d010db58;  alias, 0 drivers
v0x56118afe8560_0 .net "iord", 0 0, L_0x56118afeb3c0;  alias, 1 drivers
v0x56118afe8630_0 .net "irwrite", 0 0, L_0x56118afeb100;  alias, 1 drivers
v0x56118afe8700_0 .net "memtoreg", 0 0, L_0x56118afeb460;  alias, 1 drivers
v0x56118afe87d0_0 .net "memwrite", 0 0, L_0x56118afeb010;  alias, 1 drivers
v0x56118afe88a0_0 .net "op", 5 0, o0x7f92d010de28;  alias, 0 drivers
v0x56118afe8970_0 .net "pcen", 0 0, L_0x56118afa60e0;  alias, 1 drivers
v0x56118afe8a10_0 .net "pcsrc", 1 0, L_0x56118afeb800;  alias, 1 drivers
v0x56118afe8ae0_0 .net "pcwrite", 0 0, L_0x56118afeaf20;  1 drivers
v0x56118afe8bb0_0 .net "regdst", 0 0, L_0x56118afeb660;  alias, 1 drivers
v0x56118afe8d90_0 .net "regwrite", 0 0, L_0x56118afeb1a0;  alias, 1 drivers
v0x56118afe8e60_0 .net "reset", 0 0, o0x7f92d010df18;  alias, 0 drivers
v0x56118afe8f30_0 .net "zero", 0 0, o0x7f92d010e2a8;  alias, 0 drivers
S_0x56118afe5640 .scope module, "ad" "aludec" 3 50, 3 164 0, S_0x56118afe5250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x56118afe58e0_0 .var "alucontrol", 3 0;
v0x56118afe59e0_0 .net "aluop", 1 0, L_0x56118afeb8a0;  alias, 1 drivers
v0x56118afe5ac0_0 .net "funct", 5 0, o0x7f92d010db58;  alias, 0 drivers
E_0x56118afc2b60 .event edge, v0x56118afe59e0_0, v0x56118afe5ac0_0;
S_0x56118afe5c00 .scope module, "md" "maindec" 3 46, 3 62 0, S_0x56118afe5250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x56118afe5dd0 .param/l "ADDI" 0 3 87, C4<001000>;
P_0x56118afe5e10 .param/l "ADDIEX" 0 3 79, C4<1001>;
P_0x56118afe5e50 .param/l "ADDIWB" 0 3 80, C4<1010>;
P_0x56118afe5e90 .param/l "BEQ" 0 3 86, C4<000100>;
P_0x56118afe5ed0 .param/l "BEQEX" 0 3 78, C4<1000>;
P_0x56118afe5f10 .param/l "DECODE" 0 3 71, C4<0001>;
P_0x56118afe5f50 .param/l "FETCH" 0 3 70, C4<0000>;
P_0x56118afe5f90 .param/l "J" 0 3 88, C4<000010>;
P_0x56118afe5fd0 .param/l "JEX" 0 3 81, C4<1011>;
P_0x56118afe6010 .param/l "LW" 0 3 83, C4<100011>;
P_0x56118afe6050 .param/l "MEMADR" 0 3 72, C4<0010>;
P_0x56118afe6090 .param/l "MEMRD" 0 3 73, C4<0011>;
P_0x56118afe60d0 .param/l "MEMWB" 0 3 74, C4<0100>;
P_0x56118afe6110 .param/l "MEMWR" 0 3 75, C4<0101>;
P_0x56118afe6150 .param/l "RTYPE" 0 3 85, C4<000000>;
P_0x56118afe6190 .param/l "RTYPEEX" 0 3 76, C4<0110>;
P_0x56118afe61d0 .param/l "RTYPEWB" 0 3 77, C4<0111>;
P_0x56118afe6210 .param/l "SW" 0 3 84, C4<101011>;
v0x56118afe6c10_0 .net *"_s14", 14 0, v0x56118afe7100_0;  1 drivers
v0x56118afe6d10_0 .net "aluop", 1 0, L_0x56118afeb8a0;  alias, 1 drivers
v0x56118afe6dd0_0 .net "alusrca", 0 0, L_0x56118afeb240;  alias, 1 drivers
v0x56118afe6e70_0 .net "alusrcb", 1 0, L_0x56118afeb700;  alias, 1 drivers
v0x56118afe6f30_0 .net "branch", 0 0, L_0x56118afeb2e0;  alias, 1 drivers
v0x56118afe7040_0 .net "clk", 0 0, o0x7f92d010dcd8;  alias, 0 drivers
v0x56118afe7100_0 .var "controls", 14 0;
v0x56118afe71e0_0 .net "iord", 0 0, L_0x56118afeb3c0;  alias, 1 drivers
v0x56118afe72a0_0 .net "irwrite", 0 0, L_0x56118afeb100;  alias, 1 drivers
v0x56118afe73f0_0 .net "memtoreg", 0 0, L_0x56118afeb460;  alias, 1 drivers
v0x56118afe74b0_0 .net "memwrite", 0 0, L_0x56118afeb010;  alias, 1 drivers
v0x56118afe7570_0 .var "nextstate", 3 0;
v0x56118afe7650_0 .net "op", 5 0, o0x7f92d010de28;  alias, 0 drivers
v0x56118afe7730_0 .net "pcsrc", 1 0, L_0x56118afeb800;  alias, 1 drivers
v0x56118afe7810_0 .net "pcwrite", 0 0, L_0x56118afeaf20;  alias, 1 drivers
v0x56118afe78d0_0 .net "regdst", 0 0, L_0x56118afeb660;  alias, 1 drivers
v0x56118afe7990_0 .net "regwrite", 0 0, L_0x56118afeb1a0;  alias, 1 drivers
v0x56118afe7b60_0 .net "reset", 0 0, o0x7f92d010df18;  alias, 0 drivers
v0x56118afe7c20_0 .var "state", 3 0;
E_0x56118afe6af0 .event edge, v0x56118afe7c20_0;
E_0x56118afe6b50 .event edge, v0x56118afe7c20_0, v0x56118afe7650_0;
E_0x56118afe6bb0 .event posedge, v0x56118afe7b60_0, v0x56118afe7040_0;
L_0x56118afeaf20 .part v0x56118afe7100_0, 14, 1;
L_0x56118afeb010 .part v0x56118afe7100_0, 13, 1;
L_0x56118afeb100 .part v0x56118afe7100_0, 12, 1;
L_0x56118afeb1a0 .part v0x56118afe7100_0, 11, 1;
L_0x56118afeb240 .part v0x56118afe7100_0, 10, 1;
L_0x56118afeb2e0 .part v0x56118afe7100_0, 9, 1;
L_0x56118afeb3c0 .part v0x56118afe7100_0, 8, 1;
L_0x56118afeb460 .part v0x56118afe7100_0, 7, 1;
L_0x56118afeb660 .part v0x56118afe7100_0, 6, 1;
L_0x56118afeb700 .part v0x56118afe7100_0, 4, 2;
L_0x56118afeb800 .part v0x56118afe7100_0, 2, 2;
L_0x56118afeb8a0 .part v0x56118afe7100_0, 0, 2;
    .scope S_0x56118afe1170;
T_0 ;
    %wait E_0x56118afc2b00;
    %load/vec4 v0x56118afe2f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe3050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56118afe2ab0_0;
    %assign/vec4 v0x56118afe3050_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56118afe1170;
T_1 ;
    %wait E_0x56118afaef40;
    %load/vec4 v0x56118afe3050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x56118afe2b90_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x56118afe2b90_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe2ab0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56118afe1170;
T_2 ;
    %wait E_0x56118afaf360;
    %load/vec4 v0x56118afe3050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 4, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x56118afe26d0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56118afa3170;
T_3 ;
    %wait E_0x56118afaf770;
    %load/vec4 v0x56118afe0f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v0x56118afe1030_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56118afa3390_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56118af9f0c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56118afe46a0_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v0x56118afe46a0_0;
    %inv;
    %store/vec4 v0x56118afe46a0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x56118af9f0c0;
T_5 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56118afe50c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56118afe50c0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56118afe4c40_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x56118afe4790_0, 0, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56118afe51b0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x56118af9f0c0;
T_6 ;
    %vpi_call 2 39 "$dumpfile", "controllertest.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x56118afe5c00;
T_7 ;
    %wait E_0x56118afe6bb0;
    %load/vec4 v0x56118afe7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7c20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56118afe7570_0;
    %assign/vec4 v0x56118afe7c20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56118afe5c00;
T_8 ;
    %wait E_0x56118afe6b50;
    %load/vec4 v0x56118afe7c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.1 ;
    %load/vec4 v0x56118afe7650_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.21;
T_8.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.21;
T_8.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.21;
T_8.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.21;
T_8.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.21;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.21;
T_8.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v0x56118afe7650_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.13;
T_8.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe7570_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56118afe5c00;
T_9 ;
    %wait E_0x56118afe6af0;
    %load/vec4 v0x56118afe7c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.3 ;
    %pushi/vec4 4, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x56118afe7100_0, 0;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56118afe5640;
T_10 ;
    %wait E_0x56118afc2b60;
    %load/vec4 v0x56118afe59e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v0x56118afe5ac0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56118afe58e0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controllertest_tb.v";
    "./mipsmulti.v";
