

================================================================
== Vitis HLS Report for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'
================================================================
* Date:           Sun Nov  3 13:42:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.868 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    924|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    163|    -|
|Register         |        -|    -|     408|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     408|   1119|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory   |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |inputBuf_U  |SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W  |        8|  0|   0|    0|  10500|    8|     1|        84000|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total       |                                                                            |        8|  0|   0|    0|  10500|    8|     1|        84000|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln156_1_fu_388_p2              |         +|   0|  0|  14|          14|          14|
    |add_ln156_fu_356_p2                |         +|   0|  0|  12|          12|          12|
    |i_14_fu_234_p2                     |         +|   0|  0|  39|          32|           1|
    |inp_9_fu_292_p2                    |         +|   0|  0|  39|          32|           1|
    |inp_i_7_fu_317_p2                  |         +|   0|  0|  39|          32|           1|
    |inp_j_5_fu_300_p2                  |         +|   0|  0|  39|          32|           1|
    |input_ind_fu_394_p2                |         +|   0|  0|  14|          14|          14|
    |kx_2_fu_400_p2                     |         +|   0|  0|  39|          32|           1|
    |ky_2_fu_420_p2                     |         +|   0|  0|  39|          32|           1|
    |ox_2_fu_445_p2                     |         +|   0|  0|  39|          32|           1|
    |oy_3_fu_475_p2                     |         +|   0|  0|  39|          32|           1|
    |sub_ln156_fu_382_p2                |         -|   0|  0|  17|          14|          14|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4   |       and|   0|  0|   2|           1|           1|
    |ap_condition_179                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_239                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_516                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_522                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op107_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_store_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln123_fu_229_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln126_fu_268_p2               |      icmp|   0|  0|  39|          32|          10|
    |icmp_ln129_2_fu_280_p2             |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln129_fu_274_p2               |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln145_fu_306_p2               |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln148_fu_323_p2               |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln153_fu_347_p2               |      icmp|   0|  0|  39|          32|           8|
    |icmp_ln163_fu_406_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln166_fu_426_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln169_fu_451_p2               |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln172_fu_481_p2               |      icmp|   0|  0|  39|          32|           5|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln129_fu_286_p2                 |        or|   0|  0|   2|           1|           1|
    |inp_10_fu_487_p3                   |    select|   0|  0|  32|           1|           1|
    |inp_i_8_fu_329_p3                  |    select|   0|  0|  32|           1|           1|
    |oy_4_fu_496_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 924|         680|         167|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_inp_1_phi_fu_137_p6           |  14|          3|   32|         96|
    |ap_phi_mux_inp_6_phi_fu_148_p10          |  14|          3|   32|         96|
    |ap_phi_mux_storemerge_phi_fu_168_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_storemerge_reg_164  |   9|          2|    8|         16|
    |connect_0_blk_n                          |   9|          2|    1|          2|
    |connect_1_blk_n                          |   9|          2|    1|          2|
    |i_fu_56                                  |   9|          2|   32|         64|
    |inp_fu_76                                |   9|          2|   32|         64|
    |inp_i_fu_72                              |   9|          2|   32|         64|
    |inp_j_fu_84                              |   9|          2|   32|         64|
    |kx_fu_80                                 |   9|          2|   32|         64|
    |ky_fu_68                                 |   9|          2|   32|         64|
    |ox_fu_64                                 |   9|          2|   32|         64|
    |oy_fu_60                                 |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 163|         36|  341|        746|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_164  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_164  |   8|   0|    8|          0|
    |i_fu_56                                  |  32|   0|   32|          0|
    |icmp_ln123_reg_623                       |   1|   0|    1|          0|
    |icmp_ln126_reg_627                       |   1|   0|    1|          0|
    |icmp_ln153_reg_639                       |   1|   0|    1|          0|
    |inp_8_reg_618                            |  32|   0|   32|          0|
    |inp_fu_76                                |  32|   0|   32|          0|
    |inp_i_fu_72                              |  32|   0|   32|          0|
    |inp_j_fu_84                              |  32|   0|   32|          0|
    |input_ind_reg_643                        |  14|   0|   14|          0|
    |input_ind_reg_643_pp0_iter2_reg          |  14|   0|   14|          0|
    |kx_fu_80                                 |  32|   0|   32|          0|
    |ky_fu_68                                 |  32|   0|   32|          0|
    |or_ln129_reg_631                         |   1|   0|    1|          0|
    |ox_fu_64                                 |  32|   0|   32|          0|
    |oy_fu_60                                 |  32|   0|   32|          0|
    |icmp_ln153_reg_639                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 408|  32|  345|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|connect_0_dout            |   in|   32|     ap_fifo|                                                  connect_0|       pointer|
|connect_0_num_data_valid  |   in|    7|     ap_fifo|                                                  connect_0|       pointer|
|connect_0_fifo_cap        |   in|    7|     ap_fifo|                                                  connect_0|       pointer|
|connect_0_empty_n         |   in|    1|     ap_fifo|                                                  connect_0|       pointer|
|connect_0_read            |  out|    1|     ap_fifo|                                                  connect_0|       pointer|
|connect_1_din             |  out|   32|     ap_fifo|                                                  connect_1|       pointer|
|connect_1_num_data_valid  |   in|    7|     ap_fifo|                                                  connect_1|       pointer|
|connect_1_fifo_cap        |   in|    7|     ap_fifo|                                                  connect_1|       pointer|
|connect_1_full_n          |   in|    1|     ap_fifo|                                                  connect_1|       pointer|
|connect_1_write           |  out|    1|     ap_fifo|                                                  connect_1|       pointer|
|mul36                     |   in|   32|     ap_none|                                                      mul36|        scalar|
+--------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

