wb_dma_ch_pri_enc/wire_pri27_out 1.634413 -0.251077 0.477008 -1.468329 1.246193 0.598756 -0.375016 0.101315 0.375359 -1.003622 -0.783329 4.040696 -0.996824 -2.387385 0.620863 0.753752 -0.349290 -0.931746 0.714238 0.023676
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.966453 -4.271130 0.077752 -2.143256 1.552180 1.304603 -1.395019 1.882325 0.920993 -1.063433 -2.163984 0.244538 -0.034640 0.548769 0.875483 2.423488 1.625232 -0.714815 0.289090 0.480862
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.211370 0.923231 0.003159 0.456670 1.145440 -0.926533 -0.728403 -0.798289 -0.677002 0.179141 0.742244 2.789097 -0.019602 -1.902811 -0.457709 -1.892646 -1.807637 -0.841949 -1.105910 1.181335
wb_dma_ch_sel/always_5/stmt_1/expr_1 -3.191655 1.966293 -0.711169 0.892692 3.947012 -1.311701 -1.118299 1.646151 0.205518 1.834975 -1.100431 1.343246 -1.831446 -1.719841 1.837989 0.346474 1.927860 -0.294544 -1.394044 1.579926
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.191574 2.187963 -0.058151 0.378651 -0.761708 -2.611432 2.895059 -1.670097 -0.498626 0.589204 -3.011899 -0.463222 -1.149078 -0.979788 -2.920700 -2.277447 -2.341908 -1.185689 -0.789986 -2.308603
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.452773 -0.809936 2.157120 -2.515927 -0.719689 0.429631 0.330720 -2.175249 -0.919386 -3.146682 -0.052957 4.217309 -0.511442 -1.467651 -3.153884 0.041207 -0.904774 -0.796428 -1.620735 -1.543069
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.585345 -1.865700 0.933188 -2.236956 -1.377329 0.854385 1.188914 -0.053090 -0.094426 -3.219021 -1.289216 1.296929 -0.798646 -0.510607 0.511819 1.797073 0.868134 -0.575762 -0.234368 -1.714584
wb_dma_ch_rf/assign_1_ch_adr0 -0.700729 2.203330 -1.278082 -0.486203 -5.368989 -0.871359 4.872015 -1.122076 -1.138438 -0.642045 -0.554399 -1.290070 2.842055 1.408036 3.460110 0.332950 0.731037 0.140075 -4.346814 -0.537433
wb_dma_ch_rf/reg_ch_busy -0.023980 4.093356 0.985661 0.457776 -0.550382 -3.377411 2.631428 -2.465405 -0.415007 1.510052 -3.338516 -2.144812 -1.902148 -0.646723 -3.570171 -4.013084 -2.430166 -1.215856 -2.283730 -1.064854
wb_dma_wb_slv/always_5 -0.565905 1.377192 -2.225864 3.732393 -3.260909 -1.127284 -1.709208 1.764335 -0.636980 -1.396753 0.920356 -2.614030 -0.338354 -1.747329 2.229751 -0.058049 1.580422 -1.033494 6.770967 0.210584
wb_dma_wb_slv/always_4 -1.987970 0.951545 1.449744 -0.194348 -7.973810 -1.480402 -2.783158 -1.378668 -1.262362 -1.562710 -1.790734 -3.139103 3.764497 0.437009 1.730197 -2.122081 1.869705 -3.602567 0.677012 8.043696
wb_dma_wb_slv/always_3 0.502813 0.756907 -2.513367 -4.357809 -2.370194 -3.595527 -0.965655 -4.276432 -3.081059 -2.590743 -2.424386 -1.062530 3.109196 1.276875 -0.482044 -1.856990 -0.956637 0.426036 -3.188333 0.198983
wb_dma_wb_slv/always_1 -0.851233 4.029447 0.889274 0.271849 -4.603718 -3.485778 -1.065342 -0.513881 -1.547547 -1.122550 -1.767003 -0.002788 4.802048 -0.778068 1.268105 -4.441258 -3.123612 -2.395077 -2.769817 4.473691
wb_dma_ch_sel/always_44/case_1/cond -1.837152 0.221624 0.381800 -0.858894 -7.329043 -2.453400 4.534074 -2.184115 -1.052598 -3.973433 -1.514377 -0.250785 1.985893 0.634432 2.628293 2.022185 1.207629 -0.790467 -2.409051 -0.683654
wb_dma_rf/wire_ch0_csr 0.005596 2.564560 -1.558190 1.038254 -1.620295 -3.867122 0.931034 1.376423 -0.422171 2.197389 -3.251772 -1.998210 3.792262 0.214620 -0.510504 -4.187923 -2.660053 0.076323 -2.775168 2.270269
wb_dma_de/wire_done 1.199475 1.318910 -0.370942 -1.619851 3.623366 1.200493 -2.525819 2.879217 -0.148999 0.212351 -2.133098 -0.584488 -0.767347 -1.458060 -0.767025 -2.328644 0.970475 -1.318262 -1.089254 0.992739
wb_dma_ch_pri_enc/wire_pri11_out 1.567170 -0.166794 0.409734 -1.425659 1.155458 0.572922 -0.422746 0.072402 0.358553 -1.035643 -0.726902 4.097028 -0.866513 -2.433500 0.670051 0.674058 -0.379350 -0.986820 0.780454 0.104317
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.713411 1.207690 0.541141 -1.240773 4.297733 1.710551 -2.380198 1.800901 -0.594867 0.690486 -0.169507 -1.476828 -0.687906 0.051483 -5.636556 -3.308911 0.227694 -0.029921 -1.807956 -1.199827
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.042978 -1.183588 1.534865 -1.702563 1.261520 2.200504 0.430454 -0.226680 0.737393 -0.604276 0.454824 0.826159 -1.113804 0.763354 -4.096325 1.539517 0.469600 1.158146 1.028606 -3.433243
wb_dma_de/always_13/stmt_1 0.409335 2.403952 -1.076473 -0.952926 3.496279 -1.273755 0.063054 0.854173 0.654313 1.667966 -3.530698 0.835120 -1.522802 -1.270775 2.417511 0.969557 1.049767 0.632464 -1.474735 0.153971
wb_dma_de/always_4/if_1 0.966015 4.465026 0.056310 -1.289541 2.016221 1.119380 -1.078252 1.765796 -0.198891 0.105033 -1.582297 0.459289 -1.431700 -2.580782 -0.556108 -2.518545 0.516024 -0.966052 0.137434 -0.015527
wb_dma_ch_arb/input_req -0.592843 -3.408887 -1.450527 -1.447181 -1.228620 -1.374218 0.897604 0.403926 -2.282105 -2.416874 -4.289308 2.105338 2.712037 -0.269753 -4.527122 -0.332057 -1.179487 -2.692108 -1.387249 -2.766350
wb_dma_ch_pri_enc/wire_pri20_out 1.654251 -0.239379 0.461455 -1.448859 1.235163 0.628271 -0.387717 0.086666 0.394622 -0.986687 -0.721018 4.133324 -1.007590 -2.459075 0.623943 0.679821 -0.410272 -0.986176 0.757397 0.063688
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.776771 1.838407 -3.048624 1.002557 -1.448928 0.447376 1.300405 2.417951 -0.566874 -0.272019 -0.935296 -1.691554 0.525760 -0.706894 1.896698 0.837329 2.145328 0.004251 2.386442 -1.953645
wb_dma_ch_rf/always_26/if_1/if_1 -0.564340 1.950329 -0.348608 -0.651456 2.724942 -3.647096 -2.169402 -1.276442 -0.955489 -0.546197 -3.310538 0.631691 -1.869428 -1.032543 1.547157 0.653158 0.533304 0.734399 -2.271163 0.658652
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.374290 -0.837518 3.388542 -1.009585 0.542942 1.047454 0.933535 -1.137145 0.165142 1.198485 -1.628521 0.149081 -1.106972 0.992734 -1.429154 -0.567245 -0.262568 -0.898456 -5.409545 1.936485
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.025122 2.747568 -0.411933 0.600884 -1.762431 -0.118005 -0.572094 0.855594 -0.394774 -1.168497 -2.075356 -2.724425 -2.266386 -1.083329 0.929615 0.737675 2.998493 -0.439575 2.978733 -0.775861
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.902788 -1.113495 0.133899 -0.901327 1.598183 1.744745 0.442330 1.279061 0.822549 -0.375999 -0.204363 0.295091 -1.330930 -0.109511 -0.792668 1.386336 0.715159 0.491150 1.529384 -2.336779
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.467270 0.501924 0.989356 0.963338 0.601236 -0.486655 -0.322384 0.100729 -0.103576 1.639065 -0.492686 0.951369 -0.640384 -0.384214 -0.496660 -0.612793 0.076402 -1.322125 -1.144076 2.050247
wb_dma_ch_sel/wire_ch_sel 0.001864 4.334653 -0.892366 -0.153780 -1.977410 -2.614960 3.157149 -1.412924 -0.818778 0.694511 -2.917582 -0.807560 2.439515 -0.019126 -1.536311 -2.010805 -1.601842 0.542136 -2.512865 -2.207973
wb_dma_rf/inst_u19 0.728854 1.749212 -2.664598 -0.377506 -0.235271 0.967521 0.855432 2.553881 -0.303492 -1.253713 -1.693794 2.187124 -0.302660 -3.067829 2.373080 1.316356 1.768327 -0.932650 3.041146 -1.874406
wb_dma_rf/inst_u18 0.684793 1.677236 -2.564307 -0.467614 -0.247401 0.877819 0.865792 2.336612 -0.298263 -1.196505 -1.786655 2.321755 -0.383313 -3.044782 2.331253 1.343844 1.720394 -0.959984 2.760764 -1.751231
wb_dma_rf/inst_u17 0.797579 1.602264 -2.538415 -0.397592 -0.143628 1.025386 0.849625 2.511174 -0.214761 -1.250049 -1.692895 2.239214 -0.448341 -3.104794 2.328207 1.353612 1.704991 -0.958356 3.063802 -1.863883
wb_dma_rf/inst_u16 0.750296 1.686170 -2.631458 -0.432614 -0.260173 0.971463 0.857022 2.534056 -0.292523 -1.221617 -1.787767 2.263921 -0.366757 -3.117249 2.413889 1.360370 1.716389 -1.007827 3.008441 -1.799160
wb_dma_rf/inst_u15 0.755980 1.576785 -2.649634 -0.436153 -0.199683 1.054518 0.916484 2.570106 -0.211212 -1.274292 -1.759688 2.146409 -0.380370 -3.007305 2.419870 1.548226 1.854146 -0.900650 3.085257 -1.993072
wb_dma_rf/inst_u14 0.731349 1.659723 -2.623808 -0.365339 -0.184234 1.038988 0.857722 2.539552 -0.271899 -1.228858 -1.668373 2.181071 -0.420865 -3.067209 2.359290 1.393266 1.737233 -0.930017 3.066598 -1.910146
wb_dma_rf/inst_u13 0.764060 1.642440 -2.608516 -0.419451 -0.279890 0.974398 0.894960 2.483448 -0.267722 -1.269833 -1.750237 2.199135 -0.355822 -3.053626 2.401668 1.411237 1.796973 -0.953833 2.955821 -1.893886
wb_dma_rf/inst_u12 0.790951 1.672870 -2.604033 -0.335198 -0.195705 1.017323 0.855192 2.577212 -0.183440 -1.249934 -1.622404 2.162732 -0.454406 -3.092234 2.404944 1.373661 1.772766 -0.944779 3.221156 -1.875488
wb_dma_rf/inst_u11 0.697656 1.696303 -2.537230 -0.463588 -0.232829 0.948005 0.871940 2.404081 -0.353671 -1.218792 -1.789717 2.271054 -0.364325 -3.018952 2.250194 1.341352 1.688675 -0.977392 2.830537 -1.830660
wb_dma_rf/inst_u10 0.757194 1.592800 -2.545649 -0.319554 -0.306162 0.925968 0.897501 2.458529 -0.187976 -1.215924 -1.574887 2.264801 -0.392607 -3.051574 2.521600 1.361836 1.616168 -0.967699 3.054182 -1.750452
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.579782 7.155158 -0.132774 -1.858352 -0.598641 3.851041 -2.386705 2.824237 0.010412 0.998117 1.536077 -1.357665 3.267124 -0.044204 -1.472640 -3.402657 0.404617 1.009316 1.914993 0.162061
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.184015 -3.137660 0.355185 -1.102199 -2.773062 0.079613 1.705202 -2.832212 0.674587 0.753567 -5.033987 0.452403 -3.773962 0.098114 2.127663 5.587672 3.845389 -1.487954 0.906603 1.716970
wb_dma/input_wb1_ack_i -1.014886 0.256773 -1.156069 -0.424742 0.818589 -2.590357 -1.441161 -0.387086 -2.553031 -1.121750 -3.576428 2.426652 -1.312486 -2.038211 -1.559007 -1.748236 -0.741410 -2.785408 -5.057937 0.754219
wb_dma/wire_slv0_we 0.582945 1.933678 -1.702500 -4.369308 -2.585832 -4.080324 -0.967417 -4.931522 -2.853928 -2.522265 -2.690196 -2.323625 2.544320 1.666208 -0.503808 -2.116703 -0.610283 0.752657 -3.686110 0.430008
wb_dma_ch_rf/reg_ch_sz_inf -0.191515 2.014214 2.036645 0.457449 0.705398 -0.820348 -0.016879 -1.284986 0.419265 1.412092 0.327282 -2.097608 -1.805211 0.529444 -0.748800 -2.273081 -0.688005 0.058059 -2.256185 1.558091
wb_dma_ch_rf -1.423219 1.030337 0.589151 -1.284109 -2.560014 -2.525559 -0.102853 -3.157448 -2.948066 -0.144190 -3.568793 -2.166294 1.585434 1.219951 -2.254216 -2.756895 -0.114273 -0.533631 -6.804188 2.428245
wb_dma_ch_sel/wire_gnt_p1_d -0.236534 0.906208 -0.030344 0.423719 1.021995 -0.885384 -0.722427 -0.757859 -0.696452 0.183116 0.715677 2.564245 0.006855 -1.741968 -0.426997 -1.809942 -1.662498 -0.782286 -1.098787 1.120847
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.227171 0.934700 0.027398 0.463455 1.001290 -0.959080 -0.698067 -0.784981 -0.663219 0.230375 0.698103 2.568959 0.016629 -1.716135 -0.466160 -1.860490 -1.688648 -0.802083 -1.124961 1.177137
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.415198 0.561066 1.049080 -2.743572 2.025559 2.417243 -1.703186 2.014555 0.362421 -0.287282 -2.143912 -2.558959 -0.542152 1.085853 -3.562789 -0.372372 2.311229 0.151485 -0.488386 -1.225093
wb_dma_ch_sel/input_ch1_txsz 1.068910 -2.434443 -0.035990 -0.977533 1.193321 -1.115954 -2.508101 -0.021465 -0.434960 -0.560232 -1.310370 2.787890 1.102196 -1.168909 1.328884 -0.456080 -0.687181 -1.945754 -1.990629 3.697417
wb_dma/wire_ch3_txsz 1.868488 -1.194452 0.454354 -1.959490 0.254716 1.591130 0.284190 0.914454 1.110498 -1.177674 -1.497619 1.486188 -1.035209 -0.652389 1.047727 2.605510 1.321377 -0.156422 1.879402 -1.109348
wb_dma_ch_sel/assign_7_pri2 0.871130 -1.086286 0.138021 -0.869488 1.613225 1.764200 0.426458 1.259502 0.817092 -0.380526 -0.154967 0.251679 -1.358416 -0.081725 -0.817946 1.326570 0.715767 0.473994 1.479866 -2.368628
wb_dma_ch_pri_enc/inst_u30 1.605815 -0.216177 0.485368 -1.451780 1.251094 0.565131 -0.377133 0.037169 0.372717 -0.966878 -0.727828 4.142207 -0.980393 -2.426647 0.572969 0.621753 -0.437484 -0.957577 0.674411 0.076002
wb_dma/assign_3_dma_nd 0.388721 1.970762 -2.390916 -1.281304 1.890375 3.205965 -0.155119 4.496428 -0.187338 -0.640274 -1.477737 -1.488037 -0.165344 -0.829700 -1.423246 0.271398 2.491930 0.467724 3.154023 -4.279211
wb_dma_ch_rf/assign_6_pointer 1.377151 -1.250411 5.492158 -3.461980 0.339836 2.214545 2.161163 -2.484612 1.559795 1.627671 -4.067214 2.092352 -1.992537 1.400130 -3.432652 1.689621 -0.569147 -0.586974 -4.747517 0.569860
wb_dma_ch_rf/wire_ch_adr0_dewe -0.358457 -0.984793 -0.715498 1.483143 -1.920218 -1.115334 1.855622 -0.653879 0.317083 -0.015591 0.278429 -0.143849 -0.566098 -0.036578 2.598351 1.751285 0.428618 -0.051944 0.902032 0.042144
wb_dma_ch_pri_enc/always_2/if_1/cond 1.601346 -0.220119 0.415847 -1.451853 1.203298 0.582489 -0.383449 0.066665 0.363404 -1.004016 -0.772432 4.068902 -0.937501 -2.433133 0.604116 0.675836 -0.353057 -0.955295 0.712312 0.000767
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.039952 -0.826781 1.552265 -2.699040 0.044251 0.938151 1.477682 -0.409162 1.648974 0.261868 -3.830697 1.994170 -1.395353 -0.198490 0.991076 2.681670 -0.046430 -0.398348 0.581590 -0.409229
wb_dma_ch_sel/input_ch0_txsz 1.308334 0.518466 -0.297808 -2.087625 2.493032 1.919925 -1.840665 3.494639 0.394251 0.024719 -2.936058 -3.204739 -0.696759 0.338671 -0.440495 -0.703203 2.504811 -0.581463 -0.338256 0.021514
wb_dma_ch_sel/always_2 0.458710 1.841342 -2.296341 -1.230901 1.988473 3.308966 -0.144274 4.491928 -0.088464 -0.612808 -1.273527 -1.357732 -0.257566 -0.853931 -1.385022 0.362795 2.438910 0.545074 3.297126 -4.324775
wb_dma_ch_sel/always_3 0.472241 -1.472786 -0.741301 -3.193559 1.450005 3.074722 -1.759186 3.069386 -0.074880 -1.539432 -2.424062 -0.635904 1.186937 0.693289 -2.987979 1.587877 2.836690 0.012224 1.278106 -2.482789
wb_dma_rf/input_de_txsz_we 1.505796 -0.063042 0.013718 0.628258 3.157227 1.802398 -2.589595 4.389274 1.389580 0.725717 0.138714 -4.684188 -1.795197 0.044309 -0.505394 -2.174820 1.074316 -0.610572 2.792483 0.408863
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.582310 -1.836227 0.904911 -2.273817 -1.343187 0.885806 1.158578 -0.037351 -0.068829 -3.127475 -1.389719 1.281954 -0.817001 -0.514009 0.554426 1.842066 0.908363 -0.576569 -0.165843 -1.685683
wb_dma_ch_sel/assign_145_req_p0 0.048792 2.592091 -0.361609 0.472729 -1.517816 -0.088697 -0.606218 0.889826 -0.416421 -1.097300 -2.102252 -2.784302 -2.241443 -0.969527 0.648819 0.633747 2.937547 -0.440581 2.717772 -0.821912
wb_dma_de/always_3/if_1/if_1/cond -0.835054 0.145690 0.146560 0.998154 -1.000994 -1.115245 -2.064967 -0.991001 -1.208617 -1.033759 0.077108 -0.540357 -0.207134 -0.273825 -1.351075 -0.430274 0.331480 -0.351399 1.051966 0.532674
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.596980 -1.859439 0.977879 -2.210237 -1.476686 0.846551 1.238541 -0.127830 -0.075119 -3.227889 -1.226573 1.330522 -0.810776 -0.535225 0.558529 1.834962 0.801666 -0.551953 -0.233447 -1.645037
wb_dma_rf/always_1/case_1 -5.431036 5.804857 2.429365 -2.846248 -3.458136 -4.612121 1.858823 -1.204216 -1.412770 -1.032150 -1.666418 -1.249539 0.774711 -0.248281 -2.397948 -6.786238 -2.616656 -2.792420 -7.372722 3.461915
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.306354 1.933162 1.451867 -0.058587 -0.945300 -2.230715 0.467607 -1.212955 -0.223630 -0.103193 -1.329132 0.218368 -1.912067 -1.414169 0.097281 -1.787160 -0.754123 -1.878134 -0.546325 1.771016
wb_dma_ch_sel/assign_99_valid/expr_1 -3.212858 3.180477 -1.758612 -0.802347 -4.009078 0.533388 0.562400 -1.535896 -2.219419 -0.776179 -0.826758 -2.942648 1.788715 1.747346 -0.739947 1.766500 5.355099 1.462160 -1.861877 -0.780675
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.735649 1.841498 -3.069609 1.078176 -1.421051 0.464651 1.195222 2.515718 -0.562572 -0.258092 -0.898527 -1.779125 0.582279 -0.740859 1.894760 0.716024 2.110035 -0.024177 2.497426 -1.920196
wb_dma_wb_slv/reg_slv_adr -1.030525 3.939579 0.745801 0.479521 -4.557651 -3.540811 -1.146147 -0.508782 -1.706614 -1.106778 -1.580686 -0.154425 4.870513 -0.689323 1.065013 -4.600071 -3.131901 -2.360636 -2.869003 4.447684
wb_dma_ch_sel/assign_8_pri2 0.912038 -1.098916 0.127398 -0.921605 1.604802 1.742208 0.451557 1.275917 0.811663 -0.387527 -0.151946 0.248280 -1.322337 -0.122385 -0.788681 1.377289 0.738062 0.466348 1.536952 -2.330358
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.113904 1.970886 2.000756 0.435709 0.745786 -0.752807 -0.046234 -1.238536 0.456639 1.352422 0.319610 -2.033701 -1.778710 0.481593 -0.721766 -2.230456 -0.698082 0.054395 -2.105356 1.525019
wb_dma_wb_mast/wire_wb_cyc_o -0.236217 0.964239 -0.013442 0.433883 1.012904 -0.942469 -0.721848 -0.796948 -0.698002 0.168738 0.680981 2.672841 0.059493 -1.823944 -0.454629 -1.862390 -1.688728 -0.850299 -1.131581 1.178993
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.063602 -1.365245 0.396979 -0.769572 -0.734497 -0.733627 -0.228990 -2.258594 -1.444217 -0.774268 -0.853842 -0.947010 -0.060667 0.961122 -0.646247 -0.546067 -0.318945 -0.124024 -3.002741 0.536590
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.647667 -0.216563 0.443037 -1.492978 1.253855 0.609336 -0.400949 0.086787 0.376112 -1.038194 -0.811804 4.182136 -0.972434 -2.496466 0.646741 0.703102 -0.398660 -1.008834 0.757339 0.062039
wb_dma/wire_paused -2.437300 0.301819 1.069180 0.949125 0.552358 -0.551513 -0.404349 -0.055073 -0.116667 1.653377 -0.472090 0.948279 -0.643588 -0.276166 -0.489672 -0.598780 0.050543 -1.357334 -1.270297 2.238345
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.059486 4.045201 1.010010 0.336967 -0.603438 -3.442092 2.655748 -2.600940 -0.456911 1.335589 -3.458187 -2.144251 -1.931369 -0.673731 -3.545872 -3.947367 -2.446907 -1.221619 -2.342694 -1.120480
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.211065 0.928658 -0.012005 0.409773 1.077201 -0.911954 -0.696432 -0.754359 -0.660565 0.148165 0.721431 2.688689 0.014540 -1.854550 -0.392514 -1.799541 -1.703842 -0.842891 -1.044454 1.116595
wb_dma/wire_ch1_adr1 -0.870488 -0.095682 1.412792 -0.828226 -0.320416 0.481271 -0.014909 -1.463100 -0.079088 -0.264528 0.651797 0.535142 0.193210 0.870925 -3.336748 0.195465 -0.236791 0.668552 -0.416649 -1.141757
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.179135 1.170376 -1.036511 0.925805 -1.012768 -0.272577 0.683564 -1.084486 -0.996531 4.171443 -2.834073 0.741306 2.424758 1.382439 -2.177861 0.533259 1.427094 -1.278739 -2.818418 1.920281
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.583971 -1.678440 2.233619 -2.936126 -1.760497 1.185724 1.080776 -1.559689 -0.293014 -3.299063 -0.819068 1.661219 -0.495952 0.349907 -2.750722 1.687474 0.593209 -0.044505 -0.910594 -2.518869
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.510018 0.710599 -4.086864 2.606583 -2.329467 -0.586983 -1.424521 3.130961 -2.000841 -1.462445 -0.620522 -2.592483 3.441070 -0.503177 -0.183481 -0.432378 1.614580 -0.268379 3.946815 -1.513212
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -0.600923 -1.451953 -1.592473 -0.349279 -4.067769 0.718756 -0.192772 1.421916 -2.082705 -4.873157 -1.099121 -0.565430 2.738381 -0.219230 -2.645430 1.584677 1.958077 -0.205903 3.291550 -4.124258
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.544266 -1.892111 0.962667 -2.264174 -1.479278 0.824210 1.239817 -0.135503 -0.096661 -3.229324 -1.280644 1.340749 -0.810162 -0.526685 0.527312 1.787808 0.853637 -0.578375 -0.272386 -1.653929
wb_dma_ch_sel/always_39/case_1/stmt_4 0.904175 -1.111452 0.114651 -0.924449 1.590941 1.749596 0.458184 1.244139 0.820419 -0.387130 -0.160791 0.283345 -1.332127 -0.117025 -0.786203 1.367601 0.722923 0.476845 1.478633 -2.309946
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.600224 -0.193093 0.444543 -1.447326 1.122436 0.541759 -0.418631 0.088232 0.353787 -1.043400 -0.760413 4.146743 -0.924015 -2.450785 0.658651 0.706241 -0.382136 -0.974252 0.763272 0.098190
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.545784 0.618430 -4.088724 2.515165 -2.374035 -0.661014 -1.362836 2.972657 -2.095878 -1.534522 -0.766969 -2.548037 3.486158 -0.367307 -0.248495 -0.277713 1.649487 -0.199995 3.707366 -1.647497
wb_dma_ch_pri_enc/wire_pri14_out 1.652194 -0.272871 0.438699 -1.445174 1.263226 0.662328 -0.373389 0.134131 0.450154 -1.017006 -0.715282 4.126419 -1.026655 -2.459397 0.644824 0.814483 -0.330879 -0.957511 0.933513 -0.033249
wb_dma_ch_sel/always_39/case_1/stmt_1 0.387822 1.846187 -2.297641 -1.355075 2.021347 3.289556 -0.073036 4.413273 -0.133708 -0.625396 -1.491008 -1.384885 -0.245443 -0.789059 -1.496579 0.373458 2.503187 0.544667 2.988360 -4.363431
wb_dma_rf/wire_ch6_csr -0.003930 0.385254 -0.136608 -0.363168 -1.702022 -0.436434 -0.752091 -1.743824 -2.453671 0.254225 -2.844576 -2.211260 1.878281 1.657447 -0.787476 -0.423609 1.666512 0.748864 -6.234714 2.009002
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.678892 2.165704 -1.686286 1.261801 -0.367794 1.201890 -1.404615 3.497263 0.296724 -0.357628 0.630139 -1.860733 0.415479 -1.497217 1.106069 -1.272137 0.790119 -0.629677 4.940103 -0.347708
wb_dma_wb_if/input_wb_we_i 3.320987 1.141284 -3.405430 3.777847 -1.493909 0.542049 -3.850342 2.547428 -0.315491 1.775372 2.254076 0.089929 2.839535 -2.142318 4.681942 -2.325324 -1.243488 -2.496897 6.751731 4.096773
wb_dma_ch_sel/assign_141_req_p0 0.082710 2.559798 -0.336336 0.588453 -1.601795 -0.085068 -0.540045 0.816483 -0.329408 -1.157063 -2.019360 -2.817552 -2.352634 -1.027267 0.740868 0.710958 2.950139 -0.421390 2.961919 -0.820872
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.874653 0.616459 -4.477194 1.768829 -1.509682 0.529652 0.708687 4.206362 -0.884342 -0.569460 -0.678160 -2.210612 3.656319 -0.260573 1.153298 0.190643 1.533521 0.199197 3.113723 -2.355310
wb_dma_ch_sel_checker 0.948812 -0.119956 0.336386 -1.026432 -1.334647 -0.137514 -0.125134 -0.342529 0.292262 -0.841601 -1.339802 1.190990 0.287761 -0.549789 1.866359 1.288359 0.621759 -0.631249 0.384479 1.187793
wb_dma_ch_rf/reg_ch_dis -0.092390 2.413344 -0.693861 -0.068960 2.723983 -2.276522 -1.851250 -0.174725 -0.215893 0.931826 -3.384568 0.363754 -1.903666 -1.394935 1.264895 0.623733 1.165642 0.374046 -0.477429 0.774986
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.984862 -0.692501 2.835130 -3.391359 -0.374644 1.266465 1.459766 -1.985510 1.458517 0.103543 -3.204331 2.366514 -0.957249 0.723009 -2.472162 2.613921 -0.322922 0.294947 -0.041766 -1.517330
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.582019 0.585009 -3.982619 2.593576 -2.444480 -0.763391 -1.426051 2.894666 -2.113843 -1.529452 -0.734867 -2.639792 3.439794 -0.358056 -0.305578 -0.494153 1.526484 -0.270764 3.624683 -1.491128
wb_dma_ch_rf/wire_pointer_we -0.035415 -1.345497 0.374695 -0.828124 -0.778130 -0.791158 -0.228532 -2.277787 -1.500784 -0.875402 -0.887477 -0.931200 -0.053282 0.938471 -0.611220 -0.559241 -0.303343 -0.079294 -2.984067 0.456468
wb_dma_ch_sel/always_46/case_1/stmt_1 2.005408 0.292651 -1.395974 0.781162 0.240763 1.735399 0.122468 0.572830 0.315046 2.847139 0.736076 -0.753271 1.369626 0.736254 1.854132 -0.394756 0.006684 0.113114 0.386151 1.074075
wb_dma_wb_slv/always_3/stmt_1 0.470420 0.972088 -2.465858 -4.469184 -2.838626 -3.626123 -0.723163 -4.406817 -3.083588 -2.683836 -2.426996 -1.120131 3.226441 1.332178 -0.451868 -1.876896 -0.944135 0.369732 -3.185475 0.178975
wb_dma_ch_rf/always_2/if_1/if_1 1.999107 -0.639064 2.800641 -3.342298 -0.335000 1.263809 1.340645 -1.865353 1.418148 0.047084 -3.192360 2.360101 -1.009000 0.595377 -2.411779 2.587858 -0.266940 0.215869 0.026701 -1.439632
wb_dma_pri_enc_sub/assign_1_pri_out 1.565766 -0.157492 0.414683 -1.460994 1.240013 0.524855 -0.436058 0.041861 0.321860 -0.966554 -0.796293 4.174281 -0.880823 -2.458225 0.599189 0.558462 -0.474601 -0.999341 0.576306 0.193391
wb_dma_ch_sel/input_ch0_adr0 -0.636859 1.208011 0.034237 0.493539 -6.725660 -1.363096 1.405911 -1.128146 0.189412 -2.863630 -0.155107 -1.036044 2.249192 0.268060 4.923365 3.260897 2.530507 0.914273 1.531164 1.469655
wb_dma_ch_sel/input_ch0_adr1 -0.800076 0.178311 0.179153 0.969800 -1.013808 -1.162295 -2.042962 -1.080019 -1.222703 -1.021476 0.094095 -0.492795 -0.235784 -0.294699 -1.363304 -0.463992 0.299192 -0.334619 1.045002 0.511102
wb_dma_wb_slv/assign_4 -2.702764 -1.701452 -2.365977 1.651032 -1.320466 -4.193081 0.815396 0.610189 -1.595466 1.034988 -1.227197 -1.229331 1.186986 0.714963 -4.695188 -4.171883 -2.184911 -2.344680 -4.660791 0.828625
wb_dma_wb_mast/input_wb_data_i -0.620909 -0.128413 1.322778 -0.828009 -0.880181 -2.494018 -1.149406 -0.710163 -1.262487 -0.246857 -3.945843 -1.221235 0.844408 2.964148 0.624443 -0.738070 -1.374625 -2.109592 -5.867206 2.353900
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.698585 -1.877818 2.283348 -2.974731 -1.785132 1.313324 1.128010 -1.563166 -0.175252 -3.396387 -0.731498 1.789990 -0.535999 0.307177 -2.713246 1.930980 0.632138 0.025081 -0.657599 -2.718299
wb_dma_de/wire_adr1_cnt_next1 -2.219558 0.776913 -1.120491 -0.239545 2.008196 -0.011648 -1.091681 0.492806 -0.215296 -0.395579 1.490399 1.393858 3.056107 0.671856 -2.824009 1.015266 0.189764 3.004846 0.703920 -2.975678
wb_dma_ch_sel/inst_u2 -0.221926 0.948835 -0.012341 0.441349 1.025278 -0.928212 -0.712494 -0.757595 -0.682141 0.166943 0.731447 2.609024 0.006287 -1.775551 -0.444993 -1.885056 -1.720478 -0.799063 -1.064457 1.126305
wb_dma_ch_sel/inst_u1 -1.332780 -2.124730 -2.135823 -1.939444 -1.943523 -1.082267 -0.012495 0.917914 -1.621704 -3.360420 -4.562683 0.732747 5.068136 1.585302 -2.735552 3.843101 1.969665 1.230299 0.526392 -4.516442
wb_dma_ch_sel/inst_u0 1.630975 -0.278509 0.476567 -1.469779 1.251547 0.673022 -0.373566 0.142213 0.438516 -1.006123 -0.717402 4.014685 -1.043787 -2.397273 0.614111 0.760059 -0.331668 -0.950985 0.869368 -0.009740
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.629244 -0.344054 0.477447 -1.474417 1.248587 0.672172 -0.392723 0.114022 0.449498 -1.026920 -0.742521 4.021825 -1.015817 -2.358184 0.590945 0.777023 -0.318557 -0.905516 0.789651 -0.007310
wb_dma/wire_adr0 -1.921906 0.453710 0.489948 -1.178155 -7.183789 -2.338747 4.378934 -2.024141 -1.049515 -3.942938 -1.732066 -0.238570 2.047555 0.672081 2.353404 1.862449 1.263495 -0.816007 -2.579141 -0.667017
wb_dma/wire_adr1 -1.548400 0.060742 1.474080 0.183650 -1.238968 -0.547276 -2.031928 -2.338497 -1.164594 -1.209510 0.679949 0.059900 -0.053755 0.503259 -4.315658 -0.142223 0.110314 0.305869 0.724175 -0.529724
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.628694 0.226246 0.363907 -0.071186 -3.120038 0.074627 -0.159017 0.174645 -1.512752 -3.485295 -0.792602 -2.282855 1.041502 0.399596 -3.393222 -0.270692 1.310029 0.072282 1.136951 -2.820183
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.552680 -1.870552 0.944667 -2.203476 -1.339581 0.844070 1.166011 -0.092326 -0.071672 -3.142564 -1.275914 1.302358 -0.826631 -0.494618 0.501677 1.810681 0.825867 -0.558741 -0.181583 -1.660895
wb_dma_ch_rf/assign_18_pointer_we -0.114900 -1.304269 0.251005 -0.924677 -0.901846 -0.902303 -0.298542 -2.351279 -1.621947 -0.963659 -1.037103 -0.945174 0.129471 0.959127 -0.655916 -0.587866 -0.249221 -0.085819 -3.138385 0.450361
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 2.007149 0.267815 -1.379806 0.741936 0.273315 1.665012 0.136476 0.545205 0.280511 2.869570 0.574604 -0.730432 1.340387 0.721355 1.808589 -0.406763 -0.000953 0.025575 0.300610 1.110356
wb_dma_ch_sel/wire_req_p0 -0.591774 -3.966613 -1.356697 -1.826008 -2.162320 -0.699512 1.579236 1.104472 -1.670909 -2.388955 -5.051771 -0.507889 2.793988 1.498627 -4.340778 1.084233 0.195192 -2.008089 -0.630510 -3.782771
wb_dma_ch_sel/wire_req_p1 -0.187853 0.890418 0.004385 0.456147 1.054271 -0.915524 -0.709427 -0.778765 -0.704032 0.179052 0.719637 2.634617 -0.009956 -1.734953 -0.447056 -1.804926 -1.676416 -0.795117 -1.093595 1.139054
wb_dma/wire_ndnr 0.453528 -1.349753 -0.791022 -3.130177 1.490036 3.117718 -1.799609 3.190127 -0.083575 -1.470080 -2.403087 -0.716472 1.098029 0.682940 -3.077284 1.474599 2.837631 0.025176 1.446869 -2.543113
wb_dma_de/reg_mast0_drdy_r 1.626248 -5.200423 -0.630597 -0.600662 -0.407426 0.105508 0.548274 1.181194 1.280816 -1.095651 -1.838210 0.142455 -0.654464 0.469759 3.578012 4.289914 2.049524 -0.715901 1.278416 0.407722
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.715133 -0.345127 0.529617 -1.505803 1.453159 0.687941 -0.422646 0.125619 0.441183 -1.041063 -0.716862 4.361438 -1.146080 -2.573812 0.583889 0.771940 -0.439745 -0.967127 0.837496 -0.013146
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.683445 2.589769 -1.286829 -0.600226 -5.335047 -0.782904 4.697222 -0.965466 -1.125335 -0.528409 -0.677242 -1.535161 2.915838 1.410788 3.516994 0.095552 0.794229 0.165641 -4.399157 -0.339790
wb_dma_ch_sel/assign_137_req_p0 0.043713 2.642182 -0.312609 0.508702 -1.597128 -0.048143 -0.484758 0.833166 -0.342506 -1.087626 -1.945024 -2.722421 -2.366252 -1.029361 0.800163 0.673315 2.931290 -0.382965 2.924380 -0.843204
wb_dma_rf/wire_pointer2 1.036190 -0.142406 0.404844 -1.044228 -1.314224 -0.122831 -0.136376 -0.336887 0.330098 -0.853949 -1.295007 1.303030 0.242209 -0.568214 1.892211 1.309403 0.598000 -0.618945 0.487354 1.173567
wb_dma_rf/wire_pointer3 3.045736 -0.718337 1.556377 -2.765754 -0.007762 0.831063 1.617550 -0.574380 1.625564 0.349055 -4.117052 2.018025 -1.391618 -0.214861 0.863853 2.618683 -0.128892 -0.425316 0.332288 -0.463777
wb_dma_rf/wire_pointer0 0.491714 -1.924784 4.698279 -2.814263 0.586531 2.978682 1.149325 -1.239189 1.237603 0.259670 -1.868196 1.775598 -1.867473 1.052645 -3.294985 1.808748 0.696363 -0.396922 -3.486960 -0.041280
wb_dma_rf/wire_pointer1 1.936179 -1.243316 0.488919 -1.957786 0.215779 1.591492 0.298962 0.902158 1.146951 -1.243500 -1.508692 1.547966 -1.030923 -0.654142 1.107012 2.681712 1.321750 -0.181279 1.923712 -1.097184
wb_dma_rf/wire_sw_pointer0 -0.620703 0.386319 0.240981 -0.761995 0.340037 -1.991983 -0.270259 -1.187084 -0.936936 -1.368964 -0.728293 0.427395 -0.269025 0.011969 0.411796 -0.253569 -0.716496 0.255647 -2.482349 -0.096036
wb_dma_de/always_21/stmt_1 1.653851 -5.176374 -0.589984 -0.669674 -0.279675 0.238393 0.506464 1.267269 1.322135 -1.098382 -1.809141 0.208869 -0.684772 0.428937 3.506587 4.222265 2.038896 -0.725366 1.342895 0.400048
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.524617 -1.616514 -0.763262 -3.105811 1.428758 3.068839 -1.926219 3.223249 -0.040235 -1.527446 -2.376804 -0.793303 1.238328 0.758194 -2.945204 1.547252 2.839469 -0.024444 1.435072 -2.342951
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.378110 3.944121 0.707597 0.789948 -1.173787 0.084207 -1.542601 1.630751 0.952119 0.188552 -0.220549 -2.617325 -1.028888 -1.475058 2.274266 -2.248757 0.619730 -1.174518 3.055562 2.504450
wb_dma_ch_arb/input_advance 0.347457 1.925208 -2.371827 -1.251434 1.879534 3.219218 -0.144766 4.381918 -0.163776 -0.624362 -1.429233 -1.472994 -0.149239 -0.807007 -1.397022 0.264174 2.494302 0.490810 3.074822 -4.191559
wb_dma_de/always_7/stmt_1 0.445596 0.615881 -0.652197 -0.985595 3.937759 2.137191 -1.795390 4.049355 0.198277 0.829239 -1.570031 -4.382744 -1.090373 0.739695 -2.232655 -1.986167 1.900782 -0.018547 -0.404618 -1.174563
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.747060 1.648712 -2.625492 -0.373727 -0.203098 1.017849 0.911248 2.505447 -0.237502 -1.222507 -1.615721 2.235371 -0.446373 -3.070131 2.376229 1.376731 1.720564 -0.898795 3.102843 -1.986505
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.629218 -1.920563 0.961966 -2.271172 -1.295185 0.937328 1.163031 -0.063053 -0.052075 -3.151563 -1.288418 1.369862 -0.880109 -0.527591 0.465950 1.857584 0.881249 -0.567807 -0.126502 -1.728388
wb_dma_de/always_3/if_1/cond -0.802416 0.205229 0.070189 1.084166 -1.014774 -1.108312 -2.152342 -0.937909 -1.197915 -1.069339 0.126285 -0.570432 -0.253784 -0.316073 -1.276737 -0.411460 0.406075 -0.321309 1.293679 0.491203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.735609 0.573431 -4.345282 1.557786 -1.255859 0.555753 0.588290 4.226911 -0.868616 -0.481178 -0.824650 -2.089866 3.651680 -0.236385 1.016388 0.044418 1.413979 0.116252 2.899820 -2.207849
wb_dma_ch_sel/assign_101_valid -3.148098 3.240155 -1.675442 -0.902687 -3.941424 0.579895 0.449485 -1.550629 -2.200199 -0.799400 -0.968278 -2.867665 1.516058 1.549252 -0.686986 1.834286 5.599325 1.360919 -1.691852 -0.682609
wb_dma_ch_sel/assign_98_valid -3.050791 3.371596 -1.683196 -0.726569 -4.084264 0.528541 0.549519 -1.491614 -2.078962 -0.683373 -0.763332 -3.047913 1.682400 1.623192 -0.489896 1.640656 5.365952 1.380093 -1.618796 -0.585524
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.805937 1.939627 -3.226151 1.019544 -1.461748 0.466795 1.278933 2.594550 -0.612171 -0.255933 -1.038388 -1.825452 0.544319 -0.741103 1.928597 0.848622 2.281023 -0.011320 2.436464 -2.049095
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.441992 0.520878 -4.059228 2.591869 -2.326471 -0.615029 -1.360143 3.106911 -1.950407 -1.476962 -0.559183 -2.517561 3.414638 -0.491251 -0.092728 -0.390453 1.492520 -0.228997 3.920698 -1.533611
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.637761 -0.292909 0.462216 -1.444643 1.170121 0.641654 -0.386121 0.065896 0.391695 -1.011508 -0.739317 4.012591 -0.969700 -2.354964 0.704691 0.764691 -0.319729 -0.917385 0.777820 0.076402
wb_dma_rf/wire_ch7_csr -0.120832 0.328162 -0.197456 -0.522027 -1.536839 -0.324095 -0.551207 -1.594842 -2.176930 0.389284 -2.686891 -2.013869 1.580124 1.597552 -0.563098 -0.244003 1.784738 0.605182 -5.860260 1.878175
wb_dma_ch_sel/reg_csr 3.434660 1.143541 0.116109 0.247529 -0.858580 0.280389 0.918860 2.151844 0.117023 1.507786 -2.237779 -2.118749 3.123748 0.552384 2.509043 -2.930699 -2.320133 0.224562 -4.472489 2.635263
wb_dma_de/reg_next_state -1.893806 2.694076 -1.286600 -0.420544 -0.570584 -0.897772 0.726314 -0.749763 0.146080 4.780144 -3.740395 0.453413 1.863634 0.803609 -2.257531 -0.264203 0.568248 -1.439952 -0.301131 1.736594
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 4.162446 5.109410 -0.411097 -4.868184 -2.197541 5.297479 0.898373 3.659966 2.048384 1.678384 -2.357365 -0.068514 4.843624 1.392791 1.951858 0.882470 0.875355 1.299790 2.212442 -0.552910
wb_dma_de/always_11/stmt_1/expr_1 -0.813986 0.169013 0.124090 1.044463 -0.997066 -1.096589 -2.059962 -0.934852 -1.173939 -1.009919 0.122441 -0.522697 -0.213941 -0.292404 -1.262015 -0.404248 0.353582 -0.304390 1.167250 0.507440
wb_dma_ch_rf/input_ptr_set 1.852710 -1.205052 0.483156 -1.902138 0.242700 1.530508 0.277649 0.878788 1.110134 -1.166212 -1.502624 1.490963 -1.013984 -0.643832 1.026300 2.575812 1.283429 -0.144636 1.833768 -1.082220
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.601014 0.060465 1.493654 0.185030 -1.328394 -0.577252 -2.037687 -2.391124 -1.222705 -1.303070 0.709167 0.046949 -0.059141 0.512252 -4.373987 -0.157012 0.157161 0.298826 0.759234 -0.563451
wb_dma_ch_sel/assign_12_pri3 1.854662 -1.199030 0.501817 -1.929241 0.213661 1.547236 0.330600 0.871302 1.098871 -1.166631 -1.457817 1.453864 -1.014992 -0.623066 0.990658 2.604608 1.307540 -0.114325 1.855571 -1.133991
wb_dma_de/assign_65_done/expr_1/expr_1 0.984661 4.363288 0.070273 -1.339176 2.154423 1.271662 -0.917783 1.818435 -0.111832 0.133837 -1.580190 0.327231 -1.539973 -2.497307 -0.700400 -2.442670 0.545172 -0.857601 0.103100 -0.222751
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.847677 -1.145876 0.493652 -1.898899 0.194933 1.563565 0.327776 0.871833 1.103714 -1.176247 -1.494957 1.471818 -0.977486 -0.660030 1.080835 2.591800 1.324733 -0.135604 1.906053 -1.092878
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.236582 0.913360 0.018323 0.451189 1.041632 -0.922731 -0.683912 -0.763614 -0.657205 0.212117 0.730924 2.597378 0.039004 -1.756424 -0.453939 -1.827226 -1.718255 -0.779991 -1.116239 1.146933
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.834157 0.506072 -4.149015 1.589124 -1.367460 0.480393 0.686992 3.955131 -0.886289 -0.497244 -0.628329 -2.030924 3.666451 -0.157390 0.944731 0.008980 1.240448 0.190144 2.714416 -2.151400
assert_wb_dma_ch_sel/input_valid 0.913540 -1.091823 0.110274 -0.922818 1.578100 1.750595 0.438985 1.266468 0.827400 -0.367703 -0.201468 0.280704 -1.346181 -0.096700 -0.778481 1.364329 0.730695 0.460286 1.501182 -2.313879
wb_dma/input_wb0_stb_i -0.454109 1.213673 -2.117092 3.689691 -3.278650 -1.099395 -1.627075 1.732060 -0.582279 -1.422049 0.921860 -2.487326 -0.344222 -1.747019 2.327688 0.096831 1.524718 -1.066036 6.737841 0.252175
wb_dma/wire_ch1_csr 0.716649 0.789699 -0.794958 0.931922 -0.516024 -0.861094 -2.535825 -0.879258 -1.787434 1.044222 -2.244355 -2.667612 1.822499 1.122900 1.689221 -0.248576 1.563441 1.665811 -4.575306 3.758021
wb_dma_rf/assign_5_pause_req -0.312430 4.138677 0.781959 0.581999 -0.416687 -2.891997 3.438255 -1.285856 0.046971 2.856711 -5.695200 1.326736 -2.608811 -2.518520 -1.625168 -2.529710 -2.266757 -3.040062 -1.268117 0.271203
wb_dma_de/always_12/stmt_1 0.931490 4.435618 0.076112 -1.445473 2.254083 1.289881 -0.942298 1.773333 -0.157105 0.126542 -1.643958 0.424731 -1.554275 -2.492198 -0.792777 -2.429204 0.677583 -0.807313 -0.087731 -0.278603
wb_dma_wb_if/wire_wb_ack_o -0.795383 -1.283701 -0.293193 0.626644 0.343452 -2.399956 -0.817601 -0.429632 -1.226354 -0.478568 -2.481559 -0.277794 -2.075109 -0.255419 -1.391773 -0.800399 -0.492096 -1.892015 -3.524353 0.403010
wb_dma_ch_rf/always_5/if_1/block_1 -0.046654 -1.251071 0.261114 -0.865224 -0.815306 -0.839622 -0.281556 -2.197134 -1.512399 -0.916240 -0.937968 -0.945052 0.026031 0.888354 -0.601092 -0.581011 -0.231118 -0.121871 -2.915740 0.461788
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.805850 1.665196 -2.584202 -0.334964 -0.133581 0.983208 0.850545 2.502173 -0.187767 -1.222614 -1.565264 2.452358 -0.390615 -3.202026 2.445255 1.346001 1.644566 -0.975705 3.162328 -1.841582
wb_dma_ch_arb/assign_1_gnt -1.484993 -1.259135 -2.236023 -1.547147 -1.180010 -1.860535 -0.383146 0.146741 -2.259798 -3.273882 -4.031470 3.203514 4.887327 -0.168495 -2.855959 2.497577 0.607044 0.522268 -0.329209 -3.623322
wb_dma_rf/input_dma_err 0.780111 1.482555 -2.576446 -0.466966 -0.120054 1.060137 0.992839 2.446843 -0.217526 -1.223168 -1.651041 2.336737 -0.507287 -3.015203 2.335387 1.530891 1.703371 -0.903117 2.963259 -2.019312
wb_dma/wire_wb0_addr_o -0.840362 0.213537 0.136894 1.039461 -1.040671 -1.132027 -2.083449 -1.020652 -1.172963 -1.026793 0.139468 -0.512891 -0.179919 -0.299727 -1.259855 -0.435900 0.275213 -0.315216 1.120912 0.537661
wb_dma_de/assign_73_dma_busy/expr_1 0.823338 2.887153 1.235074 -0.111946 0.924062 -1.729061 2.987514 -1.336458 0.433222 1.102677 -2.882476 -1.867101 -3.266279 -0.767970 -4.173236 -2.836409 -2.010558 -0.680031 -0.518777 -3.111961
wb_dma/input_dma_nd_i 0.384868 1.903395 -2.368309 -1.144138 1.918869 3.193759 -0.151188 4.476108 -0.108770 -0.600804 -1.273248 -1.411986 -0.197872 -0.888754 -1.349250 0.278284 2.407484 0.470298 3.272599 -4.227077
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.389564 0.939196 1.274766 1.903723 -1.179421 -1.854626 1.835829 -1.786971 0.824887 1.294346 0.559092 -2.189791 -2.387208 0.423783 1.978687 -0.310192 -0.157032 0.062983 -1.082962 1.503536
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.452997 0.924646 1.275631 1.897039 -1.261496 -1.835452 1.801627 -1.862790 0.759046 1.265724 0.577450 -2.130032 -2.193160 0.456899 1.843246 -0.399461 -0.238087 0.010767 -1.189856 1.499781
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.189431 0.956559 -0.011108 0.451432 1.069227 -0.951312 -0.694753 -0.752893 -0.701192 0.200877 0.754931 2.722292 -0.026957 -1.826645 -0.431295 -1.884962 -1.748089 -0.834949 -1.073770 1.135833
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.760645 1.633581 -2.621046 -0.366343 -0.182886 1.033220 0.893945 2.525669 -0.260736 -1.223611 -1.649115 2.217082 -0.421700 -3.054345 2.401863 1.410341 1.772881 -0.897892 3.061362 -1.918044
wb_dma_ch_sel/assign_3_pri0 0.366008 1.878977 -2.341061 -1.416824 2.067481 3.307826 -0.065061 4.361449 -0.207268 -0.628798 -1.518804 -1.319460 -0.186813 -0.755082 -1.564455 0.419893 2.529004 0.559449 2.889495 -4.406364
wb_dma_de/always_23/block_1/stmt_8 -0.848608 0.106088 0.142400 1.053099 -1.003107 -1.134540 -2.131143 -0.958977 -1.209948 -1.101976 0.107779 -0.540908 -0.227288 -0.291810 -1.345495 -0.427975 0.371845 -0.353396 1.189249 0.478639
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.481654 -1.421839 -2.177593 -1.571221 -1.156446 -1.755678 -0.467802 0.211686 -2.145060 -3.256429 -3.989958 3.040884 4.765579 -0.100475 -2.834949 2.640321 0.839059 0.559049 -0.210100 -3.654185
wb_dma_de/always_23/block_1/stmt_1 -1.967481 2.690600 -1.302993 -0.351686 -0.579658 -1.034139 0.798064 -0.636035 0.136248 4.561050 -3.997527 0.297710 1.553720 0.589146 -2.323227 -0.437731 0.541014 -1.764603 -0.167448 1.662802
wb_dma_de/always_23/block_1/stmt_2 1.398557 0.526682 -0.321740 -2.049714 2.571346 1.996005 -1.861754 3.685305 0.453478 0.037237 -2.926027 -3.190150 -0.814337 0.243737 -0.338088 -0.674359 2.552713 -0.605559 -0.079704 0.027574
wb_dma_de/always_23/block_1/stmt_4 2.122539 -0.192415 0.130735 -1.387759 0.730326 0.253433 1.238330 1.600695 1.369580 1.477113 -4.900335 -2.751929 -1.837120 0.681179 1.877232 1.221606 1.569163 -0.798275 -0.707395 0.459492
wb_dma_de/always_23/block_1/stmt_5 3.507060 0.457542 -1.847255 -3.113317 1.030777 3.971803 -1.813201 5.089058 0.894675 -1.130217 -2.391940 0.516926 1.874126 -0.812274 1.832050 1.418392 1.959435 -0.770647 4.445650 -1.237597
wb_dma_de/always_23/block_1/stmt_6 0.636504 2.279382 -1.758302 1.405774 -0.479823 1.172743 -1.443356 3.592599 0.305000 -0.369503 0.743966 -1.943213 0.436503 -1.529164 1.184225 -1.337565 0.804079 -0.668581 5.197018 -0.360335
wb_dma_rf/inst_u25 0.761256 1.557110 -2.585983 -0.364970 -0.279392 0.962654 0.886209 2.424599 -0.232847 -1.191064 -1.613332 2.207872 -0.395886 -2.991071 2.446326 1.481744 1.728673 -0.920320 3.017306 -1.797348
wb_dma_wb_mast/input_mast_go -0.264095 0.972804 -0.012239 0.419376 1.003166 -0.960343 -0.709960 -0.804381 -0.711287 0.188263 0.694192 2.547860 0.059184 -1.749917 -0.474466 -1.875331 -1.686334 -0.791881 -1.217033 1.158734
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.122928 3.130809 1.081398 1.325268 0.525694 -0.321163 -0.559500 0.636417 0.523118 1.135087 0.761147 -3.108831 -1.606010 -0.325862 -0.193934 -3.136492 -0.586039 -0.312155 0.361626 1.120775
wb_dma_ch_sel/assign_125_de_start/expr_1 -3.811775 2.233859 -0.621773 1.601518 3.271334 -2.184647 -3.090466 0.854478 -0.969367 0.941282 -1.266494 0.800514 -1.999242 -1.979564 0.381999 -0.194163 2.288818 -0.613110 -0.534370 1.979075
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.128120 2.404665 0.370678 1.008479 -0.543907 -3.105682 1.914692 -1.391318 -0.912318 1.739067 -3.648118 0.365123 -1.032330 -1.267443 -3.032944 -2.682938 -1.866211 -2.515100 -1.617225 0.084223
wb_dma_ch_sel/assign_151_req_p0 -0.026242 2.572898 -0.374146 0.630891 -1.479690 -0.087613 -0.477230 0.822283 -0.350771 -1.041170 -1.824515 -2.757846 -2.318056 -0.975716 0.704991 0.575463 2.835834 -0.365223 2.851152 -0.853251
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 0.832718 -1.483436 -2.884938 -0.472929 0.972096 0.540979 -0.771480 3.248282 -0.413345 -1.034989 -2.151721 1.032982 0.581018 -1.809465 2.248219 1.157819 1.791973 -1.506765 1.372226 -0.169742
wb_dma_wb_mast/reg_mast_dout -0.474254 -0.157724 1.407990 -0.947181 -0.822578 -2.464976 -1.086852 -0.691198 -1.129537 -0.295441 -3.816862 -1.242745 0.895088 3.043749 0.753390 -0.683410 -1.473299 -2.018647 -5.770092 2.270349
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.708299 2.306811 -1.357564 -0.544816 -5.465172 -0.856619 4.872454 -0.974979 -1.113995 -0.605819 -0.576461 -1.426829 2.904705 1.400837 3.607183 0.273343 0.817952 0.098595 -4.265237 -0.424015
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.202542 0.899192 -0.030191 0.451278 1.001512 -0.918220 -0.681661 -0.787135 -0.701477 0.189133 0.720502 2.570290 -0.005743 -1.748333 -0.449250 -1.809646 -1.687806 -0.798131 -1.099076 1.142434
wb_dma_ch_sel/assign_100_valid -3.301016 3.316257 -1.685330 -0.888919 -3.958556 0.506873 0.406602 -1.598533 -2.213649 -0.908059 -0.874911 -2.882805 1.638470 1.598225 -0.764981 1.870329 5.563931 1.525405 -1.754673 -0.792452
wb_dma_ch_sel/assign_131_req_p0 -0.714487 0.478930 0.220417 0.039434 -3.308180 -0.009110 -0.292433 0.264664 -1.617122 -3.473775 -0.855386 -2.498435 1.163225 0.321814 -3.256736 -0.457149 1.413316 -0.075499 1.207060 -2.608122
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.002994 2.794983 -0.257673 0.483363 -1.527504 -0.096445 -0.497464 0.753390 -0.347686 -0.958464 -2.028891 -2.792595 -2.316332 -0.980941 0.671183 0.498869 2.888248 -0.410033 2.548119 -0.748276
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.773204 1.944061 -3.169566 1.041340 -1.458571 0.452546 1.230054 2.575443 -0.614428 -0.289834 -0.961160 -1.831833 0.622715 -0.721644 1.910266 0.713841 2.173552 0.002104 2.494801 -1.932965
wb_dma_ch_rf/input_dma_done_all 1.411911 0.544571 -0.332888 -2.148080 2.547193 2.059669 -1.819233 3.678586 0.471379 -0.033011 -3.001766 -3.075640 -0.816882 0.215666 -0.314274 -0.540113 2.631238 -0.590038 -0.029219 -0.092534
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.610312 -1.994251 -1.082147 -3.943008 2.012832 2.879472 -2.151901 4.470421 1.260953 0.575364 -5.274035 -0.138759 2.354912 0.809479 1.466588 1.208229 0.671553 -1.548851 1.493340 0.880377
wb_dma_pri_enc_sub/wire_pri_out 1.718284 -0.287405 0.480691 -1.502523 1.240766 0.620426 -0.421660 0.096578 0.434472 -1.070022 -0.747757 4.289171 -1.029861 -2.501053 0.767400 0.810339 -0.409625 -0.973593 0.883413 0.086674
wb_dma_ch_rf/input_wb_rf_din -0.060245 0.246976 1.470215 0.197711 -7.618518 -0.574865 -3.827122 -1.609572 -1.176718 -1.160181 -0.818258 -5.076801 4.130334 2.013399 1.578565 -1.913665 2.629501 -2.409331 -0.189230 8.433791
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.104779 1.384825 -0.449842 -1.614776 3.478641 1.124927 -2.525666 2.892919 -0.290748 0.184840 -2.222703 -0.713069 -0.659542 -1.361326 -0.807729 -2.419868 0.982288 -1.330835 -1.186196 1.001713
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.061084 2.638976 -0.416117 0.541500 -1.666339 0.007805 -0.487162 0.864008 -0.327130 -1.133074 -1.931399 -2.780970 -2.289541 -0.997372 0.831450 0.734512 2.989952 -0.385023 2.957230 -0.870220
wb_dma_ch_sel/assign_139_req_p0 0.099062 2.484285 -0.451982 0.536894 -1.494798 0.059896 -0.444926 0.965530 -0.273281 -1.096499 -1.932348 -2.683149 -2.381370 -1.033159 0.852217 0.875968 2.996016 -0.350285 3.019762 -1.038471
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.176169 0.911727 -0.081679 0.437461 1.030030 -0.882954 -0.679922 -0.724037 -0.702095 0.123376 0.678334 2.620207 0.054779 -1.792877 -0.404436 -1.743761 -1.625388 -0.762955 -0.973082 1.045951
wb_dma_ch_sel/always_38/case_1 -3.685254 2.304023 -0.595249 1.650784 3.519861 -2.058529 -3.259193 1.041142 -0.796047 0.991243 -1.144782 0.948250 -2.197535 -2.150352 0.564232 -0.065525 2.406058 -0.592058 -0.174898 1.909156
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.519970 0.778040 -2.239615 1.369338 -1.329198 -0.473356 1.569516 -1.131565 -2.062891 3.458782 -3.102242 1.268902 2.289025 0.668495 -3.102763 1.031945 2.113408 -0.998770 -3.095357 0.289696
wb_dma/constraint_wb0_cyc_o -0.214642 0.923230 0.002738 0.458725 1.035967 -0.911572 -0.698990 -0.796672 -0.696635 0.180958 0.719791 2.614661 0.013365 -1.753805 -0.405051 -1.847120 -1.690893 -0.808990 -1.097404 1.192581
wb_dma/input_wb0_addr_i -1.089230 2.758023 0.393213 0.807946 -3.921337 -4.003994 -1.761276 -0.510528 -1.771708 -1.055073 -2.207360 -0.608075 2.980497 -0.158217 0.354728 -3.799871 -2.695025 -2.672540 -4.154204 3.822254
wb_dma_de/input_mast1_drdy -0.125405 2.650286 -1.219852 -1.366846 0.361827 -0.313526 -0.533290 0.318278 -1.490554 -0.683492 -1.890960 3.088805 1.161497 -2.375894 0.149290 -1.284097 -0.195803 -1.110159 -1.615322 0.408972
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.123138 1.988618 1.933700 0.434572 0.718381 -0.717419 -0.012419 -1.156153 0.410822 1.318284 0.299145 -2.025099 -1.762527 0.443824 -0.733492 -2.157160 -0.606859 0.115306 -2.010160 1.452242
wb_dma_wb_if/input_wb_ack_i -1.599482 -0.996876 -0.905898 0.039871 -0.577624 -2.892615 -2.688415 -1.268776 -3.057501 0.311891 -5.482262 -0.921187 -2.073309 1.384826 -1.226415 -1.110023 0.161939 -4.347742 -6.641947 3.242378
wb_dma_ch_sel/wire_pri_out 1.635591 -0.296302 0.479293 -1.420433 1.336335 0.660845 -0.373583 0.118747 0.418250 -1.012422 -0.685580 4.098899 -1.031432 -2.445820 0.584275 0.714710 -0.428805 -0.948890 0.815384 -0.009105
wb_dma_ch_rf/assign_3_ch_am0 1.983162 0.312136 -1.408769 0.786965 0.264834 1.677834 0.192016 0.541197 0.326222 2.851457 0.679135 -0.759027 1.388994 0.782404 1.813957 -0.407297 -0.030962 0.089737 0.307054 1.064358
wb_dma_rf/input_ch_sel 2.640109 -1.278546 1.453922 -0.379683 -0.752525 -3.489452 4.105785 -2.099427 1.794097 1.957143 -5.630798 -1.464356 -2.771246 0.416518 -0.137471 -0.074835 -2.316982 -1.828234 -1.525752 0.013922
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.153852 2.357127 -1.120229 -0.470639 -3.280557 -1.309043 5.896709 -1.187533 -0.979338 0.958381 -0.395294 -1.470049 0.224553 0.921002 3.034741 -1.561270 -0.418464 -1.197291 -5.885718 -0.325215
wb_dma_de/always_23/block_1/case_1 -1.924255 2.417667 -1.071988 -0.558747 -0.508872 -0.980655 0.733142 -0.679485 0.210638 4.506353 -3.948510 0.521555 1.590773 0.669389 -2.438208 -0.308879 0.551419 -1.677321 -0.247517 1.738085
wb_dma/wire_pause_req -0.354312 4.193676 0.751135 0.497187 -0.373278 -2.842737 3.594409 -1.348077 0.014824 2.911530 -5.726184 1.474800 -2.447175 -2.489312 -1.690693 -2.421786 -2.217057 -2.921097 -1.434428 0.060312
wb_dma_wb_if/input_mast_go -0.229002 0.916542 -0.001987 0.453329 1.016729 -0.945814 -0.694045 -0.814174 -0.681374 0.179311 0.690176 2.615836 0.031524 -1.770236 -0.435385 -1.886768 -1.740568 -0.842915 -1.148530 1.137274
wb_dma_ch_rf/input_de_csr 3.011076 -3.537700 1.085792 -2.854058 1.328920 0.589966 -0.074725 0.530421 1.436046 0.494848 -4.533288 0.735887 -0.418813 0.906772 0.768986 2.386846 0.190064 -0.914356 -1.021774 0.958381
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.551583 -0.125476 0.427636 -1.435701 1.176005 0.484167 -0.412000 -0.021385 0.307407 -0.967771 -0.783779 4.159904 -0.875932 -2.466200 0.589018 0.545354 -0.487245 -1.019424 0.549822 0.156070
wb_dma_de/input_mast0_din 4.698240 -5.482513 0.366285 -2.296470 -0.089277 0.367185 -0.037961 1.023813 2.367109 0.807470 -4.220313 1.113150 0.994645 1.428895 4.468256 3.717255 -0.377079 -1.669893 0.595969 2.855536
wb_dma_pri_enc_sub/always_3 1.598873 -0.207975 0.478857 -1.472239 1.156813 0.526170 -0.394192 0.026893 0.356228 -0.997683 -0.807169 4.150923 -0.944657 -2.447722 0.652562 0.679707 -0.420636 -0.977181 0.651550 0.142621
wb_dma_pri_enc_sub/always_1 1.608678 -0.274612 0.461871 -1.508612 1.269865 0.612010 -0.338955 0.109747 0.392198 -1.019532 -0.769094 4.074788 -1.022305 -2.408963 0.572541 0.741911 -0.387100 -0.966088 0.737933 0.002154
wb_dma_ch_sel/reg_adr0 -1.850933 0.362814 0.374785 -1.167686 -7.272638 -2.276479 4.676085 -2.032817 -1.009155 -3.949309 -1.646899 -0.204895 2.061140 0.677115 2.623610 2.068880 1.344444 -0.789910 -2.570691 -0.775449
wb_dma_ch_sel/reg_adr1 -1.593635 0.100574 1.589022 0.129222 -1.263041 -0.565203 -2.079973 -2.452142 -1.260387 -1.246131 0.627444 0.081659 -0.076370 0.532168 -4.593854 -0.239408 0.123550 0.251310 0.702676 -0.570845
wb_dma_ch_sel/assign_1_pri0 0.352633 1.836404 -2.328507 -1.253554 1.938084 3.238742 -0.064311 4.351761 -0.186798 -0.614159 -1.334023 -1.397130 -0.190275 -0.768681 -1.476093 0.319766 2.422637 0.521755 3.064771 -4.300608
wb_dma_ch_pri_enc/wire_pri26_out 1.681795 -0.267393 0.477941 -1.539287 1.227296 0.581333 -0.423020 0.043865 0.387009 -1.056259 -0.833149 4.246854 -0.956049 -2.510948 0.680963 0.725628 -0.401942 -1.039816 0.737387 0.115553
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.725078 1.801299 -3.091939 1.053417 -1.484532 0.455390 1.267806 2.542752 -0.507123 -0.258163 -0.952762 -1.827886 0.500672 -0.719002 2.027496 0.848523 2.179406 -0.014592 2.565027 -1.914510
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.906219 4.540911 0.106941 -1.352310 2.244996 1.228057 -0.940451 1.805884 -0.171743 0.166227 -1.599469 0.328138 -1.553792 -2.488562 -0.798428 -2.561935 0.599502 -0.863284 -0.083540 -0.268200
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.039836 3.008420 -1.606706 1.445168 -6.653908 0.956174 -3.061649 4.173163 1.395486 -0.349853 -0.171946 -3.617137 6.447906 -0.061098 7.044980 -0.911237 1.212280 -1.658347 7.584475 5.605285
wb_dma/wire_ptr_set 1.933431 -1.214382 0.441442 -1.992859 0.247021 1.646883 0.330508 0.950836 1.120458 -1.247451 -1.529218 1.501914 -1.043526 -0.705126 1.104297 2.705446 1.382201 -0.159242 1.991986 -1.203645
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.585363 -0.150674 0.399290 -1.425841 1.222742 0.614320 -0.399451 0.124216 0.314784 -1.029129 -0.747986 4.091981 -0.900272 -2.452676 0.598289 0.621796 -0.348540 -0.971976 0.727684 0.038429
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.170395 1.325312 -0.258253 -1.601841 3.671192 1.096847 -2.549330 2.766703 -0.177885 0.224720 -2.149972 -0.554787 -0.843188 -1.454645 -0.756540 -2.376354 0.909460 -1.328884 -1.237496 1.119675
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.789450 1.937282 -3.118716 1.050121 -1.413811 0.493950 1.267648 2.553409 -0.563625 -0.279521 -0.883350 -1.806526 0.555577 -0.735640 1.932649 0.785047 2.207301 0.036574 2.568866 -1.959201
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.525673 3.015089 -2.532377 -0.410747 0.388853 1.566582 -0.582972 3.207586 -0.999454 -0.233704 -1.230650 -1.688282 1.130800 -0.723293 -0.627273 -1.021946 1.828316 0.039226 1.616579 -1.990426
wb_dma_de/reg_ptr_set 0.041147 -1.251052 0.229817 -0.325339 2.800806 -1.195992 0.028073 0.060475 1.825163 0.370986 -0.842770 -0.524024 -2.643826 0.392473 3.629199 3.555479 2.437333 1.629775 -0.489185 0.243624
wb_dma/wire_dma_nd 0.374224 1.944826 -2.396557 -1.249004 1.854695 3.229445 -0.108857 4.445710 -0.202942 -0.626960 -1.386655 -1.462682 -0.161075 -0.805965 -1.400231 0.261224 2.468531 0.509990 3.093418 -4.246195
wb_dma_rf/assign_3_csr -2.425668 0.360380 1.053402 0.965193 0.595245 -0.528424 -0.383730 -0.028059 -0.084305 1.612576 -0.436851 0.965598 -0.635179 -0.287350 -0.556691 -0.622609 -0.011089 -1.329624 -1.243784 2.118748
wb_dma_rf/assign_4_dma_abort 0.737211 1.658866 -2.649094 -0.458139 -0.132226 1.129964 0.917868 2.569606 -0.274237 -1.228748 -1.681105 2.199974 -0.356078 -3.019955 2.297759 1.476631 1.813229 -0.829418 3.022887 -2.073551
wb_dma_ch_sel/assign_123_valid 0.873792 2.591729 -0.503396 -0.523987 -0.556075 1.070983 1.512367 1.877048 0.806035 -0.109240 -2.143614 -2.223119 -2.087520 -0.784615 2.076554 1.025505 2.635867 -0.108547 1.764968 -1.341246
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.522891 1.624029 -3.688952 0.320198 0.437336 1.591503 -1.162374 4.792330 -1.241301 -0.478140 -0.862970 -2.008820 4.159732 -0.195108 -1.412063 -1.723609 0.939690 0.187657 2.230035 -2.269486
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.138450 1.944179 1.943805 0.451809 0.651491 -0.776890 -0.027178 -1.240003 0.431880 1.325602 0.305543 -1.992032 -1.702682 0.468527 -0.666371 -2.169783 -0.644289 0.069011 -2.051123 1.474877
wb_dma_rf/wire_ch4_csr -0.023252 0.278907 -0.234746 -0.408095 -1.562726 -0.319197 -0.740253 -1.468674 -2.161507 0.323384 -2.443968 -2.036651 1.759989 1.619398 -0.596559 -0.420116 1.545720 0.558319 -5.607077 1.932776
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.418027 0.871763 1.253259 1.898182 -1.123201 -1.834743 1.769116 -1.809681 0.799671 1.268600 0.592090 -2.141105 -2.290917 0.432458 1.888537 -0.348238 -0.219950 0.010360 -1.109375 1.522089
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.664574 2.263331 -1.341753 -0.533995 -5.207523 -0.771600 4.735959 -0.891911 -1.114052 -0.662239 -0.622637 -1.309553 2.733780 1.295311 3.516443 0.383534 0.876931 0.130100 -4.069470 -0.591594
wb_dma_ch_pri_enc/wire_pri0_out 1.598734 -0.207307 0.396550 -1.463454 1.210470 0.594978 -0.378841 0.082123 0.348410 -1.022475 -0.820421 4.099027 -0.928760 -2.464608 0.599998 0.719248 -0.340018 -0.983518 0.716524 0.021987
wb_dma_ch_rf/assign_10_ch_enable -3.595589 0.851387 -2.290761 1.369223 -1.202975 -0.370134 1.309408 -0.982403 -1.900264 3.561657 -2.960612 1.648229 2.230187 0.482201 -2.731363 1.386736 2.353432 -0.864352 -2.783717 0.523601
wb_dma_wb_slv/reg_slv_we 0.434608 0.794588 -2.394108 -4.441305 -2.519788 -3.661471 -0.897088 -4.360619 -2.985233 -2.744173 -2.469030 -1.086868 2.993475 1.271366 -0.431445 -1.683392 -0.861879 0.416575 -3.076261 0.169603
wb_dma_de/input_txsz 0.251345 1.311556 1.060050 -2.262397 3.022215 1.531426 -2.439959 1.251499 -0.226721 -0.121645 -1.284859 -0.062730 -0.589910 -0.654996 -3.900994 -2.118041 0.641716 -0.645357 -1.350072 -0.038306
wb_dma_wb_if/wire_mast_dout -0.492774 -0.330097 1.261378 -0.815034 -0.948104 -2.650936 -1.064710 -0.732909 -1.106030 0.005266 -4.143036 -1.464020 0.905882 3.174512 0.925003 -0.632526 -1.366904 -2.178378 -5.871555 2.649143
wb_dma_ch_rf/wire_ch_enable -3.428837 0.998021 -2.238115 1.364616 -1.390712 -0.336167 1.297833 -1.092037 -1.990694 3.714202 -3.194861 1.524012 2.561014 0.644724 -2.888838 1.130486 2.240672 -0.991891 -3.066797 0.681158
wb_dma_rf/wire_csr_we 1.981281 4.756075 0.954266 -1.609971 -1.356600 -2.096593 2.730039 -1.427799 0.778445 -0.307229 -4.088665 0.164612 -3.725574 -3.092819 2.209932 -1.648119 -1.252017 -1.648032 0.608579 0.136124
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.227812 0.984200 -0.048990 0.435260 1.002206 -0.939440 -0.709658 -0.803907 -0.733256 0.168858 0.712671 2.656854 0.080539 -1.773227 -0.437540 -1.897328 -1.694874 -0.804739 -1.151782 1.157891
wb_dma_ch_sel_checker/input_dma_busy 0.994251 -0.142140 0.373990 -1.056678 -1.319160 -0.166994 -0.114621 -0.399966 0.308647 -0.825709 -1.324147 1.221371 0.269242 -0.534878 1.872775 1.278529 0.599545 -0.622165 0.363495 1.207169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.139042 0.878900 -0.029570 0.392009 1.115948 -0.830190 -0.707497 -0.653831 -0.615731 0.141287 0.732989 2.734946 -0.033246 -1.853117 -0.347539 -1.760865 -1.638743 -0.794238 -0.854438 1.025948
wb_dma_ch_rf/assign_9_ch_txsz 0.168167 1.609880 2.722508 -3.049347 3.006153 0.144353 -4.270739 -1.046784 -1.168479 -2.458456 -1.152794 -0.152986 -1.965183 -0.871294 -3.817171 -2.516608 -0.144415 -1.084644 -1.752296 0.166069
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.581420 -1.824611 0.917491 -2.282995 -1.295213 0.905457 1.223324 -0.029837 -0.085006 -3.157333 -1.378082 1.307935 -0.815617 -0.511341 0.527652 1.837447 0.904726 -0.563981 -0.220241 -1.706879
wb_dma_de/assign_65_done 1.206749 1.393219 -0.387982 -1.561959 3.581253 1.177840 -2.536948 2.998685 -0.192312 0.141553 -2.117001 -0.708648 -0.808412 -1.498739 -0.695484 -2.348162 1.006579 -1.322259 -0.929190 1.043207
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.328872 1.042877 -2.632683 -0.308812 2.070300 -1.729585 -2.119822 0.954462 -0.846232 -0.467370 -3.499038 2.197056 -0.192720 -2.021157 1.595393 2.325943 1.800034 0.323745 1.616906 -0.701433
wb_dma_de/always_2/if_1/if_1 -1.336149 2.595931 -2.313669 -0.059519 -0.321704 -1.109267 1.576133 -1.763024 -2.326049 0.153854 0.030783 0.032279 3.249604 1.524554 1.299824 0.684270 0.792720 2.941165 -5.368306 -2.193157
wb_dma_wb_mast/assign_2_mast_pt_out -0.787739 -1.237464 -0.274455 0.683769 0.136099 -2.501637 -0.861140 -0.467336 -1.264898 -0.604912 -2.297961 -0.145540 -1.966463 -0.323864 -1.254186 -0.810097 -0.574930 -1.906117 -3.343484 0.511478
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.089334 2.618956 -0.295382 0.660491 -1.481864 -0.010931 -0.477334 0.904647 -0.249063 -1.047771 -1.805064 -2.785711 -2.352025 -1.029641 0.766664 0.563403 2.827223 -0.377493 2.937464 -0.828390
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.609995 -0.251306 0.509267 -1.435307 1.241200 0.596632 -0.388005 0.071104 0.394906 -1.023321 -0.724085 4.144589 -1.001593 -2.412335 0.552733 0.698147 -0.407902 -0.965538 0.754198 0.029935
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.771501 1.567967 -2.545792 -0.314291 -0.351455 0.919820 0.900319 2.416937 -0.210270 -1.237660 -1.614112 2.219920 -0.363108 -2.999024 2.540130 1.477114 1.720750 -0.944042 3.073612 -1.750780
wb_dma_ch_sel/assign_112_valid 0.868849 2.545256 -0.466504 -0.346080 -0.624254 1.025596 1.608384 1.909065 0.908808 -0.073937 -2.087259 -2.314724 -2.248027 -0.791648 2.213096 1.020003 2.593177 -0.119774 1.871331 -1.334186
wb_dma_de/always_23/block_1/case_1/block_8 1.705975 -5.323827 -0.611760 -0.747979 -0.219878 0.169119 0.442970 1.272065 1.289475 -1.092241 -1.994233 0.171293 -0.656092 0.473831 3.432609 4.233733 2.040782 -0.803506 1.155028 0.416662
wb_dma_de/always_23/block_1/case_1/block_9 1.547505 -5.249547 -0.670483 -0.641501 -0.346634 0.112261 0.496287 1.188633 1.235402 -1.072381 -1.894548 0.077241 -0.595632 0.550175 3.413023 4.150745 2.005434 -0.742170 1.073075 0.435419
wb_dma_ch_rf/assign_28_this_ptr_set 2.977201 -0.662126 1.459880 -2.682131 0.026497 0.854868 1.459231 -0.389664 1.544913 0.311482 -3.934692 1.892068 -1.295079 -0.220162 0.895687 2.493966 -0.044268 -0.427892 0.400359 -0.404673
wb_dma_ch_rf/always_22 1.956624 0.264789 -1.388212 0.796243 0.272313 1.671048 0.132787 0.528159 0.275263 2.848929 0.727113 -0.767730 1.355038 0.767208 1.800915 -0.455926 -0.088625 0.063159 0.290742 1.101088
wb_dma_de/always_23/block_1/case_1/block_1 -2.942000 2.038172 -0.900867 -0.990327 0.039849 0.677817 -0.934998 0.518501 0.133487 4.547215 -2.691710 0.723487 2.428869 1.445343 -0.625584 0.853934 2.474443 -1.134597 -1.247149 3.521948
wb_dma_de/always_23/block_1/case_1/block_2 -2.134428 2.585603 0.340432 0.948291 -0.425592 -3.044050 2.183960 -1.405311 -0.871169 1.876119 -3.830670 0.416386 -1.165748 -1.238561 -3.110139 -2.600229 -1.802746 -2.401245 -1.781011 -0.218498
wb_dma_de/always_23/block_1/case_1/block_3 -0.057571 3.958772 -2.028159 -2.846295 1.504061 1.766495 -2.311363 3.802578 -0.076997 0.915730 -0.416840 0.350124 5.980253 0.816605 -0.772156 -1.914096 0.444908 0.676140 -0.203318 -0.045709
wb_dma_de/always_23/block_1/case_1/block_4 0.308783 3.756222 -2.190888 -3.412207 2.361988 2.350347 -0.294574 4.566463 0.817511 1.663233 -0.497671 0.694076 5.978596 0.916556 -0.063734 -1.818549 -0.043791 0.819589 -1.356367 -0.791727
wb_dma_ch_rf/always_27 -0.224011 2.468162 -0.885001 0.007569 2.582262 -2.318080 -1.987111 -0.106713 -0.324853 0.693406 -3.400419 0.386816 -1.753078 -1.530711 1.259287 0.773222 1.362463 0.420777 -0.101436 0.638576
wb_dma_de/always_23/block_1/case_1/block_7 1.163200 -5.761726 -0.115206 -1.091313 -1.529320 -0.244993 0.002682 -1.846413 0.441395 0.913104 -5.519021 -0.869219 -2.774601 1.197027 1.894659 5.235713 4.034348 -1.949743 -0.372025 3.149009
wb_dma/assign_4_dma_rest 1.319437 0.144172 1.154984 -0.937911 -0.169720 -0.607541 1.301291 -1.424472 0.609964 1.481940 -2.635755 0.647151 -0.459298 0.506988 -0.045861 0.366887 -1.305489 -0.264365 -1.391660 0.616011
wb_dma_ch_rf/always_23/if_1 -1.572231 0.035366 1.514031 0.140323 -1.264591 -0.563534 -2.080353 -2.410186 -1.231123 -1.266729 0.689160 0.056541 -0.024688 0.540171 -4.463480 -0.120765 0.135131 0.339471 0.743128 -0.633615
wb_dma_ch_sel/reg_ndr_r 0.409219 1.857297 -2.361384 -1.216685 1.941420 3.245927 -0.152343 4.433587 -0.115966 -0.636015 -1.347746 -1.393233 -0.198618 -0.846882 -1.377019 0.330527 2.481836 0.500812 3.190468 -4.252936
wb_dma_de/assign_66_dma_done/expr_1 0.576131 2.424034 -1.084412 -1.006451 3.571437 -1.177347 0.064630 1.000430 0.830121 1.641299 -3.529240 0.860521 -1.638826 -1.374272 2.626856 1.130965 1.155117 0.655483 -1.100019 0.053735
wb_dma_ch_sel/reg_req_r 2.706093 -4.623288 0.396994 -1.469617 -0.494700 -0.520357 1.610374 -0.041313 1.753241 0.389644 -4.313197 0.626256 -0.932571 0.885399 3.234435 4.131787 0.663767 -1.004340 -0.197507 1.039015
wb_dma_ch_rf/reg_pointer_r -0.571220 -1.287937 2.884098 -1.670841 -0.642895 0.183559 0.479979 -2.790765 -1.425165 0.079454 -2.465760 -0.910836 -0.553334 1.557212 -1.620693 -1.070242 -0.140647 -0.875348 -7.281290 2.094646
wb_dma_ch_sel/assign_105_valid 0.813966 2.720457 -0.728549 -0.338534 -0.762909 1.038320 1.512965 2.026416 0.771755 -0.157108 -2.145628 -2.310090 -1.986668 -0.904034 2.278087 1.117560 2.796192 -0.135398 2.082480 -1.374420
wb_dma_ch_pri_enc/wire_pri5_out 1.626558 -0.246456 0.458826 -1.468991 1.289113 0.592362 -0.409354 0.058822 0.383883 -1.003418 -0.768015 4.311512 -0.970046 -2.551618 0.632146 0.682569 -0.456137 -1.019001 0.767744 0.098403
wb_dma_ch_sel/always_39/case_1 0.422951 1.864374 -2.378947 -1.333258 1.933821 3.260118 -0.122169 4.474973 -0.164157 -0.624275 -1.462736 -1.432972 -0.188104 -0.807753 -1.472201 0.334556 2.492950 0.521120 3.080530 -4.280087
wb_dma_ch_sel/always_6 1.744408 -5.238532 -0.659114 -0.725734 -0.033572 0.326372 0.330338 1.454136 1.390398 -1.108398 -1.800107 0.194250 -0.772810 0.355942 3.440940 4.212344 2.112875 -0.747147 1.479110 0.339429
wb_dma_ch_sel/always_7 2.017259 -4.320780 0.100173 -2.242584 1.623872 1.283521 -1.312622 1.877496 0.985408 -1.083512 -2.221216 0.402809 -0.139783 0.487658 0.963588 2.564278 1.612788 -0.725808 0.325779 0.369052
wb_dma_ch_sel/always_4 -1.479462 2.407534 -1.848813 0.759348 3.010299 -1.820836 -3.198249 1.159116 -0.937839 -0.619512 -1.110483 -0.208493 -1.646679 -2.037770 1.251716 0.307338 2.626040 0.562229 0.823484 0.125688
wb_dma_ch_sel/always_5 -3.152165 2.005382 -0.730440 0.809569 4.201167 -1.196537 -1.328125 1.867085 0.142538 1.831992 -1.331595 1.308364 -1.905243 -1.849478 1.786115 0.251413 2.078186 -0.426433 -1.397780 1.702137
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.147706 4.095319 -0.922243 -0.157548 -1.762854 -2.625364 3.011946 -1.409830 -0.845622 0.727921 -2.928000 -0.758990 2.404160 0.139929 -1.753971 -1.722349 -1.562065 0.778824 -2.580596 -2.366106
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.574290 0.637002 -4.179952 2.676435 -2.263841 -0.562392 -1.406868 3.184817 -2.027178 -1.552704 -0.518473 -2.601287 3.323926 -0.537159 -0.214956 -0.275244 1.744461 -0.143730 4.211199 -1.806354
wb_dma_ch_sel/always_1 2.682169 -4.701522 0.332252 -1.428425 -0.370063 -0.509412 1.602064 -0.013769 1.765730 0.460846 -4.325988 0.544215 -0.931794 0.906948 3.167106 4.105639 0.657047 -1.007894 -0.180882 0.971836
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.837207 -1.164653 0.488675 -1.947895 0.126414 1.467204 0.276547 0.814615 1.050829 -1.200757 -1.540784 1.497069 -0.934226 -0.670570 1.104125 2.584918 1.321697 -0.176602 1.782320 -0.972368
wb_dma_ch_sel/always_8 2.979287 -0.755837 1.509958 -2.713411 -0.014342 0.820129 1.492814 -0.506970 1.568025 0.285280 -3.939209 1.958560 -1.307155 -0.188841 0.911222 2.574096 -0.040267 -0.414848 0.416682 -0.395649
wb_dma_ch_sel/always_9 1.860101 -1.157595 0.478118 -1.952011 0.211016 1.577654 0.314255 0.878001 1.088638 -1.217662 -1.486334 1.460581 -1.012658 -0.616563 1.068088 2.587388 1.338393 -0.143880 1.883557 -1.112328
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.603884 -0.276364 0.489981 -1.481694 1.328985 0.626213 -0.385386 0.088973 0.347188 -0.979891 -0.753829 4.097674 -1.037237 -2.426031 0.495165 0.659701 -0.403827 -0.930119 0.676116 0.024796
wb_dma_de/assign_67_dma_done_all 1.307703 0.481908 -0.335763 -1.963094 2.468744 1.863475 -1.853831 3.549869 0.388168 0.046152 -2.852531 -3.203486 -0.650957 0.328671 -0.344043 -0.680661 2.495589 -0.602609 -0.196488 0.052302
wb_dma_ch_rf/wire_ch_txsz 0.171911 1.581456 2.802290 -3.124098 3.183633 0.246709 -4.401082 -1.133241 -1.170305 -2.384807 -1.183654 -0.162999 -1.921624 -0.753455 -3.996885 -2.545115 -0.153231 -0.998491 -2.002384 0.239316
wb_dma_ch_sel/assign_99_valid -3.248747 3.300465 -1.667814 -0.904878 -4.167220 0.365669 0.493458 -1.639847 -2.247093 -0.775999 -1.096059 -2.966050 1.833519 1.744886 -0.708044 1.697927 5.426470 1.312270 -2.031908 -0.542777
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.619363 0.066079 1.505142 0.180323 -1.257443 -0.544371 -2.102855 -2.371782 -1.232762 -1.277619 0.791530 0.030161 -0.036831 0.566669 -4.579531 -0.165513 0.107244 0.368222 0.788598 -0.676924
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.190169 1.145567 -3.574666 -1.931826 -2.889055 -1.529281 0.609636 -0.965923 -1.630892 1.217150 -2.895973 -1.660412 5.050704 2.269930 -2.142600 -0.636376 1.639858 0.479119 -2.302030 0.545105
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.113336 3.833223 0.174727 3.573410 -2.906688 -2.955256 -2.584363 -0.700234 -0.586585 -0.725646 0.766590 -0.658264 -1.681097 -3.463739 2.876126 -2.731150 -0.347378 -2.403729 3.902274 4.158858
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.628686 -1.815664 2.238467 -2.984378 -1.738604 1.277473 1.126597 -1.498801 -0.285572 -3.386132 -0.796762 1.759887 -0.512483 0.306003 -2.881953 1.861381 0.631570 0.007893 -0.735131 -2.727175
wb_dma/wire_ch2_txsz 2.017019 -4.290488 0.102995 -2.218079 1.601745 1.308069 -1.390082 1.840982 0.945613 -1.028130 -2.209340 0.315174 -0.090559 0.525880 0.927649 2.482328 1.619243 -0.744336 0.291887 0.487381
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.455396 3.806038 -2.100200 -3.374740 2.440359 2.470387 -0.755857 4.671284 0.856586 1.564566 -0.331707 0.835688 6.070341 0.757309 0.036091 -1.848911 -0.011245 0.839012 -1.027892 -0.471265
wb_dma_de/always_23/block_1 -1.805122 2.491236 -1.161893 -0.378179 -0.594157 -0.896916 0.725360 -0.664524 0.264124 4.684791 -3.767569 0.227342 1.683759 0.718942 -2.259941 -0.416267 0.447354 -1.663845 -0.023848 1.810757
wb_dma_ch_rf/always_22/if_1 1.986470 0.313566 -1.387858 0.780399 0.221447 1.702543 0.165452 0.546855 0.293850 2.806631 0.670374 -0.793956 1.409440 0.790221 1.856270 -0.390713 0.001585 0.113077 0.357959 1.083388
wb_dma_de/wire_mast1_dout 2.438428 -4.290173 -0.534010 -1.149537 1.774467 0.804068 -3.387430 2.369337 0.627154 0.458022 -0.624600 -0.525415 2.856917 1.656896 1.583534 -0.124383 -0.559870 -1.263226 -0.304184 3.368207
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.173629 -1.271417 0.329643 -0.787830 -0.944740 -0.917549 -0.233166 -2.369265 -1.569880 -0.842152 -0.944440 -1.021742 0.137936 1.026556 -0.662678 -0.608998 -0.315665 -0.102155 -3.179856 0.576412
wb_dma_de/always_8/stmt_1 1.036069 4.402490 0.071490 -1.347576 2.266163 1.330904 -1.005135 1.927967 -0.119491 0.088004 -1.514285 0.533707 -1.562309 -2.598689 -0.696521 -2.427456 0.541495 -0.868631 0.299674 -0.324155
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.049563 -1.343616 0.334731 -0.882786 -0.887061 -0.921043 -0.250627 -2.406492 -1.571922 -0.970249 -0.929248 -0.935466 0.042535 0.948176 -0.605658 -0.558340 -0.304445 -0.067892 -3.087636 0.450985
wb_dma_ch_rf/wire_ch_done_we 0.779311 0.278841 -0.973594 -0.227457 1.779567 -0.090248 -0.849559 2.173414 -0.007677 0.172215 -2.030253 -0.872193 -1.133595 -1.318938 1.518018 -0.853304 1.252769 -1.436877 -0.676295 1.234203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.806954 1.925595 -3.099553 1.038091 -1.486871 0.427659 1.268924 2.536711 -0.607826 -0.240433 -0.973413 -1.848984 0.605494 -0.721439 1.880238 0.752457 2.160368 -0.025320 2.435759 -1.939764
wb_dma_wb_slv/wire_wb_ack_o -0.859791 -1.367725 -0.344637 0.641584 0.326837 -2.411846 -0.893432 -0.366405 -1.334835 -0.604425 -2.413425 -0.293502 -2.002027 -0.232807 -1.342211 -0.784049 -0.491352 -1.873014 -3.623276 0.417271
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.692061 -1.800553 2.217442 -2.982013 -1.735457 1.277222 1.128023 -1.471820 -0.182897 -3.375921 -0.775666 1.768640 -0.605822 0.289417 -2.656781 1.931106 0.642913 0.018848 -0.655134 -2.684657
wb_dma_de/reg_ld_desc_sel -1.138691 6.171091 -0.413495 -1.959657 0.439026 2.889630 6.024716 2.385151 1.377210 3.818207 -0.414620 -3.291451 -1.967599 0.990388 -1.721775 -2.614953 0.736237 -0.324801 -1.734504 -3.937422
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.002374 2.637518 -0.161195 0.494690 -1.527865 -0.184783 -0.427241 0.608774 -0.355326 -0.999352 -2.029960 -2.729774 -2.378911 -0.905472 0.712970 0.556131 2.789789 -0.415633 2.422766 -0.671037
wb_dma_de/assign_83_wr_ack 1.079180 1.522414 -0.277900 -1.597776 3.594752 0.989501 -2.479125 2.765868 -0.267665 0.245138 -2.140244 -0.572896 -0.779569 -1.477517 -0.869460 -2.600760 0.797968 -1.353879 -1.341549 1.132769
wb_dma/wire_dma_done_all 1.397221 0.547987 -0.353803 -2.022547 2.507462 1.999257 -1.861636 3.702480 0.493662 0.009708 -2.847602 -3.349122 -0.766594 0.287926 -0.264580 -0.677583 2.612924 -0.578314 0.007253 0.014836
assert_wb_dma_rf/input_ch0_am1 -0.604864 0.368260 0.218895 -0.804274 0.398930 -1.969235 -0.260038 -1.117557 -0.905704 -1.432354 -0.760155 0.478555 -0.315927 -0.023815 0.452513 -0.231071 -0.716326 0.224396 -2.511257 -0.176192
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.714963 -5.344661 -0.681477 -0.615527 -0.236354 0.321298 0.507086 1.382500 1.384703 -1.103113 -1.704451 0.198069 -0.704989 0.461475 3.542172 4.372792 2.072605 -0.680408 1.540918 0.247390
wb_dma_ch_sel/input_ch0_csr -0.094317 2.438618 0.330338 1.161167 0.591116 -1.224984 -1.392100 1.658360 -0.383051 2.243217 -2.557594 -0.555873 2.394526 0.157380 2.202365 -1.625212 -0.947513 0.538720 -3.777514 3.498516
wb_dma_ch_arb/reg_state -1.466657 -1.062497 -2.234784 -1.534184 -1.295416 -1.771198 -0.603150 0.304220 -2.295461 -3.187218 -4.123858 2.846562 5.024143 -0.107589 -2.907277 2.269422 0.771079 0.472145 -0.359747 -3.373102
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.153547 3.729061 -1.913326 -2.743086 1.762140 1.574423 -2.201242 3.641109 -0.103483 1.011550 -0.312034 0.478663 5.890143 0.852562 -0.977202 -2.135537 0.073917 0.625937 -0.665585 0.000238
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.046008 2.640081 -0.299336 0.538700 -1.488190 -0.014022 -0.545821 0.808864 -0.315614 -1.073118 -1.918325 -2.755145 -2.335633 -1.004742 0.666583 0.608649 2.862806 -0.390155 2.792779 -0.822616
wb_dma_wb_mast -1.631626 -1.378939 -0.947346 0.851182 -0.908351 -3.208015 -3.618505 -1.069304 -3.224900 -0.093523 -5.587069 -1.710461 -1.039667 1.843025 -1.910430 -0.952279 0.014436 -3.833507 -5.450669 2.857095
wb_dma_ch_sel/assign_124_valid 0.804650 2.593952 -0.536246 -0.382947 -0.579454 1.077062 1.455505 1.905156 0.799677 -0.095766 -1.998573 -2.213259 -2.038584 -0.826174 2.076731 0.935899 2.564300 -0.076011 1.825306 -1.324046
wb_dma_de/always_18/stmt_1 -2.095785 -1.836028 -0.405097 1.158530 -2.193437 -0.710782 -3.664244 -2.801780 -2.421232 -0.674154 -1.499107 -1.826853 -2.255650 0.111355 -2.186872 1.439371 4.150546 -1.505418 0.941139 2.800025
wb_dma_ch_rf/wire_ch_csr_dewe 4.663245 -2.133391 -1.220213 -4.011611 2.071393 2.900346 -2.191492 4.574405 1.255390 0.530178 -5.403481 -0.076384 2.470405 0.804057 1.554315 1.297750 0.722645 -1.561924 1.493423 0.877163
wb_dma_ch_pri_enc/input_pri2 1.893385 -1.233334 0.503937 -1.927212 0.259237 1.604863 0.337739 0.889806 1.150603 -1.194517 -1.473789 1.498864 -1.077127 -0.659720 1.049880 2.665014 1.320800 -0.121676 1.950747 -1.170811
wb_dma_ch_pri_enc/input_pri3 1.930484 -1.233973 0.522666 -1.929890 0.246379 1.581781 0.289133 0.858100 1.132585 -1.206166 -1.456383 1.590309 -1.060432 -0.703792 1.093178 2.643991 1.335117 -0.165928 1.971552 -1.101276
wb_dma_ch_pri_enc/input_pri0 0.901964 -1.089861 0.095930 -0.896800 1.565229 1.702944 0.423197 1.271461 0.803823 -0.366989 -0.147176 0.274079 -1.311514 -0.134368 -0.771233 1.335623 0.712614 0.473008 1.519554 -2.298048
wb_dma_ch_pri_enc/input_pri1 1.576455 -0.214084 0.469320 -1.430903 1.218155 0.554528 -0.409825 0.027015 0.371278 -0.966146 -0.764743 4.039456 -0.948504 -2.410947 0.576373 0.617107 -0.415745 -0.973130 0.669802 0.098616
wb_dma_wb_if/input_slv_pt_in -0.714675 -1.409657 -0.409168 0.710730 0.102108 -2.510015 -0.897238 -0.345961 -1.246541 -0.662788 -2.395964 -0.148701 -1.998476 -0.395356 -1.145203 -0.746360 -0.554451 -2.003339 -3.351588 0.518259
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.354495 -1.019579 -0.738561 1.526955 -1.903755 -1.091472 1.844381 -0.610289 0.355671 -0.043464 0.299460 -0.190818 -0.509710 -0.015414 2.635334 1.803448 0.458034 -0.040617 0.943194 -0.009558
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.736773 1.713645 -2.608631 -0.392416 -0.193477 1.003247 0.817551 2.517327 -0.264935 -1.235393 -1.673618 2.148002 -0.375003 -3.027458 2.337156 1.337394 1.756134 -0.927552 2.994050 -1.869019
wb_dma/wire_de_adr1_we -0.820536 0.191332 0.126783 1.083334 -0.994540 -1.133335 -2.120933 -0.952114 -1.193225 -1.058652 0.162841 -0.568510 -0.204882 -0.284274 -1.308848 -0.472168 0.299150 -0.309512 1.221659 0.505587
wb_dma_ch_sel/assign_6_pri1 1.632573 -0.246871 0.409945 -1.507731 1.157011 0.636245 -0.380216 0.107487 0.376202 -1.048736 -0.853593 4.025780 -0.941256 -2.366794 0.625579 0.766134 -0.308922 -0.918281 0.760348 0.037684
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.900482 -1.102972 0.070783 -0.892618 1.608862 1.770059 0.439042 1.316159 0.825800 -0.356029 -0.141207 0.234009 -1.303206 -0.112122 -0.810794 1.367025 0.741891 0.474661 1.557688 -2.336353
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.645724 2.585500 -1.651954 0.906126 1.344064 1.281379 -2.770010 3.728448 -1.287331 -0.611025 -0.709453 -4.234126 1.287835 -0.053075 -4.040514 -2.872844 1.349890 0.433526 2.617530 -2.402404
wb_dma_rf/wire_csr -2.508821 0.423109 1.019033 0.942588 0.634301 -0.487685 -0.445082 -0.001499 -0.105654 1.709180 -0.525209 1.011638 -0.639321 -0.348199 -0.444437 -0.539277 0.101226 -1.362988 -1.248815 2.252985
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.310280 -0.986551 -0.703522 1.499103 -1.879656 -1.102204 1.817035 -0.629099 0.346396 -0.016585 0.245541 -0.165212 -0.537995 -0.058192 2.598674 1.768296 0.456773 -0.040087 0.925889 0.043158
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.355859 -4.145773 -0.633953 -0.253072 0.801841 -0.737438 -0.239421 0.411835 0.564504 -0.894482 -1.053932 2.828023 -0.673133 -1.330519 2.884538 2.291019 0.287239 -1.502280 0.111199 1.437668
wb_dma_ch_sel/always_37/if_1 0.342904 4.222977 -1.048764 -0.853722 -1.297591 -2.213460 4.765655 -0.961296 -0.144968 1.238360 -3.313720 -0.417305 2.677623 0.253579 -0.676461 -1.599570 -1.888260 0.908473 -3.853308 -2.708444
wb_dma_de/always_6/if_1/cond 2.390350 0.037798 0.340418 -0.373919 1.623871 1.528700 -2.627030 3.908241 1.630142 -0.143385 -1.151368 -3.434567 -1.443656 -0.567107 1.449376 -0.963914 1.686187 -1.244759 3.237918 1.576597
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.148323 4.104366 -2.033713 -2.814083 1.650187 1.671157 -2.366713 3.775524 -0.118592 1.005066 -0.368455 0.308600 5.915168 0.750194 -1.128274 -2.200682 0.266789 0.610479 -0.302748 -0.141700
wb_dma_ch_rf/always_8/stmt_1 0.190185 3.829160 1.037350 0.410819 -0.562284 -3.309011 2.623055 -2.447537 -0.366489 1.380219 -3.312106 -2.063362 -1.988231 -0.663206 -3.339814 -3.823539 -2.410540 -1.213254 -2.171085 -1.080832
wb_dma_ch_sel/assign_108_valid 0.835710 2.714767 -0.513171 -0.442878 -0.494269 1.020723 1.516080 1.946593 0.814193 0.006790 -2.150641 -2.393783 -2.105392 -0.737671 2.005246 0.894101 2.618131 -0.061441 1.679679 -1.343916
wb_dma_ch_pri_enc/wire_pri9_out 1.640386 -0.181019 0.434077 -1.517669 1.224248 0.591112 -0.438636 0.113532 0.346601 -1.016481 -0.820025 4.155707 -0.939243 -2.482838 0.631979 0.698261 -0.368465 -0.982365 0.705069 0.073750
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.585411 -1.830099 0.909222 -2.251776 -1.308306 0.910738 1.111970 -0.002686 -0.077296 -3.147897 -1.317972 1.278934 -0.861315 -0.540565 0.503084 1.762496 0.872969 -0.589257 -0.137413 -1.641992
wb_dma_ch_sel/wire_pri2 1.892818 -1.199024 0.487307 -1.969176 0.120771 1.508317 0.307049 0.816143 1.062029 -1.233211 -1.548710 1.537659 -0.955843 -0.680141 1.138257 2.654092 1.363047 -0.199504 1.816111 -0.998501
wb_dma_ch_sel/wire_pri3 1.906756 -1.174918 0.487406 -1.962728 0.292444 1.589664 0.281062 0.919776 1.133815 -1.207222 -1.482622 1.510582 -1.027814 -0.670649 1.082325 2.641429 1.334069 -0.145621 1.947294 -1.153023
wb_dma_ch_sel/wire_pri0 0.444397 1.904045 -2.336150 -1.292607 2.021227 3.269005 -0.124832 4.492976 -0.133170 -0.611477 -1.379882 -1.412941 -0.247193 -0.838628 -1.431375 0.325197 2.473045 0.509397 3.172328 -4.334678
wb_dma_ch_sel/wire_pri1 1.526935 -0.140877 0.383001 -1.417211 1.172683 0.536854 -0.413256 0.075872 0.340399 -0.976389 -0.740820 3.982991 -0.877491 -2.405438 0.591995 0.674921 -0.373171 -0.967643 0.724259 0.081155
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.227994 3.577448 0.179986 -1.886101 1.272429 2.184851 -0.236611 2.549332 0.573611 -0.087959 -2.342871 -2.062820 -1.715582 -0.856599 -0.276931 -0.621318 2.236020 -0.055600 1.091966 -1.394166
wb_dma_rf/input_ptr_set 1.847501 -1.152306 0.452330 -1.928520 0.155313 1.491923 0.295433 0.846580 1.088648 -1.204733 -1.533172 1.488974 -0.948834 -0.646945 1.110281 2.556133 1.302790 -0.195023 1.835061 -1.044650
wb_dma_rf/always_2/if_1/if_1 -0.313962 4.556616 1.727412 -0.705863 -0.959197 -2.312505 2.367815 -1.162546 0.634026 1.119883 -4.318436 1.023880 -3.765976 -2.998252 1.624143 -1.774345 -1.072155 -2.665793 -0.336102 1.819491
wb_dma_de/assign_77_read_hold -0.162845 0.861000 -0.017894 0.417955 1.087006 -0.876697 -0.711066 -0.712062 -0.625905 0.191877 0.732392 2.684126 -0.056028 -1.830619 -0.378811 -1.748737 -1.691226 -0.802551 -0.975092 1.099180
wb_dma_pri_enc_sub/input_valid -0.149160 0.915297 -0.072353 0.455426 1.064712 -0.852847 -0.725619 -0.683849 -0.674067 0.144042 0.732233 2.695282 0.016696 -1.858475 -0.353334 -1.784334 -1.641772 -0.810794 -0.938445 1.078629
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.614823 -0.194430 0.447093 -1.487771 1.122880 0.608696 -0.387465 0.091821 0.372460 -1.018638 -0.789607 3.966490 -0.909731 -2.341180 0.650653 0.740729 -0.316694 -0.924066 0.757428 0.074140
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.391521 0.651794 -3.610510 -0.524630 1.909319 3.284399 -0.714210 6.072017 -0.413735 -0.834623 -0.997262 -1.746603 3.018705 -0.362616 -2.111180 -0.518463 1.590586 0.631360 3.737134 -4.469856
wb_dma_ch_rf/always_27/stmt_1 -0.218638 2.584880 -0.719408 0.031772 2.840068 -2.255492 -2.068622 -0.142012 -0.299529 0.802406 -3.183918 0.523059 -1.954865 -1.631995 1.005302 0.515604 1.149815 0.406961 -0.180462 0.660985
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.679953 -2.896941 -1.346796 0.324481 0.024723 -3.519205 -0.337714 0.392488 -3.671593 -0.060770 -3.795203 -1.587711 4.559828 0.951366 -5.117959 -6.174833 -2.740773 -3.592122 -8.771396 2.725988
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.686735 -5.324560 -0.574865 -0.674572 -0.245305 0.229618 0.449539 1.263476 1.337044 -1.128689 -1.849144 0.230160 -0.744079 0.464179 3.518589 4.304444 2.034485 -0.762128 1.335557 0.413054
wb_dma_ch_sel/wire_valid -3.564544 0.895976 -2.226711 1.429765 -1.337812 -0.361331 1.346016 -1.001552 -1.904492 3.570110 -3.050725 1.524921 2.470954 0.584193 -2.818111 1.187327 2.254147 -0.989389 -2.818818 0.531181
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.169977 0.914149 0.004569 0.465172 1.086476 -0.917272 -0.703014 -0.755369 -0.658788 0.172456 0.765143 2.740782 -0.029274 -1.824074 -0.384266 -1.812229 -1.688796 -0.786846 -1.042621 1.129997
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.916523 -1.140963 0.113011 -0.900400 1.590701 1.739661 0.419198 1.318347 0.845118 -0.373607 -0.162296 0.249123 -1.317045 -0.108497 -0.804669 1.334742 0.756467 0.490405 1.524317 -2.338717
wb_dma_de/wire_chunk_cnt_is_0_d 1.000756 4.520470 -0.008659 -1.357560 2.220838 1.339157 -0.975797 1.916152 -0.118099 0.055461 -1.564294 0.480745 -1.546607 -2.660509 -0.647589 -2.418723 0.632927 -0.812660 0.291347 -0.306452
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.603803 -1.928376 0.974886 -2.293708 -1.324696 0.888285 1.238393 -0.053278 -0.102205 -3.242685 -1.294347 1.292417 -0.847553 -0.489931 0.452009 1.824569 0.859728 -0.576262 -0.294332 -1.764652
wb_dma_ch_sel/assign_109_valid 0.842134 2.629030 -0.593335 -0.266460 -0.590885 1.104650 1.558135 2.007048 0.884874 -0.026878 -1.858111 -2.370698 -2.198660 -0.851227 2.141216 0.902442 2.546055 -0.101784 2.081034 -1.376506
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.624193 -0.305797 0.457732 -1.475937 1.208577 0.626236 -0.370846 0.068159 0.388464 -0.983227 -0.757078 3.991511 -0.988285 -2.355255 0.615358 0.742037 -0.361075 -0.907796 0.767685 0.035294
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.285566 2.722067 -1.327496 2.674110 -4.465925 -2.783930 -0.683001 0.347031 -0.487570 -2.957052 0.244273 -3.188074 -2.020249 -2.819395 2.717851 -1.397130 0.402771 -1.605032 7.123089 0.034603
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.546270 0.549389 -4.071728 2.660738 -2.279279 -0.622198 -1.480985 3.102066 -2.030227 -1.518572 -0.572659 -2.512100 3.393909 -0.488413 -0.252564 -0.433791 1.558851 -0.259165 3.929086 -1.572922
wb_dma_de/assign_75_mast1_dout 2.487710 -4.196187 -0.484907 -1.248248 1.830147 0.948414 -3.345123 2.403363 0.683434 0.463984 -0.636984 -0.451012 2.798428 1.635340 1.438475 -0.070586 -0.527220 -1.189718 -0.227929 3.208360
wb_dma/constraint_csr -0.154296 1.940023 1.997282 0.440251 0.657154 -0.836510 -0.014550 -1.331825 0.362805 1.336482 0.285426 -1.970424 -1.681599 0.521035 -0.729792 -2.221747 -0.733916 0.044716 -2.257649 1.575875
wb_dma_ch_rf/always_5/if_1 -0.097875 -1.352946 0.366729 -0.763303 -0.798083 -0.849725 -0.238971 -2.353178 -1.509709 -0.819708 -0.861906 -0.934584 0.005239 0.951588 -0.629049 -0.601514 -0.330828 -0.110713 -3.094669 0.528701
wb_dma_ch_pri_enc/wire_pri21_out 1.598062 -0.216991 0.514319 -1.406408 1.281697 0.601595 -0.405679 0.049057 0.389418 -0.987355 -0.653799 4.164597 -1.013827 -2.488085 0.578903 0.666333 -0.454968 -0.999725 0.795194 0.068061
wb_dma_ch_sel/assign_157_req_p0 0.050688 2.508258 -0.390209 0.523657 -1.757450 -0.158282 -0.407785 0.754514 -0.363964 -1.094767 -2.046109 -2.617882 -2.169307 -0.989673 0.964172 0.832825 2.948090 -0.405679 2.759358 -0.725427
wb_dma_wb_mast/assign_1/expr_1 1.337855 -4.128507 -1.647976 0.942115 1.558897 -1.024336 -6.440091 2.213712 -1.470985 -0.739297 0.495567 1.189416 5.517117 0.013234 -0.996265 -2.868897 -2.553080 -2.136986 0.696994 4.264905
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.816995 1.861627 -3.099760 1.014545 -1.366026 0.438718 1.308288 2.430799 -0.603723 -0.255794 -1.026756 -1.725455 0.522114 -0.697221 1.847601 0.811008 2.158528 -0.010906 2.325608 -1.989134
wb_dma_de/reg_mast1_adr -2.823693 -0.813453 -2.988433 0.978369 1.261122 -2.402639 2.904390 0.891143 -0.112494 0.380027 -0.716232 1.700044 1.673605 -0.002195 0.714028 1.807999 -0.171998 0.692936 -0.307449 -3.316049
wb_dma_ch_pri_enc/wire_pri17_out 1.625101 -0.256453 0.453283 -1.483893 1.163475 0.597979 -0.350263 0.066865 0.371148 -1.031948 -0.792150 3.952132 -0.948446 -2.344210 0.650334 0.779054 -0.307870 -0.959135 0.730146 0.051686
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.021478 2.623264 -0.300736 0.550086 -1.717186 -0.162726 -0.378998 0.706862 -0.338000 -1.049168 -2.026726 -2.732116 -2.272787 -0.984446 0.871066 0.704397 2.903149 -0.411299 2.761486 -0.736379
wb_dma_ch_sel/input_ch2_csr 0.508713 0.893386 -0.717547 0.905050 -0.718660 -1.026002 -2.528885 -1.201509 -1.908947 1.080789 -2.354070 -2.837419 1.604557 1.176731 1.594487 -0.215899 1.800808 1.652875 -4.887226 3.845532
wb_dma_ch_rf/assign_13_ch_txsz_we 0.467934 0.450226 1.147751 -2.542266 2.016963 2.274952 -1.853750 1.948711 0.421662 -0.148836 -1.978078 -2.755727 -0.568898 1.154814 -3.380467 -0.590742 2.164170 0.062534 -0.515219 -0.813597
wb_dma_ch_sel/assign_130_req_p0 -0.564391 2.413142 -1.335302 0.836656 1.487061 1.267207 -2.803480 3.481505 -1.256206 -0.579626 -0.650788 -4.035619 0.979769 -0.074995 -4.176498 -2.847473 1.239839 0.395881 2.487461 -2.353640
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.454223 -1.358917 -2.142098 -1.657346 -1.088658 -1.698406 -0.458352 0.104978 -2.258711 -3.209967 -3.949381 3.066426 4.931947 0.041611 -2.934010 2.520788 0.694925 0.702442 -0.573926 -3.628141
wb_dma_ch_sel/assign_106_valid 0.831873 2.533602 -0.467997 -0.274951 -0.785669 0.953299 1.621660 1.780144 0.865392 -0.085356 -1.936224 -2.324286 -2.056505 -0.748111 2.226356 1.075948 2.587889 -0.047940 1.866846 -1.306931
wb_dma_ch_pri_enc/wire_pri28_out 1.538078 -0.201865 0.420642 -1.439053 1.163774 0.570087 -0.406186 0.055834 0.288369 -0.971318 -0.796918 3.992598 -0.877942 -2.366456 0.555523 0.620276 -0.358543 -0.931525 0.625555 0.072905
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.919569 -1.114227 0.107207 -0.910188 1.609963 1.746997 0.440672 1.261137 0.810650 -0.369691 -0.194641 0.271090 -1.321461 -0.118801 -0.802466 1.381830 0.705389 0.493701 1.541013 -2.340890
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.737189 1.638011 -2.575633 -0.421709 -0.269437 0.931543 0.891557 2.404541 -0.269866 -1.211271 -1.773629 2.309209 -0.388461 -3.088950 2.451502 1.435860 1.708657 -0.995238 2.894378 -1.802215
wb_dma_ch_rf/always_11/if_1/if_1 0.160342 2.683453 -2.293154 -0.841650 3.063562 2.316960 -0.824044 3.546426 -0.841644 -0.381378 -0.622966 1.351237 -0.191677 -2.618939 -1.907300 -1.542260 0.678636 -0.298851 1.911669 -3.083792
wb_dma_wb_if/wire_slv_adr -0.783621 3.949762 0.900320 0.354848 -4.516266 -3.447357 -1.203298 -0.541939 -1.678598 -1.198649 -1.920757 -0.183309 4.713172 -0.717972 1.086101 -4.425371 -3.019743 -2.299661 -2.868905 4.339047
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.998534 0.305733 -1.406434 0.832205 0.225507 1.706489 0.114441 0.567041 0.308068 2.865743 0.729293 -0.787173 1.407143 0.755955 1.905888 -0.457236 -0.040091 0.068718 0.374220 1.160510
wb_dma_ch_sel/input_ch1_csr 0.416579 0.920009 -0.820962 1.020940 -0.803216 -1.037558 -2.347158 -1.167651 -1.855230 1.117648 -2.144120 -2.735900 1.684759 1.130956 1.654125 -0.254906 1.655745 1.618911 -4.640998 3.766164
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.222931 0.951935 -0.078239 0.442236 0.967192 -0.872798 -0.694582 -0.699353 -0.725041 0.156750 0.701017 2.574668 0.085590 -1.783457 -0.416746 -1.781961 -1.604328 -0.768990 -1.035085 1.071609
wb_dma/wire_pt1_sel_i 2.362753 -5.348887 -1.875573 -0.538710 1.803834 0.980785 -3.766028 4.128302 0.395503 0.166160 -0.256464 -0.766036 5.951263 2.023993 0.716052 -0.745864 -1.304313 -0.997560 0.475653 2.738121
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.450870 1.948002 -1.056447 -0.121426 2.225071 -0.629610 -0.395277 0.095837 0.107203 0.167469 0.495510 1.153961 -0.224584 -0.471187 0.911943 1.455261 1.099926 2.174173 0.193727 -1.557339
wb_dma/wire_pt1_sel_o -0.460234 0.157861 1.191169 -0.533744 1.437566 -0.586905 -0.054176 -1.687783 -3.040283 -0.576917 -2.773860 0.876503 1.742446 -0.893474 -2.358587 -2.907551 -0.885840 -1.349746 -6.111763 1.369262
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.453015 1.804768 -2.292058 -1.313334 2.028917 3.311557 -0.133641 4.404732 -0.123736 -0.629754 -1.355873 -1.372046 -0.277341 -0.847399 -1.459918 0.377266 2.490030 0.522714 3.129571 -4.348197
wb_dma_ch_pri_enc/inst_u16 1.557374 -0.182639 0.487738 -1.434024 1.078991 0.497186 -0.359543 0.012520 0.331165 -1.000877 -0.786035 3.987519 -0.902830 -2.382793 0.623572 0.673978 -0.373509 -0.958482 0.635017 0.146180
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.868872 0.113148 0.105853 1.040270 -1.020879 -1.159215 -2.100963 -1.026111 -1.215495 -1.012607 0.112449 -0.516677 -0.172556 -0.291560 -1.300089 -0.418691 0.296380 -0.338077 1.102439 0.528717
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.667883 0.111871 1.549122 0.205275 -1.344476 -0.631433 -2.077356 -2.502675 -1.225426 -1.234566 0.694242 0.038620 -0.033006 0.551636 -4.505284 -0.231266 0.092316 0.302343 0.651711 -0.549209
wb_dma_ch_sel/always_48/case_1 -1.434536 -1.384423 -2.260710 -1.513465 -1.196601 -1.665729 -0.513399 0.350569 -2.185909 -3.302734 -3.897887 2.960215 4.865468 -0.068319 -2.716479 2.624137 0.869963 0.609202 -0.124893 -3.613616
wb_dma_ch_sel/input_ch7_csr -0.017775 0.329432 -0.254922 -0.531834 -1.703766 -0.323129 -0.733999 -1.523736 -2.262307 0.537456 -2.777394 -2.180077 1.906314 1.722591 -0.585645 -0.482719 1.673718 0.440475 -6.039073 2.236913
assert_wb_dma_rf/input_ch0_txsz -0.084644 0.710702 1.865963 -1.436633 0.283838 -1.287300 -2.261451 -2.270278 -1.157974 -2.548768 -0.592797 -0.197734 -1.366461 -0.256077 -0.540491 -0.644779 -0.581650 -0.588065 -0.941549 0.259141
assert_wb_dma_rf -0.675128 1.334524 1.687574 -2.090034 0.512021 -2.997867 -2.345557 -2.923142 -1.998983 -3.552401 -1.558035 0.020054 -1.202769 -0.152239 -0.112958 -0.911574 -1.017551 -0.363527 -3.344221 0.088848
wb_dma_ch_rf/reg_ch_am0_r 2.004405 0.257746 -1.409990 0.823996 0.206874 1.661425 0.183180 0.510520 0.252505 2.803126 0.679550 -0.770812 1.374864 0.755862 1.833762 -0.402242 -0.020452 0.088003 0.366514 1.065672
wb_dma_ch_rf/always_4/if_1 -0.417549 -1.321123 2.901742 -1.829393 -0.834555 0.201282 0.391931 -2.834936 -1.400393 -0.022805 -2.588384 -0.909407 -0.431232 1.629628 -1.412708 -0.834315 -0.032892 -0.895700 -7.122313 2.174395
wb_dma_de/always_4/if_1/if_1/stmt_1 1.148570 3.649314 0.028662 -1.920480 1.203611 2.234432 -0.281999 2.637532 0.464522 -0.061796 -2.425077 -2.168286 -1.532882 -0.795312 -0.320415 -0.641104 2.370641 -0.042793 1.047113 -1.431711
wb_dma_de/always_14/stmt_1/expr_1 0.718464 1.686117 -2.580933 -0.454544 -0.160851 0.927729 0.869354 2.417893 -0.275709 -1.208088 -1.777015 2.276029 -0.379027 -3.031721 2.343495 1.368778 1.683702 -0.956668 2.819361 -1.826881
wb_dma_de/wire_use_ed 4.985486 5.317255 -1.761147 -4.433311 -1.702381 5.020172 0.909759 5.313904 2.163297 1.764540 -3.091493 -0.644496 4.740174 0.626272 4.874450 0.763029 1.241571 0.735163 2.602926 0.226095
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.042748 2.336794 0.239737 0.965751 -0.413507 -2.873435 2.017590 -1.278277 -0.835268 1.852483 -3.764111 0.512243 -0.969988 -1.250221 -3.090573 -2.417974 -1.707421 -2.360432 -1.556276 -0.215386
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.579452 -0.196346 0.453553 -1.455574 1.225313 0.580551 -0.393723 0.088722 0.388400 -1.009575 -0.750446 4.001332 -0.992028 -2.402925 0.624515 0.687392 -0.334960 -0.974027 0.747854 0.077015
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.781119 1.864192 -3.127748 1.120501 -1.470433 0.425451 1.344235 2.503382 -0.589802 -0.263295 -0.944621 -1.787866 0.488991 -0.723108 1.975498 0.839028 2.193863 0.000213 2.534110 -1.988501
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.984657 -4.332788 0.097440 -2.189198 1.660557 1.312648 -1.376250 1.889501 0.975245 -1.054771 -2.156408 0.269518 -0.113080 0.564768 0.842243 2.497460 1.601398 -0.693996 0.294821 0.385204
wb_dma_ch_sel/input_nd_i 0.384886 1.871792 -2.332972 -1.268088 1.918998 3.235672 -0.131767 4.354033 -0.156108 -0.615304 -1.344081 -1.346185 -0.197522 -0.819091 -1.398689 0.297717 2.424676 0.505360 3.103012 -4.226654
assert_wb_dma_ch_sel/input_req_i 0.896508 -1.107329 0.120006 -0.900527 1.618207 1.748319 0.420405 1.265258 0.801415 -0.393363 -0.183782 0.299958 -1.306926 -0.122860 -0.747958 1.327266 0.716603 0.461032 1.529059 -2.298872
wb_dma_ch_rf/reg_ch_rl -0.406000 0.926756 1.319498 1.860319 -1.200334 -1.876869 1.807612 -1.892456 0.795142 1.361290 0.570152 -2.166572 -2.315019 0.480136 1.821162 -0.440224 -0.281323 0.031010 -1.298382 1.594024
wb_dma_de/reg_paused -2.474524 0.351314 1.037819 1.019314 0.489927 -0.529392 -0.496923 -0.039032 -0.132319 1.584663 -0.454246 0.883970 -0.643224 -0.332839 -0.456185 -0.627452 0.067326 -1.354925 -1.197021 2.325364
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.193599 1.444430 -0.381739 -1.583371 3.534707 1.138623 -2.530718 2.937108 -0.208083 0.130731 -2.158002 -0.573510 -0.846507 -1.552933 -0.786694 -2.427510 0.892761 -1.372136 -0.929009 1.025093
wb_dma_wb_if/wire_mast_drdy -0.547868 -3.719052 -3.030204 -0.261020 0.054540 1.003232 -2.182686 1.249508 -1.463423 -0.734962 -3.143232 -0.039939 -1.831807 -1.367727 1.027707 3.002860 5.267262 -2.454545 1.349345 1.778699
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.567939 -2.109452 -0.596933 0.624086 -0.335489 0.626031 2.315089 0.670149 1.196898 -0.420574 0.112413 0.103705 -1.886643 -0.155393 1.826003 3.188377 1.193687 0.416681 2.487328 -2.340836
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.057026 -4.331604 0.125895 -2.208632 1.625289 1.323606 -1.353989 1.893615 0.983568 -1.098467 -2.163216 0.384414 -0.186240 0.484298 0.927522 2.545371 1.604843 -0.703700 0.406975 0.398560
wb_dma_ch_sel/assign_100_valid/expr_1 -3.348958 3.155221 -1.696572 -0.858381 -4.187874 0.434993 0.607707 -1.584178 -2.307937 -0.974309 -0.924017 -2.986652 1.845055 1.734797 -1.042222 1.736145 5.360160 1.392557 -1.848557 -0.983535
wb_dma_wb_if/inst_u1 -1.777959 -0.516665 0.280815 -1.048042 -1.191699 -1.829788 -0.102858 -2.817845 -3.406116 -0.364391 -3.306368 -0.310737 2.379496 0.534065 -2.364878 -2.480139 -0.807115 -2.087091 -6.326848 2.096606
wb_dma_wb_if/inst_u0 -1.560190 -1.337637 -1.026239 0.855212 -0.794608 -3.145551 -3.837696 -0.963363 -3.216137 0.046846 -5.606977 -1.712312 -0.926975 1.849787 -2.131788 -1.033604 -0.001227 -3.813771 -5.241294 2.876538
wb_dma_ch_sel -0.977974 1.520280 -0.186473 0.814153 -1.700613 -1.704107 0.883533 -1.853512 -1.803833 2.054658 -3.910315 -1.406341 1.015689 0.589865 -1.883646 -1.419275 0.312365 -0.784550 -4.598220 1.666878
wb_dma_rf/input_de_csr_we 4.518417 -2.014718 -1.166899 -3.925401 2.108021 2.880389 -2.068502 4.472563 1.205307 0.548452 -5.289858 -0.186048 2.387802 0.836097 1.354834 1.161294 0.653751 -1.494210 1.307376 0.776418
wb_dma_rf/wire_ch0_adr0 0.399188 3.438924 -1.637039 0.762856 -4.537601 0.084394 1.903980 0.052584 0.057975 0.551665 0.685204 -2.220210 2.955535 0.927711 5.678587 1.179709 1.841407 1.642859 -0.668747 1.622600
wb_dma_rf/wire_ch0_adr1 -0.881038 0.893198 1.837495 -0.499066 -0.640081 -2.173045 -4.136773 -2.901231 -2.293992 -3.299741 -0.869988 -0.772440 -1.485078 -0.501982 -1.937582 -1.008122 -0.053316 -1.020249 -0.006384 0.700793
wb_dma_de/always_9/stmt_1/expr_1 -0.279011 1.609700 -0.751257 -0.273321 2.451804 0.600852 -2.219903 2.887524 -0.513332 1.232052 -1.581352 -4.598693 0.105620 0.853176 -1.332754 -3.121098 1.315748 -0.458860 -1.812563 1.061218
wb_dma_ch_sel/always_42/case_1/cond 1.824979 -0.305161 0.554335 -1.377710 1.898857 -1.135569 1.146609 -0.201261 0.594404 1.627975 -4.573874 0.611612 -1.940327 -0.561771 1.277774 0.034242 -0.450918 -1.372406 -3.492908 1.505956
wb_dma_wb_slv/input_wb_cyc_i -0.517677 -2.719812 -0.801298 1.287915 -1.109603 -2.369433 -1.625884 1.480331 -3.024288 -2.135233 -2.341511 -4.657571 3.334715 0.784531 -2.076828 -4.545124 -0.883110 -2.587676 -3.287643 2.018228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.523270 -1.881651 0.979660 -2.282538 -1.309294 0.886797 1.207943 -0.085380 -0.128349 -3.204493 -1.298317 1.262928 -0.858040 -0.474931 0.294074 1.693776 0.814119 -0.560135 -0.337321 -1.780305
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.145478 -0.878268 2.811176 -3.457149 -0.306967 1.441076 1.375952 -1.815513 1.517217 0.024276 -3.205127 2.428756 -1.064304 0.665278 -2.301765 2.853383 -0.153364 0.302464 0.132457 -1.514327
wb_dma_de/reg_tsz_cnt 0.281174 1.296304 1.068281 -2.296574 2.910997 1.517503 -2.504963 1.271161 -0.250149 -0.064341 -1.369077 -0.091473 -0.443319 -0.554329 -3.851583 -2.177269 0.658189 -0.710772 -1.499367 0.106670
wb_dma_ch_sel/reg_ndr 0.453009 1.795019 -2.299107 -1.238011 2.000885 3.315807 -0.102048 4.460811 -0.097428 -0.615737 -1.251079 -1.369003 -0.220428 -0.828121 -1.445384 0.316497 2.391830 0.550038 3.254625 -4.298234
wb_dma_de/assign_83_wr_ack/expr_1 1.206577 1.220199 -0.292764 -1.627364 3.478797 1.071702 -2.499894 2.775691 -0.184106 0.124611 -2.202100 -0.592684 -0.804125 -1.438976 -0.699710 -2.229800 0.918637 -1.329175 -1.112281 1.039434
wb_dma_de/reg_de_txsz_we 1.504896 -0.029060 -0.040042 0.617060 3.119169 1.875091 -2.545332 4.468017 1.388479 0.718136 0.164766 -4.678235 -1.794782 0.004309 -0.467995 -2.148559 1.163958 -0.629822 2.937506 0.307830
wb_dma_ch_rf/reg_pointer_sr -0.035834 -1.440663 0.294708 -0.879637 -0.902434 -0.836083 -0.183810 -2.371821 -1.528865 -0.930292 -0.873728 -0.925317 0.083520 0.989323 -0.608827 -0.498243 -0.266573 -0.048143 -3.014410 0.408775
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.896364 -1.060872 0.117908 -0.898620 1.568429 1.696686 0.428050 1.260073 0.818068 -0.379609 -0.204826 0.255410 -1.307070 -0.110290 -0.814071 1.322861 0.729074 0.490140 1.435608 -2.268767
wb_dma_rf/input_de_adr1_we -0.845847 0.153593 0.113436 1.073406 -1.073566 -1.131000 -2.098545 -0.946977 -1.197123 -1.067599 0.213004 -0.576534 -0.235278 -0.290017 -1.249688 -0.409820 0.334563 -0.303248 1.249426 0.482704
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.482088 3.565444 -2.065556 -3.464097 2.398959 2.381644 -0.592507 4.596663 0.879116 1.518803 -0.539988 0.925862 5.998780 0.807392 0.101639 -1.620057 0.022658 0.792063 -1.074476 -0.521595
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.568401 -0.156991 0.388797 -1.421588 1.240161 0.569733 -0.400650 0.052928 0.338521 -1.014157 -0.775976 4.112618 -0.893914 -2.471873 0.606213 0.597626 -0.428481 -1.006344 0.659377 0.090416
wb_dma_ch_sel/always_43/case_1/cond 0.284341 1.150386 1.140805 -2.259369 3.139053 1.567733 -2.451912 1.333248 -0.175837 -0.069468 -1.244917 -0.191929 -0.687385 -0.574118 -3.972895 -2.156669 0.641944 -0.650681 -1.389726 -0.040681
wb_dma_ch_rf/reg_ch_adr0_r -0.586760 2.381851 -1.285381 -0.502951 -5.224967 -0.836910 4.752280 -0.973736 -1.139792 -0.567138 -0.676889 -1.374949 2.715486 1.206284 3.584811 0.154799 0.746358 0.006394 -4.242805 -0.381699
wb_dma_ch_pri_enc/input_valid -0.223825 0.952488 -0.020958 0.438718 0.946965 -0.920332 -0.714388 -0.756997 -0.680561 0.194874 0.674295 2.526126 0.035098 -1.705394 -0.406984 -1.823629 -1.642096 -0.787616 -1.075289 1.133488
wb_dma_ch_pri_enc/reg_pri_out1 1.574364 -0.195714 0.462901 -1.492532 1.140398 0.501405 -0.404004 -0.011110 0.287854 -1.003339 -0.819552 4.092561 -0.880366 -2.370393 0.576586 0.642622 -0.414569 -1.008737 0.567869 0.156536
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.349351 -1.986417 -0.469719 0.131510 -1.156887 0.312292 -1.668169 -1.838061 -1.274628 0.293842 -1.584986 -1.318570 -1.981207 0.443257 -1.022529 1.736683 3.681040 -1.177560 -0.319581 2.326958
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.286569 -1.027513 -0.756389 1.533612 -1.918152 -1.067470 1.882605 -0.545379 0.376665 -0.076915 0.308603 -0.109817 -0.599348 -0.073802 2.715371 1.882785 0.500383 -0.066679 1.087413 -0.072240
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.274844 0.339813 1.061736 -0.938154 -0.206947 -0.570628 1.201722 -1.328648 0.608683 1.514293 -2.602569 0.519836 -0.319877 0.496810 -0.129075 0.182589 -1.329024 -0.218410 -1.415920 0.639681
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.425941 -0.727834 2.115829 -2.408578 -0.647353 0.417762 0.356865 -2.172073 -0.968935 -3.151182 0.116487 4.307216 -0.483297 -1.546602 -3.137604 -0.105206 -1.056498 -0.799099 -1.635365 -1.530996
wb_dma_ch_sel/input_req_i 2.674208 -4.569908 0.375166 -1.448445 -0.368011 -0.505565 1.582399 -0.065543 1.768133 0.480581 -4.197746 0.588749 -0.918875 0.917399 3.098077 3.999173 0.591048 -0.979847 -0.180113 0.988541
wb_dma_rf/assign_4_dma_abort/expr_1 0.815146 1.558222 -2.491812 -0.330391 -0.187660 0.974954 0.882405 2.457739 -0.171137 -1.217847 -1.550153 2.365532 -0.452748 -3.145090 2.436774 1.332615 1.561624 -0.970709 3.126574 -1.827497
wb_dma_rf/always_1/case_1/stmt_8 -1.097654 5.269486 0.015647 -1.837772 -0.884895 0.644433 2.441238 1.982168 0.890430 0.445480 0.678531 -1.113069 -0.077222 -0.424618 1.613019 -2.047707 0.157750 0.348118 -1.348337 -0.180015
wb_dma_ch_rf/wire_ptr_inv 0.035885 -1.181751 1.546586 -1.696380 1.260664 2.226811 0.422353 -0.256167 0.732022 -0.614837 0.469411 0.811045 -1.080339 0.781934 -4.081933 1.548397 0.490306 1.177618 0.995604 -3.443604
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.188199 1.755233 -0.419656 -0.196818 -0.611602 -0.329384 -1.648153 0.401309 -0.203949 -0.810402 -0.389202 3.043698 0.571582 -2.954535 2.087535 -0.874958 -0.317944 -1.671123 1.766309 2.372335
wb_dma_ch_sel/assign_138_req_p0 0.017733 2.604721 -0.299301 0.632495 -1.686832 -0.140573 -0.544667 0.715563 -0.348811 -1.107796 -1.882002 -2.797161 -2.300417 -0.963204 0.837193 0.631467 2.896496 -0.429508 2.893337 -0.717837
wb_dma_rf/always_1/case_1/stmt_1 -2.593131 0.303691 1.151135 1.003337 0.523950 -0.583974 -0.379797 -0.124621 -0.118108 1.590071 -0.360885 0.949793 -0.584830 -0.249138 -0.591682 -0.700453 -0.110796 -1.365900 -1.368092 2.229774
wb_dma_rf/always_1/case_1/stmt_6 -2.166690 1.446572 -1.405250 0.529040 -3.016704 -3.680940 2.748935 -0.417978 -0.459041 0.320200 0.816324 -1.637900 1.856363 -0.210695 -3.385893 -5.237247 -3.023032 -0.995492 -0.677173 0.201425
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.589965 0.469294 -3.962679 2.645427 -2.393353 -0.757656 -1.453738 2.853039 -2.137504 -1.499906 -0.662102 -2.534928 3.453669 -0.383198 -0.335017 -0.456973 1.488678 -0.247876 3.651383 -1.435590
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.868611 -1.080707 0.127762 -0.887510 1.583320 1.703145 0.463297 1.285958 0.786319 -0.374366 -0.196662 0.257749 -1.298776 -0.099012 -0.801064 1.315407 0.744225 0.467343 1.438451 -2.320020
wb_dma_ch_sel/always_43/case_1 0.298399 1.346168 1.012055 -2.322020 3.188609 1.605191 -2.445228 1.327328 -0.260261 -0.119360 -1.395659 0.037503 -0.630250 -0.684439 -3.907571 -2.135016 0.684555 -0.647493 -1.480190 -0.117856
wb_dma_ch_sel/assign_9_pri2 1.891628 -1.232373 0.493129 -1.937150 0.286210 1.631951 0.299801 0.906061 1.138723 -1.223588 -1.455342 1.530025 -1.062941 -0.650790 1.048379 2.646616 1.367405 -0.152220 1.948934 -1.130175
wb_dma_pri_enc_sub/always_1/case_1 1.512800 -0.209380 0.472587 -1.486915 1.061468 0.499486 -0.384090 -0.037570 0.305669 -0.997141 -0.827622 3.956593 -0.870910 -2.323127 0.578800 0.626744 -0.386638 -0.971247 0.508474 0.163587
wb_dma_rf/always_2/if_1 -0.480134 4.627465 1.730112 -0.726285 -1.006837 -2.438392 2.189609 -1.323037 0.495485 1.072005 -4.372607 0.928171 -3.642358 -2.953915 1.620916 -1.972606 -1.089475 -2.675770 -0.635517 2.052240
wb_dma/wire_dma_abort 0.721920 1.634042 -2.726447 -0.264080 -0.356924 0.916078 0.914855 2.546453 -0.264828 -1.225159 -1.714685 2.163152 -0.390004 -3.113692 2.555264 1.445952 1.799254 -1.000225 3.146608 -1.833573
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.641669 -5.108551 -0.635432 -0.623754 -0.249298 0.195690 0.518266 1.265255 1.284210 -1.085111 -1.724443 0.198344 -0.731592 0.383501 3.451739 4.159480 1.966712 -0.723053 1.393099 0.339989
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.625352 -1.952673 1.004414 -2.232916 -1.338379 0.885234 1.252090 -0.131286 -0.044831 -3.216707 -1.191619 1.330611 -0.895124 -0.515245 0.530322 1.820106 0.796234 -0.587754 -0.222752 -1.673539
wb_dma_wb_if/input_wb_stb_i -0.539030 1.207695 -2.124558 3.770359 -3.383316 -1.155822 -1.621623 1.614492 -0.583840 -1.491217 1.089122 -2.525795 -0.378924 -1.718726 2.270265 0.107456 1.501926 -1.017090 6.845182 0.218022
wb_dma_rf/input_de_txsz 0.420656 0.546606 -0.661577 -1.160304 3.996237 2.223590 -1.728947 4.043396 0.194880 0.838583 -1.719930 -4.414203 -1.094445 0.862590 -2.259990 -1.828637 2.019125 0.068512 -0.598890 -1.275413
wb_dma_ch_pri_enc/wire_pri3_out 1.495900 -0.152266 0.438309 -1.401447 1.055869 0.466015 -0.409064 -0.018654 0.292430 -0.980065 -0.818497 3.890671 -0.821031 -2.314262 0.587682 0.594410 -0.418275 -0.982708 0.514974 0.211098
wb_dma_ch_sel/wire_gnt_p1 -0.186700 0.964453 0.009226 0.452722 1.074209 -0.932571 -0.743279 -0.799724 -0.676130 0.161395 0.769046 2.745327 0.024348 -1.882558 -0.424519 -1.887816 -1.773975 -0.839673 -1.076230 1.165688
wb_dma_ch_sel/wire_gnt_p0 -1.460820 -2.036496 -2.039065 -1.995524 -2.181334 -1.216113 0.170911 0.642093 -1.712127 -3.522213 -4.715085 0.793266 4.786758 1.469252 -2.662188 3.909169 2.041475 1.197439 0.290272 -4.536448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.586245 0.638241 -4.152919 2.571696 -2.338264 -0.543315 -1.487239 3.149256 -2.098757 -1.489931 -0.630549 -2.678043 3.541215 -0.429718 -0.322789 -0.453896 1.651906 -0.218593 3.881694 -1.618871
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.894616 -1.094843 0.113408 -0.861652 1.546923 1.699310 0.464847 1.254464 0.821735 -0.396078 -0.153872 0.234975 -1.299736 -0.107009 -0.802329 1.309228 0.707281 0.500829 1.496895 -2.288693
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.420620 0.338253 0.982931 0.937496 0.464605 -0.481763 -0.444667 -0.036944 -0.165323 1.544068 -0.445443 0.900520 -0.546472 -0.293032 -0.429692 -0.495769 0.145590 -1.287225 -1.123994 2.146251
wb_dma/input_wb0_err_i 0.807857 1.661258 -2.642884 -0.310252 -0.292667 0.994249 0.767903 2.602010 -0.232009 -1.250518 -1.636615 2.167691 -0.335528 -3.086925 2.458622 1.363272 1.759989 -0.958233 3.250270 -1.779004
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.313702 -1.291884 0.311925 -1.473783 -0.958066 -1.371914 3.392179 -1.354375 -1.379340 -1.474949 -1.783800 0.895206 -0.380499 0.398098 -2.240573 -0.855123 -1.146811 -1.724690 -4.230182 -2.360911
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.730343 1.139783 0.097172 0.496472 -6.748125 -1.515516 1.421234 -1.170921 0.115389 -2.960284 -0.253569 -1.031685 2.088199 0.173075 4.838863 3.208997 2.521566 0.789046 1.545148 1.510836
wb_dma_wb_mast/wire_wb_data_o 2.397871 -4.124949 -0.469055 -1.186242 1.648291 0.803678 -3.227240 2.288681 0.647233 0.460069 -0.611969 -0.428531 2.854124 1.665946 1.577600 -0.118501 -0.644613 -1.208572 -0.291643 3.307427
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.581759 1.026458 0.645773 -1.520687 4.537589 1.820475 -2.400441 1.748380 -0.543367 0.643070 -0.345349 -1.208330 -0.838027 0.015493 -5.733588 -3.128109 0.261263 -0.071991 -1.935171 -1.276594
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.253407 0.930255 0.011636 0.432026 0.942846 -0.961700 -0.697747 -0.848058 -0.716905 0.171416 0.686684 2.561644 0.078825 -1.735837 -0.450974 -1.883707 -1.721100 -0.818879 -1.200739 1.159364
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.918891 -1.111366 0.101990 -0.890434 1.619653 1.737506 0.429337 1.314728 0.848732 -0.405135 -0.165126 0.262478 -1.337975 -0.126677 -0.767165 1.395137 0.725544 0.508413 1.519458 -2.329694
wb_dma_ch_sel/always_38/case_1/cond -1.448342 2.145972 -1.910401 0.606932 2.913639 -1.786476 -3.177965 1.072449 -0.943746 -0.696716 -1.233568 -0.055359 -1.431799 -1.896969 1.338750 0.621052 2.776761 0.648356 0.702033 0.087691
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.138904 -4.377790 0.099549 -2.283796 1.642210 1.392286 -1.342203 1.922331 1.011723 -1.129040 -2.239235 0.412000 -0.180131 0.493697 0.987084 2.656407 1.687356 -0.690947 0.478564 0.359523
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.533066 0.547796 -0.581782 -1.144209 4.049301 2.173050 -1.759480 4.017988 0.282691 0.857812 -1.698410 -4.345835 -1.241912 0.800832 -2.129009 -1.864808 1.986869 0.001213 -0.538430 -1.125497
wb_dma_de/assign_4_use_ed 4.707119 5.406417 -1.718185 -4.446008 -1.788440 4.794468 0.985897 5.048574 1.958244 1.760086 -3.299977 -0.627767 4.557396 0.598616 4.622707 0.664753 1.298780 0.711568 2.140529 0.241957
assert_wb_dma_wb_if/assert_a_wb_stb -0.149977 -0.776799 1.619717 -0.591489 0.846937 -0.054510 0.497663 -1.175981 -2.182145 -0.546459 -2.452212 -0.623512 1.726354 0.378273 -2.001016 -1.958658 -0.571240 -0.857917 -5.210560 0.839431
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.309850 3.820265 -0.283809 -0.835296 2.658522 2.502751 -0.147848 3.147674 0.310777 0.783528 -0.991626 -3.443769 -2.009080 -0.321969 -2.128849 -1.929125 1.732630 0.603433 0.954183 -2.638662
wb_dma_ch_sel/assign_132_req_p0 -0.794162 0.311648 0.110819 0.089052 -3.291125 0.053223 -0.271696 0.353209 -1.647460 -3.549962 -0.716372 -2.498842 1.214412 0.376797 -3.376761 -0.426943 1.408728 -0.013324 1.348268 -2.794161
wb_dma_ch_rf/always_25/if_1 -1.990153 2.191290 -0.765127 -0.786911 2.439038 -2.563160 -0.681716 -1.035440 -0.788727 -1.242813 -0.129021 1.499881 -0.524733 -0.454020 1.384518 1.095108 0.372489 2.264198 -2.116498 -1.472294
wb_dma_de/wire_rd_ack 1.118634 1.332888 -0.303226 -1.530600 3.627120 1.017647 -2.554202 2.789526 -0.183916 0.270398 -2.033323 -0.576981 -0.772992 -1.446335 -0.795112 -2.513080 0.820288 -1.376172 -1.203364 1.156049
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.829187 1.910932 -3.176171 1.071144 -1.475870 0.436012 1.292866 2.543564 -0.605328 -0.267520 -1.047357 -1.822956 0.559429 -0.736227 1.957233 0.841747 2.284400 -0.031309 2.498678 -2.001462
wb_dma/wire_slv0_adr -0.913996 5.180155 1.450479 0.365971 -4.798043 -4.092119 -1.118366 -1.100295 -1.554284 -0.737723 -2.226775 -1.523724 4.523686 -0.259876 0.872935 -5.226670 -2.875266 -2.225043 -3.670631 4.964650
wb_dma_wb_slv/input_wb_stb_i -0.521314 1.244083 -2.132707 3.759175 -3.298514 -1.150546 -1.746059 1.714090 -0.651846 -1.453155 1.017053 -2.596779 -0.326476 -1.719365 2.214546 -0.074525 1.445629 -1.067651 6.800103 0.300905
wb_dma_ch_sel/assign_96_valid/expr_1 -0.970216 4.876519 -2.449691 0.583086 -2.412049 -0.149544 -1.574921 -1.320737 -1.297503 1.526948 -1.640872 -1.552212 1.776638 -0.016685 2.793564 1.993741 4.485018 2.295775 -0.147613 2.485087
wb_dma_ch_sel/always_4/stmt_1 -1.467900 2.108377 -1.800713 0.678052 3.064145 -1.805268 -3.301555 1.160701 -1.003444 -0.647130 -1.241136 -0.191098 -1.558577 -1.925344 1.076552 0.318638 2.607689 0.484449 0.639467 0.199884
wb_dma_rf/wire_pointer2_s -0.093524 -1.281941 0.346499 -0.831291 -0.911343 -0.898488 -0.270710 -2.399454 -1.602450 -0.920503 -0.931979 -1.002255 0.094800 0.977187 -0.649220 -0.607442 -0.317520 -0.096369 -3.156553 0.503649
wb_dma_de/reg_chunk_dec 0.964211 4.533615 0.130383 -1.478356 2.293835 1.327547 -0.914544 1.792095 -0.115952 0.160165 -1.641004 0.466949 -1.650258 -2.523546 -0.794415 -2.486598 0.602745 -0.833356 -0.086801 -0.323164
wb_dma_de/reg_chunk_cnt_is_0_r 1.226847 3.592105 0.114112 -1.798042 1.096920 2.148869 -0.282854 2.591004 0.537303 -0.089165 -2.316288 -2.197490 -1.610844 -0.832649 -0.236249 -0.688876 2.275534 -0.086627 1.187746 -1.301023
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.199445 0.940233 -0.003049 0.462782 1.052155 -0.947752 -0.703084 -0.813106 -0.716008 0.212731 0.747533 2.632889 0.032859 -1.767167 -0.413785 -1.871458 -1.744081 -0.843020 -1.097289 1.154807
wb_dma/wire_wb0_cyc_o -0.188676 0.909274 -0.019038 0.435900 1.012436 -0.939311 -0.726693 -0.793439 -0.704400 0.160548 0.721518 2.617817 0.017316 -1.793758 -0.403192 -1.825630 -1.692296 -0.794625 -1.081099 1.138464
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.545131 -1.822923 0.935133 -2.183748 -1.351653 0.797824 1.156790 -0.089174 -0.111055 -3.132536 -1.302170 1.287320 -0.887581 -0.540063 0.473153 1.716675 0.822692 -0.655178 -0.203581 -1.560298
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.406372 -0.173902 -2.760752 -0.081009 -1.640068 0.087694 0.784741 -1.045937 -1.567145 2.373521 -2.560811 1.053318 3.851530 1.512410 -2.041042 1.204300 1.041472 -0.498582 -2.009955 -0.046528
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.488425 -1.934380 0.006161 -1.804840 -1.967717 -0.498951 1.888827 0.357444 -0.761866 -1.723661 -4.159740 0.635835 3.869264 1.034273 -3.045149 0.455068 -0.604628 -0.718095 -2.285610 -2.137915
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.655668 0.121486 1.417512 0.253182 -1.271369 -0.616817 -2.173043 -2.360646 -1.283926 -1.284379 0.707648 -0.016972 -0.092102 0.475767 -4.466360 -0.215533 0.183860 0.301562 0.832955 -0.585553
wb_dma_ch_rf/reg_ch_adr1_r -1.668207 0.021424 1.496726 0.242018 -1.350352 -0.640721 -2.166567 -2.493479 -1.287148 -1.304613 0.702588 -0.001323 -0.043296 0.528500 -4.578293 -0.241837 0.096449 0.254538 0.688801 -0.520108
wb_dma/input_wb0_cyc_i -0.235285 -4.418438 -4.526122 2.501142 -1.641368 -3.408889 -3.802584 4.733411 -1.324664 -1.430405 -0.475042 -4.377062 4.251068 1.172479 -0.811247 -3.572733 -1.217276 -2.656988 1.346616 2.164204
wb_dma_ch_sel/always_8/stmt_1 3.000354 -0.683077 1.530601 -2.691287 -0.021898 0.829469 1.500231 -0.485292 1.577841 0.354771 -3.948594 1.906054 -1.339721 -0.203261 0.940325 2.583087 -0.075035 -0.428385 0.376764 -0.366044
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.083119 -3.680138 1.114831 -2.962625 1.493381 0.655105 -0.028665 0.567162 1.488789 0.452533 -4.605353 0.753126 -0.549021 0.939451 0.669969 2.478611 0.239012 -0.910310 -0.960674 0.822253
wb_dma_wb_slv -1.796426 -0.592071 0.168897 -1.086335 -0.971933 -1.778230 -0.182808 -2.634827 -3.315099 -0.355827 -3.216465 -0.125297 2.113011 0.392752 -2.580634 -2.488079 -0.745929 -2.066407 -6.155684 1.949653
wb_dma_de/inst_u0 -1.143752 2.640049 -2.494055 -0.080771 -0.110679 -0.785896 1.482381 -1.560345 -2.199924 0.345708 0.195786 0.010928 3.397737 1.591128 1.398014 0.750022 0.906887 3.065553 -5.162909 -2.225821
wb_dma_de/inst_u1 -2.270896 0.687235 -1.118569 -0.207620 1.904248 -0.017858 -1.083445 0.508052 -0.268844 -0.384991 1.384517 1.334561 3.238768 0.763820 -3.054082 0.894629 0.130925 2.976368 0.594083 -3.020432
wb_dma_pri_enc_sub/input_pri_in 1.618239 -0.293818 0.485306 -1.495857 1.112685 0.564445 -0.360568 0.063306 0.396617 -1.013629 -0.771111 4.050235 -0.955843 -2.362054 0.687695 0.737879 -0.377452 -0.978560 0.752065 0.113034
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.615350 -0.134705 0.150301 0.581373 3.286036 1.858493 -2.572519 4.388293 1.490136 0.811914 0.193370 -4.674627 -1.941519 0.037716 -0.475628 -2.185591 1.024521 -0.673001 2.840145 0.426649
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.564761 -1.771582 0.883513 -2.216624 -1.316998 0.839377 1.104165 -0.006538 -0.134105 -3.123721 -1.319759 1.250571 -0.828904 -0.556986 0.495072 1.721570 0.836626 -0.608290 -0.219449 -1.624712
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.128066 2.726953 -0.280401 0.510736 -1.367087 0.031308 -0.568534 0.971060 -0.249431 -1.053049 -1.916033 -2.782987 -2.428331 -1.033648 0.761300 0.627055 2.985484 -0.363898 2.976740 -0.884744
wb_dma_ch_sel/assign_101_valid/expr_1 -3.272242 3.416268 -1.799052 -0.813673 -4.075827 0.536036 0.344445 -1.547970 -2.305400 -0.764422 -0.755477 -3.026544 1.936347 1.745888 -0.766649 1.626568 5.462029 1.513818 -1.869364 -0.698955
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.877238 -1.089960 0.121290 -0.856210 1.594974 1.770878 0.416448 1.304416 0.807246 -0.373049 -0.151136 0.241213 -1.325143 -0.098320 -0.831343 1.328457 0.733006 0.505894 1.546595 -2.341925
wb_dma_de/reg_de_adr1_we -0.832186 0.151768 0.136186 0.995292 -0.997403 -1.113729 -2.065647 -1.010619 -1.200256 -1.053405 0.115409 -0.530409 -0.215960 -0.261501 -1.272001 -0.461382 0.323166 -0.328938 1.067749 0.535020
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.260942 0.776744 -2.529387 -0.284650 2.086674 -1.692198 -2.007433 0.859168 -0.773109 -0.384913 -3.529984 2.137728 -0.316003 -1.935889 1.512166 2.348846 1.673097 0.244484 1.606433 -0.705821
wb_dma_ch_sel/always_46/case_1 1.956300 0.322033 -1.388481 0.754876 0.278490 1.672699 0.132080 0.520339 0.248237 2.778391 0.614223 -0.771428 1.362899 0.752258 1.781427 -0.408431 0.002371 0.063801 0.275279 1.067760
wb_dma_ch_rf/assign_11_ch_csr_we -0.073555 1.319203 -3.497235 -1.978902 -2.948218 -1.523722 0.249452 -1.040870 -1.689290 1.118743 -2.858950 -1.540170 5.298814 2.178338 -2.033562 -0.743867 1.633183 0.577843 -2.280064 0.854204
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.948486 -2.428824 1.693458 -0.740700 3.682567 0.754789 -1.223787 1.057875 1.174872 1.048178 -0.564877 -2.890129 -2.260017 1.560753 -1.635083 -0.793349 0.373526 -0.009660 -2.067288 0.625387
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.523941 -1.797094 0.925832 -2.223234 -1.368481 0.833686 1.145456 -0.052733 -0.145040 -3.140001 -1.361688 1.189529 -0.812890 -0.530320 0.428712 1.660238 0.852406 -0.624834 -0.324164 -1.605474
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.569126 0.756068 -4.119863 2.503832 -2.220713 -0.572279 -1.509080 3.080847 -2.117157 -1.465946 -0.719859 -2.658875 3.434752 -0.412363 -0.377843 -0.465822 1.650851 -0.217748 3.764476 -1.640676
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.754880 1.905485 -3.101081 1.128883 -1.544169 0.433383 1.184429 2.530769 -0.550225 -0.293014 -0.916397 -1.857909 0.587506 -0.751292 1.997729 0.757670 2.174777 -0.050582 2.608760 -1.843275
wb_dma/wire_de_adr0_we -0.299251 -0.952375 -0.700348 1.458063 -1.850030 -1.100092 1.793711 -0.604423 0.348399 -0.059685 0.237468 -0.153276 -0.543583 -0.079055 2.528554 1.701333 0.419874 -0.049172 0.902266 0.029742
wb_dma_wb_slv/wire_rf_sel -1.761563 -0.138235 -1.085277 4.150834 -2.622488 -4.595817 -0.392637 -0.143369 -1.332561 -1.469806 -0.996834 -2.750693 -3.964904 -2.105608 -0.797008 -2.575105 -1.254186 -3.369743 1.730937 0.189062
assert_wb_dma_wb_if -0.347438 -0.648284 1.713742 -0.465782 0.718305 -0.175159 0.632159 -1.388460 -2.309438 -0.744945 -2.480216 -0.750940 1.526670 0.265427 -1.883848 -1.879033 -0.403158 -0.788636 -5.189807 0.756096
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.916631 -1.125337 0.139962 -0.944053 1.653678 1.798324 0.476126 1.334101 0.846706 -0.389176 -0.145296 0.278837 -1.401096 -0.091680 -0.860535 1.413026 0.770916 0.514650 1.579168 -2.432607
wb_dma_ch_sel/assign_120_valid 0.829760 2.738915 -0.634921 -0.474075 -0.512834 1.189761 1.476243 2.107322 0.776628 -0.101619 -2.160177 -2.381541 -2.078532 -0.826032 1.955289 0.952749 2.768179 -0.062747 1.871226 -1.509715
wb_dma/wire_wb1s_data_o 2.408073 -4.149705 -0.519015 -1.218760 1.780563 0.824990 -3.224898 2.333561 0.660765 0.445629 -0.694452 -0.425743 2.760804 1.584504 1.472791 -0.070533 -0.536416 -1.230886 -0.277874 3.189801
wb_dma_de/wire_adr0_cnt_next1 -1.287563 2.642933 -2.605342 -0.108062 -0.131637 -0.795694 1.628378 -1.500227 -2.179219 0.361059 0.205843 0.027530 3.461026 1.635427 1.626898 0.973595 0.998486 3.211226 -5.245317 -2.318181
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.887984 -1.069831 0.093361 -0.865913 1.541185 1.695528 0.451845 1.244595 0.782684 -0.381406 -0.147143 0.221687 -1.270473 -0.072088 -0.827534 1.304719 0.698727 0.474092 1.458384 -2.280473
wb_dma/wire_pt0_sel_o 2.331388 -5.334070 -1.793690 -0.435274 1.702175 0.881783 -3.769387 4.021445 0.374384 0.090927 -0.246030 -0.849122 5.811378 2.035352 0.737186 -0.810508 -1.339186 -1.016280 0.481458 2.785473
wb_dma/wire_pt0_sel_i -0.437138 0.132216 1.291536 -0.602086 1.476178 -0.644927 -0.075988 -1.832483 -3.206965 -0.756562 -2.967058 0.912254 1.765985 -0.977847 -2.249270 -2.858118 -0.800690 -1.413650 -6.345452 1.408197
wb_dma_ch_rf/always_11 0.220513 2.673207 -2.255726 -0.898898 2.985151 2.285577 -0.828987 3.528209 -0.829531 -0.409831 -0.725638 1.323930 -0.153983 -2.573797 -1.869353 -1.493471 0.718267 -0.297756 1.893039 -3.027003
wb_dma_ch_rf/always_10 0.760603 1.670451 -2.560023 -0.423238 -0.142304 0.992984 0.865500 2.481072 -0.251039 -1.197827 -1.756872 2.214404 -0.412529 -3.043824 2.341207 1.346935 1.686992 -0.993057 2.913261 -1.816300
wb_dma_ch_rf/always_17 0.398973 1.027705 1.057380 -2.313719 3.216828 1.604689 -2.572273 1.378312 -0.192457 -0.095860 -1.331537 -0.065744 -0.564734 -0.573074 -3.833441 -2.101873 0.653123 -0.659656 -1.444973 0.102101
wb_dma_ch_rf/always_19 -0.123471 1.996615 1.999722 0.445167 0.692514 -0.808710 -0.020228 -1.296803 0.419245 1.416039 0.348881 -2.057676 -1.797916 0.509855 -0.754173 -2.260636 -0.715072 0.040218 -2.180099 1.583816
wb_dma_ch_rf/input_de_csr_we 4.623616 -1.954706 -1.176107 -3.947652 1.945256 2.849718 -2.162902 4.571565 1.252450 0.534029 -5.376233 -0.194394 2.536646 0.801905 1.559705 1.189190 0.654644 -1.590627 1.555673 0.947454
wb_dma_ch_sel/assign_147_req_p0 0.044010 2.654572 -0.423634 0.554463 -1.635538 -0.003829 -0.571156 0.903592 -0.355370 -1.156558 -1.933966 -2.762286 -2.262635 -1.043666 0.786923 0.693503 2.976824 -0.347713 3.017148 -0.893652
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.563211 0.607886 -3.999354 2.487432 -2.192195 -0.639643 -1.454921 2.965952 -2.026511 -1.462896 -0.665493 -2.537026 3.390529 -0.391750 -0.366442 -0.461614 1.553005 -0.219621 3.650343 -1.573406
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.268521 1.216701 -0.944813 0.976116 -0.159022 0.478267 -0.569294 2.003513 0.153206 -0.212404 0.526490 -1.132208 0.084409 -0.867142 0.545328 -0.932447 0.097142 -0.350026 2.673600 -0.433215
wb_dma_wb_if/wire_slv_dout -1.772609 0.836092 1.373004 -0.137314 -7.907850 -1.366636 -2.523031 -1.311875 -1.076050 -1.363271 -1.587848 -2.996778 3.719719 0.416900 1.715137 -2.168643 1.683496 -3.595202 0.881371 7.943632
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -1.766201 0.404255 0.174940 0.867039 2.173000 -0.536841 -0.844622 1.985642 0.067427 1.793980 -2.066794 0.208762 -1.772867 -1.492285 0.994770 -1.167392 1.155523 -2.551184 -1.602822 2.999000
wb_dma/wire_pointer 2.066327 -0.768668 2.883925 -3.401674 -0.345659 1.271859 1.459084 -1.988056 1.464700 0.138076 -3.275513 2.388982 -1.053644 0.691482 -2.399440 2.712799 -0.349657 0.249651 -0.072771 -1.465866
wb_dma_de/assign_75_mast1_dout/expr_1 2.492149 -4.370085 -0.486261 -1.202596 1.827147 0.875939 -3.363247 2.429775 0.725751 0.444626 -0.642234 -0.479484 2.790316 1.663894 1.587764 -0.024368 -0.528144 -1.243306 -0.203215 3.353218
wb_dma/wire_ch3_csr 0.530660 0.965839 -0.660881 0.977741 -0.779936 -1.030614 -2.418734 -1.180069 -1.811299 1.047214 -2.239872 -2.617723 1.535969 0.979796 1.617123 -0.328506 1.585561 1.534458 -4.615795 3.872721
wb_dma_ch_rf/assign_27_ptr_inv 0.028761 -1.166987 1.499712 -1.678099 1.272130 2.219257 0.337742 -0.185605 0.713183 -0.623579 0.478242 0.758775 -1.074305 0.759036 -4.107790 1.458688 0.464553 1.130266 1.060117 -3.386995
wb_dma_de/reg_adr1_inc -0.832218 0.163744 0.180482 1.028593 -1.051226 -1.159355 -2.188418 -1.056665 -1.237163 -1.079813 0.048765 -0.528049 -0.228513 -0.276538 -1.379787 -0.452949 0.321553 -0.383527 1.052243 0.623756
wb_dma_ch_sel/input_ch6_csr 0.059039 0.194305 -0.121571 -0.495310 -1.506055 -0.279703 -0.660440 -1.606675 -2.153818 0.399097 -2.582141 -1.912737 1.653098 1.606292 -0.603124 -0.352197 1.588636 0.536402 -5.768134 2.015305
wb_dma_de/input_mast0_err 0.827034 1.570202 -2.667986 -0.328353 -0.411832 0.938434 0.917159 2.550507 -0.225176 -1.269053 -1.716350 2.235671 -0.408621 -3.079295 2.653995 1.580860 1.828651 -0.974647 3.218542 -1.852123
wb_dma_de/assign_68_de_txsz/expr_1 0.421351 0.599028 -0.791577 -1.064747 3.902098 2.167994 -1.747319 4.111403 0.186870 0.796799 -1.697329 -4.384004 -0.986576 0.820806 -2.095157 -1.825140 2.064556 0.039397 -0.406287 -1.237296
wb_dma/wire_ch2_csr 0.558155 0.886300 -0.814377 1.025299 -0.602898 -1.008904 -2.317519 -1.081943 -1.791919 1.178763 -2.186688 -2.763920 1.696069 1.096552 1.791201 -0.359176 1.563706 1.691187 -4.880321 3.815900
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.613511 -0.250488 0.488529 -1.446085 1.147178 0.545099 -0.430549 0.011070 0.347959 -0.975839 -0.825292 4.051497 -0.913570 -2.377961 0.649564 0.677394 -0.407038 -1.006990 0.636611 0.175083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.864452 -1.078976 0.092345 -0.898219 1.563605 1.740532 0.441946 1.278988 0.792630 -0.363354 -0.195187 0.236987 -1.339101 -0.052587 -0.821190 1.332257 0.710533 0.506807 1.441319 -2.342425
wb_dma_rf/input_ndnr 0.570579 -1.544623 -0.845206 -3.164325 1.501379 3.146830 -1.820938 3.271374 -0.050473 -1.558259 -2.362752 -0.736684 1.199071 0.693075 -2.941360 1.606969 2.886002 0.035814 1.480755 -2.577500
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.931213 -1.111033 0.127219 -0.888767 1.660677 1.795279 0.448983 1.377036 0.871293 -0.373583 -0.160074 0.258497 -1.393261 -0.123560 -0.798197 1.419853 0.746145 0.515423 1.614819 -2.446182
wb_dma_de/always_19/stmt_1 -2.901641 -0.834084 -2.984761 0.990597 1.309072 -2.411809 2.907027 0.829077 -0.138139 0.324912 -0.685498 1.674821 1.626042 0.048508 0.639672 1.812454 -0.170101 0.749769 -0.468100 -3.393663
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.182064 2.800288 1.549952 -0.181406 -1.068095 -0.307703 -0.990003 -0.168481 0.820691 0.355271 -0.813798 -1.532167 -1.062570 -0.699961 1.765090 -1.248606 0.595514 -0.842626 0.612153 2.881054
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.703639 6.627296 0.675961 -2.240816 -2.093081 1.639961 -2.933300 0.578329 1.752700 0.825017 0.755590 2.317302 4.395270 -1.143757 4.517120 -0.107230 0.980052 0.782478 3.129984 4.488921
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.044229 2.603449 -0.313364 0.606219 -1.736981 -0.140469 -0.540705 0.750991 -0.346771 -1.162311 -1.975251 -2.713505 -2.327995 -1.055919 0.890939 0.721051 2.935321 -0.445798 2.938323 -0.736022
wb_dma_de/assign_78_mast0_go/expr_1 -0.200550 0.897894 0.009189 0.415286 1.060815 -0.916916 -0.690213 -0.802479 -0.663835 0.208388 0.724538 2.605520 -0.005857 -1.748319 -0.438902 -1.873006 -1.685339 -0.784860 -1.122248 1.156055
wb_dma/assign_6_pt1_sel_i 2.292716 -5.309879 -1.824718 -0.443733 1.823128 0.935744 -3.790212 4.103293 0.358880 0.086002 -0.220062 -0.845656 5.814460 2.016738 0.557914 -0.800902 -1.317246 -0.987948 0.516543 2.633336
wb_dma/wire_mast1_adr -2.787152 -0.878509 -3.055897 0.983856 1.302649 -2.322262 2.802419 1.033200 -0.147790 0.306063 -0.793834 1.562794 1.752044 0.007208 0.645570 1.780318 -0.108796 0.685795 -0.367963 -3.314888
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.219277 0.953820 -0.036909 0.443613 1.037924 -0.982066 -0.692643 -0.784214 -0.696037 0.217939 0.727392 2.617342 0.046399 -1.773673 -0.420234 -1.873849 -1.707090 -0.808995 -1.141233 1.184904
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.784521 1.550997 -2.579500 -0.353863 -0.150475 1.052106 0.886908 2.529340 -0.196892 -1.243374 -1.628815 2.240520 -0.486850 -3.081715 2.421755 1.463006 1.687535 -0.918590 3.133027 -1.904671
wb_dma_rf/input_dma_busy 0.017684 3.808468 0.937585 0.396602 -0.538472 -3.294282 2.600901 -2.425646 -0.479035 1.485173 -3.464034 -2.100595 -1.791183 -0.524457 -3.588096 -3.832299 -2.347181 -1.192618 -2.464229 -1.027929
wb_dma_de/reg_adr1_cnt -2.974232 0.947575 -0.933999 0.724082 1.044650 -1.136195 -3.119375 -0.497158 -1.356142 -1.313504 1.408542 0.885973 2.890238 0.400438 -4.096711 0.492378 0.429218 2.588076 1.592467 -2.331851
wb_dma_ch_sel/always_42/case_1/stmt_4 3.040627 -3.680332 1.140350 -2.912953 1.302885 0.526362 -0.093622 0.414028 1.425336 0.414935 -4.588906 0.809464 -0.393191 0.987713 0.748521 2.461682 0.177956 -0.930805 -1.146273 1.035215
wb_dma_ch_sel/always_42/case_1/stmt_2 1.777995 -3.340510 -0.014146 -1.734225 2.591145 0.440015 -2.010364 1.221956 0.296836 -0.933586 -1.415475 2.851606 -0.087699 -1.267528 0.563326 0.746338 0.059937 -1.478882 -0.511171 1.456199
wb_dma_ch_sel/always_42/case_1/stmt_3 2.023221 -4.297920 0.124125 -2.203770 1.661697 1.337093 -1.318029 1.841071 0.988888 -1.077953 -2.141186 0.386865 -0.221083 0.469565 0.931501 2.525732 1.583596 -0.721428 0.405191 0.371397
wb_dma_ch_sel/always_42/case_1/stmt_1 2.503833 0.050802 -0.311875 0.342021 -1.259012 1.224278 0.514440 3.511011 0.130159 0.271929 -0.930398 -4.663707 2.954072 1.697738 2.471833 -2.235211 -0.406123 0.546476 -3.279024 1.446993
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.619107 -1.412978 2.956852 -1.681135 -0.536563 0.174292 0.547358 -2.800097 -1.469000 0.189273 -2.584420 -0.922056 -0.598706 1.635940 -1.772384 -1.159555 -0.188156 -0.970551 -7.591307 2.137697
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.051884 1.961425 -1.922928 4.513845 -4.570624 -1.167083 -3.241777 2.500735 -0.575315 -1.791546 1.072280 -4.678019 3.859639 -0.304067 1.691732 -0.703934 1.452588 0.621423 6.776458 1.262078
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.181488 0.935748 -0.026213 0.438381 1.120469 -0.860505 -0.722215 -0.743504 -0.687082 0.152436 0.722385 2.789698 -0.055645 -1.910155 -0.408721 -1.851333 -1.721223 -0.812936 -0.983455 1.129081
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.398017 5.268543 -0.265044 -1.628718 -1.833552 1.498569 -3.273832 1.981163 1.421450 0.558844 0.839558 1.774730 6.810113 -0.646681 3.339163 -1.025968 0.138922 0.750084 3.287029 4.026461
wb_dma_ch_sel/always_3/stmt_1/expr_1 0.619606 -1.478901 -0.794880 -3.110828 1.452328 3.117613 -1.868216 3.231897 0.008700 -1.541307 -2.313899 -0.681197 1.156369 0.650715 -2.914952 1.528671 2.797005 -0.016675 1.621210 -2.453046
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.571454 -1.890274 0.941344 -2.237699 -1.323838 0.873232 1.202799 -0.086556 -0.087031 -3.144091 -1.305408 1.332434 -0.864968 -0.515003 0.459285 1.817802 0.847680 -0.562590 -0.261517 -1.695543
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.535935 1.708945 -3.808418 0.321934 0.419350 1.625084 -1.215492 4.928965 -1.216864 -0.463869 -0.891437 -2.063658 4.237962 -0.236525 -1.356076 -1.680929 1.050278 0.204357 2.354922 -2.278542
wb_dma/wire_txsz 0.275438 1.211328 1.056060 -2.311796 3.180051 1.582106 -2.502105 1.370214 -0.240408 -0.037056 -1.319465 -0.140864 -0.579246 -0.573537 -4.001945 -2.156645 0.650658 -0.606232 -1.480682 -0.055394
wb_dma_de/always_14/stmt_1 0.731225 1.603117 -2.564216 -0.321284 -0.350925 0.867175 0.898302 2.384953 -0.251497 -1.214312 -1.687856 2.229155 -0.322248 -3.042787 2.466689 1.379886 1.676104 -0.947489 2.933334 -1.715137
wb_dma_wb_slv/reg_rf_ack -0.471182 1.294036 -2.150228 3.706110 -3.169762 -1.012611 -1.640049 1.867262 -0.537687 -1.348361 1.045647 -2.555618 -0.350588 -1.742536 2.311570 -0.043813 1.473879 -1.027304 6.855484 0.220969
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.403484 2.427587 -1.779103 0.771867 2.924143 -1.783073 -3.124352 1.118888 -0.861416 -0.659221 -1.045026 -0.162470 -1.648130 -2.083768 1.333711 0.354636 2.596643 0.607337 0.951890 0.133926
wb_dma/wire_de_csr_we 4.591857 -2.107210 -1.098880 -4.040218 2.128736 2.959461 -2.115403 4.470927 1.242447 0.504585 -5.267289 -0.038699 2.366139 0.814859 1.379708 1.308029 0.714582 -1.496384 1.328987 0.802453
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.583952 0.560061 -4.161099 2.678171 -2.235747 -0.592653 -1.548035 3.155363 -2.074371 -1.535872 -0.579711 -2.640305 3.460703 -0.482669 -0.323069 -0.382550 1.650520 -0.218347 4.048557 -1.635873
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.813236 -0.601790 -0.974343 4.189254 -2.421124 -4.629012 -0.506851 -0.147043 -1.342081 -1.528793 -0.936155 -2.810936 -4.163193 -2.050928 -1.000219 -2.533678 -1.339047 -3.451565 1.565298 0.242737
wb_dma/wire_ch1_txsz 0.937256 -2.329390 -0.116697 -0.795503 1.119846 -1.257376 -2.498418 -0.039309 -0.473584 -0.502773 -1.169026 2.733495 1.147265 -1.171984 1.359186 -0.585240 -0.728631 -1.985991 -2.001783 3.794851
wb_dma_rf/inst_u9 0.730493 1.648640 -2.583576 -0.377077 -0.282425 0.926489 0.800273 2.437318 -0.272106 -1.185488 -1.707937 2.138894 -0.274551 -3.019948 2.413253 1.336830 1.694617 -1.005453 2.913041 -1.681230
wb_dma_rf/inst_u8 0.851440 1.563208 -2.550087 -0.447301 -0.265592 1.055040 0.938439 2.514077 -0.141253 -1.237602 -1.684240 2.277031 -0.444773 -3.055321 2.519469 1.548663 1.760182 -0.909269 3.180653 -1.882034
wb_dma_rf/inst_u7 -0.128634 0.384919 -0.044444 -0.466644 -1.453418 -0.472825 -0.657056 -1.685963 -2.291468 0.321157 -2.692623 -1.971945 1.403783 1.429449 -0.946532 -0.670941 1.449948 0.442247 -6.098460 1.982369
wb_dma_rf/inst_u6 -0.040639 0.328137 -0.177242 -0.464521 -1.499433 -0.329936 -0.644991 -1.630037 -2.166554 0.490751 -2.575633 -2.028442 1.667081 1.662396 -0.580139 -0.379940 1.560432 0.611768 -5.881728 2.012097
wb_dma_rf/inst_u5 0.021016 0.381694 -0.274406 -0.371051 -1.619371 -0.259742 -0.654886 -1.433640 -2.183855 0.416108 -2.461919 -2.033498 1.712294 1.526651 -0.489063 -0.501164 1.601220 0.475855 -5.676730 2.047530
wb_dma_rf/inst_u4 -0.121009 0.319732 -0.004578 -0.549098 -1.541899 -0.365606 -0.672950 -1.727330 -2.262520 0.313886 -2.673068 -2.009390 1.488415 1.639382 -0.818619 -0.469132 1.572411 0.512483 -6.151807 1.976049
wb_dma_rf/inst_u3 0.060936 0.339821 -0.083004 -0.562698 -1.593785 -0.391419 -0.548322 -1.727125 -2.219630 0.416684 -2.742792 -1.877488 1.712438 1.614276 -0.625550 -0.507475 1.416027 0.480532 -6.135053 2.048034
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.771942 1.972590 -3.168018 1.057959 -1.451113 0.530573 1.181082 2.638166 -0.602292 -0.262066 -0.934543 -1.850628 0.571416 -0.783885 1.907548 0.787755 2.253935 0.010057 2.625550 -1.972891
wb_dma_rf/inst_u1 -0.163224 0.375469 -0.230175 -0.489667 -1.401837 -0.415869 -0.750915 -1.687504 -2.408704 0.340048 -2.749197 -1.949041 1.836611 1.664180 -0.997644 -0.389030 1.568828 0.684366 -6.055662 1.722879
wb_dma_rf/inst_u0 -1.820210 1.528971 0.680880 -0.824488 -2.176657 -2.797501 0.118419 -2.160125 -2.203788 0.341194 -3.598330 -1.770643 1.847005 1.150108 -2.535695 -2.660116 -0.341191 -0.732701 -6.264986 2.396881
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.073824 3.834952 -1.978065 -2.838476 1.666021 1.546718 -2.361575 3.532088 -0.206961 0.809315 -0.409341 0.515938 5.951694 0.816444 -1.084364 -1.930453 0.247330 0.778925 -0.504806 -0.191944
wb_dma_inc30r/assign_2_out -2.813703 3.222677 -1.661770 -0.502293 3.077417 0.289864 -0.351233 1.348160 -0.249570 0.716848 2.190746 0.622801 3.027762 0.835594 -2.737210 -0.430124 -0.218918 3.928476 -1.190087 -3.507154
wb_dma/wire_mast1_din 2.439298 -4.237613 -0.530750 -1.244787 1.736920 0.851856 -3.296424 2.309759 0.640940 0.439622 -0.647972 -0.441335 2.918421 1.722759 1.461192 -0.056023 -0.593363 -1.237220 -0.362912 3.318320
wb_dma_ch_sel/assign_2_pri0 0.426372 1.904244 -2.318560 -1.208287 1.897913 3.205663 -0.114651 4.416234 -0.131070 -0.645360 -1.317431 -1.395739 -0.201250 -0.882044 -1.352840 0.309540 2.431262 0.506568 3.191370 -4.232859
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.512412 0.653160 -4.031311 2.511426 -2.343626 -0.561949 -1.270128 3.033350 -1.996018 -1.492828 -0.648316 -2.541783 3.448196 -0.432577 -0.224289 -0.355566 1.569576 -0.164292 3.821234 -1.672243
wb_dma_rf/input_de_adr0_we -0.282228 -1.000456 -0.685343 1.480882 -1.914857 -1.111846 1.845072 -0.634397 0.371364 -0.073677 0.270846 -0.132098 -0.560122 -0.040394 2.590716 1.816134 0.440201 -0.060682 0.923585 0.001201
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.519493 -1.881175 0.932698 -2.241173 -1.436159 0.822508 1.218833 -0.111639 -0.192195 -3.182588 -1.355088 1.242801 -0.752497 -0.475559 0.378013 1.738887 0.867000 -0.602346 -0.398163 -1.709156
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.540653 -0.180805 1.396519 -0.812059 -0.981321 -2.463076 -1.033676 -0.664660 -1.114877 -0.266583 -3.734373 -1.397573 1.015750 3.215235 0.873380 -0.668525 -1.514418 -2.009238 -5.774384 2.306030
wb_dma_ch_sel/always_48/case_1/cond 1.602612 -0.213956 0.447049 -1.395511 1.318411 0.627781 -0.424607 0.078375 0.365010 -0.982712 -0.665613 4.179026 -1.054599 -2.516560 0.596348 0.655404 -0.430152 -0.953323 0.790771 0.041010
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.593306 0.505346 -4.011662 2.498634 -2.324208 -0.739317 -1.495312 2.922472 -2.169754 -1.481357 -0.849416 -2.603133 3.604980 -0.340938 -0.429893 -0.508791 1.518355 -0.283550 3.430598 -1.450245
wb_dma_rf/input_wb_rf_we 0.578115 1.883117 -1.896026 -4.343766 -2.695971 -3.943204 -0.806478 -4.629856 -2.762522 -2.267166 -2.663823 -2.221651 2.853642 1.684522 -0.580256 -2.118447 -0.568898 0.774552 -3.466469 0.455367
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.662486 -0.273398 0.489552 -1.562357 1.202964 0.595583 -0.410795 0.040472 0.378495 -1.051131 -0.847704 4.173723 -0.968772 -2.461969 0.699548 0.784525 -0.346750 -1.012021 0.717440 0.129659
wb_dma/assign_7_pt0_sel_i -0.369247 0.198873 1.094669 -0.591730 1.474882 -0.638537 -0.194440 -1.632545 -3.110181 -0.588027 -2.852596 0.813221 1.993596 -0.799502 -2.313132 -3.045393 -0.970043 -1.344615 -6.305601 1.486617
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.024115 -1.205680 1.566768 -1.651479 1.316575 2.249581 0.392636 -0.201927 0.702664 -0.621633 0.607641 0.754327 -1.107866 0.779033 -4.289539 1.422249 0.423332 1.199404 1.034851 -3.519134
wb_dma_wb_mast/wire_mast_pt_out -0.874794 -1.347997 -0.349981 0.743900 0.449018 -2.501707 -0.856028 -0.376715 -1.242832 -0.504801 -2.234295 -0.241555 -2.111569 -0.292281 -1.506803 -0.967867 -0.647871 -1.892586 -3.562073 0.366453
assert_wb_dma_ch_arb/input_state -0.474046 2.954994 -2.420737 -0.424317 0.364712 1.544343 -0.550943 3.109446 -0.962855 -0.240686 -1.246483 -1.660898 1.129337 -0.662906 -0.624430 -0.998213 1.755993 0.045811 1.550103 -1.970502
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.857346 -1.045547 0.082080 -0.866181 1.616322 1.724475 0.425936 1.288089 0.803842 -0.379615 -0.152857 0.223049 -1.327452 -0.092843 -0.834783 1.311271 0.708046 0.505985 1.473176 -2.324196
wb_dma_de/always_8/stmt_1/expr_1 1.014515 4.423922 0.045041 -1.373850 2.189709 1.289270 -1.000941 1.871391 -0.109065 0.117295 -1.564999 0.425475 -1.561837 -2.531294 -0.709987 -2.437709 0.608035 -0.857819 0.220714 -0.255811
wb_dma/wire_ch0_csr 1.199849 3.197426 -0.127358 0.986723 0.735338 -1.406430 -0.748146 1.267009 -0.793799 2.320025 -4.667614 -0.834958 2.557616 0.157917 1.432804 -1.198680 -0.950246 0.766337 -3.740365 1.775594
wb_dma_de/assign_69_de_adr0/expr_1 -0.780717 2.248690 -1.232766 -0.687594 -5.275070 -0.922117 5.050730 -1.111743 -1.178191 -0.689636 -0.703252 -1.305107 2.765923 1.390685 3.380383 0.203849 0.711659 0.064676 -4.641716 -0.655957
wb_dma_wb_slv/wire_pt_sel -1.620128 -2.923332 -1.303241 0.150474 0.032324 -3.434264 -0.418463 0.370420 -3.665959 -0.087634 -3.825010 -1.562383 4.761985 1.006690 -5.189270 -6.154809 -2.687054 -3.594601 -8.744590 2.777932
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.654962 3.563744 1.494982 0.410755 0.442825 -0.861822 1.694293 -0.249781 0.666645 3.061233 -3.717117 1.761751 -2.690438 -2.036731 1.127595 -0.886997 -0.373253 -2.268485 -1.431901 2.409596
wb_dma_ch_sel/wire_de_start -3.694718 2.010701 -0.663866 1.633069 3.263891 -2.180899 -3.290934 0.954012 -0.915291 0.888737 -1.210073 0.604814 -1.853623 -1.862665 0.430528 -0.160131 2.333935 -0.598645 -0.421905 2.002137
wb_dma_wb_mast/assign_3_mast_drdy -0.566082 -3.301408 -3.041510 -0.325488 0.035862 0.967130 -2.093223 1.200632 -1.533227 -0.701391 -3.186717 -0.004446 -1.690718 -1.463552 0.975239 2.728686 5.109176 -2.463956 1.153218 1.746452
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.395274 0.500037 -0.341697 -1.985933 2.649772 2.033592 -1.849241 3.695661 0.510179 0.009501 -2.871554 -3.224257 -0.861560 0.219354 -0.359087 -0.715022 2.535321 -0.585689 -0.010505 -0.078419
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.814662 1.910235 -3.187749 1.002081 -1.497714 0.466471 1.278506 2.532548 -0.637828 -0.259575 -1.042905 -1.777730 0.589780 -0.705944 1.948751 0.834723 2.265643 0.006275 2.413985 -2.001645
wb_dma_de/always_5/stmt_1 1.201715 3.521344 0.060402 -1.819285 1.272508 2.239224 -0.236177 2.658349 0.532153 -0.126258 -2.213170 -1.990715 -1.637465 -0.909019 -0.301059 -0.554045 2.259369 -0.033006 1.277943 -1.487465
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.200845 0.937091 -0.044249 0.464174 1.029371 -0.917553 -0.673517 -0.730185 -0.688301 0.155703 0.726337 2.661865 0.031628 -1.831739 -0.395415 -1.827027 -1.665467 -0.788741 -1.020774 1.107895
wb_dma_de/input_mast1_err 0.782784 1.498147 -2.491063 -0.526093 -0.112409 1.059011 0.875496 2.368394 -0.206357 -1.234937 -1.660958 2.444499 -0.452765 -3.056125 2.328512 1.514920 1.647469 -0.908048 2.920817 -1.882240
wb_dma_de/reg_mast0_adr -2.194219 -1.763197 -0.386158 1.149585 -2.208741 -0.882396 -3.705218 -2.884547 -2.517449 -0.725618 -1.522105 -1.864320 -2.144796 0.124116 -2.384642 1.266895 4.058712 -1.482610 0.838279 2.872023
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.633244 -5.007864 -0.625597 -0.642374 -0.280345 0.263478 0.548341 1.234259 1.333373 -1.114685 -1.700115 0.268536 -0.719802 0.346533 3.419884 4.197003 1.987230 -0.687747 1.469098 0.269744
wb_dma_ch_rf/assign_15_ch_am0_we 2.013138 0.276321 -1.411999 0.758450 0.314439 1.703339 0.109823 0.519125 0.256227 2.871677 0.660855 -0.740749 1.349170 0.743132 1.775142 -0.479251 -0.063600 0.070243 0.317819 1.128742
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.892150 -1.195972 0.470570 -1.948234 0.285599 1.646927 0.350055 0.940429 1.145389 -1.202909 -1.465594 1.469375 -1.053189 -0.668143 1.019707 2.622910 1.332395 -0.134400 1.965618 -1.203095
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.927844 -1.093839 0.099477 -0.905131 1.589752 1.730887 0.406295 1.288147 0.821042 -0.363422 -0.184709 0.276525 -1.301790 -0.111834 -0.771212 1.317495 0.724078 0.456956 1.520404 -2.288002
wb_dma_rf/inst_u2 0.295567 -0.196072 -0.321488 -1.184218 -2.147285 -0.332917 -0.979389 -3.005060 -3.093582 -0.217596 -2.530424 -2.668775 1.917379 2.095901 -0.211319 -0.608562 1.545543 0.896376 -6.904330 2.165752
wb_dma_ch_rf/wire_ch_adr1_dewe -0.819143 0.153740 0.140748 0.974122 -1.000601 -1.122020 -2.093372 -1.013664 -1.178650 -1.003225 0.063645 -0.531741 -0.247251 -0.282946 -1.327575 -0.464223 0.335070 -0.364810 1.042507 0.532788
wb_dma_ch_rf/always_17/if_1 0.331775 1.089922 1.106517 -2.339118 3.002467 1.499588 -2.504961 1.282905 -0.219016 -0.117264 -1.422622 -0.123254 -0.508215 -0.493486 -3.823228 -2.066729 0.661441 -0.689502 -1.523796 0.067882
wb_dma_de/assign_71_de_csr 3.108202 -3.767349 1.113361 -2.932257 1.379403 0.579726 -0.129330 0.517995 1.433890 0.431680 -4.622088 0.800188 -0.463415 0.956095 0.745986 2.471387 0.205139 -0.950797 -1.091258 1.020509
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.218925 0.871665 0.015004 0.438226 1.042785 -0.912280 -0.684800 -0.772487 -0.657171 0.183610 0.739463 2.626772 -0.001515 -1.765743 -0.456347 -1.824571 -1.686270 -0.776426 -1.078100 1.137272
wb_dma_ch_sel/always_42/case_1 3.307137 1.023149 0.193234 0.111194 -0.923707 0.190100 0.812290 2.079782 0.123392 1.438586 -2.439918 -2.379337 2.950746 0.753538 2.474183 -2.876191 -2.201793 0.129579 -4.528047 2.719203
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.726028 -4.579847 0.368043 -1.447851 -0.455685 -0.514780 1.578515 -0.017917 1.725579 0.452386 -4.388695 0.575171 -0.920265 0.883481 3.163198 4.081103 0.602782 -1.032070 -0.204848 1.042766
wb_dma_ch_sel/always_6/stmt_1 1.666268 -5.218652 -0.629352 -0.670019 -0.135055 0.269515 0.470266 1.326099 1.334561 -1.099206 -1.786665 0.170415 -0.750186 0.416658 3.368833 4.198104 2.024389 -0.689442 1.343972 0.261183
wb_dma_ch_rf/reg_ch_chk_sz_r 1.034645 4.518332 0.004648 -1.440344 2.186034 1.327998 -0.958737 1.918690 -0.158978 0.079162 -1.761987 0.439263 -1.498043 -2.565657 -0.674423 -2.373348 0.708297 -0.861686 0.136293 -0.304253
wb_dma_ch_sel/always_3/stmt_1 0.471091 -1.447448 -0.851308 -3.112370 1.398079 3.080068 -1.784688 3.167152 -0.083336 -1.478654 -2.430522 -0.769127 1.226143 0.731586 -2.926268 1.538375 2.876341 0.005988 1.374227 -2.491294
wb_dma/wire_pointer2_s -0.008940 -1.368910 0.356343 -0.737966 -0.757337 -0.742686 -0.219630 -2.206899 -1.391557 -0.853034 -0.764064 -0.862093 -0.056156 0.883115 -0.585810 -0.503557 -0.316984 -0.051484 -2.880851 0.452864
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.668624 -0.248570 0.470707 -1.488172 1.254337 0.601819 -0.427952 0.084216 0.407684 -1.023299 -0.815461 4.192187 -1.001514 -2.492709 0.649693 0.727727 -0.383511 -0.977678 0.734996 0.106024
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.122246 -2.029048 -0.311297 2.588833 0.056879 -3.157903 0.329163 -0.462415 -1.098317 1.373092 -1.404058 -0.111736 -1.732972 0.087756 -3.278625 -2.214229 -2.043879 -2.752727 -4.445329 0.954164
wb_dma_ch_rf/input_de_txsz 0.434446 0.815290 -0.808198 -1.036728 3.917686 2.189672 -1.730214 4.166918 0.204143 0.846185 -1.712790 -4.430479 -1.110938 0.702218 -2.106260 -1.879133 2.091235 0.050148 -0.306419 -1.295907
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.538727 -1.912241 1.023843 -2.211178 -1.374342 0.823505 1.212525 -0.151476 -0.108685 -3.155639 -1.265031 1.279831 -0.805497 -0.464176 0.466904 1.712094 0.742660 -0.598817 -0.361720 -1.559451
wb_dma_wb_if/input_pt_sel_i 0.369219 -2.145845 0.604044 -0.809876 1.563375 -0.690641 -1.540751 -0.117014 -2.925256 -0.850377 -3.061904 -0.547288 4.715932 0.685870 -1.717446 -3.494735 -1.640737 -1.791018 -6.475116 2.732041
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.772452 1.821526 -3.087795 1.083499 -1.504779 0.478612 1.314032 2.452155 -0.523218 -0.296274 -0.861207 -1.743164 0.544307 -0.699281 1.991255 0.872291 2.178721 0.042582 2.545715 -1.968890
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.912210 -1.221227 0.506780 -1.948804 0.200937 1.538458 0.325247 0.852427 1.111604 -1.220706 -1.519599 1.524906 -1.027226 -0.681145 1.082137 2.647217 1.338335 -0.152096 1.865014 -1.057825
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.521602 -5.911408 -0.347212 -1.845406 0.452447 1.568128 -2.875696 -0.065022 -0.307383 -0.724738 -3.400871 -0.995631 -2.182954 0.864200 -0.207081 4.007146 5.119027 -1.733996 0.173546 2.574907
wb_dma/wire_mast0_go -0.251510 0.928051 -0.022149 0.425346 0.953719 -0.996697 -0.708267 -0.803948 -0.704459 0.211488 0.665250 2.544063 0.098397 -1.710714 -0.472511 -1.885728 -1.695783 -0.811491 -1.208212 1.146030
wb_dma_ch_rf/always_1/stmt_1 -0.441491 0.856408 1.267548 1.971367 -1.304529 -1.921623 1.913339 -1.891100 0.776112 1.335293 0.622031 -2.152066 -2.255377 0.463130 1.996296 -0.362689 -0.275785 0.000843 -1.229180 1.570419
wb_dma_ch_rf/always_10/if_1 0.765414 1.613867 -2.558663 -0.407946 -0.179907 0.934361 0.844899 2.476940 -0.212157 -1.188403 -1.707038 2.198309 -0.412824 -3.029822 2.383324 1.383088 1.724478 -0.971262 2.920366 -1.721341
wb_dma_ch_sel/assign_165_req_p1 -0.266535 0.947398 0.053009 0.482207 1.042558 -1.027953 -0.745145 -0.888653 -0.750662 0.218911 0.714052 2.604966 0.045740 -1.723622 -0.477869 -1.957803 -1.801703 -0.864817 -1.314005 1.291189
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.007084 4.505941 0.090513 -1.259401 2.195559 1.233359 -1.019298 1.883979 -0.090582 0.143426 -1.438239 0.328024 -1.593082 -2.608396 -0.690959 -2.600096 0.493590 -0.899535 0.256276 -0.177841
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.138542 -4.317203 -0.251287 -1.216250 3.073222 1.541047 -1.210267 2.322898 0.738156 -0.301883 -0.893645 -0.782614 -0.538629 1.008355 -0.874110 1.413732 1.069156 -0.070826 0.080301 -0.891284
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.663683 -5.220031 -0.578206 -0.601453 -0.211958 0.200177 0.453834 1.249888 1.294003 -1.063559 -1.763045 0.209212 -0.727036 0.474287 3.417896 4.154157 1.946571 -0.756882 1.259227 0.407194
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.091370 -4.297004 0.090003 -2.264243 1.645942 1.390487 -1.338174 1.939435 1.024462 -1.123172 -2.181351 0.432913 -0.185446 0.448500 0.979355 2.645346 1.677092 -0.683655 0.526876 0.281942
wb_dma_ch_sel/always_2/stmt_1 0.461909 1.885867 -2.349672 -1.276312 1.969473 3.302588 -0.114366 4.479360 -0.079572 -0.604725 -1.328878 -1.375603 -0.219890 -0.828809 -1.365032 0.400553 2.499051 0.526486 3.261865 -4.318450
wb_dma_ch_sel/assign_115_valid 0.799827 2.612974 -0.584983 -0.329247 -0.585369 1.110115 1.591501 1.925364 0.900259 -0.068630 -1.885477 -2.331565 -2.181425 -0.821017 2.150600 1.071924 2.667474 -0.017338 2.012485 -1.448121
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.304296 4.982515 -0.060523 -4.950774 4.467910 2.005485 1.812703 2.182499 1.969294 4.519848 -2.294236 1.700933 0.790538 0.567933 0.220774 -2.220042 -1.344287 -0.331630 -3.763176 -0.057471
wb_dma/wire_de_txsz 0.407385 0.539752 -0.717387 -1.088853 3.909106 2.085347 -1.763254 4.004239 0.122046 0.851445 -1.751097 -4.378796 -0.957324 0.864465 -2.200985 -1.908620 1.955701 -0.004150 -0.682300 -1.106467
wb_dma_wb_slv/input_slv_pt_in -0.943061 -1.512702 -0.367039 0.820516 0.225910 -2.685736 -1.116137 -0.453285 -1.432729 -0.516957 -2.566097 -0.436610 -2.033395 -0.203755 -1.545211 -0.988548 -0.536779 -2.129417 -3.785846 0.736985
assert_wb_dma_ch_sel/input_ch0_csr 0.882707 -1.052748 0.122367 -0.907405 1.602293 1.722862 0.426027 1.261515 0.810955 -0.387783 -0.211891 0.242922 -1.321566 -0.115572 -0.833049 1.340169 0.731936 0.479171 1.457477 -2.327473
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.469204 -5.883276 -0.406121 -1.849735 0.289850 1.504427 -2.807918 -0.125456 -0.301864 -0.740870 -3.363351 -0.953209 -2.117764 0.859169 -0.194008 4.026463 5.129879 -1.712638 0.173457 2.530914
wb_dma_ch_sel/assign_149_req_p0 -0.007106 2.728874 -0.328640 0.529668 -1.568206 -0.065092 -0.589713 0.803304 -0.412376 -1.161477 -2.054745 -2.843660 -2.343580 -0.995625 0.665168 0.658767 3.003953 -0.380159 2.868059 -0.890284
wb_dma_de/wire_adr0_cnt_next -1.087016 2.633662 -2.431509 -0.191745 -0.244563 -0.747681 1.660442 -1.549504 -2.201614 0.202089 0.223776 0.026599 3.277393 1.501620 1.448157 0.722209 0.828147 3.002445 -5.211478 -2.307872
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -2.822648 1.892247 -1.099244 -1.009129 -0.077017 0.769088 -1.192112 0.699066 0.017622 4.196419 -2.655102 0.698443 2.687265 1.281849 -0.543902 0.905283 2.637954 -1.122554 -0.929181 3.542829
wb_dma_ch_rf/always_23/if_1/block_1 -1.645957 -0.013189 1.653250 0.150759 -1.378561 -0.581212 -2.140669 -2.569962 -1.291305 -1.325410 0.690400 0.064123 -0.054211 0.566375 -4.711437 -0.176846 0.118080 0.310160 0.700698 -0.576440
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.570559 -1.817580 0.914696 -2.223798 -1.433133 0.840270 1.197822 -0.100287 -0.150357 -3.288944 -1.264590 1.316133 -0.826497 -0.595859 0.567809 1.761576 0.852265 -0.636891 -0.243871 -1.648362
wb_dma_rf/wire_ch0_txsz 0.885015 0.654584 2.155213 -2.849700 2.508220 0.525485 -3.614116 0.365771 -0.417815 -2.457657 -1.923338 -3.023663 -2.418810 0.295985 -0.907786 -1.190749 1.213494 -0.788527 -0.924282 0.214485
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.668252 0.304375 0.245506 0.168204 -3.409067 0.037433 -0.315690 0.278018 -1.516008 -3.607506 -0.592190 -2.438404 1.013156 0.234282 -3.144559 -0.264345 1.423369 -0.025796 1.673238 -2.690320
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.665102 -1.734490 0.865056 -1.304178 -1.900099 -0.246420 3.304750 -1.139713 1.910814 0.279624 -3.682645 1.852611 -1.808575 -0.217120 3.398023 4.404092 0.350097 -0.480781 1.296887 -0.449529
wb_dma_de/always_6/if_1/if_1 0.258286 1.150607 1.025314 -2.252453 3.189432 1.576012 -2.437490 1.295200 -0.232223 -0.121976 -1.254275 0.088429 -0.515309 -0.620158 -3.983939 -2.116074 0.603952 -0.598183 -1.402209 -0.163057
wb_dma_ch_sel/assign_128_req_p0 -0.474645 2.269041 -1.282973 0.881452 1.544727 1.187755 -2.729923 3.488793 -1.157823 -0.481883 -0.571160 -4.021108 1.054117 -0.025259 -4.089977 -3.040429 0.898099 0.307458 2.308224 -2.124674
wb_dma_de/assign_77_read_hold/expr_1 -0.188867 0.909150 0.006689 0.428677 1.071444 -0.903044 -0.685851 -0.791415 -0.669673 0.173242 0.713036 2.677496 -0.011681 -1.782231 -0.423908 -1.817025 -1.704121 -0.808665 -1.061723 1.140418
wb_dma_de/wire_de_adr0 -0.604828 2.324943 -1.376573 -0.513141 -5.339093 -0.853814 4.748769 -1.110818 -1.288325 -0.426422 -0.833239 -1.580105 2.922600 1.502396 3.487477 0.162089 0.807097 0.039067 -4.629169 -0.327929
wb_dma_de/wire_de_adr1 -0.894328 -0.010069 1.363114 -0.752572 -0.344115 0.465787 -0.054018 -1.457734 -0.132772 -0.243606 0.666370 0.452931 0.207161 0.866998 -3.325652 0.110444 -0.218424 0.647288 -0.450130 -1.068305
wb_dma_wb_mast/always_4 -0.219934 0.945091 0.046267 0.431311 1.107554 -0.973166 -0.715332 -0.785496 -0.675408 0.215575 0.754760 2.717764 -0.037292 -1.844250 -0.446771 -1.888181 -1.775552 -0.817059 -1.111561 1.146544
wb_dma_wb_mast/always_1 -0.519726 -0.223046 1.276152 -0.732418 -0.833130 -2.581753 -1.138051 -0.731236 -1.078818 -0.112232 -3.831599 -1.361047 0.867723 2.975539 0.753946 -0.717362 -1.456872 -2.111301 -5.524970 2.437194
wb_dma_rf/wire_ch3_csr 0.840380 0.953901 -0.764831 0.975662 -0.621307 -0.769604 -2.432194 -0.886325 -1.746221 1.165844 -2.201591 -2.689313 1.662257 1.015287 1.844291 -0.273868 1.655204 1.691421 -4.602034 3.819510
wb_dma_ch_rf/reg_ptr_valid 2.006498 -0.686974 2.780574 -3.407810 -0.359081 1.346464 1.326393 -1.844734 1.421645 0.062339 -3.243809 2.371403 -1.060193 0.597617 -2.359629 2.677408 -0.174995 0.194088 0.049640 -1.427605
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.566918 -0.195193 0.441979 -1.424927 1.217967 0.532982 -0.450609 0.046522 0.337887 -0.990420 -0.723792 4.056059 -0.894489 -2.433341 0.576657 0.576661 -0.442801 -0.982549 0.681346 0.115228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.557048 0.778969 -3.995295 2.546006 -2.367778 -0.619791 -1.476472 2.967183 -2.081546 -1.452374 -0.700735 -2.642765 3.470829 -0.382135 -0.344602 -0.505405 1.565529 -0.232072 3.720571 -1.515458
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.554958 0.539482 -4.038501 2.656080 -2.447384 -0.716702 -1.345729 2.950209 -2.065204 -1.495346 -0.667132 -2.592277 3.438856 -0.397428 -0.193345 -0.384835 1.553169 -0.275495 3.814364 -1.548367
wb_dma_ch_sel/always_9/stmt_1 1.894242 -1.196125 0.463916 -1.923786 0.200949 1.535560 0.320856 0.862027 1.110981 -1.179842 -1.541094 1.515386 -1.031585 -0.664303 1.105430 2.585696 1.310506 -0.195983 1.861957 -1.066092
wb_dma_rf/assign_6_csr_we/expr_1 1.981859 4.794238 0.982117 -1.635512 -1.283334 -2.025933 2.778271 -1.417616 0.735906 -0.227052 -4.046181 0.076677 -3.662087 -2.939958 2.111583 -1.689111 -1.306633 -1.544033 0.401706 0.053920
wb_dma_ch_sel/assign_154_req_p0 -0.022142 2.787907 -0.458667 0.599355 -1.568936 -0.007491 -0.541146 0.989533 -0.406773 -1.038535 -1.961083 -2.946954 -2.313331 -1.042726 0.742685 0.572926 3.003781 -0.412920 2.958797 -0.870314
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.497915 -0.217383 0.009540 0.631998 3.171077 1.739805 -2.609646 4.395429 1.370735 0.739781 0.101402 -4.777594 -1.722278 0.119073 -0.477589 -2.182183 1.121934 -0.647382 2.670660 0.485514
wb_dma/wire_ch5_csr -0.005931 0.384110 -0.155451 -0.385462 -1.530049 -0.330384 -0.638005 -1.782557 -2.247944 0.554125 -2.478976 -1.968177 1.531875 1.597289 -0.611940 -0.440822 1.541844 0.550421 -5.929018 2.070168
wb_dma_ch_pri_enc/wire_pri10_out 1.621761 -0.301449 0.420869 -1.516236 1.236794 0.663351 -0.402963 0.129745 0.387677 -1.065034 -0.810798 4.018765 -0.974397 -2.404670 0.633771 0.804763 -0.284286 -0.932378 0.808091 -0.023541
wb_dma_ch_rf/assign_20_ch_done_we 0.769563 0.429491 -0.970137 -0.115764 1.669670 -0.071487 -0.641664 2.103236 0.115108 0.215094 -1.779629 -0.840749 -1.240992 -1.356089 1.642917 -0.811372 1.194919 -1.347440 -0.472899 1.129812
wb_dma_wb_mast/input_wb_ack_i -1.696881 -1.196527 -0.931134 0.221082 -0.555234 -3.019099 -2.667637 -1.118248 -3.036528 0.187892 -5.282041 -0.906727 -2.093518 1.413791 -1.056491 -1.104663 0.013888 -4.378681 -6.574498 3.222617
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.370106 1.110641 0.982271 -2.354807 3.050437 1.594506 -2.511312 1.353662 -0.255437 -0.156142 -1.419745 0.085890 -0.469751 -0.647965 -3.822968 -2.028200 0.693417 -0.702707 -1.339576 -0.022836
wb_dma_rf/input_dma_rest 1.290292 0.337429 1.134914 -0.938814 -0.109162 -0.659027 1.293732 -1.366130 0.626404 1.541009 -2.660192 0.616310 -0.477060 0.455177 -0.066485 0.181333 -1.358279 -0.285921 -1.475002 0.633468
wb_dma_ch_sel/always_5/stmt_1 -3.118119 1.704306 -0.597946 0.821273 4.102046 -1.300861 -1.393482 1.616036 0.153025 1.849957 -1.087772 1.331118 -1.687257 -1.603400 1.769779 0.258610 1.891412 -0.384080 -1.708439 1.874257
wb_dma_ch_sel/always_40/case_1 2.116622 -0.824916 2.925603 -3.411918 -0.405270 1.278141 1.424400 -2.032925 1.516115 0.122401 -3.336475 2.427705 -1.109728 0.685450 -2.268772 2.750805 -0.294259 0.209633 -0.060518 -1.344051
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.910918 -0.172369 1.477808 -0.809932 -0.320322 0.505424 0.011295 -1.572304 -0.085541 -0.286942 0.708131 0.549443 0.211873 0.898861 -3.479681 0.206033 -0.256152 0.690085 -0.461530 -1.200122
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.756992 1.937091 -3.193744 1.022239 -1.389127 0.496211 1.228344 2.622828 -0.600730 -0.274197 -1.017307 -1.762623 0.549267 -0.753396 1.927849 0.811723 2.254539 0.026106 2.553325 -2.029384
wb_dma/wire_de_csr 3.105355 -3.864208 1.114264 -2.966083 1.279435 0.630947 -0.005813 0.469701 1.455485 0.340918 -4.609517 0.872868 -0.500892 0.934562 0.817302 2.662501 0.307661 -0.940785 -1.020136 0.860618
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -2.628110 1.504411 -1.005318 -1.185620 0.231383 0.947369 -1.114048 0.751750 0.217433 4.342723 -2.783550 0.866054 2.591084 1.448654 -0.585111 1.078762 2.536746 -1.164598 -1.048704 3.458203
wb_dma_ch_sel/always_37/if_1/if_1 0.073042 4.187086 -0.982329 -0.724574 -1.224173 -2.216319 4.580124 -0.837074 -0.128751 1.324132 -3.206812 -0.378515 2.603267 0.135637 -1.000945 -1.789007 -1.858226 0.682859 -3.729893 -2.512362
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.123007 0.880510 -0.024275 0.432145 1.107277 -0.839010 -0.714580 -0.686393 -0.623737 0.159353 0.758898 2.745945 -0.082612 -1.877762 -0.385732 -1.768665 -1.694709 -0.818837 -0.933088 1.066424
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.879138 -1.210507 0.472926 -1.922913 0.187079 1.535352 0.305272 0.883643 1.072118 -1.179402 -1.497835 1.480025 -1.030620 -0.689101 1.102395 2.571000 1.307293 -0.151611 1.906621 -1.082926
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.633460 -5.250685 -0.593862 -0.724952 -0.166275 0.168829 0.408271 1.249493 1.262502 -1.047756 -1.919946 0.135464 -0.641699 0.544860 3.341069 4.104803 2.036443 -0.775629 1.098271 0.465316
wb_dma_ch_rf/always_10/if_1/if_1 0.820804 1.628458 -2.494436 -0.398604 -0.171264 0.924694 0.787253 2.433064 -0.236482 -1.241419 -1.653886 2.525052 -0.437173 -3.220505 2.488132 1.344640 1.577041 -1.029995 3.057719 -1.675905
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.584507 -0.188663 0.503196 -1.439895 1.188998 0.504118 -0.419357 0.022495 0.351229 -0.998330 -0.742539 4.181677 -0.917876 -2.517750 0.625820 0.631970 -0.466003 -1.006364 0.683314 0.201031
wb_dma_ch_sel/input_ch3_adr0 -1.345220 -1.219918 0.352825 -1.516755 -0.918280 -1.392343 3.410226 -1.339911 -1.418700 -1.448841 -1.908177 0.890259 -0.409750 0.366154 -2.351052 -0.959706 -1.202182 -1.778317 -4.308717 -2.404897
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.669019 -4.511976 0.401129 -1.415038 -0.468227 -0.539590 1.735077 -0.151515 1.736980 0.401248 -4.247938 0.697630 -1.007295 0.847392 3.119842 4.080463 0.567932 -0.956784 -0.184371 0.929219
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.861769 -1.221785 0.490093 -1.910805 0.177437 1.542187 0.328625 0.852022 1.084301 -1.211709 -1.439069 1.473434 -1.027014 -0.619023 1.050211 2.606120 1.315226 -0.165089 1.846410 -1.075143
wb_dma_de/wire_de_txsz 0.334090 0.798867 -0.687235 -1.086479 3.840935 2.113036 -1.674823 3.932481 0.128108 0.861646 -1.713325 -4.492085 -1.053109 0.863989 -2.243720 -1.910537 2.008849 0.082362 -0.699273 -1.205730
wb_dma_rf/input_de_adr1 -0.873019 -0.151190 1.409684 -0.799672 -0.285489 0.495662 -0.059022 -1.479724 -0.092573 -0.234827 0.634661 0.543151 0.198195 0.876999 -3.339978 0.150178 -0.255669 0.645307 -0.441410 -1.122285
wb_dma_rf/input_de_adr0 -1.180428 2.364920 -1.083616 -0.373807 -3.591391 -1.367064 6.078237 -1.210569 -0.920577 0.897986 -0.379132 -1.550936 0.239457 0.919379 3.176607 -1.532436 -0.394530 -1.237808 -5.781942 -0.263758
wb_dma_de/always_2/if_1 -1.903577 4.039085 -2.104546 -0.725513 -3.261039 -1.572637 4.315305 -0.936222 -1.127019 -0.384949 -0.568439 -0.508673 2.363211 0.852463 4.222257 1.245630 1.726933 1.626274 -4.302212 -1.461717
wb_dma_ch_sel/assign_102_valid 0.861107 2.592089 -0.687647 -0.438017 -0.619100 1.169415 1.552193 2.066324 0.852688 -0.182597 -2.087238 -2.198327 -2.126517 -0.910032 2.204233 1.147103 2.739940 -0.114197 2.166142 -1.478746
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.293908 0.133706 -4.330517 -2.120680 -3.129609 -1.408260 0.463448 -0.688151 -2.093667 0.668773 -2.898445 -0.145533 5.985890 1.876261 -2.030347 -0.169323 1.245585 0.126562 -1.817229 0.232901
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.647494 -1.919085 0.954864 -2.357995 -1.344507 0.933717 1.259321 -0.008808 -0.077045 -3.252301 -1.438738 1.372392 -0.868779 -0.546345 0.456838 1.901273 0.938353 -0.581723 -0.171099 -1.834245
wb_dma_wb_mast/assign_4_mast_err 0.724797 1.678016 -2.612822 -0.360852 -0.369002 0.856405 0.929032 2.450675 -0.329652 -1.229167 -1.810622 2.232378 -0.309704 -3.078052 2.461761 1.376881 1.725231 -0.988072 2.903107 -1.782991
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.640544 -5.222117 -0.605833 -0.587048 -0.379935 0.081786 0.542371 1.137151 1.313710 -1.063015 -1.842902 0.177030 -0.689891 0.441580 3.550359 4.234200 1.987903 -0.776931 1.206890 0.456385
wb_dma_ch_rf/always_2/if_1 1.991866 -0.724245 2.816983 -3.345657 -0.347380 1.265708 1.314479 -1.885347 1.435437 0.102694 -3.220258 2.266394 -1.003151 0.692616 -2.445556 2.560293 -0.304465 0.212637 -0.082165 -1.380200
wb_dma/input_wb1_err_i 0.846208 1.592001 -2.616495 -0.451225 -0.138061 1.057783 0.856637 2.576108 -0.235931 -1.286775 -1.693880 2.347084 -0.415753 -3.128752 2.414654 1.500960 1.762897 -0.974655 3.119775 -1.930998
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.691585 0.502878 0.263551 0.114981 -3.301291 0.034799 -0.283113 0.325246 -1.521024 -3.350132 -0.763331 -2.546432 1.138925 0.317266 -3.351306 -0.482923 1.362550 -0.055363 1.443178 -2.598655
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.030155 2.464047 -0.319189 0.456521 -1.434781 0.018464 -0.442152 0.780086 -0.270494 -1.126555 -2.002861 -2.596879 -2.463861 -1.015339 0.685311 0.835697 2.964157 -0.323020 2.809282 -0.998974
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.831115 1.951167 -3.175573 1.029209 -1.511372 0.444960 1.264329 2.539048 -0.669076 -0.255155 -1.042930 -1.857528 0.614737 -0.682046 1.919108 0.808271 2.264356 -0.011090 2.397511 -1.974347
wb_dma_ch_sel/assign_121_valid 0.901067 2.649787 -0.652342 -0.460654 -0.736734 1.152355 1.541647 2.058858 0.841822 -0.178082 -2.200619 -2.277227 -2.050062 -0.843200 2.288799 1.223378 2.808896 -0.087957 2.103516 -1.461566
wb_dma_ch_sel/assign_4_pri1 0.666127 -0.121994 0.082056 -0.422176 2.640762 0.737102 -0.277902 0.484755 0.074895 -0.181800 0.569633 2.963943 -1.282462 -1.918463 -1.258874 -0.553939 -1.037338 -0.340047 0.357900 -1.143281
wb_dma_de/always_2/if_1/cond -1.794899 1.065454 -1.789909 1.333505 0.528293 -1.773352 1.302146 -0.563335 0.438947 0.170369 0.830063 1.028099 -0.733948 -0.551732 3.437831 3.206098 1.553156 2.204687 1.095303 -1.504659
wb_dma_ch_rf/reg_ch_csr_r -2.401174 0.059329 -2.129735 0.711993 -1.533447 -0.292133 0.426119 -0.848849 -1.779215 3.500494 -3.081409 1.772447 3.801878 1.317473 -2.182774 1.004162 1.325442 -1.508282 -2.658262 1.626273
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.523471 -0.130975 0.449918 -1.433984 1.108330 0.430884 -0.385534 -0.023485 0.262136 -0.960128 -0.822493 4.092951 -0.845787 -2.403268 0.582492 0.542926 -0.454022 -1.034698 0.498691 0.212935
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.522857 0.582673 -4.112646 2.598190 -2.371847 -0.563238 -1.501985 3.178495 -2.045401 -1.578106 -0.675588 -2.639413 3.547932 -0.419909 -0.273434 -0.404159 1.630044 -0.212732 3.967904 -1.609046
wb_dma_wb_if/wire_slv_we 0.544105 0.664007 -2.449484 -4.369827 -2.563678 -3.570923 -0.830431 -4.309402 -3.009734 -2.635661 -2.575996 -1.116892 3.034037 1.374161 -0.514395 -1.650365 -0.885571 0.397196 -3.070838 0.003626
wb_dma_de/assign_70_de_adr1 -0.860448 -0.122744 1.482004 -0.882004 -0.310778 0.543477 0.013349 -1.534420 -0.058886 -0.256171 0.649752 0.603257 0.222688 0.923398 -3.423613 0.223543 -0.220857 0.724784 -0.471518 -1.189326
wb_dma_ch_sel/always_38/case_1/stmt_4 2.134046 -4.281128 0.164092 -2.264667 1.702792 1.441543 -1.326372 1.931816 1.063267 -1.084089 -2.168144 0.482321 -0.249369 0.419931 0.968205 2.629238 1.645309 -0.686120 0.535268 0.317997
wb_dma_ch_sel/reg_ch_sel_r 0.380797 3.997840 -1.160578 -0.729193 -1.404499 -2.129597 4.577316 -0.711589 -0.198890 1.209142 -3.142025 -0.425257 2.946671 0.169895 -0.865765 -1.876291 -2.036639 0.661575 -3.564475 -2.590503
wb_dma_ch_sel/always_38/case_1/stmt_1 -3.707128 1.220569 -0.340688 1.318419 2.428923 -1.534772 -2.645903 1.390841 -0.324228 0.810144 -1.749715 -1.621164 -2.072250 -0.254891 0.711343 1.315950 3.637785 0.041800 0.254245 1.230784
wb_dma_ch_sel/always_38/case_1/stmt_3 1.985661 -4.303387 0.043010 -2.169903 1.598219 1.307988 -1.335227 1.872489 0.942734 -1.074154 -2.158577 0.286131 -0.116092 0.572186 0.915613 2.499361 1.638788 -0.696847 0.358936 0.373270
wb_dma_ch_sel/always_38/case_1/stmt_2 1.763120 -3.219667 0.058983 -1.726154 2.569626 0.374346 -2.002117 1.059449 0.242798 -0.886101 -1.418272 2.967911 -0.134351 -1.267273 0.457688 0.661095 -0.062321 -1.464766 -0.655714 1.463919
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.179068 0.859157 0.037714 0.393057 1.066237 -0.884274 -0.703603 -0.719654 -0.604918 0.165439 0.731549 2.595294 -0.055589 -1.770672 -0.412369 -1.793528 -1.690408 -0.775143 -0.993378 1.078077
wb_dma_ch_pri_enc/wire_pri30_out 1.532434 -0.144499 0.451859 -1.404411 1.164724 0.459808 -0.414229 -0.023805 0.275600 -0.988890 -0.745709 4.037413 -0.867225 -2.434611 0.599925 0.583439 -0.477047 -0.965031 0.600686 0.162063
wb_dma_ch_sel/reg_ch_sel_d -1.566525 -1.164333 -2.244840 -1.528079 -1.236791 -1.818787 -0.580394 0.174878 -2.306299 -3.208129 -4.022439 2.935636 5.094391 -0.024982 -2.982347 2.336487 0.687177 0.611483 -0.426321 -3.511082
wb_dma_ch_rf/assign_14_ch_adr0_we -0.600985 2.323343 -1.397673 -0.632114 -5.329665 -0.757530 4.863737 -0.926606 -1.107567 -0.487363 -0.727255 -1.415878 3.035154 1.442878 3.679573 0.308690 0.813133 0.137921 -4.389544 -0.441769
wb_dma_rf/wire_ch1_csr 0.524192 0.724568 -0.759103 0.795056 -0.657092 -1.047879 -2.399102 -1.176111 -1.840424 1.109509 -2.368380 -2.454764 1.688176 1.085199 1.614450 -0.101013 1.641304 1.547716 -4.865991 3.829127
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.969936 1.452594 0.267848 0.032670 -1.259805 -0.731894 -2.171500 -2.908027 -0.929082 -2.214085 1.208783 0.980442 2.933095 1.251378 -0.763202 3.973321 2.478303 4.694452 0.152849 -1.570804
wb_dma_rf/wire_pause_req -0.214690 4.188280 0.784095 0.527583 -0.367987 -2.983919 3.583397 -1.467376 0.020099 2.937611 -5.807150 1.346065 -2.568946 -2.503687 -1.666710 -2.529265 -2.297375 -3.003459 -1.546507 0.166186
wb_dma_ch_sel/assign_95_valid -2.043294 2.413064 -3.588194 1.079539 -1.040092 -0.113431 -3.820875 0.544497 -2.034516 0.318468 -0.221829 -3.090836 2.542258 0.336557 2.776769 1.216282 5.719837 1.707727 -0.728958 3.365203
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.047889 -1.138572 1.449782 -1.593300 1.249226 2.132393 0.404036 -0.212170 0.703006 -0.640330 0.527695 0.708008 -1.118949 0.748757 -4.077960 1.423369 0.447924 1.127782 1.025347 -3.407553
wb_dma_ch_rf/reg_ch_stop 0.798452 1.634437 -2.520423 -0.371616 -0.356569 0.823478 0.815304 2.397678 -0.265917 -1.222594 -1.785306 2.242385 -0.370603 -3.097637 2.475428 1.369418 1.640347 -1.036273 2.897715 -1.608068
wb_dma_ch_sel/assign_146_req_p0 -0.009812 2.561673 -0.395264 0.610279 -1.718251 -0.131793 -0.530636 0.760664 -0.412127 -1.184080 -1.889140 -2.614986 -2.166646 -1.041376 0.777999 0.635300 2.845346 -0.442970 2.907620 -0.759189
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.870752 0.158415 0.152384 1.088878 -1.066982 -1.172404 -2.125465 -1.043622 -1.242189 -1.072002 0.123237 -0.585046 -0.196572 -0.251400 -1.350738 -0.441591 0.348605 -0.329483 1.128154 0.532444
wb_dma_de/input_dma_abort 0.744728 1.687361 -2.640419 -0.358937 -0.291176 0.958305 0.858464 2.442561 -0.286964 -1.250023 -1.706076 2.317596 -0.334519 -3.121705 2.421988 1.363052 1.645522 -0.962129 2.952892 -1.799538
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.625954 -0.265544 0.465163 -1.469531 1.255154 0.591097 -0.395992 0.052014 0.368940 -0.998406 -0.761416 4.060660 -0.983469 -2.425806 0.563049 0.690698 -0.370229 -0.948600 0.730684 0.030259
wb_dma_de/input_adr1 -0.861949 0.141206 0.122860 1.061285 -1.004397 -1.143211 -2.196364 -0.997831 -1.247398 -1.084783 0.128815 -0.551754 -0.249255 -0.316216 -1.337970 -0.417032 0.353791 -0.379885 1.183601 0.525392
wb_dma_de/input_adr0 -1.965672 0.213191 0.457025 -1.067133 -7.190514 -2.470608 4.439977 -2.175208 -1.143778 -4.070185 -1.714934 -0.214964 1.997167 0.694514 2.282916 1.973063 1.275880 -0.834428 -2.601084 -0.790164
wb_dma_ch_arb/reg_next_state -1.342037 -1.440122 -2.282528 -1.640941 -1.112727 -1.668555 -0.492556 0.344227 -2.164942 -3.177159 -4.207851 3.001781 4.868997 -0.047886 -2.862431 2.521695 0.799587 0.465814 -0.237944 -3.519721
wb_dma_wb_mast/input_wb_err_i 0.717111 1.680032 -2.707410 -0.362704 -0.471877 0.893847 0.956034 2.460480 -0.289620 -1.261827 -1.765660 2.107983 -0.272440 -3.012126 2.574623 1.493063 1.809804 -0.938257 2.970010 -1.763381
wb_dma_wb_if/wire_wbs_data_o 2.550109 -4.343106 -0.431533 -1.286542 1.871007 0.943545 -3.340183 2.405196 0.766971 0.449974 -0.651309 -0.361656 2.657037 1.605523 1.611713 0.009111 -0.523044 -1.253923 -0.200748 3.329023
wb_dma_de/assign_73_dma_busy 0.740658 2.730498 1.320995 -0.154153 0.940816 -1.842601 3.091670 -1.400397 0.476859 1.159051 -2.905478 -1.835972 -3.329333 -0.715734 -4.263453 -2.880235 -2.093217 -0.704041 -0.749548 -3.118352
wb_dma_de/always_22/if_1 -1.799080 2.530309 -1.299477 -0.295774 -0.550195 -0.950408 0.775034 -0.607292 0.300315 4.824343 -3.852409 0.270747 1.636091 0.673525 -2.151603 -0.390243 0.525510 -1.688008 -0.119763 1.922843
wb_dma_rf/wire_ch2_csr 0.749395 0.886026 -0.740090 1.006225 -0.684887 -0.905953 -2.390531 -1.071161 -1.813745 1.131603 -2.321819 -2.804688 1.614967 1.099935 1.657013 -0.256412 1.600131 1.653394 -4.809184 3.774424
wb_dma_de/input_de_start -3.786667 2.118392 -0.542416 1.580671 3.131728 -2.299787 -3.069149 0.741288 -0.937154 0.910712 -1.270578 0.963615 -1.966402 -2.011899 0.479320 -0.107560 2.193479 -0.704580 -0.602957 2.063689
wb_dma_pri_enc_sub/always_3/if_1 1.558541 -0.221098 0.396246 -1.504138 1.134466 0.566484 -0.399660 0.066805 0.339317 -0.988747 -0.865106 3.924868 -0.852824 -2.277458 0.569782 0.708799 -0.306762 -0.931904 0.594637 0.034026
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.142296 3.122445 1.086914 1.339495 0.588916 -0.324306 -0.616790 0.702717 0.561754 1.199144 0.799594 -3.121106 -1.696905 -0.382638 -0.203829 -3.179433 -0.635332 -0.303679 0.437633 1.177157
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.611731 0.674815 -4.114992 2.542610 -2.353827 -0.674708 -1.365267 3.016505 -2.145908 -1.488006 -0.783752 -2.587186 3.534156 -0.428482 -0.357157 -0.397574 1.659438 -0.221482 3.686774 -1.649603
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.698773 0.267515 0.371763 0.031805 -3.389768 -0.097266 -0.083162 0.030487 -1.599601 -3.465573 -0.789159 -2.440710 1.038293 0.423368 -3.339650 -0.442876 1.257197 -0.085315 0.931080 -2.574952
wb_dma_ch_rf/always_25/if_1/if_1 -2.013656 2.018237 -0.807670 -0.877794 2.529365 -2.498554 -0.798351 -1.022038 -0.836929 -1.277959 -0.164100 1.425950 -0.456614 -0.338954 1.361695 1.283987 0.509611 2.333122 -2.206236 -1.496825
wb_dma_ch_sel/assign_98_valid/expr_1 -3.242336 3.054775 -1.694210 -0.808626 -4.101300 0.493225 0.470992 -1.687846 -2.270133 -0.871938 -0.835551 -2.954614 1.705438 1.757234 -0.692411 1.930356 5.498036 1.481381 -1.887786 -0.668766
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.957410 1.100929 -1.204332 0.781557 -1.280663 -0.251280 0.547901 -1.059889 -1.118390 4.113639 -3.133089 0.443222 2.838877 1.646954 -2.134965 0.584132 1.571624 -1.114396 -2.953768 1.985416
wb_dma_ch_sel/reg_pointer 2.050239 -0.740219 2.833670 -3.405588 -0.304947 1.365026 1.376989 -1.849887 1.477264 0.079893 -3.205623 2.363200 -1.068399 0.658903 -2.359679 2.724157 -0.225629 0.291962 0.087115 -1.516229
wb_dma_wb_if/input_wb_err_i 0.741794 1.694404 -2.639861 -0.394967 -0.326505 0.968854 0.910306 2.513598 -0.286418 -1.274973 -1.732446 2.183019 -0.321592 -3.047880 2.444886 1.432559 1.788345 -0.926978 3.050586 -1.870141
wb_dma_rf/input_de_csr 2.973482 -3.603956 1.171590 -2.889262 1.305877 0.517480 -0.100107 0.368543 1.366807 0.379390 -4.514592 0.834782 -0.422881 0.912957 0.639483 2.385490 0.157874 -0.968132 -1.157561 1.020410
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.245786 0.907647 0.000261 0.439626 0.969184 -0.962282 -0.702691 -0.838109 -0.710007 0.240335 0.708301 2.532141 0.027833 -1.704065 -0.470000 -1.877763 -1.722086 -0.823196 -1.188016 1.185183
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.071843 -1.243059 0.306944 -0.727564 -0.822649 -0.772798 -0.162991 -2.204318 -1.461955 -0.856946 -0.869239 -1.017277 0.009240 0.895306 -0.560436 -0.557496 -0.253281 -0.063150 -2.869330 0.411812
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.604591 -0.248497 0.455941 -1.454239 1.228751 0.626109 -0.431577 0.077638 0.375607 -1.009099 -0.731712 4.096313 -0.991350 -2.403150 0.651661 0.728646 -0.365047 -0.967331 0.782052 0.070607
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.220313 0.923863 -0.001054 0.425063 0.987012 -0.955550 -0.683062 -0.846163 -0.717646 0.217202 0.707855 2.578206 0.045172 -1.703387 -0.449456 -1.897048 -1.710652 -0.805122 -1.183157 1.194303
wb_dma_ch_rf/input_de_adr0_we -0.319368 -1.010012 -0.729891 1.515662 -1.889064 -1.087851 1.833018 -0.623700 0.351511 -0.034188 0.290516 -0.149938 -0.577285 -0.066309 2.617345 1.842597 0.452262 -0.027336 0.983012 0.002904
wb_dma_ch_sel/assign_161_req_p1 -0.157004 0.901586 -0.031369 0.442156 1.053289 -0.892045 -0.711389 -0.731898 -0.660830 0.162887 0.701462 2.625788 -0.007840 -1.794695 -0.376310 -1.781747 -1.670384 -0.789499 -0.981754 1.080195
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -2.350251 0.165285 -2.106406 0.758177 -1.001950 0.054504 0.488937 -0.530875 -1.501171 3.754870 -2.866706 1.784753 3.420875 1.209930 -2.197121 1.031562 1.383656 -1.384304 -2.426260 1.366528
wb_dma_ch_sel/assign_129_req_p0 -0.554190 2.326330 -1.485891 0.919457 1.503603 1.273769 -2.767145 3.648153 -1.183052 -0.514497 -0.551505 -4.133275 1.150167 -0.043690 -4.078590 -2.950985 1.119071 0.389498 2.499609 -2.285399
wb_dma_de/wire_de_ack 2.498286 -4.383133 0.326911 -1.273256 -0.636413 -0.706862 1.665451 -0.193808 1.600591 0.465280 -4.211000 0.452582 -0.791385 0.950495 3.121008 3.852376 0.517841 -0.999177 -0.359896 1.097902
wb_dma_ch_arb -1.320026 0.074775 -0.830172 -1.137943 -0.989133 -2.120863 -0.364316 -0.514152 -1.627376 -2.272645 -3.680470 1.281614 3.755647 0.389037 -2.880630 1.354427 0.594684 0.835137 -1.261406 -2.490167
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.523452 -1.804941 0.889810 -2.216747 -1.358942 0.785790 1.117792 -0.055702 -0.116065 -3.138476 -1.419769 1.309417 -0.795536 -0.559223 0.527597 1.768271 0.859982 -0.645260 -0.255062 -1.555212
wb_dma_pri_enc_sub/always_3/if_1/cond -0.214323 0.885088 0.005168 0.447220 1.074008 -0.918032 -0.721242 -0.755887 -0.672427 0.155147 0.749206 2.655905 -0.020183 -1.766149 -0.449258 -1.818471 -1.664282 -0.774139 -1.073674 1.098885
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.016408 -1.133126 1.503741 -1.631197 1.267150 2.157689 0.356835 -0.201533 0.704059 -0.575200 0.439841 0.743008 -1.129196 0.746003 -4.102879 1.446941 0.464957 1.122550 1.017771 -3.352437
wb_dma/wire_de_txsz_we 1.479376 -0.085857 0.084076 0.632634 3.148333 1.691274 -2.528594 4.210985 1.341353 0.749560 0.175725 -4.629204 -1.796725 0.111263 -0.567466 -2.256242 0.947181 -0.632913 2.594777 0.417154
wb_dma_ch_pri_enc/wire_pri16_out 1.612012 -0.194445 0.435399 -1.490672 1.188218 0.581769 -0.432277 0.083680 0.357050 -1.012450 -0.795842 4.004782 -0.923286 -2.391003 0.593641 0.690253 -0.347206 -0.959607 0.687896 0.066110
wb_dma_ch_pri_enc 1.618468 -0.288391 0.471666 -1.424209 1.280977 0.647310 -0.358960 0.108718 0.411909 -0.979513 -0.627668 3.998650 -1.047439 -2.372720 0.543101 0.682661 -0.410245 -0.909905 0.773062 -0.010958
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.949120 -1.109237 0.114748 -0.924580 1.656711 1.778264 0.451993 1.312273 0.841404 -0.383244 -0.180818 0.285799 -1.349345 -0.106439 -0.806298 1.390649 0.747271 0.496534 1.567881 -2.368357
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.236609 2.630200 -2.271959 -0.862111 3.035630 2.328482 -0.786098 3.588001 -0.807336 -0.412440 -0.650641 1.240856 -0.250892 -2.523001 -1.818226 -1.449583 0.759502 -0.254613 1.938326 -3.136631
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.504955 0.559164 -4.031513 2.535617 -2.344495 -0.637525 -1.400704 2.982874 -2.051363 -1.530322 -0.684258 -2.500497 3.470626 -0.415398 -0.307567 -0.401850 1.533525 -0.270204 3.775232 -1.586919
wb_dma_ch_pri_enc/wire_pri7_out 1.596444 -0.252303 0.496610 -1.433237 1.217583 0.606234 -0.378085 0.055306 0.373012 -0.982282 -0.730361 4.029425 -0.965314 -2.355371 0.581319 0.658354 -0.398709 -0.945249 0.711213 0.086954
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.699066 -5.212088 -0.682314 -0.656554 -0.183600 0.261026 0.480600 1.368003 1.340992 -1.135006 -1.787780 0.219264 -0.747177 0.355149 3.536297 4.290912 2.083198 -0.727563 1.515240 0.290526
wb_dma_wb_if/wire_mast_err 0.695578 1.625830 -2.547396 -0.408797 -0.207735 0.991832 0.874267 2.413639 -0.281263 -1.248517 -1.625804 2.270165 -0.336141 -2.968462 2.290588 1.393657 1.663392 -0.905555 2.890346 -1.891325
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.420684 0.433689 1.055159 -2.809828 2.069868 2.419528 -1.766802 1.973491 0.331444 -0.253292 -2.138917 -2.639134 -0.463670 1.196679 -3.640258 -0.428370 2.305429 0.131632 -0.610690 -1.161804
wb_dma_wb_if/input_wb_cyc_i -0.545048 -2.724342 -1.014269 1.508931 -1.296968 -2.537437 -1.552300 1.436768 -2.936068 -1.981980 -2.139467 -4.576388 3.408437 0.756468 -1.877031 -4.449069 -0.967292 -2.562855 -3.005854 2.069282
wb_dma_ch_sel/assign_97_valid -2.238952 4.472633 -2.996635 0.826657 -3.179462 0.523020 -1.856261 0.103135 -1.516384 0.078244 -0.518158 -4.528556 1.852896 1.076335 2.914031 2.377249 6.654316 2.774670 0.607789 1.440029
wb_dma/wire_mast0_drdy -0.831423 -2.624595 -0.687049 -0.745900 0.674937 -0.002329 -1.767728 -1.471215 -1.217821 0.638795 -3.509001 -0.936610 -3.302473 -0.275846 0.147054 2.015312 4.902452 -2.037373 -2.715925 3.604208
wb_dma_ch_pri_enc/wire_pri8_out 1.620837 -0.197465 0.474883 -1.443530 1.229463 0.572355 -0.434274 0.087290 0.356677 -0.990900 -0.752375 4.096314 -0.975371 -2.436217 0.614351 0.669460 -0.396864 -0.966982 0.724301 0.129228
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.573994 -0.189927 0.404607 -1.459427 1.158779 0.574357 -0.385055 0.098572 0.314278 -1.044470 -0.761593 4.093277 -0.953208 -2.430982 0.615981 0.665287 -0.375954 -0.998071 0.717306 0.072448
wb_dma_wb_if/wire_pt_sel_o 0.260350 -1.844229 0.758072 -0.744735 1.490948 -0.682510 -1.362209 -0.323877 -3.085353 -0.983325 -3.150081 -0.510908 4.448281 0.441803 -1.840943 -3.501581 -1.500585 -1.818955 -6.564508 2.589191
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.251588 0.913439 0.032847 0.448425 1.095177 -1.029462 -0.719228 -0.884314 -0.731852 0.199034 0.737871 2.739651 -0.024792 -1.808131 -0.481163 -1.962086 -1.851953 -0.878413 -1.215741 1.217929
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.598793 -1.816351 0.969351 -2.249566 -1.386282 0.793214 1.154678 -0.120616 -0.058326 -3.080404 -1.411014 1.311461 -0.808443 -0.518912 0.558857 1.804052 0.849062 -0.627596 -0.297682 -1.535157
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.507946 -0.138960 0.418341 -1.412462 1.205254 0.509168 -0.374828 0.063077 0.307955 -0.982315 -0.756945 4.048970 -0.903621 -2.422466 0.491781 0.570916 -0.426490 -0.987566 0.641580 0.090959
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.614041 0.096648 1.530413 0.139735 -1.290414 -0.526782 -2.031397 -2.385060 -1.201740 -1.259398 0.762349 0.044523 -0.064099 0.547124 -4.552960 -0.151983 0.123683 0.330717 0.765568 -0.641776
wb_dma_ch_pri_enc/wire_pri22_out 1.606544 -0.213315 0.399146 -1.458647 1.165661 0.562062 -0.429743 0.063804 0.364601 -1.028526 -0.805525 4.088920 -0.929504 -2.468759 0.672290 0.717494 -0.339693 -0.987016 0.706941 0.112174
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.608279 -1.930411 1.004204 -2.246390 -1.436630 0.895497 1.189891 -0.112237 -0.056309 -3.239377 -1.200246 1.311213 -0.876147 -0.523996 0.519891 1.837482 0.839163 -0.595936 -0.175429 -1.702875
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.840153 1.899046 -3.123807 1.001837 -1.435281 0.474902 1.295539 2.494869 -0.599143 -0.258894 -1.022273 -1.750951 0.522249 -0.737132 1.867941 0.816112 2.211303 0.010883 2.350855 -2.000329
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.040135 2.482469 -0.402681 0.554598 -1.711617 -0.140190 -0.565166 0.800901 -0.407713 -1.139854 -2.071751 -2.767702 -2.228325 -0.939314 0.764518 0.762073 3.021452 -0.436179 2.815339 -0.792147
wb_dma_ch_sel/assign_135_req_p0 0.014170 2.588450 -0.376262 0.497328 -1.623012 -0.059731 -0.553445 0.800489 -0.424792 -1.206730 -2.127388 -2.790491 -2.284488 -0.978237 0.706863 0.726124 3.012337 -0.433687 2.832794 -0.863669
wb_dma_ch_sel/wire_gnt_p0_d -1.434606 -1.917252 -2.151376 -1.961802 -1.994065 -1.188559 0.019163 0.814055 -1.659371 -3.310779 -4.749305 0.742437 4.991470 1.551189 -2.579715 3.916100 2.099676 1.269331 0.299308 -4.434032
wb_dma_de/assign_20_adr0_cnt_next 1.962999 0.276870 -1.386779 0.754505 0.308349 1.655506 0.096423 0.494956 0.219688 2.766822 0.597949 -0.763088 1.324265 0.750936 1.723603 -0.406350 -0.023140 0.077977 0.317789 1.040060
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.301538 -0.683563 1.741292 -0.561700 0.806491 -0.114504 0.538641 -1.342078 -2.375358 -0.691339 -2.592183 -0.685974 1.619267 0.308347 -2.008664 -1.999032 -0.436452 -0.832169 -5.430590 0.795197
wb_dma_ch_sel/assign_153_req_p0 -0.037735 2.743822 -0.370335 0.562695 -1.644147 -0.157856 -0.559956 0.801234 -0.438387 -1.071844 -2.088215 -2.853645 -2.251212 -0.978763 0.721598 0.560449 2.978272 -0.470979 2.690777 -0.719256
wb_dma_de/assign_82_rd_ack/expr_1 1.146487 1.529479 -0.412250 -1.593285 3.480162 1.096870 -2.511864 2.908584 -0.221527 0.174868 -2.206886 -0.734764 -0.729524 -1.488470 -0.712252 -2.429706 0.987241 -1.330637 -1.101684 1.069437
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.772429 0.444698 -0.993437 -0.221254 1.749758 0.013526 -0.767591 2.247635 0.073933 0.163908 -1.966698 -0.858327 -1.204976 -1.367982 1.611819 -0.743025 1.328386 -1.347010 -0.459613 1.141420
wb_dma_de/reg_de_csr_we 4.552699 -2.018528 -1.055779 -4.080232 2.017462 2.792441 -1.953486 4.239070 1.214810 0.607630 -5.541694 0.016042 2.315244 0.846682 1.390189 1.290255 0.665271 -1.527726 1.107048 0.823314
wb_dma/wire_wb0_ack_o -0.825753 -1.507942 -0.372188 0.702192 0.402812 -2.550290 -1.030180 -0.362321 -1.318473 -0.528018 -2.627804 -0.321418 -2.157888 -0.251572 -1.439609 -0.845188 -0.487656 -2.070736 -3.711278 0.544291
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.819453 -1.135835 0.481834 -1.911204 0.172688 1.495354 0.275699 0.861345 1.033662 -1.169243 -1.489491 1.494374 -0.954389 -0.641371 1.091013 2.517056 1.275282 -0.180697 1.811222 -0.977540
wb_dma_ch_pri_enc/wire_pri23_out 1.625372 -0.216988 0.426912 -1.422533 1.268408 0.600636 -0.367200 0.125748 0.385837 -0.961941 -0.727033 4.012236 -0.988226 -2.425186 0.597044 0.694052 -0.364883 -0.937382 0.786949 0.001647
wb_dma_ch_sel/assign_103_valid 0.822760 2.755833 -0.674959 -0.405109 -0.540066 1.114670 1.532856 2.085694 0.784379 -0.039558 -2.228419 -2.448795 -2.164592 -0.837531 2.124284 1.019107 2.807358 -0.055332 1.905407 -1.493263
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.448999 0.981238 1.292641 1.897089 -1.179750 -1.872298 1.771919 -1.863581 0.751026 1.333831 0.614070 -2.193831 -2.308772 0.464932 1.837111 -0.465789 -0.223142 0.049114 -1.271202 1.589461
wb_dma_rf/wire_ch1_txsz 0.908106 -2.277605 -0.057735 -0.874832 1.145952 -1.337057 -2.504789 -0.150271 -0.514457 -0.519330 -1.233509 2.786344 1.138481 -1.207771 1.297012 -0.663482 -0.817745 -1.992576 -2.178944 3.823954
wb_dma_de/always_23/block_1/stmt_13 -0.759275 -0.343022 0.221648 0.493653 1.243554 -2.834705 -0.506219 -1.149920 1.059227 0.778885 -0.764192 -0.919185 -1.323133 0.637807 4.385410 2.187655 1.750661 1.099210 -2.073716 2.658478
wb_dma_de/always_23/block_1/stmt_14 -1.050094 7.177487 0.004689 -3.072234 1.566144 3.740698 4.837811 2.809008 0.990391 3.650290 -0.454683 -3.100793 -1.303603 0.966245 -3.719436 -3.948862 0.373380 -0.049693 -2.328812 -4.312104
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.284145 1.364899 1.118245 -2.261158 3.130660 1.572994 -2.467485 1.259612 -0.203764 -0.052611 -1.292233 0.002796 -0.658467 -0.704437 -3.974890 -2.236152 0.601241 -0.645203 -1.341434 -0.024488
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.339134 -0.994578 -0.700799 1.522445 -1.943381 -1.140180 1.897073 -0.654626 0.346636 -0.059298 0.241384 -0.156104 -0.545070 -0.053356 2.611394 1.822048 0.437763 -0.061253 0.899115 0.025037
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.598985 -0.166326 0.403051 -1.429114 1.205943 0.575094 -0.417924 0.073145 0.335396 -0.983555 -0.720200 4.117971 -0.913026 -2.484389 0.671196 0.668851 -0.410431 -0.964966 0.748386 0.097195
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.220446 3.691869 0.039195 -1.842551 1.220053 2.222867 -0.283900 2.702519 0.528393 -0.091579 -2.321713 -2.202375 -1.624390 -0.850387 -0.272264 -0.638553 2.337814 -0.040302 1.312086 -1.437812
wb_dma_ch_rf/input_ch_sel 2.419968 -0.913526 1.348155 -0.242045 -0.777669 -3.696537 4.051117 -2.198842 1.587972 2.037702 -5.736543 -1.711488 -2.632688 0.493455 -0.352142 -0.337627 -2.262984 -1.760986 -1.890085 0.036046
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.830666 -0.104157 1.423485 -0.846100 -0.257177 0.493067 -0.010332 -1.478289 -0.038274 -0.223884 0.635393 0.543923 0.191804 0.845248 -3.290691 0.172398 -0.232307 0.636581 -0.461317 -1.096546
wb_dma_ch_pri_enc/wire_pri4_out 1.557753 -0.226599 0.493137 -1.445195 1.091307 0.551849 -0.371897 0.028387 0.371594 -0.999580 -0.817362 3.940900 -0.930894 -2.287688 0.658209 0.723976 -0.339351 -0.961952 0.658367 0.119979
wb_dma_ch_rf/wire_ch_txsz_we 0.556165 0.409314 1.060971 -2.734530 2.156378 2.425516 -1.739787 2.124636 0.448383 -0.229790 -2.170790 -2.604957 -0.618062 1.048388 -3.424223 -0.412307 2.278658 0.066618 -0.406686 -1.138791
wb_dma_de/assign_70_de_adr1/expr_1 -0.863952 -0.218368 1.461786 -0.795841 -0.266773 0.530213 -0.025785 -1.541207 -0.052179 -0.292759 0.770707 0.595298 0.224574 0.892301 -3.395552 0.217927 -0.273516 0.698389 -0.450811 -1.197935
wb_dma_ch_sel/assign_116_valid 0.832066 2.674751 -0.555786 -0.351872 -0.631967 1.049084 1.595166 1.901741 0.853098 -0.071522 -2.027327 -2.335588 -2.216670 -0.794767 2.164814 1.068254 2.695897 -0.051459 1.858050 -1.371662
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.488292 -2.111872 -0.245653 -0.367710 -1.655559 0.388553 2.108485 0.211295 1.403051 -1.187765 -1.167350 1.284423 -1.552290 -0.669593 3.535245 4.246837 1.724469 -0.183589 2.696425 -1.094468
wb_dma_ch_rf/always_22/if_1/if_1/cond 2.019398 0.266207 -1.474486 0.849532 0.189932 1.704655 0.161328 0.553482 0.267245 2.836820 0.650643 -0.792912 1.378418 0.737662 1.853127 -0.419003 0.007315 0.047133 0.418464 1.076640
wb_dma_wb_mast/wire_wb_addr_o -0.813220 -1.188942 -1.289385 1.763187 -1.007286 -0.972434 -2.815921 0.883889 -1.506492 -1.322988 0.497840 -0.963936 3.194590 0.199860 -2.112865 -1.225210 -0.503583 -0.141224 1.888292 0.199325
wb_dma_ch_rf/reg_ch_csr_r2 0.142974 2.812056 -2.387798 -0.849651 3.012670 2.299170 -0.838013 3.604774 -0.884214 -0.408166 -0.679816 1.302562 -0.145285 -2.595882 -1.868377 -1.549865 0.765716 -0.294981 1.922699 -3.128041
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.919110 1.836077 -0.686538 -0.761337 2.259193 -2.474033 -0.719032 -1.047258 -0.882283 -1.119314 -0.329666 1.294254 -0.402143 -0.299518 1.088757 0.896342 0.314779 1.990485 -2.389577 -1.180131
wb_dma_ch_sel/assign_11_pri3 0.936781 -1.100061 0.124663 -0.879985 1.628670 1.784227 0.445062 1.309076 0.847794 -0.406875 -0.147578 0.293817 -1.357048 -0.130540 -0.791115 1.398411 0.734392 0.488568 1.547697 -2.347703
wb_dma_de -1.601448 1.678761 -0.878676 0.029166 -1.515420 -1.368816 0.832241 -1.919480 -0.935003 2.801987 -3.270166 -0.054063 1.414421 0.749205 -1.622599 -0.202035 0.831904 -1.283558 -2.036892 1.592458
wb_dma_wb_slv/wire_wb_data_o -2.384422 -0.173702 -1.900303 1.730241 -1.663721 -2.225449 1.968072 0.726540 -0.376830 1.860594 1.965946 -1.105964 3.184389 0.925782 -4.101807 -4.250173 -2.456758 -0.386971 -1.268575 0.375972
wb_dma_inc30r/always_1/stmt_1 -2.697843 2.464625 -1.526308 0.561672 0.243295 -0.597516 -2.083690 -0.337405 -1.315468 -1.372528 2.295819 -0.077766 5.533021 1.673234 -1.585229 1.460473 0.991509 5.505054 -1.270053 -2.376854
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.225633 0.976110 0.070160 0.430197 1.032822 -1.008903 -0.691216 -0.871747 -0.692066 0.233922 0.725209 2.716824 -0.015880 -1.825544 -0.460371 -1.969318 -1.798591 -0.854787 -1.175544 1.243672
wb_dma_ch_sel/assign_127_req_p0 0.406865 1.855666 -2.343751 -1.259265 1.940670 3.236649 -0.119115 4.409531 -0.151843 -0.644266 -1.387193 -1.377025 -0.195134 -0.838893 -1.403933 0.368535 2.457443 0.525487 3.120501 -4.269676
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.649722 -0.256979 0.510129 -1.490574 1.189618 0.558958 -0.395344 0.004750 0.373750 -1.025850 -0.788434 4.191305 -0.983726 -2.446668 0.664967 0.736345 -0.393045 -1.007012 0.654689 0.132841
wb_dma_ch_sel/assign_94_valid -3.840175 2.150260 -0.451345 1.731853 3.181839 -2.267118 -3.205716 0.822099 -0.857137 1.019833 -1.261458 0.738123 -2.124139 -1.948200 0.522030 -0.216426 2.306954 -0.772849 -0.565403 2.290778
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.230989 1.144634 1.064670 -2.320545 3.086567 1.577551 -2.482753 1.352546 -0.239861 -0.132689 -1.374887 -0.123592 -0.510671 -0.537155 -3.987229 -2.106382 0.683981 -0.663439 -1.439984 -0.093825
wb_dma_ch_pri_enc/wire_pri12_out 1.583714 -0.165973 0.479564 -1.426756 1.203600 0.539307 -0.438762 0.009723 0.315340 -0.983309 -0.773506 4.077856 -0.926911 -2.425232 0.592336 0.586156 -0.459656 -1.018489 0.591139 0.146484
wb_dma_ch_rf/always_20/if_1/block_1 -0.657267 2.307244 -1.381297 -0.456410 -5.203875 -0.814026 4.770434 -0.993512 -1.159929 -0.453059 -0.631024 -1.422116 2.939059 1.418617 3.495606 0.235162 0.736630 0.128592 -4.293921 -0.500977
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.606768 -1.870929 0.937196 -2.231082 -1.371599 0.951620 1.204649 -0.023103 -0.010705 -3.200490 -1.294298 1.304671 -0.863373 -0.506432 0.561323 1.916826 0.889810 -0.537461 -0.076711 -1.758359
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.093369 2.672378 -1.947436 -1.862870 1.486460 2.108205 -0.938912 3.212430 -0.587591 -1.224278 -2.003359 2.213239 0.194708 -2.980087 -0.057066 -0.249064 1.407419 -0.900668 2.287528 -1.907797
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.170063 1.981649 1.959610 0.456315 0.626705 -0.838518 -0.037348 -1.267674 0.396484 1.369196 0.291435 -2.066658 -1.718971 0.480766 -0.726083 -2.248381 -0.680759 0.046477 -2.137900 1.568772
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.016077 -0.816199 1.560958 -2.774682 0.005735 0.800103 1.495308 -0.559481 1.578096 0.304089 -3.979958 2.005678 -1.305491 -0.170313 0.902990 2.588168 -0.097432 -0.442233 0.281765 -0.302709
wb_dma_wb_if/input_slv_din -2.409052 -0.261191 -1.832529 1.549869 -1.641694 -2.128148 2.024209 0.636724 -0.329691 1.839158 1.942066 -0.834776 3.146932 0.897661 -4.057642 -4.102222 -2.418884 -0.423059 -1.260734 0.357563
wb_dma_ch_sel/assign_94_valid/expr_1 -3.678961 2.070681 -0.498146 1.589708 3.458871 -2.126971 -3.272083 0.886904 -0.837328 0.885383 -1.111474 0.898079 -2.138887 -2.020229 0.529795 -0.084982 2.279066 -0.562043 -0.384372 2.006788
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.440495 4.055929 0.624464 0.718491 -1.019397 0.187797 -1.545948 1.878796 0.963846 0.196453 -0.359726 -2.693928 -1.060639 -1.561210 2.211433 -2.293801 0.732935 -1.205808 3.130879 2.382301
wb_dma_de/always_21 1.620654 -5.278977 -0.687418 -0.509297 -0.232851 0.240106 0.569907 1.317671 1.362908 -1.087034 -1.724173 0.147074 -0.730084 0.417122 3.511526 4.287784 2.024430 -0.722716 1.437689 0.304924
wb_dma_de/always_22 -2.126883 2.656034 -1.181868 -0.507670 -0.599938 -1.022353 0.930060 -0.627135 0.238745 4.694310 -3.897517 0.284343 1.632032 0.749329 -2.255246 -0.450840 0.526555 -1.736575 -0.510173 1.819919
wb_dma_de/always_23 -2.012778 2.688226 -1.154987 -0.300237 -0.600407 -1.042755 0.925661 -0.732391 0.284186 4.786085 -3.830282 0.299046 1.501341 0.716977 -2.171704 -0.368257 0.509888 -1.595868 -0.250685 1.818161
wb_dma_ch_pri_enc/wire_pri1_out 1.586606 -0.241859 0.434150 -1.464853 1.248413 0.578208 -0.418010 0.096901 0.353831 -0.981578 -0.776701 4.088390 -0.945616 -2.430180 0.572792 0.698234 -0.396992 -0.973787 0.685158 0.070188
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.215667 0.944284 0.003274 0.427910 1.046368 -0.953624 -0.731720 -0.792109 -0.700876 0.184345 0.731820 2.620255 0.044743 -1.800436 -0.443324 -1.889842 -1.722834 -0.827822 -1.108376 1.161060
wb_dma_de/assign_78_mast0_go -0.214825 0.936146 -0.063859 0.436989 1.016176 -0.859080 -0.704091 -0.722585 -0.664701 0.155774 0.693380 2.632808 0.026968 -1.784564 -0.390177 -1.777421 -1.626276 -0.789183 -1.020626 1.042970
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.822880 0.195621 0.106196 1.017172 -0.967873 -1.118512 -2.153524 -0.929836 -1.218586 -1.080873 0.111717 -0.559874 -0.259692 -0.325765 -1.338605 -0.382170 0.415244 -0.350680 1.266069 0.456738
wb_dma_de/wire_dma_done 0.477063 2.671003 -1.078552 -0.948636 3.852960 -1.162194 0.067340 1.006833 0.809081 1.751774 -3.353961 0.968996 -1.832852 -1.469880 2.455587 0.984034 1.037717 0.757270 -1.135340 -0.110670
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.063527 2.495760 -0.302139 0.550788 -1.574452 -0.083005 -0.469434 0.754858 -0.319028 -1.083752 -1.966925 -2.685127 -2.365429 -1.020005 0.808363 0.748018 2.877921 -0.399768 2.803777 -0.804241
wb_dma_rf/input_wb_rf_adr -0.963583 5.015895 1.425933 0.315594 -4.862842 -4.060061 -1.150389 -0.958707 -1.428670 -0.845985 -1.955086 -1.362491 4.548961 -0.362652 0.872817 -5.215198 -2.888006 -2.273078 -3.350164 5.065692
wb_dma_wb_if -1.799459 -0.543764 0.734574 -0.965691 -0.948069 -2.128411 -0.592222 -2.123618 -3.048441 -0.606125 -3.601725 -0.912583 1.885228 2.034973 -1.436139 -1.950005 -1.110062 -2.436110 -6.745809 2.010403
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.500782 -1.894597 -1.185919 -4.007931 1.984470 2.791801 -2.154173 4.437745 1.142162 0.570995 -5.356525 -0.148231 2.477466 0.839455 1.417597 1.131627 0.674219 -1.527676 1.268394 0.848714
wb_dma_ch_pri_enc/wire_pri25_out 1.590607 -0.213309 0.487837 -1.461586 1.251262 0.590179 -0.357722 0.063216 0.376443 -0.992703 -0.750769 4.091775 -0.985682 -2.409766 0.547585 0.664727 -0.395669 -0.954513 0.681332 0.071503
wb_dma_wb_mast/reg_mast_cyc -0.179169 0.882253 -0.027491 0.434746 1.051871 -0.863682 -0.732003 -0.718002 -0.669573 0.161054 0.741213 2.675219 -0.016436 -1.816968 -0.403649 -1.794754 -1.647225 -0.809160 -0.957980 1.095288
wb_dma_ch_rf/input_wb_rf_we 0.447467 1.029733 -2.021507 -3.709295 -2.052996 -3.190508 -1.404903 -4.238809 -3.106337 -1.611862 -2.400948 -1.759713 3.465252 2.319648 -0.961656 -1.441993 -0.093179 0.796775 -4.364078 0.641509
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.664143 2.453862 -1.376904 -0.552364 -5.540362 -0.869493 4.833178 -0.972351 -1.187677 -0.546697 -0.767483 -1.462554 3.059541 1.407986 3.671464 0.236339 0.840680 0.048753 -4.353395 -0.369010
wb_dma_de/always_6/if_1 0.281255 1.150334 1.065884 -2.254500 2.978175 1.501752 -2.564073 1.251133 -0.249236 -0.157270 -1.342459 0.023202 -0.506216 -0.643639 -3.873240 -2.133377 0.630681 -0.733608 -1.422894 0.115963
wb_dma_wb_slv/always_4/stmt_1 -1.833053 0.543570 1.329543 -0.108512 -7.826216 -1.456050 -2.599369 -1.278584 -1.103040 -1.430559 -1.575374 -3.037649 3.700485 0.453053 1.775251 -2.173790 1.674829 -3.666543 0.758617 8.009831
wb_dma_de/assign_3_ptr_valid 2.003829 -0.717344 2.899513 -3.426969 -0.246050 1.382093 1.299491 -1.859526 1.491593 0.072000 -3.171100 2.404081 -1.090781 0.637482 -2.573378 2.616400 -0.285046 0.282923 0.080473 -1.544982
wb_dma_wb_mast/input_pt_sel 2.057218 -4.318258 -1.905126 -0.023676 2.617904 0.031710 -4.471086 3.260429 -0.313330 0.277428 0.381983 1.618745 5.741201 0.264548 0.356371 -2.485214 -2.748850 -1.785573 -0.471062 3.846926
wb_dma_ch_pri_enc/wire_pri15_out 1.510937 -0.200663 0.412226 -1.440543 1.185588 0.550304 -0.351702 0.043349 0.299153 -0.982221 -0.783055 3.870436 -0.911967 -2.308430 0.498032 0.621817 -0.379023 -0.946230 0.576995 0.018100
wb_dma_wb_slv/input_wb_we_i 3.427275 1.081798 -3.343490 3.647141 -1.365703 0.577868 -3.752707 2.622749 -0.255522 1.776437 2.001744 0.094687 2.675644 -2.200882 4.797075 -2.236322 -1.151083 -2.560339 6.625182 4.113035
wb_dma_de/reg_tsz_cnt_is_0_r 0.438622 0.644309 -0.715497 -0.994781 3.781906 2.102674 -1.750591 4.039592 0.146039 0.822258 -1.644418 -4.491923 -0.938676 0.869643 -2.063570 -1.899029 2.034994 0.009090 -0.484812 -1.087491
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.394441 6.160803 -1.018899 -3.885425 4.323443 3.433698 -1.376956 4.110348 1.680685 3.150965 0.786103 0.150274 1.875001 -0.049122 1.850389 -2.479926 0.743671 1.057995 -1.308321 1.033012
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.613229 -0.205062 0.425644 -1.424305 1.333364 0.673531 -0.410044 0.150607 0.368310 -1.020827 -0.710407 4.102806 -0.996616 -2.471853 0.555337 0.709663 -0.364183 -0.927069 0.803067 -0.026212
wb_dma/wire_mast1_drdy -0.120368 2.628939 -1.234977 -1.422463 0.478405 -0.187873 -0.515687 0.428208 -1.464962 -0.686363 -1.907112 2.994768 1.091623 -2.331068 0.117716 -1.209149 -0.089186 -1.056364 -1.460447 0.226512
wb_dma_ch_rf/wire_ch_csr_we -0.216655 1.388809 -3.617394 -1.751128 -3.000472 -1.764958 0.649417 -1.065928 -1.636046 1.324543 -2.885185 -1.582265 5.276781 2.193998 -2.227541 -0.865330 1.386021 0.578083 -2.307361 0.572262
wb_dma_ch_pri_enc/inst_u9 1.624796 -0.279799 0.398707 -1.498429 1.168804 0.637785 -0.381574 0.148366 0.358369 -1.047035 -0.775671 3.990268 -0.955824 -2.369001 0.615350 0.809759 -0.271232 -0.928106 0.775256 -0.011562
wb_dma_ch_rf/assign_8_ch_csr -1.433133 0.979585 -1.706903 0.341986 -2.819959 -2.917115 1.645841 -1.266932 -1.775713 2.017857 -3.433128 -2.173025 2.397613 0.961022 -3.229291 -2.960824 0.069112 -0.592854 -4.322599 1.874133
wb_dma_ch_rf/wire_this_ptr_set 3.144739 -0.720551 1.578644 -2.870559 -0.006158 0.918332 1.591087 -0.462712 1.666043 0.281219 -4.091858 2.115848 -1.361464 -0.251750 0.983060 2.709288 -0.030851 -0.423978 0.466231 -0.455209
wb_dma_ch_pri_enc/inst_u5 1.587112 -0.170729 0.442978 -1.454412 1.182927 0.596080 -0.398950 0.093201 0.349647 -0.987206 -0.743017 4.021334 -0.972757 -2.392953 0.593704 0.659153 -0.388682 -0.939040 0.700386 0.082361
wb_dma_ch_pri_enc/inst_u4 1.648924 -0.244862 0.471347 -1.446489 1.187114 0.584665 -0.377284 0.046942 0.379926 -0.988429 -0.761113 4.122015 -0.979607 -2.437004 0.638011 0.733798 -0.402077 -0.988838 0.745155 0.130960
wb_dma_ch_pri_enc/inst_u7 1.538252 -0.207672 0.431307 -1.467266 1.091002 0.551419 -0.340232 0.023863 0.340464 -1.022855 -0.822871 4.026814 -0.891587 -2.369537 0.616710 0.727082 -0.366070 -0.970350 0.657890 0.100454
wb_dma_ch_pri_enc/inst_u6 1.531222 -0.142717 0.446521 -1.432239 1.123263 0.478840 -0.384174 -0.007687 0.269920 -0.999533 -0.801113 4.118358 -0.858128 -2.451680 0.625072 0.602225 -0.419619 -1.001292 0.566439 0.181049
wb_dma_ch_pri_enc/inst_u1 1.596035 -0.228413 0.426860 -1.460777 1.180091 0.579144 -0.374938 0.038679 0.320068 -1.022518 -0.782296 4.016609 -0.935989 -2.383166 0.579870 0.654649 -0.373672 -0.990137 0.642871 0.089000
wb_dma_ch_pri_enc/inst_u0 1.640463 -0.236142 0.508592 -1.438115 1.277438 0.614210 -0.406766 0.077329 0.383584 -0.984608 -0.717206 4.158051 -0.991259 -2.458114 0.611765 0.721390 -0.441750 -0.980311 0.798750 0.031375
wb_dma_ch_pri_enc/inst_u3 1.558618 -0.231139 0.485756 -1.466480 1.214273 0.574435 -0.380127 0.038187 0.372774 -0.958969 -0.794743 4.033659 -0.951281 -2.374351 0.539246 0.644031 -0.390305 -0.960458 0.584747 0.065700
wb_dma_ch_pri_enc/inst_u2 1.539645 -0.208891 0.456865 -1.427067 1.189804 0.539456 -0.402335 0.061170 0.315227 -0.963503 -0.730070 3.976583 -0.918474 -2.361322 0.569017 0.641991 -0.400895 -0.948648 0.629076 0.062616
wb_dma/wire_de_start -3.919999 2.355341 -0.499760 1.682644 3.137894 -2.393728 -3.274257 0.683706 -1.050857 1.001072 -1.342370 0.650309 -1.942811 -1.932475 0.386802 -0.341394 2.292356 -0.716266 -0.736240 2.313123
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.638181 2.362511 -1.486328 0.862769 1.434910 1.251610 -2.713409 3.542713 -1.281473 -0.517741 -0.549385 -4.166525 1.242929 0.050114 -4.218374 -2.946458 1.162022 0.455765 2.365323 -2.406919
wb_dma_rf/wire_ch_stop 0.737059 1.634464 -2.558425 -0.368826 -0.225860 0.957082 0.922103 2.412615 -0.261174 -1.176782 -1.693239 2.237473 -0.438929 -3.002456 2.396078 1.412655 1.690968 -0.956224 2.937443 -1.815365
wb_dma/wire_mast0_dout -0.557104 -0.182003 1.367791 -0.915736 -0.974940 -2.616195 -1.145406 -0.815535 -1.271215 -0.145006 -4.081474 -1.414799 1.089907 3.241806 0.710162 -0.783464 -1.487593 -2.121645 -6.142412 2.587791
wb_dma_ch_rf/input_de_adr0 -1.173367 2.203770 -1.090137 -0.481719 -3.429728 -1.337081 5.910826 -1.251574 -1.034416 0.829137 -0.434214 -1.538094 0.252246 1.001205 3.000132 -1.553101 -0.348802 -1.243018 -5.958089 -0.307045
wb_dma_ch_rf/input_de_adr1 -0.891038 -0.080796 1.370017 -0.748631 -0.322634 0.464826 0.014933 -1.464422 -0.097240 -0.259253 0.611347 0.546582 0.202487 0.815537 -3.283694 0.131412 -0.275445 0.640742 -0.475907 -1.092190
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.222654 0.931959 -0.024214 0.440000 1.026778 -0.893504 -0.721636 -0.767796 -0.709912 0.171787 0.715791 2.633505 0.037210 -1.791702 -0.406734 -1.806676 -1.669104 -0.809963 -1.069887 1.094311
wb_dma_wb_if/input_wbs_data_i -0.534891 -0.315408 1.287810 -0.814971 -0.942661 -2.642225 -1.083719 -0.650287 -1.185598 -0.159184 -3.959519 -1.457914 1.079603 3.195180 0.888897 -0.760336 -1.530548 -2.166357 -5.979735 2.516372
wb_dma_de/reg_tsz_dec -0.368149 1.579258 -0.739795 -0.301464 2.472808 0.572312 -2.169032 2.789713 -0.548428 1.179798 -1.550188 -4.585071 0.156799 0.929097 -1.412281 -3.025629 1.367422 -0.420856 -1.943300 1.011918
wb_dma_ch_sel/input_ch0_am0 1.980862 0.244143 -1.376705 0.807926 0.218770 1.598969 0.090305 0.463886 0.236002 2.802402 0.606266 -0.751562 1.334739 0.717650 1.753823 -0.432198 -0.026958 0.031972 0.323672 1.101952
wb_dma_ch_sel/input_ch0_am1 -1.517492 2.040770 -1.128987 -0.066831 2.433550 -0.699975 -0.512147 0.080475 0.068506 0.202998 0.579599 1.213011 -0.190007 -0.506836 0.928382 1.524808 1.141711 2.280540 0.156234 -1.543267
wb_dma_ch_sel/assign_162_req_p1 -0.256806 0.911611 -0.009958 0.470237 1.011621 -0.976132 -0.725975 -0.849370 -0.725384 0.192311 0.765129 2.635682 0.054607 -1.747806 -0.462393 -1.899545 -1.744769 -0.837267 -1.223430 1.223274
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.007833 -4.190848 -0.293942 -1.144405 2.976704 1.501331 -1.171641 2.299461 0.674255 -0.262911 -0.844511 -0.880183 -0.459576 1.062254 -0.918105 1.286343 1.021013 -0.069283 0.018682 -0.898580
wb_dma_rf/wire_ch5_csr -0.106639 0.190491 -0.143543 -0.469087 -1.692725 -0.386968 -0.665578 -1.760139 -2.305739 0.252037 -2.747522 -1.929529 1.724985 1.602324 -0.877769 -0.285960 1.682564 0.548817 -5.873810 1.846038
wb_dma_ch_rf/wire_ch_am1_we -1.918296 1.845798 -0.778824 -0.835738 2.231049 -2.402267 -0.684666 -1.040039 -0.850141 -1.199802 -0.228011 1.370113 -0.342286 -0.295042 1.237536 1.164489 0.431806 2.146934 -2.236423 -1.379910
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.215044 0.904749 0.003011 0.457589 0.965399 -0.930174 -0.676582 -0.783735 -0.719565 0.166709 0.686579 2.565760 0.056760 -1.730922 -0.432646 -1.821966 -1.695265 -0.804234 -1.118862 1.147130
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.021926 -0.734134 2.864379 -3.411379 -0.456079 1.278708 1.423233 -2.003522 1.455313 0.063094 -3.225473 2.435761 -1.020800 0.677116 -2.380755 2.701790 -0.286850 0.236610 -0.028581 -1.401580
wb_dma_inc30r/wire_out -1.519190 1.270010 -2.437431 -0.107139 -0.671887 -0.174032 0.839019 -0.850727 -2.436337 -0.283101 0.527406 -0.106052 6.078085 2.323660 -1.890710 0.034251 0.078371 3.151696 -4.338464 -3.114010
wb_dma_ch_pri_enc/reg_pri_out 1.624110 -0.156309 0.405860 -1.463612 1.348074 0.627960 -0.397164 0.169146 0.334035 -1.031124 -0.745800 4.200258 -0.977744 -2.564890 0.584666 0.666030 -0.399143 -0.965533 0.802160 -0.025136
wb_dma/input_wb0_we_i 3.304774 1.039469 -3.430045 3.707928 -1.486177 0.533405 -3.746383 2.501375 -0.349977 1.765863 2.087224 0.062071 2.855546 -2.053578 4.643517 -2.285511 -1.197232 -2.485777 6.573806 4.019290
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.243771 2.677461 -2.490023 -0.182293 -0.153018 -0.849828 1.646993 -1.539795 -2.188682 0.337861 0.085787 -0.007032 3.299352 1.565434 1.448222 0.780588 0.916130 3.006446 -5.238242 -2.290056
wb_dma_ch_rf/wire_ch_txsz_dewe 1.628024 -0.228474 0.076682 0.534893 3.226887 1.823764 -2.549993 4.398695 1.455227 0.665266 0.039823 -4.655859 -1.889666 0.042044 -0.394609 -2.005646 1.161725 -0.619660 2.862611 0.333201
wb_dma_de/always_22/if_1/stmt_2 -2.166159 2.777883 -1.052261 -0.359345 -0.461787 -1.188453 0.996713 -0.873272 0.173444 4.743501 -3.943804 0.342878 1.352851 0.704730 -2.351814 -0.488804 0.409548 -1.633027 -0.631341 1.712301
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.603159 2.298398 -1.757263 1.383771 -0.422538 1.202172 -1.439063 3.551896 0.298298 -0.392648 0.709838 -1.947650 0.416040 -1.529525 1.151762 -1.342013 0.835947 -0.626784 5.146037 -0.381867
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.586520 -0.207006 0.441070 -1.439216 1.244279 0.568240 -0.422772 0.071615 0.376059 -0.988547 -0.730194 4.152683 -0.978138 -2.460504 0.586838 0.620427 -0.429902 -0.982813 0.721847 0.082535
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.919200 1.857768 -0.771221 -0.884897 2.281022 -2.473526 -0.742077 -1.056755 -0.881244 -1.255318 -0.320700 1.328604 -0.396930 -0.276196 1.250575 1.094889 0.410064 2.080749 -2.311005 -1.307513
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.044327 2.541799 -0.389584 0.735967 -1.719952 -0.200991 -0.467059 0.746894 -0.338301 -1.104135 -1.764380 -2.680264 -2.236127 -1.028075 0.899302 0.683725 2.823097 -0.393230 3.003461 -0.748314
wb_dma/wire_de_ack 2.647734 -4.443397 0.370061 -1.441370 -0.400011 -0.591874 1.586023 -0.043649 1.717340 0.502163 -4.326744 0.556576 -0.920137 0.873121 3.131439 3.966083 0.558490 -1.014207 -0.301015 1.026638
wb_dma_wb_mast/always_1/if_1 -0.609151 -0.224242 1.271258 -0.654609 -0.828232 -2.426897 -1.176630 -0.540621 -1.125389 -0.273812 -3.678359 -1.353751 0.735328 2.964952 0.760324 -0.645760 -1.407573 -2.106702 -5.344235 2.167923
wb_dma_wb_if/wire_wb_cyc_o -0.205007 0.978449 0.000740 0.465436 1.038062 -0.948836 -0.691991 -0.793563 -0.712012 0.171355 0.738543 2.667159 0.000706 -1.844259 -0.433246 -1.898401 -1.722234 -0.835885 -1.067992 1.143414
wb_dma_ch_sel/assign_143_req_p0 0.084743 2.706256 -0.385826 0.550916 -1.599560 -0.073938 -0.565509 0.871732 -0.325369 -1.043444 -2.012498 -2.799423 -2.197066 -0.992288 0.832860 0.562488 2.904085 -0.424152 2.799701 -0.758544
wb_dma_wb_mast/wire_mast_err 0.783541 1.677090 -2.629721 -0.389678 -0.270345 0.966083 0.862938 2.472184 -0.283435 -1.242048 -1.702738 2.295233 -0.342276 -3.084898 2.425811 1.433048 1.739726 -0.934852 3.074496 -1.881726
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.923561 -1.117315 0.120155 -0.885561 1.591883 1.742456 0.456648 1.284894 0.842377 -0.375941 -0.118395 0.231848 -1.345457 -0.106492 -0.814561 1.345510 0.705399 0.493876 1.589628 -2.358670
wb_dma/wire_slv0_dout -1.836764 1.828212 2.005185 -0.158696 -8.049408 -2.073318 -2.791838 -1.955762 -1.069076 -1.298768 -1.875159 -4.223218 3.318086 0.747496 1.447468 -2.860985 1.874652 -3.425123 0.226501 8.478931
wb_dma_ch_sel/reg_am1 -1.508634 1.973406 -1.071337 -0.091213 2.333898 -0.676604 -0.462138 0.034657 0.089974 0.161466 0.518714 1.185171 -0.222569 -0.494101 0.916223 1.497706 1.158882 2.218555 0.143019 -1.498817
wb_dma_ch_sel/input_next_ch 0.603638 2.295483 -1.055402 -0.943277 3.649588 -1.187816 0.116996 0.918551 0.848707 1.653488 -3.461500 0.988541 -1.858728 -1.411787 2.658836 1.181046 1.092778 0.626358 -1.168491 0.081333
wb_dma_de/always_9 -0.318217 1.560272 -0.713426 -0.250724 2.539625 0.528581 -2.222394 2.821586 -0.511199 1.233877 -1.521614 -4.599227 0.087899 0.925704 -1.365352 -3.092111 1.274727 -0.456566 -1.931198 1.127881
wb_dma_de/always_8 0.909647 4.472054 0.076814 -1.434782 2.247439 1.277983 -0.893299 1.751400 -0.193153 0.129827 -1.590767 0.409612 -1.564742 -2.439095 -0.839743 -2.420794 0.603170 -0.754174 -0.134743 -0.379285
wb_dma_wb_mast/always_1/if_1/cond -0.809605 -0.078670 1.279067 -0.693593 -0.943707 -2.636084 -1.131012 -0.806141 -1.305579 -0.344877 -3.769966 -1.338636 0.777525 3.020418 0.552385 -0.761595 -1.396325 -2.100019 -5.744652 2.226540
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.603932 0.569573 -4.031900 2.490538 -2.285679 -0.631340 -1.412513 3.002196 -2.096883 -1.517252 -0.702506 -2.507655 3.491791 -0.370443 -0.402173 -0.398826 1.594065 -0.166045 3.623710 -1.616271
wb_dma_rf/always_1/case_1/stmt_12 -0.423827 -0.834374 3.263041 -0.889533 0.433362 1.007020 0.847506 -1.116607 0.129248 1.184304 -1.602203 0.083240 -1.075828 0.967176 -1.317323 -0.564535 -0.211460 -0.971056 -5.363324 2.012330
wb_dma_rf/always_1/case_1/stmt_13 -0.670975 0.290417 0.176912 -0.767994 0.536933 -1.987464 -0.259462 -1.091778 -0.977582 -1.376054 -0.787616 0.438846 -0.280633 0.081229 0.394692 -0.195013 -0.678246 0.329465 -2.671471 -0.229563
wb_dma_de/always_3 -2.886843 0.880766 -0.889955 0.555023 1.037463 -0.977308 -3.009279 -0.437585 -1.325802 -1.365091 1.325439 0.897190 2.851651 0.411998 -4.152151 0.573607 0.571215 2.597405 1.608837 -2.501091
wb_dma_de/always_2 -1.761479 4.028542 -1.953296 -0.671592 -3.305591 -1.494194 3.995064 -0.963801 -1.033709 -0.639271 -0.377162 -0.406871 2.354986 0.737948 4.369331 1.385896 1.761577 1.739200 -3.949850 -1.386029
wb_dma_de/always_5 1.167737 3.643467 0.148331 -1.795902 1.187556 2.154113 -0.273744 2.538103 0.504828 -0.063461 -2.327038 -2.167011 -1.636474 -0.794733 -0.351424 -0.718344 2.273653 -0.038372 1.131577 -1.353189
wb_dma_de/always_4 0.989715 4.404516 0.052842 -1.401820 2.209502 1.283078 -0.975946 1.793610 -0.207086 0.096653 -1.600515 0.530338 -1.510089 -2.579846 -0.772984 -2.456220 0.573786 -0.848615 0.065210 -0.244302
wb_dma_de/always_7 0.485168 0.586739 -0.729024 -1.185658 3.973574 2.216676 -1.737437 4.055925 0.164448 0.828588 -1.798549 -4.343425 -1.099575 0.770238 -2.145318 -1.770392 2.124410 0.027997 -0.537826 -1.231405
wb_dma_de/always_6 0.294217 1.066181 1.086156 -2.285926 3.192412 1.656485 -2.500690 1.371902 -0.183518 -0.079643 -1.278213 -0.193630 -0.657718 -0.523107 -3.985048 -2.103524 0.690436 -0.630676 -1.326471 -0.061550
wb_dma_ch_sel/input_ch3_txsz 1.902782 -1.202858 0.503629 -1.957117 0.250776 1.602766 0.311394 0.882704 1.098841 -1.234761 -1.532503 1.532123 -1.038413 -0.687082 1.080464 2.620085 1.355962 -0.169155 1.903661 -1.086042
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.145883 1.896913 1.945521 0.423965 0.601546 -0.810882 -0.041115 -1.248821 0.383984 1.297677 0.233746 -1.968737 -1.669277 0.508290 -0.706024 -2.121501 -0.648993 0.057692 -2.114570 1.503624
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.214639 0.903489 -0.037427 0.459060 1.029013 -0.948052 -0.736881 -0.763079 -0.720679 0.181048 0.710936 2.666544 0.012419 -1.802213 -0.426740 -1.857266 -1.708124 -0.803902 -1.086197 1.126866
wb_dma_ch_rf/always_11/if_1 0.187751 2.718706 -2.331162 -0.826758 3.005877 2.332053 -0.853677 3.624583 -0.852480 -0.411510 -0.609660 1.241497 -0.161619 -2.572602 -1.843792 -1.544084 0.721823 -0.266838 1.987635 -3.116997
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.037125 2.761108 -0.363934 0.595248 -1.575562 -0.048527 -0.552144 0.870318 -0.381751 -1.098412 -1.910567 -2.843897 -2.343672 -1.043347 0.724311 0.603452 2.963090 -0.377336 2.965232 -0.866494
wb_dma_ch_sel/always_45/case_1/cond -1.557416 0.053821 1.523147 0.136880 -1.261099 -0.591808 -2.150052 -2.403409 -1.263852 -1.269491 0.573697 0.054429 -0.086633 0.484502 -4.534791 -0.209553 0.139083 0.249495 0.717843 -0.549782
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.824730 0.144786 0.173626 1.014249 -1.046093 -1.175355 -2.159819 -1.081394 -1.265337 -1.056739 0.047786 -0.566421 -0.229669 -0.279856 -1.374058 -0.498512 0.298054 -0.365839 1.071834 0.567518
wb_dma_de/assign_68_de_txsz 0.510424 0.576786 -0.580754 -1.095765 3.999720 2.217403 -1.674492 3.970885 0.296391 0.849854 -1.629544 -4.239398 -1.289610 0.738216 -2.142815 -1.792534 1.955567 0.046002 -0.483855 -1.213027
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.672586 -5.148283 -0.689989 -0.663124 -0.270518 0.255401 0.468428 1.330831 1.294843 -1.100487 -1.768313 0.178075 -0.643924 0.448977 3.449336 4.238197 2.069251 -0.691362 1.439297 0.266194
wb_dma_ch_rf/always_20/if_1 -0.450511 2.183014 -1.453350 -0.543524 -5.350640 -0.631275 4.656913 -0.873423 -1.128910 -0.509156 -0.707209 -1.413607 3.028669 1.380964 3.643781 0.338085 0.866165 0.072376 -4.018397 -0.396257
wb_dma/input_wb0s_data_i -0.674958 -0.184296 1.175674 -0.607827 -0.905587 -2.525894 -1.089826 -0.586998 -1.146728 -0.231512 -3.692449 -1.377372 0.833896 3.044524 0.756383 -0.643303 -1.445274 -2.085377 -5.421244 2.225039
wb_dma_de/reg_dma_done_d 2.047526 0.603005 0.113992 -1.032783 1.624417 -0.508703 0.499992 0.856513 0.688490 1.588041 -4.215990 -0.172929 -1.679168 -0.961933 1.459155 -0.483115 -0.073153 -1.524062 -1.668081 1.535909
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.281729 -1.049217 -0.751586 1.536360 -1.937934 -1.098842 1.859296 -0.585050 0.352969 -0.079858 0.253671 -0.161413 -0.603622 -0.053228 2.691357 1.851199 0.482587 -0.063223 1.051729 -0.007249
wb_dma_wb_slv/assign_1_rf_sel -1.854598 -0.454660 -1.121884 4.198729 -2.482742 -4.698192 -0.483715 -0.112087 -1.399928 -1.437786 -1.145094 -2.861090 -4.010383 -2.013343 -0.953061 -2.616584 -1.278919 -3.443457 1.310522 0.278323
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.661959 -1.910106 -1.118829 -3.962512 1.869599 2.799550 -2.100260 4.404928 1.246565 0.637020 -5.435819 -0.077652 2.482926 0.791401 1.626014 1.246464 0.669787 -1.600725 1.442010 1.027927
wb_dma_de/always_4/if_1/if_1/cond 0.937442 4.524137 -0.082308 -1.386435 2.156444 1.263183 -0.938988 1.861271 -0.242909 0.089658 -1.668709 0.481729 -1.495568 -2.612378 -0.748555 -2.452600 0.645540 -0.835491 0.082819 -0.314222
wb_dma_ch_sel/assign_376_gnt_p1 -0.208131 0.927225 -0.037737 0.452532 1.044926 -0.934480 -0.719484 -0.766061 -0.694369 0.159095 0.695908 2.683497 0.003813 -1.814637 -0.406805 -1.830387 -1.697533 -0.810327 -1.060707 1.126525
wb_dma_de/wire_wr_ack 1.239671 1.316576 -0.417412 -1.651163 3.569444 1.132801 -2.557003 2.927978 -0.190495 0.133281 -2.145074 -0.405442 -0.714523 -1.561681 -0.627111 -2.311891 0.947703 -1.389360 -0.979373 1.107635
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.042757 -4.342730 -0.290011 -1.150160 3.041940 1.483802 -1.332535 2.331505 0.691207 -0.233711 -0.861284 -1.000079 -0.370663 1.140924 -0.955254 1.248639 1.061805 -0.097009 -0.088728 -0.726665
wb_dma_ch_arb/always_1 -1.585138 -1.244624 -2.276909 -1.440491 -1.113364 -1.736672 -0.464581 0.346208 -2.206284 -3.237539 -3.852930 2.936928 4.757667 -0.125889 -2.973376 2.430256 0.788702 0.528181 -0.095816 -3.703308
wb_dma_ch_arb/always_2 -1.493679 -1.339991 -2.301799 -1.555382 -1.235234 -1.774869 -0.529349 0.355201 -2.231485 -3.191307 -4.130358 2.819575 4.825653 -0.017525 -2.778631 2.515207 0.916423 0.442128 -0.237631 -3.486412
wb_dma/wire_ch0_txsz 1.301234 0.660441 -0.340728 -1.999290 2.415895 1.840682 -1.879698 3.587656 0.374695 0.009556 -2.933523 -3.322276 -0.644125 0.269173 -0.353413 -0.779536 2.539535 -0.590245 -0.203090 0.089754
wb_dma_de/always_19 -2.890520 -0.925260 -2.890423 0.984954 1.165305 -2.500898 2.993814 0.686042 -0.162795 0.278094 -0.769988 1.640901 1.573645 0.089057 0.625962 1.893805 -0.146360 0.723259 -0.498478 -3.387268
wb_dma_de/always_18 -2.082181 -1.806854 -0.350083 1.079408 -2.146492 -0.814188 -3.619823 -2.818766 -2.412996 -0.667508 -1.579273 -1.796993 -2.143661 0.160081 -2.274309 1.292245 3.975791 -1.547125 0.683786 2.884824
wb_dma_de/always_15 1.336824 0.576966 -0.358851 -1.945414 2.491846 1.962319 -1.911845 3.723086 0.402457 0.056879 -2.887515 -3.393213 -0.699760 0.302409 -0.384344 -0.768652 2.579613 -0.598602 -0.058654 0.058803
wb_dma_de/always_14 0.747263 1.672200 -2.560359 -0.384807 -0.303793 0.944546 0.900340 2.411432 -0.237736 -1.245009 -1.652405 2.370944 -0.361896 -3.131666 2.476748 1.397724 1.676154 -0.965489 3.004419 -1.765418
wb_dma_de/always_11 -0.891079 0.146219 0.188238 1.062221 -1.096991 -1.240446 -2.163647 -1.126027 -1.281197 -1.063836 0.100392 -0.560553 -0.213809 -0.226792 -1.388693 -0.512180 0.284364 -0.342585 1.002727 0.606918
wb_dma_de/always_13 0.516652 2.574632 -1.068952 -0.908214 3.807744 -1.198625 -0.060074 1.036143 0.862563 1.847772 -3.438721 0.639797 -1.756762 -1.267486 2.625359 0.986020 1.143323 0.775344 -1.285663 0.176648
wb_dma_de/always_12 1.057020 4.404252 -0.009424 -1.463787 2.088383 1.343188 -0.963692 1.923032 -0.137356 0.063623 -1.704907 0.449696 -1.487893 -2.533266 -0.615162 -2.257422 0.755425 -0.850896 0.245336 -0.270039
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 1.038853 5.177240 0.284905 1.555644 -3.438994 -3.432135 0.522772 -0.700434 0.549410 -1.497171 -0.116515 -0.864166 -2.746105 -4.342258 4.759053 -3.406274 -1.363841 -2.568159 3.714751 3.035585
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.010570 2.573155 -0.412208 0.632807 -1.651472 -0.089812 -0.513595 0.819934 -0.362623 -1.165887 -1.900513 -2.770942 -2.301483 -1.010803 0.756347 0.735200 2.969697 -0.363290 3.002007 -0.884477
wb_dma_ch_pri_enc/wire_pri13_out 1.654674 -0.225111 0.437506 -1.501754 1.099627 0.575399 -0.355780 0.034197 0.412449 -1.031161 -0.795729 4.076799 -0.891799 -2.374355 0.727664 0.784622 -0.297737 -0.946179 0.758239 0.122477
wb_dma_de/reg_read_r 1.252159 0.635104 -0.198970 -2.115465 2.624698 1.886691 -1.798589 3.422453 0.388618 0.100968 -2.923584 -3.117861 -0.873297 0.272202 -0.494131 -0.793877 2.417002 -0.587060 -0.457986 0.051647
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.196646 -0.387988 -2.335523 -1.968758 2.811766 1.775704 -2.559504 4.085638 -0.744526 -1.124473 -2.508883 1.220934 1.070427 -1.894582 -0.068980 -0.396494 1.609275 -1.449782 0.787489 -0.333979
wb_dma/assign_9_slv0_pt_in -0.916664 -1.417652 -0.348826 0.730825 0.437034 -2.513239 -0.950647 -0.386308 -1.365356 -0.502058 -2.449106 -0.292640 -2.102580 -0.257007 -1.562641 -0.949500 -0.555348 -1.960820 -3.774275 0.474227
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.661831 -5.217938 -0.664039 -0.711427 -0.177487 0.279509 0.381446 1.325135 1.284537 -1.076948 -1.833797 0.138256 -0.628075 0.494959 3.367036 4.187013 2.043257 -0.738652 1.278173 0.384774
wb_dma_ch_rf/always_17/if_1/block_1 0.288172 1.145690 1.064675 -2.345825 3.026730 1.627397 -2.483823 1.293083 -0.209469 -0.137707 -1.316628 -0.184734 -0.513209 -0.480193 -3.902045 -2.001917 0.789890 -0.544677 -1.383450 -0.046855
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.524548 0.910480 -2.400745 1.203672 -1.174672 -0.273371 1.309849 -0.931662 -2.016614 3.569936 -3.104639 1.521908 2.732118 0.726846 -3.133751 1.253550 2.284049 -0.765541 -2.896802 0.235240
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.174283 3.660606 0.071201 -1.853972 1.026493 2.079143 -0.280007 2.555109 0.475958 -0.125542 -2.442554 -2.174224 -1.470598 -0.791097 -0.287698 -0.640613 2.318706 -0.112440 1.091562 -1.311908
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.944961 0.314681 -1.382588 0.727007 0.219074 1.667946 0.181803 0.543117 0.288066 2.768082 0.634061 -0.787774 1.347703 0.737276 1.786123 -0.393409 -0.002178 0.095083 0.329451 1.051364
wb_dma_ch_pri_enc/wire_pri2_out 1.608944 -0.292773 0.486279 -1.435748 1.234027 0.625906 -0.357057 0.111134 0.420090 -0.990875 -0.724396 4.036478 -1.045924 -2.359596 0.585394 0.717923 -0.407989 -0.923496 0.802518 0.022217
wb_dma_de/always_11/stmt_1 -0.878412 0.107031 0.129539 1.111033 -1.107706 -1.167963 -2.179624 -1.036450 -1.249644 -1.110041 0.145633 -0.618035 -0.217100 -0.277401 -1.400543 -0.435017 0.330329 -0.345874 1.208651 0.558319
wb_dma_ch_rf/wire_ch_adr1_we -1.631000 -0.010492 1.540784 0.219437 -1.328428 -0.592904 -2.185197 -2.456926 -1.281344 -1.348525 0.753082 0.035438 -0.014223 0.551651 -4.612411 -0.250742 0.087991 0.293779 0.719260 -0.583023
wb_dma_ch_sel_checker/input_ch_sel 0.979022 -0.110770 0.360583 -1.042909 -1.347188 -0.171067 -0.104713 -0.428129 0.318426 -0.842627 -1.279338 1.216359 0.279452 -0.553205 1.856730 1.255663 0.586020 -0.600931 0.415997 1.202615
wb_dma_ch_sel/input_ch1_adr1 -0.788268 -0.176349 1.423700 -0.897819 -0.280121 0.611825 0.013520 -1.463468 -0.047987 -0.294327 0.661973 0.620611 0.202015 0.879581 -3.354986 0.316953 -0.189855 0.734694 -0.383021 -1.239416
wb_dma/wire_slv0_pt_in -0.812855 -1.321257 -0.361884 0.784123 0.136751 -2.544149 -0.928025 -0.396161 -1.277470 -0.574853 -2.302274 -0.306425 -1.923253 -0.304197 -1.289527 -0.853422 -0.540815 -1.959660 -3.322942 0.547508
wb_dma_rf/always_2/if_1/if_1/cond 1.986930 4.554517 1.042793 -1.499438 -1.188483 -1.946826 2.720275 -1.310227 0.890513 -0.115754 -3.848120 0.127365 -3.763317 -2.932930 2.117547 -1.630999 -1.280915 -1.548665 0.617290 0.131203
wb_dma_pri_enc_sub/reg_pri_out_d 1.605855 -0.251346 0.462306 -1.505276 1.204059 0.612730 -0.372106 0.087208 0.346555 -1.007083 -0.805644 4.009389 -0.938350 -2.315862 0.562404 0.727998 -0.366545 -0.968225 0.653717 0.057918
wb_dma_ch_pri_enc/always_4/case_1 1.552567 -0.187048 0.445042 -1.442076 1.104376 0.532405 -0.394882 0.040075 0.305164 -0.985444 -0.809434 3.972004 -0.894701 -2.362563 0.598037 0.685411 -0.354747 -0.951582 0.658256 0.091878
wb_dma_ch_pri_enc/wire_pri29_out 1.628596 -0.300557 0.414344 -1.469823 1.268936 0.711486 -0.364000 0.152225 0.407013 -1.000187 -0.719606 4.004426 -0.966760 -2.375477 0.625496 0.784818 -0.304242 -0.906224 0.876614 -0.047530
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.997616 -4.276313 0.064664 -2.164637 1.626668 1.294991 -1.318988 1.881926 0.979932 -1.072792 -2.147273 0.327618 -0.163827 0.504220 0.932946 2.452387 1.571185 -0.713088 0.339519 0.378290
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.231560 1.166062 1.048303 -2.297612 3.117872 1.624255 -2.466305 1.353799 -0.233110 -0.083525 -1.295304 -0.117114 -0.599033 -0.556323 -4.043783 -2.106507 0.661419 -0.634267 -1.356017 -0.135457
wb_dma_de/wire_read_hold -0.226916 0.955128 -0.029397 0.419075 0.991231 -0.900048 -0.697619 -0.761587 -0.673648 0.169714 0.672406 2.631111 0.015887 -1.789606 -0.418742 -1.815050 -1.684230 -0.817055 -1.037729 1.123248
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.629226 0.074923 1.538021 0.194769 -1.313152 -0.636627 -2.096293 -2.470744 -1.243990 -1.273838 0.691510 0.036451 -0.039181 0.552158 -4.490357 -0.241344 0.083681 0.271784 0.642403 -0.509770
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.907536 -1.059751 0.083469 -0.877142 1.587318 1.757320 0.422021 1.307992 0.797725 -0.367128 -0.150815 0.229129 -1.336618 -0.088324 -0.834122 1.349785 0.705337 0.481920 1.533796 -2.319214
wb_dma_ch_rf/wire_sw_pointer -0.700617 2.342020 -0.299985 -0.578848 2.718845 -3.901022 -2.142747 -1.501099 -1.009672 -0.517621 -3.238774 0.761007 -1.948946 -1.170807 1.486594 0.383184 0.286654 0.780678 -2.494391 0.707212
wb_dma/wire_slv0_din -5.229497 4.669870 1.335856 -1.637080 -3.722362 -2.258398 4.353130 0.983027 0.113631 1.915842 -1.071624 -1.159185 1.528979 -0.082096 -2.831497 -6.350821 -1.935746 -2.713564 -5.953876 3.329277
wb_dma_ch_rf/input_dma_err 0.777615 1.471016 -2.502847 -0.381445 -0.109897 0.952524 0.909680 2.397461 -0.228751 -1.204166 -1.648317 2.292488 -0.509643 -3.040060 2.318553 1.394913 1.645683 -0.945474 2.920666 -1.868626
wb_dma_ch_sel/assign_158_req_p1 -0.283206 0.986311 -0.005296 0.473269 0.956585 -0.996168 -0.710386 -0.854959 -0.746885 0.237014 0.705885 2.579329 0.093889 -1.712818 -0.461600 -1.930517 -1.758477 -0.801121 -1.204903 1.200957
wb_dma_ch_rf/assign_17_ch_am1_we -1.952188 2.135965 -0.797040 -0.857697 2.458158 -2.498088 -0.752663 -1.022712 -0.869156 -1.160010 -0.291445 1.463862 -0.439591 -0.418986 1.255642 1.032076 0.372443 2.138867 -2.246565 -1.398360
wb_dma_ch_rf/assign_7_pointer_s -0.093665 -1.160131 0.155450 -0.880072 -0.934425 -0.854809 -0.222644 -2.195865 -1.556593 -0.981030 -0.954548 -0.956442 0.129040 0.843210 -0.539048 -0.507238 -0.186037 -0.036192 -2.786306 0.331724
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.559699 -0.126243 0.458031 -1.422087 1.219156 0.516326 -0.413654 0.003734 0.307746 -1.010881 -0.734894 4.165636 -0.938309 -2.485736 0.571041 0.601728 -0.471596 -1.026809 0.611642 0.136631
wb_dma_wb_slv/always_5/stmt_1 -0.578831 1.216803 -2.193799 3.695308 -3.338951 -1.144411 -1.621053 1.673930 -0.649528 -1.484305 0.956257 -2.552033 -0.340546 -1.686504 2.250726 0.102562 1.538962 -1.036044 6.731475 0.206997
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.157272 0.927901 -0.065300 0.435465 1.105728 -0.877423 -0.712588 -0.709984 -0.657440 0.153589 0.746466 2.718827 -0.019418 -1.859935 -0.382833 -1.795959 -1.682958 -0.793926 -0.923389 1.092770
wb_dma_wb_mast/assign_1 1.431016 -4.118619 -1.788313 0.904425 1.731501 -0.835562 -6.396193 2.474044 -1.342426 -0.661856 0.546748 1.213899 5.543242 -0.016797 -0.841384 -2.776333 -2.450411 -2.063262 0.865994 4.176497
wb_dma_ch_sel/input_de_ack 2.680431 -4.433005 0.357691 -1.426156 -0.369765 -0.528572 1.672824 -0.046381 1.743588 0.440165 -4.264129 0.674504 -1.041567 0.783703 3.134844 4.032485 0.617302 -0.961343 -0.105247 0.893664
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.563733 0.607453 -4.005523 2.496443 -2.291286 -0.625723 -1.424056 2.971001 -2.049210 -1.505687 -0.673732 -2.575324 3.491408 -0.333274 -0.396901 -0.469033 1.525917 -0.209705 3.645154 -1.569911
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.410508 1.938012 -2.388941 -1.266566 1.975804 3.318952 -0.146640 4.536747 -0.133039 -0.652341 -1.447362 -1.476526 -0.188959 -0.858937 -1.458038 0.307620 2.551876 0.531270 3.208229 -4.346998
wb_dma_ch_sel/reg_valid_sel -3.632615 1.947513 -0.520411 1.694050 2.972927 -2.114514 -3.215545 0.926682 -0.827391 0.763579 -1.076924 0.483582 -1.966084 -1.826604 0.622335 0.024938 2.454346 -0.535690 -0.140895 2.029587
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.982382 4.588780 0.021428 -1.425195 2.240422 1.282313 -1.005220 1.854528 -0.201000 0.128021 -1.642777 0.501510 -1.533095 -2.627048 -0.762802 -2.599970 0.563384 -0.922756 -0.005448 -0.198659
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.432023 1.024089 1.139720 -2.307042 3.135812 1.688694 -2.466413 1.361167 -0.073617 -0.130692 -1.256697 -0.050221 -0.716178 -0.565611 -3.826713 -1.919973 0.741480 -0.593488 -1.172336 -0.142339
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.042627 -1.395772 0.385090 -0.840606 -0.729607 -0.811510 -0.241690 -2.299527 -1.474694 -0.865288 -0.926378 -0.914716 -0.051579 0.928281 -0.627589 -0.539970 -0.294599 -0.109616 -3.084396 0.490857
wb_dma_wb_mast/always_4/stmt_1 -0.256292 0.970644 0.040207 0.483100 1.026683 -1.044742 -0.704398 -0.896772 -0.754555 0.229994 0.773515 2.682103 0.010072 -1.783710 -0.469351 -1.958932 -1.848018 -0.838439 -1.254126 1.251083
wb_dma_ch_sel/assign_375_gnt_p0 -1.407414 -2.012287 -2.079096 -1.837979 -2.105677 -1.187609 -0.097187 0.791481 -1.747598 -3.423943 -4.582188 0.565342 5.020235 1.589664 -2.701931 3.755970 2.033886 1.240637 0.419176 -4.384567
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.168602 0.812054 0.042339 0.429884 1.093401 -0.859474 -0.696978 -0.772393 -0.633777 0.183544 0.736510 2.653863 -0.077763 -1.760856 -0.407055 -1.774903 -1.695081 -0.801318 -1.030015 1.116796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.500164 0.578291 -3.940918 2.521102 -2.259438 -0.629846 -1.303851 2.920137 -1.948209 -1.413315 -0.550551 -2.516380 3.340929 -0.395032 -0.217182 -0.416866 1.466956 -0.167430 3.640164 -1.583090
wb_dma/inst_u2 -1.911657 1.979958 -0.883950 -0.022900 -1.686262 -1.463845 0.925990 -2.053976 -1.050984 2.864357 -3.304965 -0.167466 1.731167 0.960064 -1.801972 -0.192318 0.898075 -1.062377 -2.366888 1.523972
wb_dma/inst_u1 -0.990528 1.268077 -0.166430 0.659108 -1.659950 -1.547311 1.014539 -1.820189 -1.855208 1.998818 -3.989403 -1.317459 1.080632 0.770083 -2.039073 -1.182974 0.416044 -0.612571 -4.856688 1.471638
wb_dma/inst_u0 -1.385375 0.898071 0.327147 -1.291929 -2.471342 -2.523365 0.117277 -3.006240 -2.759629 0.102020 -3.335504 -2.294583 1.610578 1.316423 -2.286662 -3.001491 -0.388900 -0.620747 -6.693054 2.292229
wb_dma/inst_u4 -0.115624 -2.460661 0.116114 0.760813 0.958172 -1.191150 -1.765468 0.415046 -3.461382 -2.456766 -3.162915 -0.663837 1.575090 -0.733526 -1.714833 -2.420427 -0.781574 -2.666506 -4.642490 0.801074
wb_dma_ch_rf/assign_2_ch_adr1 -1.404785 1.092030 2.924487 -1.358712 -0.743735 -1.635633 -4.217873 -4.022002 -2.274229 -3.518698 -0.435469 -0.221995 -1.255343 0.152205 -4.778370 -0.843427 -0.227838 -0.320078 -0.195169 -0.477877
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.604548 -1.879336 0.957215 -2.299268 -1.352056 0.931745 1.199518 -0.043583 -0.057739 -3.228771 -1.331549 1.321246 -0.860906 -0.503009 0.460660 1.856520 0.865397 -0.576570 -0.223300 -1.765070
wb_dma_ch_rf/wire_pointer_s -0.079708 -1.183334 0.247833 -0.848228 -0.897831 -0.869130 -0.207843 -2.225776 -1.490799 -0.924890 -0.929774 -0.896695 0.120980 0.892302 -0.589687 -0.498839 -0.252420 -0.042108 -2.831143 0.363849
wb_dma_ch_sel/always_40/case_1/stmt_1 0.987978 -1.233752 1.852075 -2.665212 -0.180200 1.963492 0.320685 -0.650260 0.972624 -1.414220 -0.862118 1.979138 -0.776576 0.196096 -2.145084 2.750953 1.094763 0.479331 1.374266 -2.089697
wb_dma_ch_sel/always_40/case_1/stmt_2 1.905340 -1.193571 0.488516 -1.939283 0.217846 1.592715 0.310444 0.902648 1.097216 -1.230624 -1.505515 1.480045 -1.031419 -0.675734 1.069708 2.597261 1.363016 -0.159116 1.917626 -1.100063
wb_dma_ch_sel/always_40/case_1/stmt_3 0.986057 -0.134327 0.333970 -1.039331 -1.351119 -0.110592 -0.103498 -0.363920 0.289710 -0.820652 -1.305614 1.284552 0.269166 -0.568137 1.882890 1.315811 0.634654 -0.610030 0.481680 1.176827
wb_dma_ch_sel/always_40/case_1/stmt_4 2.910844 -0.629234 1.497699 -2.651612 0.015097 0.773460 1.504819 -0.495197 1.535609 0.371590 -3.938375 1.881381 -1.313388 -0.177110 0.817950 2.474880 -0.092726 -0.422770 0.341755 -0.431254
wb_dma_pri_enc_sub 1.702464 -0.323063 0.494057 -1.551072 1.273936 0.714693 -0.373593 0.178080 0.500461 -1.042929 -0.807647 4.086173 -1.096223 -2.399960 0.635890 0.872205 -0.298377 -0.954344 0.902756 -0.066764
wb_dma_ch_rf/reg_ch_am1_r -2.017127 2.116463 -0.767997 -0.776021 2.342658 -2.593732 -0.752263 -1.079819 -0.842067 -1.199391 -0.197196 1.395265 -0.455174 -0.376943 1.317879 1.016451 0.342514 2.182864 -2.297285 -1.312043
wb_dma_de/assign_72_dma_err 0.728460 1.658996 -2.549990 -0.377643 -0.316202 0.919073 0.849981 2.442630 -0.253338 -1.224520 -1.674678 2.230692 -0.328270 -3.016076 2.432470 1.375077 1.705114 -0.977823 2.996885 -1.730709
wb_dma_de/reg_ptr_adr_low -1.370768 -2.070018 -0.568274 0.177892 -1.309425 0.362408 -1.679199 -1.879698 -1.269746 0.316909 -1.638404 -1.380876 -2.015019 0.438801 -0.941436 1.905514 3.927445 -1.204439 -0.168999 2.436156
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.661798 -1.890073 0.977847 -2.277500 -1.296761 0.905315 1.168978 -0.039773 -0.027732 -3.165493 -1.406067 1.373908 -0.880519 -0.526750 0.552497 1.873668 0.854308 -0.604987 -0.155007 -1.661359
wb_dma_de/reg_state -1.944938 2.636549 -1.234297 -0.409028 -0.415807 -0.911925 0.723987 -0.555469 0.311211 4.893887 -3.934226 0.230588 1.583049 0.813007 -2.301989 -0.333315 0.577043 -1.601837 -0.168696 1.771717
wb_dma_ch_rf/always_26/if_1 -0.775897 2.192828 -0.346697 -0.455506 2.375225 -3.890429 -2.012248 -1.472461 -1.036047 -0.535073 -3.232544 0.580365 -1.830697 -1.026781 1.383271 0.421304 0.342793 0.697439 -2.284784 0.636466
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.478965 5.328069 -0.185823 -4.827411 4.362421 2.185577 1.851410 2.447747 2.123605 4.876335 -2.345589 1.401286 0.937122 0.630709 0.448651 -2.310027 -1.295977 -0.293763 -3.468957 0.061449
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.646225 -5.159563 -0.548753 -0.738019 -0.167444 0.221996 0.404392 1.228233 1.242711 -1.093624 -1.819714 0.163376 -0.621720 0.489061 3.254626 4.085753 1.949634 -0.715265 1.110119 0.386404
wb_dma_ch_sel/assign_113_valid 0.806032 2.607533 -0.639546 -0.455867 -0.638177 1.070861 1.539337 1.931393 0.790347 -0.108920 -2.236638 -2.282954 -2.068125 -0.824594 2.130570 1.048207 2.754718 -0.142249 1.784322 -1.338859
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.293573 -0.980859 -0.710534 1.483733 -1.836868 -1.031828 1.790928 -0.541169 0.364923 -0.049816 0.268162 -0.129054 -0.556273 -0.099904 2.626950 1.825448 0.482298 -0.059465 1.045905 -0.007732
wb_dma_inc30r/always_1 -2.596806 2.562741 -1.532562 0.431652 0.191517 -0.540814 -2.121502 -0.397736 -1.283188 -1.405163 2.135707 0.035863 5.569691 1.646768 -1.417582 1.699099 1.178546 5.557068 -1.080448 -2.415036
wb_dma_de/always_23/block_1/case_1/cond -2.054035 2.656246 -1.246678 -0.411451 -0.559483 -1.025232 0.773258 -0.731114 0.118225 4.723537 -3.898381 0.211340 1.647932 0.739581 -2.144744 -0.549353 0.516830 -1.737363 -0.523792 2.013208
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.483341 2.395307 -1.385623 0.892263 1.494593 1.214678 -2.781218 3.581926 -1.159943 -0.449721 -0.577099 -4.027315 1.157836 -0.030620 -4.015789 -3.005272 1.040871 0.363592 2.396281 -2.152584
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.111171 3.648499 0.082828 -1.960292 1.194867 2.153708 -0.216443 2.519129 0.420399 -0.071342 -2.481883 -2.141743 -1.526157 -0.772555 -0.378350 -0.680860 2.313071 -0.065866 0.908261 -1.387798
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.875162 -1.228888 0.516275 -1.978196 0.132661 1.517374 0.312971 0.820317 1.074302 -1.188941 -1.528981 1.509184 -0.966489 -0.617123 1.088269 2.620781 1.318255 -0.175065 1.796346 -1.046118
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.985373 -0.411749 0.893368 -1.553662 2.986736 -0.550458 -0.794713 -0.501349 -0.798452 1.576480 -2.171103 -2.863640 -0.381642 2.304365 -2.517434 -1.874898 0.594495 0.224466 -6.758459 1.278271
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.660248 -1.218641 -1.531499 -0.375831 -3.946156 0.646934 -0.128111 1.374907 -1.984792 -4.621774 -1.246913 -0.655787 2.660933 -0.149949 -2.749646 1.468232 1.942967 -0.239023 3.090625 -4.018397
wb_dma_ch_sel/assign_148_req_p0 -0.048712 2.621685 -0.414172 0.675819 -1.595907 -0.046070 -0.530717 0.864029 -0.363747 -1.137497 -1.795307 -2.850106 -2.308577 -0.995001 0.764886 0.640651 2.915726 -0.327943 3.007630 -0.912353
wb_dma/wire_ndr 0.374940 1.890694 -2.374295 -1.341832 1.973949 3.355853 -0.132038 4.507313 -0.152797 -0.622864 -1.432837 -1.406968 -0.210891 -0.828833 -1.487291 0.368172 2.590944 0.538391 3.114887 -4.373011
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.842314 -1.213643 0.495922 -1.912893 0.299103 1.590018 0.293906 0.933498 1.133877 -1.155535 -1.381986 1.490780 -1.080540 -0.645774 0.988274 2.549877 1.310556 -0.101023 1.944867 -1.184983
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.457330 -0.119246 0.379997 -1.412619 1.145072 0.464096 -0.407554 0.014062 0.230437 -0.948495 -0.744712 3.970953 -0.813324 -2.380776 0.503675 0.519590 -0.404081 -0.944860 0.537208 0.108780
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.942870 -0.621279 1.458666 -2.684318 -0.059899 0.804422 1.494498 -0.502419 1.562414 0.359641 -4.016134 1.868868 -1.260936 -0.154929 0.852183 2.509026 -0.098965 -0.404173 0.376246 -0.404184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.514539 -1.555753 2.201986 -2.918950 -1.681278 1.271426 0.975090 -1.421873 -0.340864 -3.273318 -0.716631 1.539659 -0.455092 0.317416 -2.924130 1.551161 0.640306 -0.029522 -0.779480 -2.550597
wb_dma_rf/input_dma_done_all 1.428317 0.481449 -0.304893 -2.045528 2.598515 2.003726 -1.892302 3.674494 0.464641 0.051123 -2.927203 -3.181798 -0.792203 0.247754 -0.305122 -0.660203 2.529113 -0.606838 -0.109968 0.014399
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.062199 -1.494487 0.464449 -0.875821 -0.883018 -0.907706 -0.244084 -2.528070 -1.526578 -0.916094 -0.845728 -0.894293 0.065435 1.018746 -0.680569 -0.547791 -0.405953 -0.074208 -3.207922 0.561398
wb_dma_de/assign_66_dma_done 0.512568 2.385168 -0.832458 -0.907207 3.588856 -1.337337 -0.049237 0.713155 0.777733 1.766940 -3.327829 0.673663 -1.581234 -1.132079 2.329759 0.777490 0.823674 0.651551 -1.574828 0.366768
wb_dma/wire_ch4_csr -0.167680 -0.007816 -0.106124 -0.495767 -1.591459 -0.463709 -0.653493 -1.641598 -2.188403 0.124810 -2.547109 -1.942489 1.562121 1.669439 -0.695278 -0.212159 1.640441 0.479565 -5.669676 1.819437
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.239597 0.938067 0.004202 0.444660 1.060340 -1.013618 -0.741671 -0.829805 -0.738778 0.223500 0.756907 2.653737 0.020711 -1.776621 -0.470917 -1.971626 -1.770465 -0.855198 -1.214438 1.229975
wb_dma_ch_sel/input_ch3_csr 0.516306 0.998452 -0.741384 0.991081 -0.495314 -1.049002 -2.600232 -1.211729 -1.908485 1.144377 -2.293883 -2.509320 1.582512 0.964003 1.474005 -0.364937 1.568890 1.571713 -4.744379 3.843642
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.593110 -1.857152 1.001424 -2.267069 -1.353100 0.876415 1.234166 -0.064941 -0.093804 -3.191700 -1.319498 1.259273 -0.856929 -0.526661 0.470118 1.796217 0.860166 -0.599892 -0.263164 -1.692675
wb_dma_de/wire_adr1_cnt_next -2.204791 0.692076 -0.951789 -0.264292 1.905074 -0.061942 -1.077925 0.390679 -0.257653 -0.344246 1.379035 1.291342 3.081524 0.765322 -2.979365 0.816105 0.102543 2.865359 0.447604 -2.804810
wb_dma/wire_de_adr0 -0.720914 2.482516 -1.417395 -0.512211 -5.203051 -0.873501 4.797098 -1.038749 -1.203878 -0.375189 -0.728469 -1.513261 2.885742 1.420283 3.535086 0.091394 0.792354 0.097960 -4.566339 -0.368230
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.665274 -0.247279 0.434258 -1.550602 1.225922 0.680287 -0.370332 0.163840 0.423883 -1.058024 -0.825740 4.069928 -0.999747 -2.422657 0.634457 0.833831 -0.265084 -0.928189 0.844666 -0.039064
wb_dma_de/reg_adr0_cnt -1.881109 4.141914 -2.208546 -0.715165 -3.078987 -1.487174 4.181628 -0.863667 -1.031869 -0.300060 -0.472257 -0.365715 2.487378 0.829059 4.321268 1.350278 1.754784 1.811067 -4.096269 -1.552572
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.585398 -0.234957 0.440996 -1.481222 1.165402 0.543207 -0.360589 -0.002870 0.295116 -0.987089 -0.826123 4.037387 -0.872687 -2.385580 0.564291 0.661979 -0.393208 -0.964649 0.574555 0.096679
wb_dma/wire_am0 1.990411 0.278197 -1.398479 0.725841 0.373129 1.689397 0.075689 0.570552 0.236536 2.816496 0.587146 -0.720228 1.339159 0.710319 1.692477 -0.433867 -0.027846 0.045808 0.343458 1.011397
wb_dma/wire_am1 -1.504779 2.021077 -1.079973 -0.137862 2.384475 -0.646521 -0.451498 0.084942 0.106805 0.175615 0.535513 1.193380 -0.285472 -0.538039 0.914456 1.497875 1.165184 2.245945 0.209657 -1.557150
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.040912 2.705599 -0.453992 0.667909 -1.665748 -0.124051 -0.510696 0.915536 -0.401694 -1.036991 -2.040302 -2.910948 -2.262633 -1.016945 0.859350 0.625650 2.985724 -0.446317 2.854026 -0.762075
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.003752 2.460827 -0.270898 0.572318 -1.645730 -0.221553 -0.594420 0.664914 -0.431715 -1.150974 -1.960482 -2.640197 -2.227405 -0.960217 0.690605 0.678148 2.819927 -0.410814 2.722625 -0.712952
wb_dma_ch_rf/always_22/if_1/if_1 1.994783 0.292891 -1.377563 0.723047 0.300694 1.678038 0.151189 0.536090 0.303377 2.809249 0.577950 -0.731562 1.333554 0.715103 1.797406 -0.422341 -0.016921 0.030858 0.284303 1.071359
wb_dma_de/assign_69_de_adr0 -0.583202 2.564253 -1.323021 -0.617301 -5.283362 -0.735738 4.682878 -0.907131 -1.058378 -0.403374 -0.612518 -1.462191 3.069307 1.398549 3.659326 0.111393 0.748127 0.116554 -4.374443 -0.254825
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.741975 1.908922 -3.145880 1.080839 -1.405145 0.477177 1.296800 2.568968 -0.515895 -0.290766 -0.864685 -1.796168 0.490967 -0.751417 1.965041 0.775639 2.140960 -0.004070 2.644597 -1.983732
wb_dma_de/wire_mast0_go -0.178614 0.894891 -0.012318 0.443266 1.103113 -0.880146 -0.690160 -0.713211 -0.643611 0.205588 0.728928 2.614908 -0.080413 -1.775699 -0.387010 -1.776506 -1.636449 -0.815182 -0.970890 1.097302
wb_dma_wb_slv/input_slv_din -2.371892 -0.254618 -1.818115 1.681281 -1.674190 -2.094388 2.002525 0.699199 -0.336228 1.893763 1.935027 -0.998542 3.071391 0.953687 -4.043902 -4.045506 -2.307725 -0.413425 -1.193408 0.348994
wb_dma_de/always_3/if_1/if_1 -2.893095 0.898129 -0.829617 0.562051 1.128345 -1.088873 -3.126071 -0.515909 -1.374438 -1.296760 1.189098 0.872087 2.818539 0.426230 -4.171497 0.447832 0.445397 2.497751 1.394401 -2.230202
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.546183 -1.788625 0.910166 -2.248808 -1.358817 0.882447 1.206334 -0.029725 -0.116174 -3.158423 -1.365290 1.238166 -0.785204 -0.460774 0.438107 1.770791 0.889522 -0.566555 -0.253340 -1.694339
wb_dma_ch_sel/always_47/case_1 -1.499682 2.051059 -1.071230 -0.101688 2.349550 -0.659968 -0.431571 0.051456 0.076773 0.171603 0.554652 1.229414 -0.192825 -0.465972 0.929643 1.458259 1.110845 2.237240 0.184759 -1.592379
wb_dma_ch_sel/assign_152_req_p0 0.057761 2.666412 -0.389761 0.619688 -1.607793 -0.090095 -0.589032 0.887165 -0.331677 -1.100458 -1.909582 -2.766512 -2.356535 -1.089270 0.871027 0.689456 2.939783 -0.417901 3.058578 -0.813910
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.640235 -5.201552 -0.619621 -0.637055 -0.363210 0.194191 0.575169 1.192675 1.289818 -1.116839 -1.778202 0.192311 -0.663260 0.453586 3.552261 4.269916 2.045960 -0.710891 1.379631 0.366583
wb_dma_de/reg_de_adr0_we -0.270864 -0.986582 -0.730707 1.471199 -1.856861 -1.027044 1.788855 -0.544940 0.409809 -0.066527 0.298597 -0.141945 -0.561056 -0.063080 2.627047 1.827659 0.483941 -0.028037 1.053419 -0.067983
wb_dma_ch_sel/assign_114_valid 0.840872 2.661738 -0.677290 -0.346960 -0.770040 1.029546 1.621965 1.992215 0.852884 -0.144213 -2.160173 -2.340421 -2.061640 -0.841561 2.282787 1.128398 2.783871 -0.086721 2.062293 -1.396189
wb_dma_ch_rf/assign_4_ch_am1 -1.951708 1.903982 -0.746674 -0.811704 2.180991 -2.511405 -0.742103 -1.096709 -0.903491 -1.291492 -0.211208 1.290114 -0.365646 -0.259584 1.213743 1.062253 0.363936 2.124900 -2.271820 -1.344228
wb_dma_de/wire_dma_done_all 1.264202 0.708506 -0.341529 -1.994086 2.413039 1.925568 -1.842604 3.558567 0.371331 0.027855 -2.948750 -3.327000 -0.706902 0.294069 -0.427201 -0.736901 2.584819 -0.584977 -0.199443 0.041739
wb_dma_de/assign_6_adr0_cnt_next -0.718211 2.602975 -0.619329 -0.202379 1.350886 0.292298 0.807158 0.888728 -0.022759 1.188395 1.077670 -0.726988 0.044527 0.200707 0.027593 -1.484046 -0.532544 1.262144 -2.084958 -0.803588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.567466 0.544330 -4.041484 2.570456 -2.381399 -0.674544 -1.488794 2.964152 -2.087831 -1.573550 -0.658512 -2.594075 3.457738 -0.386433 -0.312689 -0.361146 1.623947 -0.211730 3.800505 -1.536672
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -3.721941 2.242587 -0.704930 1.666076 3.371492 -2.149972 -3.266843 1.047992 -0.884501 0.920201 -1.261140 0.885185 -2.010023 -2.117452 0.627566 -0.092822 2.367312 -0.638921 -0.217866 2.026820
wb_dma_wb_slv/input_wb_data_i -1.895469 0.665086 1.445648 -0.075863 -7.826455 -1.339859 -2.654465 -1.225607 -1.232896 -1.529644 -1.665003 -3.007360 3.833981 0.532577 1.463558 -2.100404 1.760406 -3.449201 0.526116 7.795588
wb_dma_de/input_nd 0.377660 1.820263 -2.287648 -1.301788 1.973470 3.288140 -0.071049 4.356431 -0.151258 -0.628040 -1.343027 -1.384402 -0.243145 -0.783807 -1.488608 0.310044 2.437657 0.555344 3.099163 -4.335579
wb_dma_ch_sel/assign_126_ch_sel -0.116795 4.446950 -0.779638 -0.301615 -1.952519 -2.877079 3.002955 -1.676673 -0.981408 0.638112 -3.074736 -0.952398 2.453978 0.136943 -1.899252 -2.110443 -1.706457 0.704827 -2.948225 -2.211513
wb_dma/wire_mast1_err 0.830438 1.545813 -2.595319 -0.443207 -0.225610 1.090219 0.903763 2.591051 -0.160541 -1.263884 -1.671759 2.279249 -0.486422 -3.092899 2.499412 1.566099 1.770887 -0.928828 3.214545 -1.939351
wb_dma_de/wire_ptr_valid 2.025983 -0.723870 2.890540 -3.457419 -0.392629 1.236006 1.410254 -2.004475 1.419441 0.093815 -3.316328 2.392926 -1.031557 0.685828 -2.476039 2.664375 -0.312073 0.209724 -0.143662 -1.394067
wb_dma/wire_ch_sel 2.470708 -0.917864 1.505386 -0.240940 -0.593309 -3.630538 4.150373 -2.172139 1.692890 2.117267 -5.657416 -1.616444 -2.975263 0.337568 -0.507850 -0.423728 -2.445216 -1.859865 -1.811005 -0.069991
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.562564 -1.710559 2.243336 -2.892306 -1.771209 1.252021 1.024919 -1.505309 -0.241155 -3.334479 -0.674374 1.654094 -0.504515 0.312671 -2.806046 1.690949 0.580640 0.004405 -0.704521 -2.554420
wb_dma_de/always_12/stmt_1/expr_1 0.991081 4.554301 0.097489 -1.386127 2.380522 1.341342 -0.911316 1.895861 -0.101412 0.172562 -1.474656 0.436037 -1.695753 -2.591207 -0.742491 -2.498503 0.565047 -0.809167 0.174627 -0.379969
wb_dma/wire_dma_req 2.754100 -4.494720 0.471361 -1.501884 -0.370931 -0.495059 1.679912 -0.076898 1.750444 0.441183 -4.359847 0.695000 -1.070118 0.811501 3.115676 4.006553 0.561725 -1.008247 -0.190624 0.975289
wb_dma_ch_sel/assign_136_req_p0 0.013111 2.552526 -0.418649 0.587727 -1.641759 -0.122181 -0.697739 0.833454 -0.407184 -1.143993 -2.027587 -2.817649 -2.201544 -1.003153 0.749441 0.661674 3.005459 -0.423481 2.878095 -0.757735
wb_dma_ch_rf/assign_5_sw_pointer -0.600710 2.173569 -0.406842 -0.569756 2.864514 -3.787054 -2.130597 -1.231203 -0.892522 -0.616741 -3.214412 0.846754 -1.991959 -1.235847 1.571010 0.619326 0.360949 0.782242 -2.020386 0.398831
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.093459 -4.390965 0.076433 -2.272848 1.682212 1.366360 -1.352893 1.931065 0.983644 -1.156222 -2.190389 0.413937 -0.178375 0.465139 0.959126 2.616601 1.668415 -0.703378 0.465523 0.332543
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.043389 2.050861 -0.772946 -0.750795 2.315588 -2.597907 -0.761498 -1.163997 -0.868553 -1.194131 -0.198335 1.377948 -0.383659 -0.312403 1.254616 1.073813 0.340990 2.210022 -2.365306 -1.385752
wb_dma_ch_sel/assign_97_valid/expr_1 -2.282467 4.337405 -2.918299 0.852270 -2.896601 0.489021 -2.118062 0.108020 -1.518823 0.057556 -0.537834 -4.528862 1.470877 0.951223 2.846583 2.357018 6.748018 2.610021 0.730819 1.531957
wb_dma_de/always_9/stmt_1 -0.317156 1.573169 -0.898443 -0.272742 2.476231 0.646493 -2.252283 3.001913 -0.554509 1.149070 -1.576662 -4.602983 0.128736 0.853731 -1.283153 -2.980545 1.463770 -0.443214 -1.689200 0.990251
wb_dma_de/input_pause_req -0.215871 4.141384 0.694005 0.465128 -0.371512 -2.910936 3.541267 -1.296708 -0.019704 2.796871 -5.830809 1.325639 -2.579338 -2.587687 -1.669375 -2.566776 -2.248504 -3.092891 -1.422292 0.148113
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.611949 -5.257756 -0.637422 -0.575197 -0.320735 0.130620 0.516735 1.259870 1.318129 -1.063012 -1.743629 0.147739 -0.710105 0.452119 3.519315 4.246654 1.999425 -0.710351 1.335702 0.359748
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.138612 -3.772524 1.145113 -2.938768 1.343574 0.609066 -0.101660 0.487064 1.469221 0.450849 -4.597376 0.747010 -0.479898 1.027376 0.734765 2.500008 0.231923 -0.929422 -1.068949 1.050732
wb_dma_de/wire_dma_busy 0.714044 2.688168 1.201817 -0.067671 0.740123 -1.786273 2.922021 -1.370136 0.355311 1.169803 -2.923999 -1.977861 -3.012179 -0.586553 -4.277660 -2.872659 -1.967687 -0.748842 -0.839020 -2.884792
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.981000 -4.265859 0.067675 -2.158954 1.621719 1.329585 -1.301918 1.880874 0.971793 -1.070408 -2.109092 0.344955 -0.139209 0.494703 0.920168 2.492861 1.597545 -0.678623 0.447619 0.316186
wb_dma_ch_pri_enc/always_2/if_1 1.614169 -0.215937 0.439076 -1.509598 1.210625 0.626039 -0.410584 0.143615 0.330421 -0.999963 -0.819922 4.027740 -0.924383 -2.398419 0.614205 0.693376 -0.336516 -0.983545 0.741740 0.023635
wb_dma_de/always_6/if_1/stmt_1 -0.513927 0.292669 0.804184 -1.935948 3.375938 2.553433 -1.585946 2.215510 0.067193 0.509377 -0.996138 -3.767226 -0.772839 1.845526 -5.494339 -1.505630 1.736499 0.725161 -1.207133 -2.275020
wb_dma_ch_rf/input_de_txsz_we 1.503746 -0.158466 -0.045126 0.656163 3.130180 1.786078 -2.611637 4.418544 1.387652 0.706663 0.215118 -4.622344 -1.720770 0.053733 -0.451796 -2.179476 1.041748 -0.671154 2.882689 0.412599
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.247435 0.939554 0.012440 0.475231 1.008063 -0.951835 -0.679346 -0.801147 -0.696301 0.214713 0.698198 2.546131 0.033410 -1.718017 -0.430267 -1.875534 -1.718558 -0.783426 -1.186919 1.135980
wb_dma_wb_if/input_wb_addr_i -1.070878 2.800854 0.272852 0.881983 -3.931079 -4.111508 -1.892936 -0.527805 -1.873425 -1.067947 -2.162193 -0.643167 3.107587 -0.136949 0.385443 -3.849438 -2.774697 -2.568293 -4.216880 3.801654
wb_dma_ch_sel/always_7/stmt_1 2.055552 -4.447009 0.058776 -2.186066 1.761631 1.421828 -1.372278 1.999010 1.053643 -1.066273 -2.054916 0.339396 -0.239896 0.525531 0.950691 2.598464 1.656295 -0.678757 0.522955 0.261440
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.570353 1.061496 -2.378511 1.449738 -1.340088 -0.488645 1.259073 -1.115872 -2.067951 3.703991 -3.292733 1.492192 2.650808 0.662442 -2.970421 1.226379 2.311142 -0.907669 -3.025899 0.580161
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.338821 -1.206401 -1.344370 -3.539382 2.916085 2.023521 -2.853358 3.842819 0.514011 0.689713 -4.658348 2.260450 2.483620 -0.879063 1.203861 -0.426272 -0.704821 -2.323311 0.463061 1.961267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.526533 0.698960 -3.909713 2.502106 -2.222801 -0.625187 -1.340939 2.920940 -2.014624 -1.437445 -0.587205 -2.500929 3.350379 -0.434743 -0.381845 -0.515018 1.421625 -0.217279 3.663181 -1.592203
wb_dma_ch_rf/always_4/if_1/block_1 -0.517205 -1.271596 2.975893 -1.739964 -0.585415 0.300881 0.549298 -2.735430 -1.391116 0.191784 -2.599936 -0.919288 -0.646107 1.574719 -1.659451 -1.055868 -0.035275 -0.913819 -7.488281 2.128565
wb_dma_de/reg_dma_abort_r 0.704775 1.715400 -2.620662 -0.341161 -0.301299 0.889215 0.864714 2.511950 -0.306984 -1.199153 -1.722274 2.072569 -0.352546 -2.984002 2.435676 1.336585 1.755967 -0.963181 2.948023 -1.760993
wb_dma_ch_sel/input_ch2_txsz 2.096748 -4.296437 0.132857 -2.214831 1.614415 1.387580 -1.431834 1.922668 1.028556 -1.085220 -2.104438 0.423561 -0.173965 0.459501 1.010016 2.602056 1.636773 -0.712487 0.536064 0.424008
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.251033 0.968733 -0.050439 0.443894 1.020125 -0.963272 -0.701014 -0.816611 -0.699871 0.190518 0.737197 2.624982 0.060758 -1.775851 -0.450134 -1.899501 -1.709737 -0.820363 -1.119965 1.151132
wb_dma_ch_sel/input_ch5_csr -0.151389 0.103416 -0.206423 -0.374256 -1.450247 -0.369918 -0.699108 -1.562637 -2.231773 0.461869 -2.528441 -2.159391 1.588625 1.691861 -0.752875 -0.538939 1.548506 0.454070 -5.984282 2.040192
wb_dma_ch_sel/assign_150_req_p0 0.000310 2.485525 -0.375735 0.623800 -1.669149 -0.157706 -0.519811 0.759153 -0.381425 -1.173470 -1.986215 -2.652499 -2.246651 -1.032899 0.793207 0.744232 2.882806 -0.413972 2.854213 -0.803829
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.265400 1.020817 -0.020705 0.467870 1.015074 -0.999145 -0.742099 -0.846065 -0.771547 0.188122 0.743134 2.718810 0.084683 -1.830296 -0.450319 -1.968145 -1.786859 -0.873338 -1.219473 1.207257
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.302774 -1.017237 -0.736255 1.557948 -1.964143 -1.140746 1.895225 -0.622582 0.368744 -0.066403 0.316055 -0.149673 -0.557043 -0.058258 2.679902 1.849990 0.478845 -0.062489 0.977815 0.009490
wb_dma_ch_sel/assign_155_req_p0 -0.046549 2.655383 -0.182117 0.604921 -1.396908 -0.169971 -0.600833 0.711173 -0.386399 -0.973451 -1.922735 -2.904344 -2.413953 -0.930590 0.539591 0.377622 2.795177 -0.406871 2.559562 -0.680852
wb_dma_ch_sel/always_43/case_1/stmt_4 1.883625 -1.239346 0.498781 -1.988102 0.216158 1.568777 0.327561 0.852555 1.095375 -1.196462 -1.507283 1.494369 -0.991848 -0.611517 1.038897 2.624334 1.309292 -0.158895 1.807135 -1.097189
wb_dma_ch_sel/always_43/case_1/stmt_3 1.954448 -4.174514 0.093371 -2.168111 1.526917 1.251253 -1.250360 1.806827 0.954492 -1.068237 -2.131753 0.400341 -0.150805 0.482935 0.902376 2.509104 1.577387 -0.648673 0.349055 0.323909
wb_dma_ch_sel/always_43/case_1/stmt_2 0.787534 -2.268099 -0.091957 -0.764744 0.958345 -1.311852 -2.432578 -0.175717 -0.582681 -0.476599 -1.210939 2.503746 1.274982 -1.019497 1.257172 -0.699861 -0.753090 -1.908096 -2.240954 3.770248
wb_dma_ch_sel/always_43/case_1/stmt_1 1.411548 0.458444 -0.271883 -2.043955 2.564091 1.980974 -1.848220 3.585441 0.488480 -0.028173 -2.913228 -3.092338 -0.807038 0.206045 -0.336680 -0.615309 2.528673 -0.598524 -0.049364 0.043037
wb_dma_de/always_19/stmt_1/expr_1 -2.824496 -0.892897 -2.909830 0.917791 1.443524 -2.306537 2.881001 0.897074 -0.091405 0.441426 -0.693328 1.716658 1.601527 0.037439 0.587194 1.807229 -0.223703 0.720708 -0.487240 -3.331902
wb_dma_ch_rf/wire_ch_err_we 0.850762 1.552847 -2.623710 -0.334873 -0.311198 1.007176 0.910377 2.531736 -0.170663 -1.287344 -1.650038 2.289764 -0.447503 -3.095418 2.593149 1.532094 1.784308 -0.958008 3.281135 -1.812624
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.012025 2.172189 -0.088507 0.314151 -0.757203 -2.763900 2.780519 -1.749834 -0.616515 0.606356 -2.925583 -0.484172 -0.975444 -0.933373 -3.068184 -2.556338 -2.486966 -1.227375 -1.001567 -2.111756
wb_dma_rf/wire_ch1_adr1 -0.886023 -0.057462 1.376707 -0.828301 -0.291120 0.528545 -0.027054 -1.466786 -0.061314 -0.254164 0.593606 0.517458 0.197416 0.849987 -3.364247 0.154181 -0.217329 0.689692 -0.440568 -1.181106
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.857022 4.422896 0.235765 -1.896339 -3.632545 2.777855 -1.441203 -1.105205 0.255221 2.599909 -2.097160 -1.007739 0.655223 0.569804 1.000528 0.877101 3.185009 -0.358070 1.354135 3.838722
assert_wb_dma_wb_if/input_pt_sel_i -0.295191 -0.553228 1.726222 -0.598377 0.806892 -0.091814 0.573848 -1.354671 -2.351266 -0.587765 -2.641992 -0.806945 1.644207 0.357790 -2.056213 -2.000686 -0.428265 -0.792591 -5.483999 0.773948
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.798983 0.553043 -4.327333 1.652711 -1.338261 0.508013 0.718677 4.167647 -0.848387 -0.545756 -0.747299 -2.077948 3.549597 -0.270792 1.144684 0.112787 1.378182 0.095777 2.932048 -2.260603
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.221651 1.004318 -0.048795 0.436639 1.005848 -0.936381 -0.696164 -0.767474 -0.729246 0.183814 0.694193 2.632630 0.045933 -1.808354 -0.443670 -1.876291 -1.691363 -0.817526 -1.107494 1.137940
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.908469 -1.201341 0.487745 -1.994856 0.160145 1.546649 0.335795 0.828142 1.069989 -1.244956 -1.579192 1.570776 -0.998225 -0.665744 1.099735 2.607578 1.350743 -0.178583 1.834856 -1.044709
wb_dma_rf/input_paused -2.458976 0.407787 1.015163 0.952148 0.578938 -0.522650 -0.405165 0.016735 -0.131122 1.658979 -0.508066 0.955652 -0.654388 -0.313923 -0.483681 -0.632250 0.045843 -1.333168 -1.225875 2.193108
wb_dma/wire_mast0_adr -2.127073 -1.839436 -0.489064 1.134417 -2.262921 -0.722203 -3.808351 -2.716629 -2.448591 -0.715671 -1.595360 -1.885532 -2.188327 0.085952 -2.173038 1.461044 4.226385 -1.520797 1.007656 2.873864
wb_dma_ch_pri_enc/inst_u8 1.652783 -0.155799 0.398560 -1.470517 1.294533 0.641442 -0.393417 0.184635 0.404824 -0.999770 -0.745370 4.129601 -0.989405 -2.528100 0.633853 0.711295 -0.351727 -0.963259 0.838404 0.030450
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.035752 2.577401 -0.270595 0.522466 -1.728850 -0.223560 -0.420869 0.586601 -0.426290 -1.063222 -2.065836 -2.723664 -2.275187 -0.883641 0.743971 0.709073 2.881284 -0.425756 2.555745 -0.733674
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.131480 3.104329 1.048312 1.339073 0.566089 -0.303761 -0.618636 0.763782 0.576339 1.108843 0.778627 -3.111969 -1.672002 -0.410323 -0.168061 -3.085342 -0.507220 -0.275764 0.544537 1.070938
wb_dma_ch_arb/always_2/block_1 -1.500495 -1.197754 -2.372689 -1.550085 -1.031043 -1.670915 -0.707455 0.435091 -2.209203 -3.195353 -3.984555 2.979801 5.015172 -0.098160 -2.923051 2.510646 0.862759 0.615541 -0.085639 -3.625581
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.298936 0.576407 -0.248399 -2.085746 2.608251 1.870802 -1.763503 3.444383 0.403442 0.070965 -2.938045 -3.270921 -0.818584 0.349124 -0.499830 -0.769566 2.463620 -0.540613 -0.456380 0.020785
wb_dma_ch_sel/always_40/case_1/cond 1.866904 -0.539104 2.763923 -3.311709 -0.459143 1.168959 1.368751 -1.952507 1.331731 0.121877 -3.181679 2.229035 -0.910258 0.678379 -2.438873 2.453519 -0.332929 0.220815 -0.172254 -1.393414
wb_dma_ch_rf/assign_22_ch_err_we 0.734944 1.678950 -2.605536 -0.335660 -0.342331 0.918427 0.825221 2.472996 -0.272959 -1.219674 -1.722445 2.171659 -0.316997 -3.030743 2.455884 1.347409 1.713933 -1.010573 2.985548 -1.724797
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.493373 0.727321 -3.932731 2.488547 -2.355216 -0.661237 -1.327331 2.932746 -2.012722 -1.467094 -0.790854 -2.577117 3.294552 -0.473590 -0.150604 -0.417598 1.578698 -0.312156 3.655607 -1.493558
wb_dma_ch_rf/wire_pointer 1.386033 -1.432108 5.478683 -3.525770 0.327780 2.214305 2.126086 -2.519708 1.560953 1.659349 -4.234845 2.045609 -1.970347 1.507020 -3.607242 1.749873 -0.550171 -0.612809 -4.800111 0.509655
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.634910 -0.256966 0.445088 -1.465466 1.207838 0.607705 -0.397629 0.100244 0.382479 -1.000532 -0.735103 4.072858 -0.963669 -2.413849 0.674037 0.795009 -0.319901 -0.962013 0.822950 0.058070
wb_dma_ch_pri_enc/wire_pri19_out 1.560949 -0.206325 0.429662 -1.471750 1.196537 0.573505 -0.388468 0.118005 0.341181 -0.995327 -0.795436 4.029169 -0.918392 -2.406550 0.575067 0.654663 -0.346400 -0.966131 0.691689 0.028591
wb_dma_ch_sel/assign_5_pri1 0.652314 -0.094614 0.073566 -0.392825 2.643715 0.725219 -0.307775 0.433204 0.057476 -0.175218 0.587712 2.980196 -1.264036 -1.928688 -1.297349 -0.643463 -1.074666 -0.386447 0.298108 -1.091698
wb_dma_rf/inst_u26 0.699882 1.748696 -2.596406 -0.360651 -0.388738 0.896410 0.928704 2.413198 -0.340192 -1.212838 -1.733416 2.226808 -0.300748 -3.037684 2.473146 1.316326 1.686679 -0.997436 2.900411 -1.743575
wb_dma_rf/inst_u27 0.737633 1.631636 -2.618618 -0.356780 -0.264036 0.944114 0.889290 2.433264 -0.280646 -1.205789 -1.684006 2.260041 -0.385527 -3.063757 2.421160 1.410646 1.680148 -0.963243 2.987339 -1.787751
wb_dma_de/always_23/block_1/case_1/block_10 1.649876 -5.201549 -0.650421 -0.674774 -0.128993 0.248686 0.430273 1.357323 1.270477 -1.085744 -1.837017 0.149692 -0.658115 0.492437 3.298285 4.127094 2.009960 -0.722541 1.269006 0.283448
wb_dma_de/always_23/block_1/case_1/block_11 1.620208 -5.191363 -0.575754 -0.708637 -0.226575 0.166875 0.390675 1.202204 1.256188 -1.045403 -1.844300 0.093899 -0.591663 0.538686 3.246104 4.066880 1.959762 -0.740496 1.097634 0.432766
wb_dma_rf/inst_u22 0.704301 1.732858 -2.568169 -0.391806 -0.172335 0.923095 0.853115 2.470018 -0.306053 -1.222377 -1.674325 2.245991 -0.337181 -3.098232 2.315505 1.310627 1.679757 -0.929015 2.923086 -1.807972
wb_dma_rf/inst_u23 0.814586 1.615139 -2.543428 -0.451764 -0.188464 0.963404 0.816688 2.470160 -0.208310 -1.235878 -1.708709 2.336525 -0.425464 -3.104473 2.416425 1.404121 1.715157 -0.981760 3.057419 -1.805982
wb_dma_rf/inst_u20 0.729389 1.754574 -2.587753 -0.439422 -0.257425 0.906932 0.847542 2.466190 -0.292795 -1.210846 -1.786198 2.293497 -0.362607 -3.123171 2.353035 1.296524 1.702811 -1.027015 2.911428 -1.796364
wb_dma_de/assign_86_de_ack 2.715003 -4.434676 0.374038 -1.461754 -0.294511 -0.449130 1.584939 0.043673 1.763128 0.449248 -4.222278 0.593374 -1.016638 0.833351 3.067408 3.983984 0.605865 -0.946645 -0.057050 0.869109
wb_dma_rf/inst_u28 0.844289 1.532976 -2.602900 -0.433757 -0.189700 1.059804 0.889419 2.570139 -0.182987 -1.283800 -1.722595 2.337878 -0.440911 -3.083151 2.496028 1.579978 1.802423 -0.930613 3.138179 -1.899501
wb_dma_rf/inst_u29 0.660459 1.748226 -2.641200 -0.399129 -0.395676 0.968950 0.974150 2.491529 -0.306100 -1.205213 -1.797328 2.075030 -0.332691 -3.005298 2.415753 1.445380 1.828490 -0.913788 2.974471 -1.901980
wb_dma_ch_sel/always_1/stmt_1 2.677759 -4.452805 0.351242 -1.332881 -0.568982 -0.421948 1.695908 -0.028412 1.765453 0.396928 -4.086435 0.554012 -0.972318 0.844647 3.249931 4.127353 0.654443 -0.935272 0.037395 0.907843
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.077125 -1.159599 1.520122 0.151989 2.046421 -0.902711 -1.662184 -0.128824 0.371744 1.384604 -0.356038 -3.125870 -0.973446 1.555853 -0.715089 -2.049716 -0.227424 -0.453819 -3.292347 2.845327
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.054300 2.698220 -0.254273 0.556089 -1.440993 -0.073776 -0.573791 0.846723 -0.341024 -0.998212 -1.993597 -2.843143 -2.382222 -0.985973 0.659039 0.506406 2.874644 -0.429313 2.739987 -0.773720
wb_dma_rf/inst_check_wb_dma_rf -0.772403 1.296527 1.841502 -2.180425 0.677362 -2.992868 -2.234236 -2.976911 -1.954739 -3.424466 -1.573302 0.044082 -1.281512 -0.094907 -0.404061 -1.037420 -1.167268 -0.402662 -3.528503 -0.054565
wb_dma_rf/reg_wb_rf_dout -5.364942 5.561413 2.423296 -2.734331 -3.261448 -4.535988 1.913516 -1.126835 -1.283655 -0.977245 -1.511587 -1.102055 0.678995 -0.309131 -2.266779 -6.617080 -2.572411 -2.750430 -7.173677 3.388530
wb_dma/input_dma_req_i 2.748304 -4.434248 0.427686 -1.443098 -0.402010 -0.509870 1.692008 -0.075109 1.785621 0.460722 -4.231622 0.703022 -1.008290 0.818946 3.163734 4.073402 0.547721 -0.976520 -0.083359 0.929711
wb_dma_de/input_am1 -1.393368 1.915955 -1.077086 -0.091447 2.174189 -0.632553 -0.407770 0.099886 0.053188 0.146660 0.510982 1.115530 -0.163750 -0.467432 0.856224 1.413963 1.091039 2.128236 0.225239 -1.487550
wb_dma_de/input_am0 1.962145 0.309811 -1.382234 0.795931 0.234876 1.693732 0.178826 0.538013 0.283980 2.825876 0.686345 -0.779906 1.352503 0.732135 1.793003 -0.439942 -0.039907 0.074440 0.307956 1.071537
wb_dma_ch_sel/reg_next_start -3.072808 2.004862 -0.809898 0.875024 4.094707 -1.182488 -1.234589 1.903316 0.214243 1.811492 -1.154070 1.174875 -1.897374 -1.813174 1.832906 0.228112 2.027709 -0.385799 -1.228374 1.579108
wb_dma_ch_sel/input_ch4_csr -0.087301 0.266187 -0.208174 -0.628531 -1.321684 -0.313566 -0.673695 -1.494281 -2.168116 0.478128 -2.615097 -1.828992 1.786260 1.653995 -0.797214 -0.396933 1.507250 0.603557 -5.941621 1.916315
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.886191 -1.099242 0.118542 -0.865992 1.561945 1.740811 0.428596 1.270696 0.813371 -0.349325 -0.126049 0.257151 -1.315078 -0.098648 -0.778941 1.295035 0.711043 0.487187 1.527917 -2.306001
wb_dma_ch_sel/assign_107_valid 0.857571 2.574258 -0.634802 -0.432295 -0.636858 1.031862 1.528642 1.946499 0.781927 -0.072600 -2.184640 -2.270948 -2.055006 -0.776125 2.139154 1.050636 2.725043 -0.126140 1.834141 -1.304843
wb_dma/wire_next_ch 0.483344 2.691358 -0.935263 -1.045545 3.631924 -1.323803 0.142733 0.701819 0.805307 1.774079 -3.579198 0.928202 -1.725634 -1.291146 2.577924 1.152958 1.077351 0.808604 -1.448238 0.055118
wb_dma_rf/wire_ch2_txsz 2.067508 -4.283051 0.070449 -2.205932 1.619410 1.329593 -1.341958 1.895452 1.033896 -1.080213 -2.153457 0.419763 -0.183281 0.427556 1.029204 2.623296 1.663157 -0.684965 0.502582 0.333513
wb_dma_ch_rf/wire_ch_am0 2.001865 0.306148 -1.398996 0.791383 0.224566 1.704031 0.151920 0.563141 0.304408 2.818708 0.718537 -0.760707 1.357261 0.732141 1.885221 -0.402070 -0.028595 0.092543 0.365869 1.096742
wb_dma_ch_rf/wire_ch_am1 -2.040002 2.140420 -0.748760 -0.798262 2.560297 -2.594665 -0.717178 -1.108394 -0.899476 -1.180506 -0.176889 1.477427 -0.487313 -0.336363 1.194822 1.065986 0.327976 2.258954 -2.432872 -1.427755
wb_dma/wire_ch6_csr -0.029512 0.203456 -0.154195 -0.409636 -1.472366 -0.386951 -0.804095 -1.625968 -2.371493 0.409732 -2.862011 -2.105532 1.546126 1.595459 -0.690342 -0.488673 1.641595 0.438064 -6.155395 2.097749
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.703695 -0.308427 0.429100 -1.529015 1.243683 0.661302 -0.386561 0.122063 0.389267 -1.068368 -0.795242 4.154536 -1.029238 -2.462962 0.644314 0.859046 -0.332723 -0.933265 0.820229 -0.045338
wb_dma_de/input_csr 4.288909 1.273263 -3.892125 -2.042089 -0.989350 2.805818 0.088109 6.107026 1.329749 1.926610 -2.373647 0.353317 7.547319 0.374140 5.575485 -0.193451 -0.462500 -0.340945 1.285396 2.148186
wb_dma_de/reg_read 1.110392 1.320120 -0.311390 -1.641309 3.488608 1.043846 -2.517148 2.770297 -0.288807 0.212399 -2.187657 -0.708774 -0.664045 -1.313010 -0.874697 -2.452036 0.858615 -1.317456 -1.355831 1.108238
wb_dma/input_wb1_cyc_i -0.278112 -0.714502 1.770018 -0.522044 0.789329 -0.168466 0.595587 -1.394450 -2.344521 -0.697371 -2.611923 -0.718618 1.568648 0.263111 -1.894518 -1.978148 -0.474270 -0.887179 -5.463261 0.874045
wb_dma_ch_rf/wire_ch_adr0_we -0.612760 2.371990 -1.294810 -0.634457 -5.291411 -0.818310 4.704925 -0.992393 -1.174085 -0.568620 -0.783515 -1.415976 3.010916 1.407098 3.417583 0.199346 0.787138 0.089067 -4.404515 -0.407127
wb_dma_ch_sel/assign_140_req_p0 0.069224 2.651013 -0.335800 0.556691 -1.535403 -0.080906 -0.639298 0.834151 -0.323049 -1.125656 -1.968885 -2.836192 -2.350446 -1.011308 0.786819 0.640579 2.949396 -0.459325 2.921504 -0.714866
wb_dma_rf/wire_ch3_txsz 1.850792 -1.218170 0.440772 -1.948426 0.239834 1.587126 0.326227 0.928800 1.080515 -1.188280 -1.525294 1.442573 -1.004400 -0.639389 1.007720 2.633283 1.370484 -0.117180 1.810984 -1.133135
wb_dma_rf/input_wb_rf_din -1.729791 1.784316 2.008874 -0.298352 -8.018982 -2.084424 -2.851578 -2.048327 -1.110097 -1.270751 -2.148268 -4.253702 3.318761 0.828921 1.570450 -2.804270 1.904530 -3.494226 0.024672 8.516019
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.648563 2.221835 -1.261641 -0.700364 -5.380538 -0.808618 4.948533 -1.067091 -1.175742 -0.702529 -0.664218 -1.332479 2.939973 1.461573 3.462250 0.293534 0.719177 0.153629 -4.544604 -0.600203
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.845703 0.184154 0.103945 1.082270 -1.046530 -1.101092 -2.081989 -0.991630 -1.221678 -1.045263 0.220493 -0.579379 -0.181308 -0.284465 -1.305071 -0.429178 0.322431 -0.304668 1.148172 0.520567
wb_dma_pri_enc_sub/reg_pri_out_d1 1.730704 -0.371162 0.444289 -1.557475 1.192324 0.712535 -0.353336 0.156793 0.443994 -1.033995 -0.840690 4.059910 -1.012029 -2.353849 0.710771 0.924601 -0.215080 -0.916653 0.863349 -0.030312
wb_dma_ch_rf/always_19/if_1/block_1 -0.168941 1.991538 1.953566 0.452531 0.656429 -0.819829 -0.015597 -1.248999 0.410047 1.325617 0.318831 -1.997435 -1.728783 0.473145 -0.675446 -2.205770 -0.659529 0.064488 -2.076275 1.532714
wb_dma_ch_rf/always_2 1.949912 -0.659104 2.842481 -3.349059 -0.392239 1.261438 1.347193 -1.960616 1.400107 0.122720 -3.193830 2.296072 -0.959790 0.719526 -2.395988 2.563906 -0.253926 0.262867 -0.087068 -1.393086
wb_dma_ch_rf/always_1 -0.395721 0.818595 1.259587 1.920494 -1.289258 -1.884258 1.823920 -1.885814 0.799197 1.241996 0.592413 -2.059313 -2.311801 0.421042 1.957890 -0.260005 -0.220712 -0.000107 -1.115989 1.527482
wb_dma_de/input_mast0_drdy -0.840067 -2.761230 -0.743662 -0.815356 0.651524 0.059931 -1.840482 -1.414185 -1.273305 0.655126 -3.631650 -1.095324 -3.238314 -0.152356 0.101638 2.081903 5.056510 -2.040155 -2.731199 3.583389
wb_dma_ch_rf/always_6 -2.500702 0.080889 -2.106913 0.798437 -1.355699 -0.179314 0.580167 -0.749027 -1.573197 3.525935 -2.908534 1.883222 3.488111 1.184290 -2.173574 1.203643 1.373197 -1.413960 -2.400839 1.373439
wb_dma_ch_rf/always_5 -0.062274 -1.354025 0.446530 -0.777112 -0.738361 -0.808911 -0.220473 -2.333737 -1.476720 -0.714362 -0.889874 -1.016369 -0.074747 1.013264 -0.626311 -0.634561 -0.310573 -0.093134 -3.143662 0.627303
wb_dma_ch_rf/always_4 -0.579987 -1.519828 3.213005 -1.825067 -0.681912 0.240649 0.471098 -2.995593 -1.446871 0.148195 -2.751552 -0.944418 -0.596758 1.770960 -1.764534 -0.956505 -0.087319 -0.993875 -7.801868 2.374430
wb_dma_ch_rf/always_9 0.770088 1.606651 -2.547767 -0.482660 -0.145643 1.002073 0.856656 2.511249 -0.273456 -1.224880 -1.780533 2.270848 -0.454484 -3.063648 2.312780 1.383618 1.706577 -0.955874 2.911207 -1.860126
wb_dma_ch_rf/always_8 0.127554 4.070364 0.969007 0.431293 -0.384886 -3.350023 2.528409 -2.388329 -0.425184 1.436734 -3.403799 -2.065127 -1.958966 -0.737087 -3.486958 -3.968275 -2.412920 -1.227391 -2.166390 -1.151329
assert_wb_dma_rf/input_wb_rf_dout -0.809059 1.421011 1.763513 -2.158779 0.608764 -3.094724 -2.324517 -3.003915 -2.051659 -3.558048 -1.538765 0.034812 -1.216501 -0.126669 -0.263846 -1.026055 -1.143537 -0.316478 -3.515492 -0.007410
wb_dma/wire_wb1_addr_o 0.035377 -1.216757 -1.406195 0.756317 0.053246 0.189093 -0.673821 1.867726 -0.287278 -0.280535 0.380028 -0.377700 3.161032 0.394221 -0.709337 -0.701683 -0.736120 0.185628 0.902965 -0.381506
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.577286 -0.199281 0.415909 -1.454508 1.186725 0.583581 -0.411225 0.088469 0.331996 -1.003487 -0.798139 4.057259 -0.917442 -2.398867 0.581533 0.652664 -0.369612 -0.956857 0.681215 0.051929
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.833651 1.908204 -3.156275 1.119896 -1.564575 0.360301 1.290360 2.465346 -0.602988 -0.246881 -0.920469 -1.868073 0.597518 -0.697129 1.949914 0.796990 2.187547 0.007004 2.494056 -1.936580
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.422489 1.278328 -2.178290 3.697126 -3.247414 -1.027761 -1.614849 1.839768 -0.508826 -1.395768 0.959876 -2.550354 -0.321025 -1.756099 2.366102 0.061532 1.537619 -1.021936 6.852987 0.229707
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.401209 0.719323 -2.418348 -4.348303 -2.546583 -3.660652 -0.924482 -4.265553 -3.106667 -2.735586 -2.518713 -1.173825 2.991929 1.295175 -0.475383 -1.799280 -0.872764 0.301600 -3.237174 0.215809
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.653668 2.137807 -2.228621 4.169779 -2.247842 -1.990030 -2.361258 1.032376 -1.250145 -1.227121 1.682523 0.083301 -0.318505 -3.529778 1.916965 -1.744574 -0.126808 -1.856393 5.752802 1.338014
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.926424 -1.104781 0.113769 -0.894654 1.618190 1.746993 0.407072 1.305386 0.826608 -0.362668 -0.203858 0.278799 -1.357394 -0.111097 -0.822527 1.352988 0.744880 0.459867 1.535027 -2.340267
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244193 0.959864 -0.033409 0.449774 1.002012 -0.959854 -0.718914 -0.799688 -0.683195 0.213742 0.714311 2.580689 0.048296 -1.765142 -0.448455 -1.893068 -1.678276 -0.809660 -1.104504 1.140112
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.571427 -1.809251 0.946857 -2.265192 -1.408284 0.798517 1.196335 -0.103540 -0.127543 -3.235371 -1.360537 1.328398 -0.796040 -0.514183 0.466791 1.723826 0.847760 -0.599898 -0.370435 -1.646059
wb_dma_wb_slv/reg_slv_dout -1.876039 0.793588 1.314445 -0.164581 -7.980949 -1.461503 -2.665068 -1.326992 -1.217699 -1.385596 -1.761111 -3.053361 3.869412 0.518924 1.758117 -2.227973 1.703606 -3.739091 0.637631 8.095720
wb_dma_ch_pri_enc/always_2 1.645514 -0.242790 0.446008 -1.476907 1.202355 0.577276 -0.429407 0.066636 0.400854 -1.010520 -0.775718 4.087234 -0.953886 -2.445545 0.630019 0.693666 -0.368282 -0.997920 0.736973 0.107313
wb_dma_ch_pri_enc/always_4 1.574664 -0.254186 0.439331 -1.457356 1.180004 0.592246 -0.366249 0.099009 0.389731 -0.998253 -0.813797 3.934158 -0.934641 -2.326857 0.603663 0.712323 -0.282007 -0.946028 0.728162 0.071735
wb_dma/inst_u3 -1.985913 -0.538115 0.710683 -0.887730 -1.237713 -1.946921 -0.618733 -1.899610 -2.942578 -0.531314 -3.481074 -0.866654 1.793027 2.086345 -1.488246 -1.874668 -0.937126 -2.582496 -6.711702 2.185568
wb_dma_wb_slv/always_1/stmt_1 -0.905902 3.850878 0.687712 0.333284 -4.585469 -3.487404 -1.172995 -0.417516 -1.647908 -1.116260 -1.681598 -0.261280 4.933827 -0.547302 1.242286 -4.423274 -3.006117 -2.243180 -2.792109 4.358370
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.479230 0.623436 -4.031067 2.570937 -2.166478 -0.592631 -1.502620 3.109036 -2.030465 -1.441945 -0.725189 -2.584950 3.465900 -0.442437 -0.308103 -0.458625 1.552754 -0.230988 3.805048 -1.536480
wb_dma_rf/wire_ch0_am0 1.944203 0.283023 -1.377697 0.737253 0.268516 1.638581 0.117067 0.550855 0.253673 2.759624 0.538552 -0.756561 1.316979 0.708646 1.734309 -0.396636 0.019002 0.039890 0.311223 1.050136
wb_dma_rf/wire_ch0_am1 -1.962843 1.992668 -0.762715 -0.826551 2.384317 -2.523953 -0.798980 -1.053307 -0.845154 -1.223854 -0.300730 1.409169 -0.410149 -0.360214 1.255210 1.101750 0.458495 2.147474 -2.305212 -1.287504
wb_dma_wb_mast/wire_mast_drdy -0.483020 -3.472401 -3.002595 -0.376109 0.146549 1.080216 -2.070854 1.239628 -1.383486 -0.756891 -3.164940 0.011167 -1.870404 -1.455823 1.005088 2.972474 5.168532 -2.409605 1.273869 1.631023
wb_dma_wb_if/wire_mast_pt_out -0.901896 -1.318558 -0.372090 0.820373 0.145386 -2.665044 -0.874704 -0.485814 -1.345413 -0.497139 -2.390880 -0.357221 -1.958372 -0.240732 -1.407255 -0.978058 -0.641287 -2.058079 -3.641085 0.591539
wb_dma_ch_sel/assign_95_valid/expr_1 -1.925826 2.334619 -3.546083 1.097179 -1.093869 -0.041511 -3.804607 0.551909 -1.905628 0.371835 -0.159216 -2.976796 2.659007 0.435095 2.967354 1.317053 5.684340 1.770538 -0.666355 3.505935
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.573866 -0.187841 0.438963 -1.406873 1.092715 0.590138 -0.407366 0.067163 0.381731 -1.023269 -0.776853 3.973871 -0.932591 -2.367610 0.676331 0.749576 -0.340870 -0.971264 0.750319 0.127763
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.575094 -0.187664 0.459348 -1.447326 1.190945 0.537262 -0.345246 0.040757 0.340228 -1.002139 -0.753105 4.006715 -0.952591 -2.386493 0.533693 0.662785 -0.403352 -0.961181 0.652091 0.044993
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.662369 -0.278503 0.500382 -1.510044 1.120275 0.546540 -0.389348 0.011125 0.399177 -1.008245 -0.810664 4.108974 -0.912295 -2.387171 0.724961 0.785568 -0.342630 -0.982258 0.737276 0.165976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.773601 -1.234205 -1.502647 -0.401206 -4.028949 0.602787 -0.155464 1.279364 -2.102883 -4.695106 -1.150793 -0.597224 2.827984 -0.114750 -2.967989 1.363832 1.810938 -0.200871 2.974835 -4.060039
wb_dma/constraint_slv0_din -2.187478 1.950167 1.296493 -0.160184 -1.081820 -2.125188 0.454945 -1.069361 -0.175590 -0.181357 -1.388708 0.217756 -1.746162 -1.449067 0.193227 -1.645262 -0.620618 -1.853359 -0.266339 1.689030
wb_dma_de/always_4/if_1/if_1 0.959234 4.568391 -0.004815 -1.346519 2.222362 1.250244 -1.025158 1.849706 -0.211372 0.090683 -1.599713 0.543172 -1.508743 -2.644355 -0.710884 -2.510064 0.606601 -0.898506 0.089028 -0.190743
wb_dma_rf/always_2 -0.199905 4.444887 1.907318 -0.855025 -0.872890 -2.379677 2.307774 -1.362248 0.668910 0.978645 -4.284204 1.247457 -3.819867 -3.035622 1.728101 -1.829954 -1.332848 -2.677240 -0.544217 1.886113
wb_dma_rf/inst_u24 0.735876 1.528908 -2.543175 -0.469881 -0.329553 0.852270 1.003337 2.328862 -0.273086 -1.231643 -1.863669 2.322309 -0.415526 -2.999284 2.484399 1.502708 1.729241 -0.953038 2.798171 -1.790391
wb_dma_rf/always_1 -5.439840 5.842713 2.457789 -2.722659 -3.158985 -4.626820 2.001395 -1.127102 -1.208636 -0.937094 -1.552231 -0.982974 0.555873 -0.476363 -2.391679 -6.742368 -2.715334 -2.763662 -7.080272 3.301628
wb_dma_ch_sel/always_38 -3.803705 2.166713 -0.530475 1.562975 3.555060 -2.110641 -3.237078 0.927843 -0.825191 0.873385 -1.109467 0.755296 -2.166430 -1.953377 0.388526 -0.079650 2.321100 -0.469614 -0.386762 1.772405
wb_dma_ch_sel/always_39 0.362582 1.888187 -2.334582 -1.267096 1.890740 3.206048 -0.114618 4.364160 -0.156655 -0.605439 -1.413687 -1.383215 -0.177428 -0.811159 -1.442870 0.324903 2.471427 0.512437 3.040639 -4.264192
wb_dma_ch_sel/always_37 0.259431 4.220904 -1.137217 -0.658514 -1.293499 -2.160893 4.617620 -0.866668 -0.237166 1.362860 -3.078969 -0.377127 2.723755 0.168453 -0.831046 -1.857447 -1.982326 0.747983 -3.720455 -2.578709
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.740995 1.875845 -3.089951 1.141072 -1.556233 0.395923 1.200541 2.503895 -0.576938 -0.271052 -0.872991 -1.879740 0.618631 -0.694662 1.983689 0.690327 2.140630 -0.059913 2.523875 -1.793918
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.515374 3.680477 -2.335391 -3.373969 2.388291 2.555835 -0.586038 4.880641 0.871370 1.638159 -0.449214 0.653152 6.147336 0.887267 0.308825 -1.572304 0.167182 0.944155 -0.943970 -0.682396
wb_dma_ch_sel/assign_10_pri3 0.906134 -1.071145 0.119831 -0.899535 1.617442 1.726935 0.460482 1.281753 0.815589 -0.387264 -0.171908 0.207523 -1.309150 -0.085733 -0.840890 1.302494 0.745467 0.488051 1.517387 -2.369821
wb_dma_rf/inst_u21 0.769299 1.627253 -2.613675 -0.309464 -0.268795 0.973668 0.904150 2.499922 -0.235349 -1.260355 -1.570189 2.276781 -0.439930 -3.121781 2.432771 1.427827 1.695720 -0.902180 3.155489 -1.856778
wb_dma_rf/wire_ch3_adr0 -1.416142 -1.302962 0.371304 -1.563220 -0.962800 -1.408562 3.503433 -1.420793 -1.463083 -1.539267 -1.870640 0.972367 -0.373381 0.419442 -2.415541 -0.898724 -1.208612 -1.731215 -4.400085 -2.542670
wb_dma_ch_rf/input_dma_busy -0.010208 3.779784 1.047374 0.379933 -0.662364 -3.442758 2.494634 -2.571593 -0.480269 1.366274 -3.228820 -2.119143 -1.737293 -0.534647 -3.514120 -3.976710 -2.530180 -1.216443 -2.403029 -0.891953
wb_dma_ch_sel/assign_134_req_p0 -0.605601 0.347037 0.475373 0.017403 -3.297405 0.041123 -0.008617 0.114558 -1.368396 -3.394981 -0.750523 -2.373521 0.792522 0.348721 -3.163304 -0.159293 1.352951 0.018366 1.317025 -2.726391
wb_dma/wire_wb0m_data_o -2.487994 -0.151376 -1.884489 1.745491 -1.719926 -2.198668 2.034000 0.672170 -0.398235 1.868575 2.024123 -1.114167 3.195025 0.964302 -4.091621 -4.195719 -2.376346 -0.367146 -1.252504 0.363607
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.766439 1.773588 -3.088209 0.989919 -1.355937 0.507272 1.294331 2.495990 -0.588167 -0.273396 -1.017769 -1.753591 0.532890 -0.702046 1.893257 0.857107 2.226872 -0.009372 2.395508 -1.964185
wb_dma_ch_rf/always_6/if_1 -2.329289 0.104268 -1.995597 0.805180 -1.102659 0.014599 0.377091 -0.564499 -1.446573 3.657264 -2.785864 1.877160 3.538253 1.241657 -2.160946 1.143179 1.238116 -1.326691 -2.206060 1.380214
wb_dma -1.135629 -0.576972 1.089470 -0.229840 -1.287500 -2.606814 -0.858945 -1.756920 -3.334268 -1.077042 -4.043121 -2.006834 1.730415 1.854296 -1.333320 -2.568346 -1.032780 -2.001804 -7.915093 2.417415
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.270207 1.210532 1.054526 -2.357090 3.045544 1.623348 -2.433352 1.350525 -0.268427 -0.112780 -1.399305 -0.228778 -0.516479 -0.481242 -3.977029 -2.055403 0.819991 -0.609081 -1.531624 -0.076092
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.179445 1.975197 2.040362 0.436764 0.644733 -0.845059 -0.031178 -1.355287 0.379164 1.380135 0.269242 -2.081573 -1.711721 0.527235 -0.790902 -2.294785 -0.728005 0.068619 -2.331069 1.605633
assert_wb_dma_rf/input_wb_rf_adr -0.680065 1.448662 1.509693 -2.001884 0.547265 -2.928232 -2.359688 -2.761005 -2.007291 -3.437737 -1.559373 -0.012067 -1.068952 -0.160628 -0.096955 -0.880240 -0.923354 -0.276402 -3.130635 -0.012664
wb_dma_ch_rf/always_6/if_1/if_1 -2.179727 0.271164 -2.161433 0.725946 -0.979166 0.036208 0.382521 -0.527162 -1.515970 3.742738 -3.087357 1.819978 3.740853 1.295282 -2.332213 1.051364 1.271488 -1.300518 -2.293736 1.201013
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.618307 -0.213431 0.392607 -1.451415 1.141996 0.626459 -0.359472 0.126043 0.355249 -1.037207 -0.809034 3.983742 -0.927574 -2.377180 0.657189 0.762135 -0.284653 -0.939440 0.789435 0.033327
wb_dma_ch_arb/wire_gnt -1.449594 -1.323587 -2.226404 -1.596162 -1.244856 -1.660906 -0.383182 0.206471 -2.211690 -3.396695 -3.969252 3.193906 4.910830 -0.131664 -2.934086 2.630033 0.768676 0.656921 -0.135722 -3.859989
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.701498 1.656434 -2.581439 -0.249975 -0.262020 0.894548 0.913030 2.430418 -0.235102 -1.183823 -1.591205 2.215045 -0.441617 -3.083634 2.461996 1.332516 1.621887 -0.952697 3.023486 -1.751673
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.501999 0.553932 1.019609 0.970956 0.705102 -0.507919 -0.385403 0.075665 -0.060121 1.688836 -0.467843 0.952807 -0.799102 -0.410743 -0.427864 -0.606614 0.080154 -1.315518 -1.110194 2.129374
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.401024 1.948050 -2.415945 -1.272144 1.947829 3.285348 -0.179466 4.550377 -0.164963 -0.627807 -1.466355 -1.518930 -0.172528 -0.823674 -1.440276 0.285193 2.548427 0.508994 3.190610 -4.293320
wb_dma_rf/always_1/case_1/cond -5.519451 5.753406 2.427582 -2.898556 -3.337249 -4.760876 1.857621 -1.205152 -1.394000 -1.150013 -1.741676 -1.091954 0.732468 -0.327019 -2.271353 -6.715250 -2.607411 -2.806829 -7.387836 3.519428
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.550938 -0.197759 0.441877 -1.408392 1.131789 0.572977 -0.376954 0.038681 0.339529 -0.990529 -0.771403 3.890802 -0.928215 -2.333833 0.602083 0.681719 -0.340339 -0.932018 0.690745 0.049484
wb_dma_wb_slv/assign_4/expr_1 -2.782903 -1.836129 -2.435174 1.829929 -1.445764 -4.202746 0.723379 0.591244 -1.635010 1.123247 -1.153553 -1.249400 1.338353 0.776366 -4.795703 -4.218012 -2.256753 -2.391854 -4.507775 0.938528
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.071877 -4.417724 0.118211 -2.236436 1.684245 1.399760 -1.374596 1.908889 1.006100 -1.093805 -2.197280 0.404030 -0.166895 0.517028 0.980104 2.639603 1.647656 -0.722741 0.433474 0.355893
wb_dma_de/always_3/if_1/stmt_1 -0.830537 0.162758 0.130812 1.025399 -1.022657 -1.144854 -2.099777 -1.020033 -1.188567 -1.026211 0.094763 -0.506424 -0.231544 -0.288316 -1.331783 -0.457420 0.324698 -0.343866 1.096197 0.514791
wb_dma_ch_sel/assign_104_valid 0.915750 2.450380 -0.526610 -0.453513 -0.506185 1.193321 1.565119 2.009901 0.925895 -0.102003 -2.027449 -2.235067 -2.242486 -0.808510 2.193180 1.165691 2.711252 -0.048368 2.009114 -1.478750
wb_dma_ch_rf/always_9/stmt_1 0.664367 1.690096 -2.661103 -0.367893 -0.274913 0.932172 0.927669 2.504493 -0.285440 -1.170909 -1.821996 2.142940 -0.359989 -3.046904 2.480735 1.401424 1.776921 -0.984118 2.923868 -1.797142
wb_dma_wb_if/input_mast_adr -0.754621 -1.118906 -1.172914 1.594284 -0.965636 -1.013738 -2.652299 0.755837 -1.490420 -1.287590 0.288999 -0.838497 2.991300 0.164926 -2.042997 -1.197901 -0.528307 -0.241940 1.641856 0.234225
assert_wb_dma_ch_arb/input_req -0.466341 2.948964 -2.434665 -0.432678 0.417828 1.539575 -0.555775 3.152284 -0.986067 -0.223509 -1.321605 -1.712349 1.176709 -0.661511 -0.707094 -1.038173 1.759114 0.048764 1.513107 -1.951653
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.569738 -1.825709 0.924982 -2.333470 -1.322225 0.923159 1.211369 -0.006821 -0.107793 -3.200202 -1.458846 1.373598 -0.843149 -0.583212 0.456352 1.870391 0.937775 -0.595108 -0.179012 -1.748118
wb_dma_wb_if/input_wbm_data_i -1.940941 0.674529 1.338331 -0.101016 -7.991024 -1.561755 -2.515395 -1.286852 -1.156255 -1.374847 -1.817662 -3.048898 3.797466 0.450058 1.775344 -2.303551 1.626912 -3.720035 0.534634 8.141296
wb_dma_de/wire_tsz_cnt_is_0_d 0.281908 1.076788 1.035414 -2.361143 3.002076 1.615347 -2.450983 1.298963 -0.272594 -0.110410 -1.308860 -0.062838 -0.445299 -0.476745 -3.888319 -1.990973 0.692649 -0.549505 -1.512159 -0.060194
wb_dma/wire_dma_err 0.640406 1.657463 -2.609020 -0.322749 -0.246943 0.877879 0.910794 2.414226 -0.330551 -1.190419 -1.600622 2.325734 -0.357021 -3.070762 2.353886 1.274936 1.615488 -0.951187 2.868827 -1.789775
wb_dma_ch_sel_checker/input_ch_sel_r 1.020376 -0.127043 0.399395 -1.046706 -1.296191 -0.115880 -0.140646 -0.348496 0.344490 -0.825120 -1.325032 1.264635 0.245238 -0.564384 1.892173 1.317096 0.618420 -0.640799 0.478895 1.190550
wb_dma_ch_sel/assign_119_valid 0.864447 2.601459 -0.671190 -0.455966 -0.668958 1.062314 1.559989 1.982641 0.796209 -0.146260 -2.237390 -2.239429 -2.013205 -0.801925 2.136733 1.120760 2.763398 -0.131278 1.865490 -1.400062
wb_dma_inc30r/input_in -3.027159 0.580927 0.405893 -1.363422 -1.957598 -1.819209 0.790747 -3.700177 -2.232005 -3.329422 -0.692890 1.579685 2.587530 1.432413 -2.661456 2.739557 1.440298 2.790908 -3.695962 -3.542610
wb_dma_ch_pri_enc/inst_u15 1.592401 -0.241977 0.483481 -1.443835 1.237477 0.583578 -0.369835 0.072301 0.364526 -0.955514 -0.718345 4.020741 -0.970628 -2.330849 0.570252 0.652201 -0.400247 -0.950780 0.700410 0.038590
wb_dma_ch_pri_enc/inst_u14 1.676135 -0.265188 0.483129 -1.458109 1.271519 0.573680 -0.456233 0.075985 0.388073 -1.023121 -0.764844 4.229073 -1.009549 -2.494229 0.634602 0.701065 -0.445282 -0.983404 0.717420 0.136510
wb_dma_ch_pri_enc/inst_u17 1.593476 -0.182328 0.439072 -1.445873 1.148534 0.528614 -0.408765 0.068943 0.346806 -1.001905 -0.798955 4.035140 -0.910971 -2.421463 0.613010 0.665226 -0.372875 -0.966831 0.695556 0.101916
wb_dma_de/wire_dma_err 0.745838 1.539104 -2.481737 -0.454970 -0.157806 0.955271 0.942119 2.390904 -0.208532 -1.221675 -1.747610 2.337189 -0.474154 -3.031371 2.349406 1.491990 1.696035 -0.943565 2.855878 -1.862860
wb_dma_ch_pri_enc/inst_u11 1.681189 -0.338849 0.455060 -1.481416 1.337425 0.754383 -0.369521 0.181069 0.434217 -1.043024 -0.736789 4.023896 -1.028966 -2.385963 0.556930 0.848490 -0.269021 -0.865476 0.877026 -0.120384
wb_dma_ch_pri_enc/inst_u10 1.512467 -0.198864 0.431152 -1.428647 1.133812 0.529033 -0.376076 0.012469 0.337993 -0.970137 -0.792935 3.947495 -0.896440 -2.295821 0.586327 0.701702 -0.347067 -0.966749 0.600527 0.110868
wb_dma_ch_pri_enc/inst_u13 1.644333 -0.256043 0.464598 -1.520679 1.201176 0.613544 -0.399720 0.053662 0.384955 -1.006193 -0.764316 4.101620 -0.962525 -2.435545 0.683256 0.772361 -0.349356 -0.984247 0.723002 0.092495
wb_dma_ch_pri_enc/inst_u12 1.641807 -0.230272 0.397172 -1.495652 1.237607 0.658177 -0.399452 0.135568 0.392784 -1.006986 -0.818777 4.036673 -0.978253 -2.411307 0.584367 0.755853 -0.296715 -0.933233 0.800336 -0.025743
wb_dma_ch_pri_enc/inst_u19 1.603560 -0.207241 0.416928 -1.451530 1.256080 0.582840 -0.436935 0.107639 0.391354 -0.990035 -0.741645 4.161222 -0.945107 -2.464648 0.658438 0.682805 -0.424542 -1.012020 0.811326 0.077451
wb_dma_ch_pri_enc/inst_u18 1.615740 -0.229883 0.466925 -1.453080 1.194932 0.619247 -0.411850 0.132231 0.410004 -0.992141 -0.783646 4.015454 -0.989483 -2.379934 0.608881 0.709224 -0.325769 -0.945058 0.777898 0.056466
wb_dma_ch_sel/assign_110_valid 0.843364 2.592409 -0.471603 -0.447903 -0.547668 1.041951 1.614573 1.881335 0.885074 -0.027076 -2.114900 -2.224690 -2.267179 -0.838595 2.158051 1.037963 2.638139 -0.108874 1.810103 -1.356643
wb_dma_rf/inst_u30 0.730164 1.574727 -2.511711 -0.441651 -0.182107 0.931832 0.908051 2.367458 -0.266075 -1.208739 -1.708470 2.279380 -0.402270 -3.007980 2.293098 1.378644 1.665839 -0.942184 2.824416 -1.829623
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.547298 -2.242311 -0.254071 -0.390717 -1.726841 0.417579 2.234222 0.228624 1.462146 -1.249660 -1.248966 1.353507 -1.600252 -0.736758 3.727111 4.466790 1.787146 -0.242741 2.835225 -1.115465
wb_dma/wire_pointer3 3.072418 -0.866697 1.613031 -2.804733 -0.005711 0.871923 1.577360 -0.584321 1.627724 0.339180 -4.078140 2.028625 -1.330759 -0.150472 0.918419 2.707731 -0.076701 -0.410048 0.330530 -0.412427
wb_dma_ch_pri_enc/wire_pri6_out 1.605182 -0.224600 0.403619 -1.489564 1.230495 0.617747 -0.406292 0.118596 0.342432 -1.021090 -0.781477 4.070347 -0.968143 -2.416112 0.607868 0.730335 -0.345268 -0.919312 0.752838 0.019365
wb_dma_rf/assign_6_csr_we 1.940082 4.813341 0.969540 -1.634877 -1.362839 -2.125400 2.754042 -1.469302 0.698550 -0.242911 -4.159834 -0.056113 -3.592352 -2.876033 2.101705 -1.727978 -1.241497 -1.558291 0.240624 0.159373
wb_dma_de/assign_82_rd_ack 1.135872 1.314211 -0.345709 -1.654859 3.679475 1.103576 -2.546024 2.857745 -0.235904 0.205606 -2.241770 -0.656123 -0.807125 -1.391842 -0.841415 -2.406488 0.971860 -1.370023 -1.249039 1.037344
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.913357 -0.657385 1.569147 -2.630585 -0.100350 0.718050 1.560107 -0.616301 1.537169 0.365148 -3.954498 1.904212 -1.309288 -0.155297 0.886564 2.485247 -0.145082 -0.434706 0.301678 -0.344700
wb_dma_ch_sel/assign_96_valid -0.946168 5.096448 -2.369890 0.648567 -2.336779 -0.306373 -1.556988 -1.450676 -1.347985 1.653870 -1.823215 -1.424468 1.853550 -0.059314 2.678670 1.706162 4.245739 2.212977 -0.294625 2.657929
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.657168 -0.213785 0.427195 -1.510525 1.220816 0.593323 -0.396461 0.130245 0.359883 -1.045206 -0.820889 4.149644 -0.939238 -2.478656 0.694459 0.763141 -0.347774 -0.975913 0.807188 0.078293
wb_dma_de/reg_next_ch 0.512031 2.302078 -1.116060 -1.058403 3.611122 -1.207351 0.053004 0.919232 0.748191 1.648961 -3.584620 0.918119 -1.533835 -1.226996 2.464355 1.134802 1.103886 0.694580 -1.377648 0.084163
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.216074 0.937466 -0.001197 0.437192 1.047277 -0.983826 -0.685173 -0.838742 -0.685926 0.179618 0.723942 2.641390 0.038568 -1.786762 -0.430063 -1.862399 -1.715932 -0.832875 -1.149669 1.199628
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.205842 0.913041 -0.053224 0.429472 1.098969 -0.900934 -0.742510 -0.743338 -0.692272 0.144391 0.743042 2.668630 -0.008504 -1.844437 -0.412386 -1.806475 -1.662909 -0.825525 -1.029158 1.104977
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.057041 -0.677499 1.537306 -2.747379 0.091849 0.926550 1.509276 -0.430832 1.668933 0.308262 -3.998370 2.016057 -1.365683 -0.244536 0.883323 2.626832 -0.079866 -0.395922 0.544308 -0.503106
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.512309 -0.161753 0.026835 0.688417 3.237041 1.773426 -2.626410 4.453397 1.422694 0.784909 0.219912 -4.798875 -1.849727 0.114659 -0.437464 -2.229142 1.088012 -0.659534 2.841968 0.484269
assert_wb_dma_ch_arb -0.470944 2.884395 -2.461792 -0.400363 0.379099 1.523840 -0.577264 3.135245 -0.933406 -0.211399 -1.199628 -1.722681 1.167569 -0.660576 -0.616424 -0.987039 1.770768 0.032859 1.605382 -1.934014
wb_dma/wire_csr 3.481055 0.977110 0.310038 -0.052726 -0.920497 0.195764 0.985188 2.004336 0.070063 1.352884 -2.588013 -2.269553 2.790199 0.666521 2.550596 -2.798628 -2.189683 0.126629 -4.946011 2.733653
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.193498 0.926775 -0.043389 0.459634 1.052604 -0.932615 -0.711514 -0.784678 -0.722868 0.180368 0.735004 2.684622 0.048898 -1.807233 -0.437616 -1.844390 -1.708890 -0.844399 -1.057478 1.152000
wb_dma_wb_if/input_mast_din 2.557499 -4.282960 -0.492996 -1.270799 1.802702 0.965422 -3.276747 2.431516 0.791865 0.443279 -0.618867 -0.304977 2.855020 1.613011 1.614204 -0.004636 -0.588711 -1.266355 -0.093926 3.266182
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.285724 -1.034122 -0.695514 1.473115 -1.863217 -1.126790 1.827525 -0.591677 0.315436 -0.034749 0.207509 -0.139396 -0.524753 -0.059607 2.559056 1.788895 0.420081 -0.063298 0.890681 0.041433
wb_dma_ch_rf/reg_sw_pointer_r -0.704400 2.257672 -0.321210 -0.601938 2.939900 -3.967841 -2.220533 -1.496042 -0.951137 -0.505137 -3.222463 0.825379 -1.966273 -1.120418 1.637368 0.577465 0.332202 0.859314 -2.417421 0.675663
wb_dma_ch_sel/assign_142_req_p0 0.019945 2.641735 -0.469293 0.577134 -1.510817 0.023100 -0.573293 0.958432 -0.386072 -1.108819 -1.945654 -2.828052 -2.314805 -1.025775 0.705293 0.632310 2.985925 -0.358800 2.953010 -0.969712
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.575308 0.692193 -4.157320 2.690148 -2.350209 -0.643976 -1.574034 3.170857 -2.117892 -1.534605 -0.673903 -2.733495 3.484102 -0.470235 -0.382784 -0.445965 1.678365 -0.223336 4.006284 -1.679423
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.879924 -1.106496 0.122524 -0.876868 1.601480 1.731769 0.435945 1.285601 0.802631 -0.385255 -0.167107 0.225588 -1.310809 -0.081094 -0.827614 1.354037 0.732904 0.499339 1.530417 -2.336528
wb_dma_rf -1.204437 1.130450 0.665026 -1.461808 -2.439335 -2.419266 0.159145 -2.994262 -2.606803 -0.135592 -3.269826 -2.040726 1.538565 1.156723 -2.371779 -2.915955 -0.491798 -0.420541 -6.490276 2.110053
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.668998 2.621336 -0.577224 -0.187041 1.403682 0.282032 0.778576 0.858545 -0.019862 1.217495 1.088973 -0.725461 0.016678 0.235713 0.028079 -1.489845 -0.573374 1.253215 -2.075024 -0.734965
wb_dma_de/reg_chunk_cnt 0.975802 4.469701 0.031898 -1.443386 2.282960 1.319544 -0.946148 1.849100 -0.151571 0.102834 -1.624117 0.540127 -1.595074 -2.621974 -0.733924 -2.331187 0.679037 -0.800120 0.141105 -0.374398
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.346190 3.614785 -2.137559 -3.480970 2.348249 2.366377 -0.642026 4.560395 0.781903 1.566835 -0.560896 0.685158 5.975378 0.945217 0.091341 -1.715712 0.082797 0.852077 -1.358618 -0.485946
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.173161 3.892722 -1.872204 -3.000283 1.518670 1.550192 -2.158904 3.600133 -0.116051 0.643665 -0.497647 0.639423 5.838817 0.694944 -1.116834 -1.882535 0.275383 0.642739 -0.408906 -0.317237
wb_dma/input_wb0m_data_i -1.956084 0.616848 1.347250 -0.124698 -7.801961 -1.397357 -2.669433 -1.329588 -1.294296 -1.367157 -1.848755 -3.158296 3.721131 0.604025 1.520262 -2.079576 1.902385 -3.582818 0.458224 7.876093
wb_dma_de/always_15/stmt_1 1.347457 0.442056 -0.293687 -2.136828 2.639493 1.988507 -1.821504 3.613654 0.444972 0.003082 -2.973849 -3.215591 -0.773166 0.352521 -0.411155 -0.629537 2.568199 -0.551187 -0.246586 -0.034397
wb_dma/wire_ch7_csr -0.179336 0.328648 -0.262586 -0.368061 -1.567937 -0.281007 -0.621985 -1.667321 -2.290548 0.476607 -2.362303 -2.220850 1.618939 1.680532 -0.680389 -0.439064 1.683557 0.578606 -5.890081 2.004641
wb_dma/input_wb0_ack_i -1.424202 -0.688232 -0.147083 -1.386948 -0.466245 -1.763144 -2.025692 -2.082963 -2.767240 0.813563 -5.214121 -0.214493 -0.213699 2.166877 -0.863181 -0.445732 0.677536 -3.223993 -6.932861 3.780183
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.564791 0.619333 -3.961205 2.572035 -2.314331 -0.734813 -1.454478 2.907896 -2.084879 -1.461402 -0.738770 -2.570532 3.417596 -0.424647 -0.340387 -0.515322 1.515729 -0.295995 3.618920 -1.433163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.618479 0.686718 -3.986621 2.492551 -2.302389 -0.697097 -1.360065 2.907342 -2.100787 -1.435942 -0.755354 -2.615844 3.359133 -0.363147 -0.351381 -0.456576 1.556874 -0.256633 3.496550 -1.555675
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.411028 0.755949 -3.948169 2.480086 -2.292797 -0.570536 -1.516087 3.030429 -1.995019 -1.409475 -0.646537 -2.536793 3.516180 -0.457907 -0.281009 -0.557018 1.444216 -0.254943 3.765549 -1.449440
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.670578 2.194616 -1.708584 1.312897 -0.373130 1.237336 -1.380455 3.538877 0.301656 -0.342525 0.717433 -1.889753 0.396372 -1.485133 1.140092 -1.246810 0.853295 -0.600674 5.088817 -0.366654
wb_dma_ch_sel/assign_125_de_start -3.758081 2.274045 -0.512270 1.674961 3.293326 -2.195330 -3.228261 0.850040 -0.866244 0.952196 -1.187755 0.653203 -2.116484 -1.941403 0.520745 -0.149748 2.361975 -0.591759 -0.433090 2.093330
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.959342 -0.710420 1.457783 -2.667005 -0.033120 0.885133 1.553291 -0.398366 1.612627 0.331735 -3.872899 1.815152 -1.335997 -0.183963 0.880815 2.598166 0.007187 -0.370926 0.479126 -0.521215
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.235800 0.981323 -0.010974 0.470803 1.095488 -0.962296 -0.748039 -0.792277 -0.717870 0.194520 0.735737 2.720990 0.005977 -1.856834 -0.445726 -1.917338 -1.783340 -0.847000 -1.134588 1.167600
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.664536 -5.241215 -0.664533 -0.638716 -0.263176 0.209559 0.472683 1.303519 1.337868 -1.108477 -1.826331 0.242151 -0.689409 0.400694 3.508682 4.260892 2.019346 -0.773886 1.360374 0.387290
wb_dma_ch_sel/input_dma_busy 0.886651 -1.104581 0.109283 -0.895206 1.586228 1.709178 0.457552 1.256009 0.817945 -0.360602 -0.143225 0.289174 -1.304023 -0.124770 -0.779036 1.335428 0.699362 0.499855 1.501752 -2.335948
wb_dma_inc30r -1.563869 1.433775 -2.497767 -0.037165 -0.644579 -0.209298 0.780573 -0.798018 -2.392598 -0.135573 0.605079 -0.122026 6.154262 2.310046 -1.739964 -0.038006 0.074859 3.154181 -4.319277 -2.968607
wb_dma_ch_sel/always_45/case_1 -1.716978 0.061976 1.663519 0.123377 -1.331220 -0.517549 -2.137204 -2.575209 -1.266516 -1.272222 0.777664 0.037851 -0.035678 0.632518 -4.890757 -0.266044 0.110987 0.329511 0.640276 -0.672797
wb_dma_ch_sel/assign_117_valid 0.769381 2.649886 -0.640480 -0.349504 -0.814551 0.974206 1.625677 1.930500 0.777184 -0.118474 -2.096869 -2.438878 -1.966475 -0.759386 2.167627 0.995937 2.685770 -0.119513 1.833959 -1.371233
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.593470 -5.135538 -0.548751 -0.684868 -0.175416 0.254829 0.494412 1.214927 1.310687 -1.057773 -1.756391 0.152839 -0.747956 0.455312 3.249099 4.131581 1.980117 -0.687404 1.271330 0.256283
wb_dma/wire_ch3_adr0 -1.326334 -1.225456 0.306984 -1.532940 -0.951802 -1.332182 3.442502 -1.282820 -1.426468 -1.479130 -1.798393 0.912160 -0.286809 0.404381 -2.354987 -0.916288 -1.161326 -1.674169 -4.279208 -2.485021
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.817558 0.149046 0.140333 0.972794 -0.983981 -1.094823 -2.106506 -1.019020 -1.220901 -1.049173 0.084535 -0.536170 -0.221364 -0.256255 -1.368917 -0.393320 0.355570 -0.355343 1.121935 0.472323
wb_dma_de/always_6/if_1/if_1/cond -0.298020 1.600551 -0.826004 -0.212679 2.507927 0.630273 -2.251464 3.015265 -0.493366 1.197167 -1.510102 -4.613947 0.126197 0.838508 -1.299521 -3.057303 1.368981 -0.458369 -1.668493 1.026749
wb_dma/wire_mast1_pt_out -0.882817 -1.392404 -0.318106 0.748234 0.433795 -2.545682 -0.872572 -0.392585 -1.285459 -0.498322 -2.409455 -0.276487 -2.194510 -0.250647 -1.484107 -0.948868 -0.636163 -1.961937 -3.730297 0.428981
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.812382 1.897934 -3.189926 1.008341 -1.433695 0.522894 1.295974 2.545543 -0.625837 -0.280458 -1.002983 -1.766928 0.585450 -0.693958 1.915169 0.854216 2.272449 -0.002682 2.445629 -2.023556
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.320928 -1.022470 -0.757667 1.531178 -1.972644 -1.141546 1.936886 -0.612108 0.371143 -0.081997 0.291151 -0.131281 -0.581587 -0.064066 2.691100 1.886128 0.499484 -0.049000 1.043284 -0.004338
wb_dma_ch_sel/always_48 -1.493025 -1.046448 -2.233411 -1.423008 -1.334866 -1.822581 -0.456290 0.239502 -2.199060 -3.111794 -4.012194 2.909478 4.915259 -0.106493 -2.839584 2.309956 0.684396 0.467214 -0.216232 -3.493931
wb_dma_ch_sel/always_43 0.284186 1.162781 1.109220 -2.395028 3.017225 1.535630 -2.407255 1.199943 -0.270497 -0.149537 -1.329501 0.029055 -0.469013 -0.561941 -3.972224 -2.099278 0.591487 -0.634687 -1.515489 -0.026390
wb_dma_ch_sel/always_42 3.359022 1.291623 0.123304 0.163203 -0.913018 0.239439 0.966786 2.120687 0.071322 1.541222 -2.339122 -2.203230 3.058067 0.584535 2.431754 -3.043032 -2.363711 0.147897 -4.562059 2.615506
wb_dma_ch_sel/always_40 2.109953 -0.815244 2.785864 -3.417425 -0.283498 1.350188 1.384230 -1.811196 1.476275 0.051346 -3.291215 2.386678 -1.117081 0.638978 -2.296229 2.779765 -0.214942 0.229565 0.077677 -1.537529
wb_dma_ch_sel/always_47 -1.439577 1.981417 -1.086734 -0.109350 2.303212 -0.631364 -0.438204 0.073309 0.065906 0.167379 0.549237 1.181525 -0.242461 -0.503629 0.882577 1.460174 1.083367 2.177056 0.177087 -1.527552
wb_dma_ch_sel/always_46 2.022717 0.273034 -1.390938 0.776740 0.259633 1.644109 0.114354 0.484707 0.255459 2.815647 0.557544 -0.748215 1.358505 0.734237 1.761502 -0.444187 -0.023807 0.039321 0.269798 1.102918
wb_dma_ch_sel/always_45 -1.724453 0.024490 1.578824 0.209777 -1.362742 -0.673438 -2.081455 -2.593872 -1.308621 -1.281348 0.749955 0.056544 -0.028705 0.627441 -4.698318 -0.243381 0.053082 0.319433 0.614678 -0.604483
wb_dma_ch_sel/always_44 -1.879828 0.181491 0.408439 -1.210721 -7.370042 -2.314001 4.543136 -2.091641 -1.079408 -4.214463 -1.723571 -0.102337 2.071822 0.661530 2.466754 2.163903 1.416034 -0.794267 -2.365359 -0.914062
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.022024 2.682738 -0.378442 0.472951 -1.515629 -0.159352 -0.549238 0.813085 -0.393220 -1.029345 -2.189646 -2.834942 -2.334092 -0.993457 0.735230 0.592537 2.966632 -0.461535 2.611787 -0.747108
wb_dma_ch_rf/input_ndnr 0.552682 -1.512646 -0.846734 -3.165646 1.470447 3.214266 -1.860688 3.324047 -0.025127 -1.536143 -2.455455 -0.677846 1.135661 0.642747 -2.916170 1.674086 2.962757 -0.020903 1.679700 -2.536442
wb_dma_de/always_4/if_1/stmt_1 1.171340 3.652255 0.037717 -1.877804 1.278858 2.296518 -0.255653 2.695386 0.523283 -0.074701 -2.403364 -2.145464 -1.654073 -0.845177 -0.370971 -0.612420 2.386839 -0.016745 1.213115 -1.582821
wb_dma_wb_if/wire_wb_addr_o -0.812033 -1.059391 -1.250076 1.688606 -0.990206 -0.972893 -2.715700 0.818326 -1.487489 -1.306799 0.400503 -0.943956 2.875796 0.123485 -2.014356 -1.094198 -0.366168 -0.177307 1.885274 0.115181
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.852567 0.165460 0.129800 1.007761 -1.029523 -1.137774 -2.062961 -1.007670 -1.213870 -1.048512 0.106384 -0.574292 -0.213074 -0.297413 -1.298279 -0.431889 0.332556 -0.344509 1.102885 0.544251
wb_dma_ch_sel/assign_111_valid 0.836670 2.509977 -0.519608 -0.379617 -0.646732 1.090534 1.618796 1.871552 0.892904 -0.096317 -2.020338 -2.255527 -2.216946 -0.799551 2.162791 1.147680 2.629522 -0.051837 1.927915 -1.392954
wb_dma_wb_slv/assign_2_pt_sel -1.749557 -2.947722 -1.456163 0.456556 -0.281643 -3.658354 -0.375875 0.386251 -3.697464 -0.097048 -3.625115 -1.661512 4.969286 0.966037 -5.058401 -6.251869 -2.780034 -3.660586 -8.452260 2.973911
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.384225 1.526712 -1.704740 0.279249 2.031282 -1.171576 -2.493074 1.582189 -0.396836 -0.677945 -1.818285 -2.614868 -1.499530 -0.191943 1.450199 1.805500 3.923290 1.336671 1.255308 -0.755207
wb_dma_ch_sel/assign_144_req_p0 0.056861 2.692676 -0.392371 0.577216 -1.573208 -0.060468 -0.617692 0.921490 -0.368742 -1.136410 -2.028040 -2.810344 -2.347062 -1.081954 0.759530 0.666350 3.006725 -0.417381 3.037068 -0.848586
wb_dma_de/input_pointer 2.014047 -0.668771 2.806791 -3.331394 -0.395896 1.200465 1.409857 -1.944177 1.430766 0.149826 -3.322478 2.280720 -1.005694 0.649731 -2.278715 2.539925 -0.321938 0.210700 -0.180015 -1.345168
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.543863 -5.002515 -0.670365 -0.539037 -0.362516 0.200770 0.564926 1.247238 1.256213 -1.056062 -1.703400 0.121978 -0.696132 0.440779 3.434449 4.153663 2.003433 -0.679464 1.382006 0.236160
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.669598 -1.585476 0.802027 -1.212485 -1.664281 -0.186467 3.174995 -0.979048 1.917247 0.276953 -3.576854 1.843731 -1.848113 -0.306127 3.314167 4.205224 0.325555 -0.471359 1.434435 -0.432700
wb_dma_ch_rf/input_wb_rf_adr 4.464694 2.097876 -0.490422 2.140802 -3.326694 -2.141311 -5.834633 -2.083167 -2.070208 -2.218439 -1.488406 -1.181034 5.063822 -0.557925 3.763391 -0.920545 -1.345233 -0.575361 3.219585 3.488368
wb_dma_ch_sel/input_pointer0 0.952342 -1.282482 1.905677 -2.712265 -0.137562 1.984173 0.239172 -0.676883 1.000833 -1.469135 -0.811479 1.999365 -0.729248 0.213856 -2.307398 2.681443 1.048037 0.475632 1.399992 -2.109641
wb_dma_ch_sel/input_pointer1 1.897820 -1.173791 0.494905 -1.924561 0.203760 1.540700 0.297542 0.895523 1.072272 -1.185846 -1.476162 1.494128 -1.018050 -0.684864 1.086817 2.572978 1.332553 -0.174492 1.884035 -1.075291
wb_dma_ch_sel/input_pointer2 1.003171 -0.099457 0.366005 -1.048761 -1.314622 -0.128695 -0.136071 -0.400491 0.324789 -0.816111 -1.269209 1.265477 0.276279 -0.553580 1.854000 1.297402 0.585874 -0.604500 0.449829 1.168018
wb_dma_ch_sel/input_pointer3 3.117344 -0.864558 1.524527 -2.727086 0.001329 0.959172 1.558621 -0.439701 1.712729 0.284016 -3.910612 2.012515 -1.339936 -0.162072 1.046835 2.783313 -0.026584 -0.408392 0.629220 -0.466157
wb_dma_de/reg_chunk_0 0.955860 4.555118 0.066610 -1.315657 2.056710 1.248154 -0.967069 1.854006 -0.135401 0.134834 -1.560382 0.193052 -1.540328 -2.469928 -0.665898 -2.512627 0.612455 -0.853909 0.158465 -0.182237
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.931737 -1.146290 0.119620 -0.933686 1.637339 1.796382 0.450412 1.286038 0.869483 -0.380082 -0.160218 0.309627 -1.379792 -0.107777 -0.796610 1.427754 0.739855 0.516031 1.580268 -2.419187
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.014096 2.698892 -0.493402 0.552908 -1.690386 -0.170420 -0.575957 0.903695 -0.443129 -1.164752 -2.131225 -2.808768 -2.184355 -1.057957 0.753454 0.629862 2.968946 -0.493366 2.920024 -0.785558
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.092542 2.613305 -0.322097 0.549083 -1.654252 -0.084931 -0.513368 0.798503 -0.329541 -1.107507 -2.040147 -2.756201 -2.339951 -1.046242 0.931709 0.751145 2.965901 -0.429359 2.892776 -0.705471
wb_dma_ch_sel/reg_am0 1.977533 0.322916 -1.411746 0.791053 0.234394 1.671420 0.127012 0.526375 0.297994 2.836244 0.676349 -0.754280 1.382097 0.769222 1.849823 -0.430873 -0.045569 0.071967 0.371163 1.116397
wb_dma/assign_2_dma_req 2.648563 -4.409988 0.377088 -1.407860 -0.403130 -0.482703 1.483899 0.023685 1.701807 0.386134 -4.150702 0.510706 -0.904515 0.846027 3.177512 3.884541 0.677885 -0.981396 -0.165851 1.062686
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.446159 -0.885246 2.247063 -2.549655 -0.921389 0.395561 0.435683 -2.310914 -0.958422 -3.288312 -0.045627 4.180269 -0.529934 -1.410581 -3.141643 0.088974 -0.944902 -0.756565 -1.720141 -1.594434
wb_dma_ch_rf/wire_ch_csr -1.307758 0.886702 -1.781889 0.286987 -2.825105 -2.584130 1.683744 -0.917015 -1.649251 2.130901 -3.307403 -2.127980 2.565004 0.991618 -3.058625 -2.839027 0.069206 -0.632125 -4.138471 1.843991
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.045280 -0.522674 -0.057099 0.960860 -3.208590 -0.717784 -1.692217 -1.730313 -1.099507 -2.134737 0.195169 -0.651944 3.129427 1.059200 1.341592 2.355186 1.522667 2.016378 0.118510 0.900722
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.258269 0.989453 0.021188 0.440955 1.043356 -1.009963 -0.707027 -0.864572 -0.720166 0.226023 0.731805 2.711906 0.021318 -1.811736 -0.486309 -1.925059 -1.767363 -0.863688 -1.188897 1.209928
wb_dma_ch_sel/assign_118_valid 0.873353 2.564898 -0.566334 -0.433768 -0.586043 1.101622 1.545482 1.986320 0.903797 -0.086682 -2.082018 -2.248677 -2.219548 -0.900919 2.224084 1.113533 2.735333 -0.134455 2.023812 -1.395568
wb_dma_ch_rf/input_de_adr1_we -0.837859 0.139528 0.113881 1.091732 -1.070243 -1.099416 -2.084126 -1.017688 -1.230026 -1.054659 0.199492 -0.567579 -0.208607 -0.262250 -1.292891 -0.434709 0.362165 -0.295506 1.205984 0.517320
wb_dma_wb_mast/input_mast_din 2.460716 -4.235554 -0.504191 -1.258802 1.806839 0.875878 -3.320818 2.384125 0.707993 0.478383 -0.622920 -0.369353 2.844209 1.634590 1.505282 -0.087386 -0.593834 -1.230432 -0.188212 3.231736
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.540816 0.288183 -1.780118 -4.672619 -2.811666 -3.314537 -0.553481 -4.184708 -2.495862 -2.662003 -2.630409 -2.635806 2.659555 2.569053 -0.420188 -1.001228 -0.504316 0.797973 -2.854005 -0.356989
wb_dma_de/always_2/if_1/stmt_1 -1.858100 0.293898 0.375049 -1.094439 -7.354254 -2.316837 4.531444 -2.054762 -1.100236 -4.012871 -1.723214 -0.284101 2.124218 0.719418 2.477071 2.061168 1.391918 -0.745830 -2.466524 -0.799257
wb_dma_de/assign_65_done/expr_1 1.116814 1.463374 -0.299226 -1.577898 3.632467 1.041918 -2.512731 2.754966 -0.213049 0.196738 -2.121169 -0.480827 -0.880831 -1.580772 -0.883199 -2.491190 0.828643 -1.372800 -1.191001 1.012863
wb_dma_ch_sel/reg_de_start_r -1.363703 2.308366 -1.627434 0.664434 2.970056 -1.796666 -3.002203 0.988826 -0.791999 -0.604249 -1.080822 0.012972 -1.752072 -2.084233 1.285091 0.426193 2.487571 0.569062 0.746265 0.103226
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.265222 0.975971 -0.052187 0.441010 0.975296 -0.979294 -0.715923 -0.796868 -0.752766 0.202479 0.714630 2.621540 0.076257 -1.779894 -0.461125 -1.870178 -1.721446 -0.827005 -1.158199 1.136075
wb_dma_ch_rf/input_dma_rest 1.202861 0.384925 1.028415 -0.891628 -0.205931 -0.626306 1.154966 -1.330917 0.533269 1.481388 -2.547559 0.481757 -0.344753 0.480382 -0.122052 0.119916 -1.298816 -0.225325 -1.375731 0.640034
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.038748 -0.671921 2.857226 -3.373890 -0.295681 1.308721 1.385662 -1.877914 1.485442 0.094907 -3.263330 2.325136 -1.064466 0.656516 -2.410030 2.609763 -0.334853 0.218431 -0.011389 -1.479760
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.550284 -1.798583 0.941939 -2.214798 -1.382674 0.843724 1.188491 -0.092622 -0.074354 -3.134181 -1.325850 1.311499 -0.787045 -0.503725 0.496598 1.829959 0.844560 -0.578667 -0.161647 -1.617853
wb_dma_de/wire_de_csr 3.136478 -3.613943 1.101982 -2.938143 1.487319 0.720922 -0.126334 0.618283 1.475986 0.448851 -4.522377 0.779174 -0.436235 0.912349 0.660073 2.423478 0.233212 -0.861352 -0.896518 0.840934
wb_dma_ch_sel/reg_ndnr 0.453147 -1.479086 -0.757653 -3.241911 1.319221 2.993964 -1.775025 3.031399 -0.148394 -1.550468 -2.577636 -0.649100 1.285851 0.755603 -3.093900 1.590168 2.836734 -0.025142 1.138348 -2.501303
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.905425 0.135181 0.114349 1.074039 -1.003940 -1.176265 -2.190578 -1.010899 -1.270604 -1.107893 0.137931 -0.547972 -0.230658 -0.287249 -1.415747 -0.417800 0.363122 -0.365154 1.230195 0.489567
wb_dma_ch_sel/reg_txsz 0.180011 1.254938 0.965725 -2.337130 3.112949 1.615390 -2.501992 1.368002 -0.308573 -0.148714 -1.386633 -0.152057 -0.460401 -0.542160 -4.046614 -2.156472 0.761841 -0.618230 -1.487172 -0.154744
wb_dma_rf/always_1/case_1/stmt_10 -0.036805 0.806406 1.851606 -1.381914 0.285553 -1.202618 -2.217181 -2.185230 -1.097566 -2.394557 -0.689446 -0.204037 -1.293731 -0.206413 -0.512851 -0.662737 -0.539979 -0.636507 -0.976939 0.340400
wb_dma_ch_pri_enc/inst_u28 1.580119 -0.173586 0.438827 -1.462047 1.194665 0.558900 -0.423335 0.045576 0.336123 -0.986988 -0.780381 4.058989 -0.939533 -2.405644 0.603095 0.668310 -0.384979 -0.973790 0.719384 0.104341
wb_dma_ch_pri_enc/inst_u29 1.633749 -0.184594 0.455970 -1.484576 1.198542 0.555226 -0.417617 0.088262 0.357539 -1.029345 -0.789798 4.156919 -0.988778 -2.458290 0.645597 0.682936 -0.419295 -0.989564 0.737344 0.105189
wb_dma/wire_de_adr1 -0.872816 -0.209765 1.509843 -0.897755 -0.310158 0.569250 0.032344 -1.569657 -0.026615 -0.309497 0.740429 0.631927 0.176509 0.890402 -3.475560 0.285639 -0.252743 0.721892 -0.414069 -1.263368
wb_dma_ch_arb/always_2/block_1/case_1 -1.486504 -1.217020 -2.225807 -1.554992 -1.160387 -1.739859 -0.579842 0.273485 -2.241804 -3.216639 -4.047907 3.010464 4.863149 -0.126988 -2.982484 2.434611 0.818101 0.507145 -0.151684 -3.607140
wb_dma_de/always_18/stmt_1/expr_1 -2.123996 -1.832549 -0.425865 1.059304 -2.180548 -0.757654 -3.644048 -2.795996 -2.442425 -0.657324 -1.666553 -1.875829 -2.233665 0.157765 -2.281919 1.417428 4.139472 -1.512322 0.783952 2.866584
wb_dma_ch_arb/always_1/if_1 -1.589567 -1.332390 -2.293299 -1.582863 -1.438389 -1.834254 -0.408595 0.124260 -2.363151 -3.207202 -4.115391 2.807046 5.065581 0.113367 -2.921432 2.410413 0.751001 0.504402 -0.552718 -3.530770
wb_dma_ch_pri_enc/inst_u20 1.687596 -0.267111 0.449047 -1.492260 1.320327 0.695157 -0.402838 0.154443 0.416557 -1.026856 -0.749678 4.157830 -1.015519 -2.438272 0.587462 0.785021 -0.321772 -0.934014 0.826943 -0.051519
wb_dma_ch_pri_enc/inst_u21 1.625270 -0.182109 0.435300 -1.487225 1.159102 0.559665 -0.384881 0.048046 0.332726 -1.051602 -0.832184 4.169454 -0.914059 -2.481835 0.695228 0.722665 -0.384238 -1.017442 0.733121 0.131601
wb_dma_ch_pri_enc/inst_u22 1.579086 -0.164301 0.419114 -1.408606 1.147466 0.567836 -0.411087 0.089314 0.322977 -0.982371 -0.778585 4.057904 -0.883350 -2.410989 0.596996 0.611247 -0.410279 -0.986482 0.674022 0.089723
wb_dma_ch_pri_enc/inst_u23 1.619535 -0.225062 0.464544 -1.495388 1.135446 0.557845 -0.435998 0.028283 0.408527 -1.023189 -0.813863 4.124548 -0.940780 -2.418293 0.682422 0.720179 -0.386787 -0.964332 0.735643 0.137501
wb_dma_ch_pri_enc/inst_u24 1.591369 -0.143627 0.363984 -1.442532 1.202373 0.579128 -0.421355 0.112688 0.342519 -0.999995 -0.734687 4.165527 -0.918604 -2.493275 0.608503 0.640086 -0.404621 -0.996576 0.788198 0.055328
wb_dma_ch_pri_enc/inst_u25 1.649472 -0.246911 0.499042 -1.497081 1.180373 0.620806 -0.391742 0.110103 0.414025 -1.034071 -0.772043 4.079606 -0.959371 -2.422443 0.659063 0.736010 -0.353830 -0.931774 0.805907 0.055283
wb_dma_ch_pri_enc/inst_u26 1.574839 -0.181141 0.450318 -1.417022 1.167026 0.472139 -0.446892 0.021554 0.323469 -0.970131 -0.750510 4.107564 -0.918587 -2.407471 0.645762 0.597903 -0.451555 -1.003460 0.620695 0.218390
wb_dma_ch_pri_enc/inst_u27 1.634636 -0.253126 0.483538 -1.415159 1.274391 0.593704 -0.411203 0.130478 0.433129 -0.959194 -0.695676 4.083343 -1.012143 -2.472318 0.621891 0.687388 -0.432373 -0.971368 0.822079 0.066434
wb_dma/wire_dma_busy 0.739205 2.745517 1.191361 -0.268404 0.974038 -1.747659 3.125563 -1.391931 0.403751 1.187828 -3.031965 -1.792662 -3.126268 -0.591561 -4.414859 -2.808239 -2.044442 -0.632462 -0.909956 -3.254996
wb_dma_ch_sel/reg_ack_o 2.710629 -4.610692 0.387090 -1.364560 -0.366429 -0.488974 1.613040 -0.056387 1.775743 0.401376 -4.192054 0.629446 -0.990225 0.861621 3.237682 4.085661 0.590983 -0.999698 -0.109343 1.002295
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.887381 -1.081946 0.094608 -0.870927 1.533566 1.667693 0.420142 1.240214 0.819640 -0.386111 -0.181914 0.243891 -1.287555 -0.110161 -0.776572 1.321783 0.733706 0.456998 1.507726 -2.267593
wb_dma_rf/reg_csr_r -0.401471 4.627922 1.801830 -0.795506 -1.063267 -2.540985 2.271061 -1.523863 0.443763 1.013793 -4.233246 0.959406 -3.653673 -2.939707 1.493925 -2.126789 -1.329357 -2.650833 -0.807407 1.965296
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.746572 1.892926 -3.093656 0.971105 -1.411478 0.491256 1.265361 2.503357 -0.614594 -0.275789 -0.993545 -1.719624 0.530489 -0.752702 1.847550 0.826751 2.207944 0.018292 2.394027 -1.989573
assert_wb_dma_ch_sel 0.907136 -1.126070 0.103197 -0.913877 1.627164 1.726943 0.470394 1.296679 0.819037 -0.371580 -0.206443 0.251240 -1.347986 -0.096570 -0.810500 1.392123 0.740219 0.491182 1.513595 -2.382544
wb_dma_ch_rf/always_27/stmt_1/expr_1 -0.171388 2.252607 -0.778719 0.002832 2.569070 -2.304880 -1.913584 -0.198044 -0.276813 0.783947 -3.447625 0.218779 -1.873321 -1.360427 1.300376 0.740472 1.298140 0.361450 -0.360754 0.789025
wb_dma_ch_sel/inst_ch2 0.976066 -0.088826 0.386536 -1.018167 -1.370655 -0.140104 -0.121174 -0.363766 0.322036 -0.829402 -1.279442 1.216070 0.304567 -0.552837 1.902320 1.233375 0.601065 -0.626371 0.464095 1.232202
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.878993 -1.116214 0.122946 -0.884457 1.571121 1.717648 0.430974 1.296889 0.800977 -0.371730 -0.171388 0.265008 -1.334116 -0.101429 -0.798996 1.347369 0.743015 0.491711 1.481885 -2.308861
wb_dma_ch_sel/assign_122_valid 0.794360 2.597430 -0.612213 -0.443761 -0.766845 0.951510 1.621045 1.855281 0.764135 -0.096623 -2.267725 -2.324064 -2.019480 -0.775883 2.250670 1.115206 2.740276 -0.106982 1.711555 -1.291866
wb_dma_rf/wire_dma_abort 0.659443 1.750734 -2.592690 -0.290818 -0.365423 0.821397 0.865753 2.375399 -0.326590 -1.173856 -1.721259 2.187235 -0.306785 -3.055337 2.402727 1.293120 1.644711 -0.994121 2.933843 -1.667870
wb_dma_de/assign_67_dma_done_all/expr_1 1.344604 0.418036 -0.239059 -2.121844 2.665648 1.916799 -1.934007 3.560525 0.455047 0.068884 -2.988584 -3.243363 -0.763967 0.386599 -0.413044 -0.681465 2.543133 -0.569335 -0.379091 0.152214
wb_dma_de/always_4/if_1/cond 1.022889 4.448849 0.013032 -1.349085 2.203772 1.332825 -0.977103 1.922473 -0.129265 0.064393 -1.564603 0.469589 -1.585789 -2.613111 -0.657987 -2.421863 0.605446 -0.850679 0.267595 -0.332636
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.177666 0.784446 -1.110774 -0.250342 1.946608 0.030522 -1.036521 0.594786 -0.215711 -0.371708 1.379717 1.299236 3.159923 0.698240 -2.839815 0.911386 0.163819 2.912070 0.633649 -2.969883
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.615669 0.855381 -2.354878 -4.548389 -2.562886 -3.471317 -0.944531 -4.343256 -3.070734 -2.709687 -2.642941 -1.357766 2.940088 1.398853 -0.583316 -1.759076 -0.778521 0.390721 -3.118182 0.015345
assert_wb_dma_ch_arb/input_advance -0.441639 2.949522 -2.468584 -0.347742 0.375245 1.603537 -0.592451 3.251328 -0.907243 -0.247669 -1.173456 -1.686801 1.089701 -0.732011 -0.561883 -0.976485 1.770457 0.040684 1.824805 -1.948854
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.320499 -0.985604 -0.672163 1.458048 -1.809961 -1.080700 1.763119 -0.568941 0.319990 -0.055045 0.226669 -0.106481 -0.526436 -0.071552 2.486702 1.713047 0.448721 -0.045870 0.894029 0.003896
wb_dma_ch_rf/reg_ch_tot_sz_r -0.387829 0.570622 0.808707 -1.785689 3.508791 2.692564 -1.572480 2.462726 0.234073 0.582422 -0.786827 -3.782491 -1.060143 1.639731 -5.439529 -1.601215 1.694282 0.789174 -0.751232 -2.392295
wb_dma_ch_rf/wire_ch_adr0 -0.778698 2.307575 -1.302631 -0.484367 -5.489374 -0.925643 4.892343 -1.081414 -1.131685 -0.559507 -0.589542 -1.436331 2.910963 1.430424 3.689199 0.219225 0.722013 0.066790 -4.444496 -0.311156
wb_dma_ch_rf/wire_ch_adr1 -1.416256 1.154027 2.855952 -1.408337 -0.807011 -1.693927 -4.219630 -3.994909 -2.335479 -3.577168 -0.539189 -0.285252 -1.262202 0.116410 -4.523346 -0.758967 -0.112830 -0.347632 -0.266301 -0.389132
wb_dma/wire_ch0_adr0 1.168942 1.275602 -1.220168 1.062798 -6.142818 0.005258 1.300380 -0.731129 0.189323 -0.344035 -0.008080 -1.728731 3.250967 0.839179 6.114317 2.618461 2.474663 0.654503 1.480880 2.474184
wb_dma/wire_ch0_adr1 -0.777851 0.222487 0.116344 1.030921 -0.986542 -1.069375 -2.107164 -0.958345 -1.191810 -1.089285 0.086693 -0.530897 -0.223090 -0.305844 -1.271408 -0.380628 0.362898 -0.337475 1.222090 0.443259
wb_dma_ch_pri_enc/wire_pri24_out 1.595423 -0.194021 0.458329 -1.453899 1.275954 0.592628 -0.395729 0.081924 0.345329 -0.985795 -0.737991 4.090321 -1.000980 -2.443925 0.525930 0.683627 -0.397200 -0.969663 0.700310 0.025703
wb_dma/input_dma_rest_i 1.384996 0.241339 1.058556 -0.995864 -0.105641 -0.558332 1.240178 -1.324351 0.632039 1.520499 -2.706740 0.648360 -0.402414 0.441878 0.030593 0.320129 -1.269610 -0.283797 -1.375145 0.652280
wb_dma_inc30r/assign_1_out 1.976519 0.321822 -1.364705 0.760147 0.274699 1.664070 0.115910 0.555485 0.279447 2.824518 0.625880 -0.784123 1.356098 0.773761 1.810378 -0.460335 -0.031522 0.045288 0.273993 1.135365
wb_dma_ch_sel/assign_133_req_p0 -0.658117 0.272364 0.182431 0.127313 -3.427856 0.100908 -0.161587 0.367609 -1.483716 -3.545953 -0.537424 -2.434867 1.230558 0.317336 -3.170415 -0.344073 1.338716 0.008334 1.592970 -2.764776
wb_dma_ch_rf/always_23 -1.585985 0.039585 1.594295 0.095861 -1.271514 -0.534567 -2.050435 -2.456086 -1.247470 -1.247193 0.656747 0.092277 0.014279 0.587387 -4.629452 -0.175801 0.109250 0.356579 0.587679 -0.637192
wb_dma_inc30r/reg_out_r -2.565566 2.562066 -1.570234 0.437202 0.138420 -0.536918 -2.107282 -0.377934 -1.311557 -1.339344 2.155160 -0.047878 5.641765 1.665588 -1.537003 1.561759 1.098638 5.544295 -1.228884 -2.358891
wb_dma/wire_pointer2 1.030047 -0.105396 0.365456 -1.081610 -1.388849 -0.133396 -0.148753 -0.392916 0.327180 -0.847180 -1.307276 1.294431 0.274982 -0.581169 1.973601 1.328112 0.620439 -0.651229 0.480947 1.261210
wb_dma_ch_rf/always_20 -0.662294 2.185514 -1.293680 -0.465870 -5.398691 -1.005627 4.684435 -1.200621 -1.282419 -0.639474 -0.781093 -1.376655 2.898853 1.342972 3.417471 0.128074 0.641154 -0.047884 -4.476771 -0.316635
wb_dma/wire_pointer0 0.899066 -1.204885 1.861862 -2.657438 -0.221800 1.917274 0.218978 -0.695683 0.951472 -1.441868 -0.855315 1.933911 -0.719359 0.197963 -2.190907 2.670899 1.075059 0.457713 1.374753 -2.040145
wb_dma/wire_pointer1 1.887442 -1.240846 0.465527 -1.965633 0.196152 1.587953 0.316887 0.873894 1.084005 -1.199541 -1.539991 1.491617 -0.999034 -0.634232 1.031524 2.619065 1.350824 -0.169246 1.846487 -1.106570
wb_dma/wire_mast0_err 0.710146 1.631920 -2.601473 -0.405152 -0.296774 0.969847 0.927881 2.407973 -0.312404 -1.209760 -1.678547 2.305648 -0.353544 -3.034469 2.425912 1.414121 1.748120 -0.924721 2.895693 -1.849495
wb_dma_ch_rf/always_26 -0.863645 2.435356 -0.485906 -0.436041 2.784890 -4.099521 -2.283520 -1.451942 -1.101274 -0.607205 -3.256449 0.690241 -2.001423 -1.231923 1.688934 0.497262 0.435072 0.812998 -2.280535 0.624932
wb_dma_de/always_23/block_1/case_1/block_5 1.610599 4.858040 -0.136557 -5.031141 4.476930 2.195800 1.731057 2.360106 2.036714 4.885759 -2.601359 1.607786 0.942757 0.708230 0.435698 -2.226027 -1.330416 -0.454465 -3.799929 0.261040
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.000002 2.549951 -0.465732 0.499384 -1.615316 -0.058558 -0.425890 0.861794 -0.385207 -1.135125 -2.046221 -2.650495 -2.244666 -1.020314 0.877178 0.815647 2.985448 -0.411007 2.870154 -0.912374
wb_dma_ch_rf/wire_ch_am0_we 1.979366 0.316778 -1.402859 0.738966 0.272738 1.657916 0.122186 0.570288 0.243603 2.780942 0.599485 -0.792042 1.360147 0.715643 1.746397 -0.456856 0.015549 0.044087 0.338390 1.020132
wb_dma_ch_rf/always_25 -1.979262 2.143250 -0.770101 -0.858395 2.560309 -2.591998 -0.722600 -1.123728 -0.818843 -1.305986 -0.197119 1.585420 -0.528803 -0.417728 1.378958 1.223297 0.400692 2.319305 -2.281257 -1.571051
wb_dma/wire_dma_rest 1.249767 0.305024 1.104542 -0.897208 -0.183730 -0.657701 1.236665 -1.434571 0.588905 1.529961 -2.531585 0.575814 -0.402219 0.486681 -0.103701 0.162190 -1.346057 -0.291155 -1.465098 0.684413
wb_dma_wb_mast/input_mast_adr -0.753192 -1.114795 -1.331365 1.762584 -0.960598 -0.932705 -2.742915 0.944152 -1.472119 -1.303134 0.473366 -0.939757 3.164511 0.199035 -1.957971 -1.113748 -0.439011 -0.104520 1.997499 0.114382
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.574135 -1.784021 0.927612 -2.221970 -1.230494 0.885378 1.139705 0.059027 -0.140693 -3.201964 -1.270309 1.214645 -0.877268 -0.583230 0.388564 1.648910 0.847812 -0.603339 -0.195914 -1.753458
wb_dma_ch_sel/always_44/case_1 -1.898943 0.219454 0.423184 -1.089104 -7.267375 -2.338641 4.538246 -2.029680 -1.013306 -4.001681 -1.665591 -0.145406 1.981473 0.621445 2.406914 1.989101 1.274912 -0.879230 -2.339140 -0.793574
wb_dma/wire_ch0_am0 2.032228 0.313255 -1.443526 0.825945 0.196758 1.716815 0.145672 0.558904 0.282472 2.914596 0.753384 -0.799915 1.436775 0.769483 1.906136 -0.421269 -0.017362 0.082301 0.379348 1.181281
wb_dma/wire_ch0_am1 -1.477659 1.975044 -1.089519 -0.107141 2.352499 -0.656134 -0.450046 0.087958 0.106950 0.173155 0.601216 1.174158 -0.223497 -0.516477 0.911008 1.498404 1.125122 2.249493 0.239849 -1.537648
wb_dma_ch_rf/always_19/if_1 -0.098629 1.973537 2.009388 0.430240 0.715270 -0.789077 -0.019898 -1.232032 0.456908 1.331718 0.286958 -1.984613 -1.837970 0.428146 -0.682373 -2.187263 -0.649332 0.067920 -2.106255 1.532409
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.762864 2.464985 -1.386515 -0.563407 -5.435664 -0.868034 4.954993 -0.883122 -1.093517 -0.405952 -0.679502 -1.566302 2.974339 1.468580 3.714092 0.096862 0.783519 -0.014975 -4.496328 -0.276967
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.733117 4.514359 0.201708 -2.087175 -3.716654 2.776132 -1.243119 -1.113497 0.274442 2.633845 -2.153874 -0.983807 0.699408 0.597081 0.992862 0.907637 3.248904 -0.396268 1.252643 3.798942
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.346937 -1.960403 -0.564163 0.087482 -1.222513 0.367885 -1.578101 -1.869492 -1.270195 0.364887 -1.638041 -1.294050 -1.960205 0.402627 -1.000095 1.837001 3.812503 -1.116830 -0.268096 2.313923
wb_dma_de/always_3/if_1 -2.783572 0.895588 -0.836678 0.557827 0.999510 -0.956597 -3.015072 -0.418610 -1.279333 -1.310069 1.336576 0.890329 2.799311 0.421614 -4.092607 0.539081 0.508331 2.497645 1.657438 -2.405525
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.225679 1.002400 -0.036181 0.448188 0.997372 -0.982720 -0.717222 -0.811966 -0.740020 0.184836 0.712648 2.673154 0.032641 -1.820055 -0.458966 -1.934294 -1.731740 -0.831928 -1.122716 1.195126
wb_dma_ch_rf/assign_16_ch_adr1_we -1.608998 0.093171 1.506907 0.209721 -1.309368 -0.647192 -2.119474 -2.449139 -1.244815 -1.242916 0.625774 0.070352 -0.072542 0.506277 -4.409765 -0.213336 0.114516 0.264816 0.604839 -0.478623
wb_dma_wb_if/wire_wbm_data_o -2.481125 -0.036849 -1.821499 1.681558 -1.666324 -2.203359 2.064094 0.638254 -0.377008 1.940392 1.935248 -1.047762 3.049735 0.913164 -4.118643 -4.261575 -2.402529 -0.370807 -1.374779 0.330742
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.631170 -0.154419 0.409843 -1.498079 1.198731 0.548610 -0.399791 0.097373 0.344089 -1.020818 -0.789706 4.173502 -0.934720 -2.472835 0.630250 0.649642 -0.389747 -0.990626 0.734777 0.093623
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.396454 1.910141 -2.323058 -1.276087 1.960414 3.283023 -0.145555 4.497203 -0.142877 -0.616105 -1.343867 -1.440603 -0.220395 -0.820405 -1.449922 0.261856 2.474736 0.545776 3.163348 -4.304713
wb_dma_ch_sel/always_48/case_1/stmt_1 -1.489797 -1.863988 -2.164225 -1.860272 -2.117651 -1.227799 0.046866 0.841716 -1.744932 -3.354821 -4.639010 0.593804 4.973221 1.533669 -2.711982 3.781726 2.008933 1.233264 0.498961 -4.514067
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.224615 0.984289 -0.016442 0.434432 1.082106 -0.952433 -0.733433 -0.791896 -0.709838 0.175765 0.744133 2.753553 0.030339 -1.864863 -0.438379 -1.932229 -1.763229 -0.875311 -1.101761 1.178899
assert_wb_dma_ch_arb/input_grant0 -0.478323 2.894676 -2.445002 -0.391900 0.423567 1.600074 -0.566005 3.180372 -0.949098 -0.231908 -1.179866 -1.681496 1.123181 -0.678593 -0.684514 -1.009165 1.753936 0.047592 1.603198 -1.963346
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.229888 0.941709 -0.034418 0.472628 1.061116 -0.918931 -0.732240 -0.793700 -0.699734 0.160195 0.744352 2.702722 0.022857 -1.815538 -0.420309 -1.861620 -1.715235 -0.842365 -1.128283 1.170961
wb_dma_ch_pri_enc/wire_pri18_out 1.629987 -0.213366 0.468102 -1.454393 1.183190 0.606979 -0.380068 0.087470 0.418365 -1.018354 -0.766273 4.007946 -0.958808 -2.391259 0.637818 0.710439 -0.364117 -0.952740 0.787382 0.072651
wb_dma_ch_sel/assign_156_req_p0 -0.004246 2.646732 -0.475636 0.642433 -1.766295 -0.050553 -0.510178 0.915353 -0.406811 -1.218701 -1.988983 -2.860787 -2.272905 -1.027736 0.830352 0.755058 3.081305 -0.413795 3.125375 -0.914505
wb_dma_ch_rf/reg_ch_err 0.718442 1.705030 -2.566072 -0.334192 -0.273299 0.912316 0.863107 2.488457 -0.230366 -1.243016 -1.683686 2.234273 -0.375933 -3.082208 2.478947 1.398751 1.692553 -0.954486 3.054881 -1.811597
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.895057 -1.056468 0.091463 -0.855032 1.544314 1.669221 0.430283 1.242298 0.804049 -0.370316 -0.181401 0.291130 -1.300683 -0.123265 -0.758652 1.339707 0.689838 0.484460 1.479111 -2.283062
wb_dma_wb_slv/input_wb_addr_i -1.064343 2.628566 0.262609 0.886417 -3.903059 -3.923088 -1.794126 -0.503973 -1.886071 -0.979777 -2.363795 -0.593185 2.992318 -0.131626 0.193043 -3.640373 -2.574529 -2.656783 -4.259404 3.749828
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.230308 0.968787 -0.080742 0.425312 0.943321 -0.950032 -0.673063 -0.759231 -0.708661 0.170551 0.648390 2.522681 0.098986 -1.700727 -0.439748 -1.828531 -1.639467 -0.792110 -1.096607 1.118241
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.254510 0.927216 0.017483 0.437505 0.995140 -0.973295 -0.684702 -0.795114 -0.696902 0.208927 0.713546 2.544967 0.044888 -1.733259 -0.413670 -1.875406 -1.694245 -0.792808 -1.170532 1.167457
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.242451 0.918371 0.007867 0.435885 1.046594 -0.965072 -0.713841 -0.837564 -0.712135 0.228374 0.750138 2.561817 0.013890 -1.711369 -0.462687 -1.877859 -1.694113 -0.826887 -1.174009 1.174379
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.429267 0.511567 -0.285105 -2.024562 2.637790 2.035732 -1.874331 3.657224 0.532501 0.042529 -2.802428 -3.152391 -0.870905 0.201568 -0.222863 -0.601343 2.587017 -0.594669 0.020229 0.043791
