// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qcom-ipq8065-smb208.dtsi"
#include <dt-bindings/input/input.h>

/ {
	model = "Qxwlan E5200";
	compatible = "qxwlan,e5200", "qcom,ipq8065", "qcom,ipq8064";

	memory@42000000 {
		reg = <0x42000000 0x1e000000>;
		device_type = "memory";
	};

	aliases {
		led-boot = &pwr_green;
		led-failsafe = &pwr_green;
		led-running = &pwr_green;
		led-upgrade = &pwr_green;
	};

	chosen {
		bootargs = " console=ttyMSM0,115200n8 rootwait";
	};

	keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&button_pins>;
		pinctrl-names = "default";

		wps {
			label = "wps";
			gpios = <&qcom_pinmux 16 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
			debounce-interval = <60>;
			wakeup-source;
		};

		reset {
			label = "reset";
			gpios = <&qcom_pinmux 15 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&led_pins>;
		pinctrl-names = "default";

		wlan5g_red {
			label = "red:wlan5g";
			gpios = <&qcom_pinmux 55 GPIO_ACTIVE_HIGH>;
		};

		wlan5g_green {
			label = "green:wlan5g";
			gpios = <&qcom_pinmux 56 GPIO_ACTIVE_HIGH>;
		};

		wlan2g_red {
			label = "red:wlan2g";
			gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
		};

		2g_green {
			label = "green:wlan2g";
			gpios = <&qcom_pinmux 54 GPIO_ACTIVE_HIGH>;
		};

		ctrl_green {
			label = "green:ctrl";
			gpios = <&qcom_pinmux 64 GPIO_ACTIVE_HIGH>;
		};

		pwr_green: pwr_green {
			label = "green:pwr";
			gpios = <&qcom_pinmux 26 GPIO_ACTIVE_HIGH>;
		};
	};
};

&qcom_pinmux {
	spi_pins: spi_pins {
		mux {
			pins = "gpio18", "gpio19", "gpio21";
			function = "gsbi5";
			drive-strength = <10>;
			bias-pull-down;
		};

		clk {
			pins = "gpio21";
			function = "gsbi5";
			drive-strength = <12>;
			bias-pull-down;
		};

		cs {
			pins = "gpio20";
			function = "gpio";
			drive-strength = <10>;
			bias-pull-up;
		};
	};

	led_pins: led_pins {
		mux {
			pins = "gpio65", "gpio64",
				   "gpio53", "gpio54",
				   "gpio55", "gpio56",
				   "gpio26", "gpio64";
			function = "gpio";
			drive-strength = <2>;
			bias-pull-up;
		};
	};

	button_pins: button_pins {
		mux {
			pins = "gpio15", "gpio16";
			function = "gpio";
			drive-strength = <2>;
			bias-pull-up;
		};
	};

};

&gsbi5 {
	qcom,mode = <GSBI_PROT_SPI>;
	status = "okay";

	spi@1a280000 {
		status = "okay";
		spi-max-frequency = <50000000>;

		pinctrl-0 = <&spi_pins>;
		pinctrl-names = "default";

		cs-gpios = <&qcom_pinmux 20 GPIO_ACTIVE_HIGH>;

		flash@0 {
			compatible = "jedec,spi-nor";
			#address-cells = <1>;
			#size-cells = <1>;
			spi-max-frequency = <50000000>;
			reg = <0>;

			partitions {
				compatible = "fixed-partitions";
				#address-cells = <1>;
				#size-cells = <1>;

				SBL1@0 {
					label = "SBL1";
					reg = <0x0 0x10000>;
					read-only;
				};

				MIBIB@10000 {
					label = "MIBIB";
					reg = <0x10000 0x20000>;
					read-only;
				};

				SBL2@30000 {
					label = "SBL2";
					reg = <0x30000 0x30000>;
					read-only;
				};

				SBL3@60000 {
					label = "SBL3";
					reg = <0x60000 0x30000>;
					read-only;
				};

				DDRCONFIG@90000 {
					label = "DDRCONFIG";
					reg = <0x90000 0x10000>;
					read-only;
				};

				SSD@a0000 {
					label = "SSD";
					reg = <0xa0000 0x10000>;
					read-only;
				};

				TZ@b0000 {
					label = "TZ";
					reg = <0xb0000 0x30000>;
					read-only;
				};

				RPM@e0000 {
					label = "RPM";
					reg = <0xe0000 0x20000>;
					read-only;
				};

				APPSBL@100000 {
					label = "APPSBL";
					reg = <0x100000 0x80000>;
					read-only;
				};

				APPSBLENV@180000 {
					label = "APPSBLENV";
					reg = <0x180000 0x10000>;
					read-only;
				};

				ART@190000 {
					label = "ART";
					reg = <0x190000 0x40000>;
					read-only;

					compatible = "nvmem-cells";
					#address-cells = <1>;
					#size-cells = <1>;

					macaddr_ART_0: macaddr@0 {
						reg = <0x0 0x6>;
					};

					macaddr_ART_6: macaddr@6 {
						reg = <0x6 0x6>;
					};
				};

				BOOTCONFIG@1d0000 {
					label = "BOOTCONFIG";
					reg = <0x1d0000 0x10000>;
					read-only;
				};

				APPSBL_1@1e0000 {
					label = "APPSBL_1";
					reg = <0x1e0000 0x70000>;
					read-only;
				};
			};
		};
	};
};

&hs_phy_0 {
	status = "okay";
};

&ss_phy_0 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&hs_phy_1 {
	status = "okay";
};

&ss_phy_1 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&dwc3_0 {
	#address-cells = <1>;
	#size-cells = <0>;

	hub_port0: port@1 {
		reg = <1>;
		#trigger-source-cells = <0>;
	};
};

&dwc3_1 {
	#address-cells = <1>;
	#size-cells = <0>;

	hub_port1: port@1 {
		reg = <1>;
		#trigger-source-cells = <0>;
	};
};

&pcie0 {
	status = "disabled";
};

&pcie1 {
	status = "disabled";
};

&mdio0 {
	status = "okay";
	pinctrl-0 = <&mdio0_pins>;
	pinctrl-names = "default";

	switch@10 {
		compatible = "qca,qca8337";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x10>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "cpu";
				ethernet = <&gmac1>;
				phy-mode = "rgmii";
				tx-internal-delay-ps = <1000>;
				rx-internal-delay-ps = <1000>;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			port@1 {
				reg = <1>;
				label = "lan1";
				phy-mode = "internal";
				phy-handle = <&phy_port1>;
			};

			port@2 {
				reg = <2>;
				label = "lan2";
				phy-mode = "internal";
				phy-handle = <&phy_port2>;
			};

			port@3 {
				reg = <3>;
				label = "lan3";
				phy-mode = "internal";
				phy-handle = <&phy_port3>;
			};

			port@4 {
				reg = <4>;
				label = "lan4";
				phy-mode = "internal";
				phy-handle = <&phy_port4>;
			};

			port@5 {
				reg = <5>;
				label = "wan";
				phy-mode = "internal";
				phy-handle = <&phy_port5>;
			};

			port@6 {
				reg = <6>;
				label = "cpu";
				ethernet = <&gmac2>;
				phy-mode = "sgmii";
				qca,sgmii-enable-pll;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};
		};

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;

			phy_port1: phy@0 {
				reg = <0>;
			};

			phy_port2: phy@1 {
				reg = <1>;
			};

			phy_port3: phy@2 {
				reg = <2>;
			};

			phy_port4: phy@3 {
				reg = <3>;
			};

			phy_port5: phy@4 {
				reg = <4>;
			};
		};
	};
};

&gmac1 {
	status = "okay";

	phy-mode = "rgmii";
	qcom,id = <1>;

	pinctrl-0 = <&rgmii2_pins>;
	pinctrl-names = "default";

	nvmem-cells = <&macaddr_ART_6>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&gmac2 {
	status = "okay";

	phy-mode = "sgmii";
	qcom,id = <2>;

	nvmem-cells = <&macaddr_ART_0>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&nand {
	status = "okay";
	pinctrl-0 = <&nand_pins>;
	pinctrl-names = "default";

	nand@0 {
		reg = <0>;
		compatible = "qcom,nandcs";

		nand-ecc-strength = <4>;
		nand-bus-width = <8>;
		nand-ecc-step-size = <512>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			ubi@0 {
				label = "ubi";
				reg = <0x0000000 0x4000000>;
			};

			rootfs_1@4000000 {
				label = "rootfs_1";
				reg = <0x4000000 0x4000000>;
			};
		};
	};
};

&adm_dma {
	status = "okay";
};
