\m4_TLV_version 1d --fmtFlatSignals --bestsv --noline: tl-x.org
\SV
   m4_include_lib(['http://TODO/kernel_module.tlvlib'])
   // Vector add kernel example, using TL-Verilog.
   m4+kernel_flow_module(toy_kernel, |kernel, @1, |kernel, @1, /trans)
\TLV
   |kernel
      @1
         /trans
            /value[C_DATA_WIDTH/32-1:0]
               $value[#value * 32 +: 32] = $in_data[#value * 32 +: 32] + 1;
            $out_data[C_DATA_WIDTH-1:0] = /value[*]$value;
\SV
   endmodule
