1 Trans Cache Miss in Addr 0 at Mem Cycle 19 -----Miss_counter =  1
1 Trans Cache Miss in Addr 0 at Mem Cycle 20 -----Miss_counter =  2
1 Trans Cache Miss in Addr 0 at Mem Cycle 21 -----Miss_counter =  3
1 Trans Cache Miss in Addr 0 at Mem Cycle 22 -----Miss_counter =  4
1 Trans Cache Miss in Addr 0 at Mem Cycle 23 -----Miss_counter =  5
1 Trans Cache Miss in Addr 0 at Mem Cycle 24 -----Miss_counter =  6
1 Trans Cache Miss in Addr 0 at Mem Cycle 25 -----Miss_counter =  7
1 Trans Cache Miss in Addr 0 at Mem Cycle 26 -----Miss_counter =  8
1 Trans Cache Miss in Addr 0 at Mem Cycle 27 -----Miss_counter =  9
1 Trans Cache Miss in Addr 0 at Mem Cycle 28 -----Miss_counter =  10
1 Trans Cache Miss in Addr 0 at Mem Cycle 29 -----Miss_counter =  11
1 Trans Cache Miss in Addr 0 at Mem Cycle 30 -----Miss_counter =  12
1 Trans Cache Miss in Addr 0 at Mem Cycle 31 -----Miss_counter =  13
1 Trans Cache Miss in Addr 0 at Mem Cycle 32 -----Miss_counter =  14
1 Trans Cache Miss in Addr 0 at Mem Cycle 33 -----Miss_counter =  15
1 Trans Cache Miss in Addr 0 at Mem Cycle 34 -----Miss_counter =  16
1 Trans Cache Miss in Addr 8 at Mem Cycle 35 -----Miss_counter =  17
1 Trans Cache Miss in Addr 8 at Mem Cycle 36 -----Miss_counter =  18
1 Trans Cache Miss in Addr 8 at Mem Cycle 37 -----Miss_counter =  19
1 Trans Cache Miss in Addr 8 at Mem Cycle 38 -----Miss_counter =  20
1 Trans Cache Miss in Addr 8 at Mem Cycle 39 -----Miss_counter =  21
1 Trans Cache Miss in Addr 0 at Mem Cycle 47 -----Miss_counter =  22
1 Trans Cache Miss in Addr 96 at Mem Cycle 47 -----Miss_counter =  23
1 Trans Cache Miss in Addr 0 at Mem Cycle 48 -----Miss_counter =  24
1 Trans Cache Miss in Addr 96 at Mem Cycle 48 -----Miss_counter =  25
1 Trans Cache Miss in Addr 0 at Mem Cycle 51 -----Miss_counter =  26
1 Trans Cache Miss in Addr 96 at Mem Cycle 51 -----Miss_counter =  27
1 Trans Cache Miss in Addr 8 at Mem Cycle 52 -----Miss_counter =  28
1 Trans Cache Miss in Addr 96 at Mem Cycle 52 -----Miss_counter =  29
1 Trans Cache Miss in Addr 8 at Mem Cycle 55 -----Miss_counter =  30
1 Trans Cache Miss in Addr 104 at Mem Cycle 55 -----Miss_counter =  31
1 Trans Cache Miss in Addr 8 at Mem Cycle 56 -----Miss_counter =  32
1 Trans Cache Miss in Addr 104 at Mem Cycle 56 -----Miss_counter =  33
1 Trans Cache Miss in Addr 8 at Mem Cycle 59 -----Miss_counter =  34
1 Trans Cache Miss in Addr 104 at Mem Cycle 59 -----Miss_counter =  35
1 Trans Cache Miss in Addr 8 at Mem Cycle 60 -----Miss_counter =  36
1 Trans Cache Miss in Addr 104 at Mem Cycle 60 -----Miss_counter =  37
1 Trans Cache Miss in Addr 8 at Mem Cycle 63 -----Miss_counter =  38
1 Trans Cache Miss in Addr 104 at Mem Cycle 63 -----Miss_counter =  39
1 Trans Cache Miss in Addr 8 at Mem Cycle 64 -----Miss_counter =  40
1 Trans Cache Miss in Addr 104 at Mem Cycle 64 -----Miss_counter =  41
1 Trans Cache Miss in Addr 8 at Mem Cycle 67 -----Miss_counter =  42
1 Trans Cache Miss in Addr 8 at Mem Cycle 75 -----Miss_counter =  43
1 Trans Cache Miss in Addr 200 at Mem Cycle 76 -----Miss_counter =  44
1 Trans Cache Miss in Addr 200 at Mem Cycle 77 -----Miss_counter =  45
1 Trans Cache Miss in Addr 8 at Mem Cycle 78 -----Miss_counter =  46
1 Trans Cache Miss in Addr 8 at Mem Cycle 79 -----Miss_counter =  47
1 Trans Cache Miss in Addr 200 at Mem Cycle 80 -----Miss_counter =  48
1 Trans Cache Miss in Addr 200 at Mem Cycle 81 -----Miss_counter =  49
1 Trans Cache Miss in Addr 8 at Mem Cycle 82 -----Miss_counter =  50
1 Trans Cache Miss in Addr 8 at Mem Cycle 83 -----Miss_counter =  51
1 Trans Cache Miss in Addr 200 at Mem Cycle 84 -----Miss_counter =  52
1 Trans Cache Miss in Addr 200 at Mem Cycle 85 -----Miss_counter =  53
1 Trans Cache Miss in Addr 8 at Mem Cycle 86 -----Miss_counter =  54
1 Trans Cache Miss in Addr 200 at Mem Cycle 87 -----Miss_counter =  55
1 Trans Cache Miss in Addr 16 at Mem Cycle 87 -----Miss_counter =  56
1 Trans Cache Miss in Addr 200 at Mem Cycle 88 -----Miss_counter =  57
1 Trans Cache Miss in Addr 16 at Mem Cycle 88 -----Miss_counter =  58
1 Trans Cache Miss in Addr 16 at Mem Cycle 91 -----Miss_counter =  59
1 Trans Cache Miss in Addr 208 at Mem Cycle 92 -----Miss_counter =  60
1 Trans Cache Miss in Addr 208 at Mem Cycle 93 -----Miss_counter =  61
1 Trans Cache Miss in Addr 16 at Mem Cycle 94 -----Miss_counter =  62
1 Trans Cache Miss in Addr 16 at Mem Cycle 95 -----Miss_counter =  63
1 Trans Cache Miss in Addr 8 at Mem Cycle 103 -----Miss_counter =  64
1 Trans Cache Miss in Addr 296 at Mem Cycle 103 -----Miss_counter =  65
1 Trans Cache Miss in Addr 16 at Mem Cycle 104 -----Miss_counter =  66
1 Trans Cache Miss in Addr 296 at Mem Cycle 104 -----Miss_counter =  67
1 Trans Cache Miss in Addr 16 at Mem Cycle 107 -----Miss_counter =  68
1 Trans Cache Miss in Addr 296 at Mem Cycle 107 -----Miss_counter =  69
1 Trans Cache Miss in Addr 16 at Mem Cycle 108 -----Miss_counter =  70
1 Trans Cache Miss in Addr 296 at Mem Cycle 108 -----Miss_counter =  71
1 Trans Cache Miss in Addr 16 at Mem Cycle 111 -----Miss_counter =  72
1 Trans Cache Miss in Addr 304 at Mem Cycle 111 -----Miss_counter =  73
1 Trans Cache Miss in Addr 16 at Mem Cycle 112 -----Miss_counter =  74
1 Trans Cache Miss in Addr 304 at Mem Cycle 112 -----Miss_counter =  75
1 Trans Cache Miss in Addr 16 at Mem Cycle 115 -----Miss_counter =  76
1 Trans Cache Miss in Addr 304 at Mem Cycle 115 -----Miss_counter =  77
1 Trans Cache Miss in Addr 16 at Mem Cycle 116 -----Miss_counter =  78
1 Trans Cache Miss in Addr 304 at Mem Cycle 116 -----Miss_counter =  79
1 Trans Cache Miss in Addr 16 at Mem Cycle 119 -----Miss_counter =  80
1 Trans Cache Miss in Addr 304 at Mem Cycle 119 -----Miss_counter =  81
1 Trans Cache Miss in Addr 24 at Mem Cycle 120 -----Miss_counter =  82
1 Trans Cache Miss in Addr 304 at Mem Cycle 120 -----Miss_counter =  83
1 Trans Cache Miss in Addr 24 at Mem Cycle 123 -----Miss_counter =  84
1 Trans Cache Miss in Addr 16 at Mem Cycle 131 -----Miss_counter =  85
1 Trans Cache Miss in Addr 400 at Mem Cycle 132 -----Miss_counter =  86
1 Trans Cache Miss in Addr 400 at Mem Cycle 133 -----Miss_counter =  87
1 Trans Cache Miss in Addr 16 at Mem Cycle 134 -----Miss_counter =  88
1 Trans Cache Miss in Addr 16 at Mem Cycle 135 -----Miss_counter =  89
1 Trans Cache Miss in Addr 400 at Mem Cycle 136 -----Miss_counter =  90
1 Trans Cache Miss in Addr 400 at Mem Cycle 137 -----Miss_counter =  91
1 Trans Cache Miss in Addr 16 at Mem Cycle 138 -----Miss_counter =  92
1 Trans Cache Miss in Addr 400 at Mem Cycle 139 -----Miss_counter =  93
1 Trans Cache Miss in Addr 24 at Mem Cycle 139 -----Miss_counter =  94
1 Trans Cache Miss in Addr 400 at Mem Cycle 140 -----Miss_counter =  95
1 Trans Cache Miss in Addr 24 at Mem Cycle 140 -----Miss_counter =  96
1 Trans Cache Miss in Addr 400 at Mem Cycle 143 -----Miss_counter =  97
1 Trans Cache Miss in Addr 24 at Mem Cycle 143 -----Miss_counter =  98
1 Trans Cache Miss in Addr 400 at Mem Cycle 144 -----Miss_counter =  99
1 Trans Cache Miss in Addr 24 at Mem Cycle 144 -----Miss_counter =  100
1 Trans Cache Miss in Addr 24 at Mem Cycle 147 -----Miss_counter =  101
1 Trans Cache Miss in Addr 408 at Mem Cycle 148 -----Miss_counter =  102
1 Trans Cache Miss in Addr 408 at Mem Cycle 149 -----Miss_counter =  103
1 Trans Cache Miss in Addr 24 at Mem Cycle 150 -----Miss_counter =  104
1 Trans Cache Miss in Addr 24 at Mem Cycle 151 -----Miss_counter =  105
