
---------- Begin Simulation Statistics ----------
host_inst_rate                                 115560                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333836                       # Number of bytes of host memory used
host_seconds                                   173.07                       # Real time elapsed on the host
host_tick_rate                              736803467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.127518                       # Number of seconds simulated
sim_ticks                                127518383000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 43030.254201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 39884.417610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084418                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   151705743000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 140445079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 73783.064799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 71847.441545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     579565974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2988                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    349681498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4867                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15954.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 59502.669065                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672606                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             556                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       175498                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     33083484                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5903279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43098.619600                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39928.534622                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369864                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    152285308974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598551                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533415                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 140794760998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3526169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.611272                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            625.942097                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5903279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43098.619600                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39928.534622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369864                       # number of overall hits
system.cpu.dcache.overall_miss_latency   152285308974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598551                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533415                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 140794760998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3526169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524460                       # number of replacements
system.cpu.dcache.sampled_refs                3525311                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                625.942097                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2371144                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13547995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 37352.776271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 33506.873185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13542466                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      206523500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5529                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    173063000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000381                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5165                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2621.460705                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13547995                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 37352.776271                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 33506.873185                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13542466                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       206523500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000408                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5529                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    173063000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000381                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5165                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.364864                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            186.810528                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13547995                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 37352.776271                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 33506.873185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13542466                       # number of overall hits
system.cpu.icache.overall_miss_latency      206523500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000408                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5529                       # number of overall misses
system.cpu.icache.overall_mshr_hits               363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    173063000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000381                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5165                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5166                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                186.810528                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13542466                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 58353.843920                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    130365054886                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2234044                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69217.735849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 53668.051360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                           34                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            275140500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.991519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3975                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       213169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.990771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3972                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526468                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       76918.850158                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  67547.631413                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2036194                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           114630162500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.422597                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1490274                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    182848                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       88313462000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.370746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1307425                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     952                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    67007.878151                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 51600.315126                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            63791500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       952                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       49123500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  952                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.575413                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530477                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        76898.363660                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   67505.592509                       # average overall mshr miss latency
system.l2.demand_hits                         2036228                       # number of demand (read+write) hits
system.l2.demand_miss_latency            114905303000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.423243                       # miss rate for demand accesses
system.l2.demand_misses                       1494249                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     182851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        88526631500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.371450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1311397                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.267786                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000467                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4387.409156                       # Average occupied blocks per context
system.l2.occ_blocks::1                      7.653467                       # Average occupied blocks per context
system.l2.overall_accesses                    3530477                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       76898.363660                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  61738.916650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2036228                       # number of overall hits
system.l2.overall_miss_latency           114905303000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.423243                       # miss rate for overall accesses
system.l2.overall_misses                      1494249                       # number of overall misses
system.l2.overall_mshr_hits                    182851                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      218891686386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.004239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3545441                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.910893                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2034975                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2240248                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2238934                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1310                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3538766                       # number of replacements
system.l2.sampled_refs                        3543251                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4395.062623                       # Cycle average of tags in use
system.l2.total_refs                          2038832                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                138203386                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4592982                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4784993                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20432                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5240796                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5385636                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53914                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       237788                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     45840702                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.224991                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.900801                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     41136763     89.74%     89.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2429699      5.30%     95.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1340771      2.92%     97.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138113      0.30%     98.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91655      0.20%     98.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       307515      0.67%     99.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       127117      0.28%     99.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31281      0.07%     99.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       237788      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     45840702                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20094                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21994404                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    11.683338                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              11.683338                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     31186904                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        88571                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33957085                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7537117                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6700818                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2935901                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1443                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       415862                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3998095                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3406499                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591596                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3829973                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3239031                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590942                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        168122                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167468                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             654                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5385636                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3274203                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10659635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35297863                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        315188                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.046097                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3274203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4646896                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.302121                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     48776603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.723664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.931561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       41391243     84.86%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936807      1.92%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74662      0.15%     86.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          63866      0.13%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4022545      8.25%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56672      0.12%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82180      0.17%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35510      0.07%     95.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2113118      4.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     48776603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              68056776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2328247                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363621                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.122200                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4004498                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           168122                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        11978426                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13663412                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.651905                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7808791                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.116948                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14255833                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        22996                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      21211652                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8757800                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        22283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       185235                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32625963                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3836376                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18816                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14277031                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       684321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          887                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2935901                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1462470                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         5354                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        33287                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          581                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6246867                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        41139                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          581                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7104                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.085592                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.085592                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10278501     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4208      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3840936     26.87%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169798      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14295847                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8893                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000622                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           66      0.74%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4989     56.10%     56.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3838     43.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     48776603                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.293088                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.678113                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     38508764     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7844283     16.08%     95.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1201161      2.46%     97.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       962326      1.97%     99.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       158192      0.32%     99.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86634      0.18%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10599      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4420      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          224      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     48776603                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.122361                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32262341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14295847                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22243443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          512                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31587912                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3274275                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3274203                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              72                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        67181                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2513                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8757800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       185235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              116833379                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     27254884                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      3919505                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8404606                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        26602                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1137                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53029040                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     32934167                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27407143                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6396351                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2935901                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3784849                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19151199                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7475324                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1396587                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
