{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 14:52:20 2007 " "Info: Processing started: Wed May 02 14:52:20 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "D_latch:U2\|Qb " "Warning: Node \"D_latch:U2\|Qb\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WTAN_SCC_NODE" "D_latch:U2\|Qa " "Warning: Node \"D_latch:U2\|Qa\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "D_latch:U1\|Qa " "Warning: Node \"D_latch:U1\|Qa\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WTAN_SCC_NODE" "D_latch:U1\|Qb " "Warning: Node \"D_latch:U1\|Qb\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] LEDR\[0\] 10.234 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"LEDR\[0\]\" is 10.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.275 ns) 1.639 ns D_latch:U1\|R 2 COMB LCCOMB_X64_Y19_N10 1 " "Info: 2: + IC(0.365 ns) + CELL(0.275 ns) = 1.639 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 1; COMB Node = 'D_latch:U1\|R'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { SW[0] D_latch:U1|R } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.413 ns) 2.319 ns D_latch:U1\|R_g 3 COMB LCCOMB_X64_Y19_N12 2 " "Info: 3: + IC(0.267 ns) + CELL(0.413 ns) = 2.319 ns; Loc. = LCCOMB_X64_Y19_N12; Fanout = 2; COMB Node = 'D_latch:U1\|R_g'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { D_latch:U1|R D_latch:U1|R_g } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.797 ns) 3.116 ns D_latch:U1\|Qa 4 COMB LOOP LCCOMB_X64_Y19_N0 3 " "Info: 4: + IC(0.000 ns) + CELL(0.797 ns) = 3.116 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 3; COMB LOOP Node = 'D_latch:U1\|Qa'" { { "Info" "ITDB_PART_OF_SCC" "D_latch:U1\|Qa LCCOMB_X64_Y19_N0 " "Info: Loc. = LCCOMB_X64_Y19_N0; Node \"D_latch:U1\|Qa\"" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0} { "Info" "ITDB_PART_OF_SCC" "D_latch:U1\|Qb LCCOMB_X64_Y19_N28 " "Info: Loc. = LCCOMB_X64_Y19_N28; Node \"D_latch:U1\|Qb\"" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qa } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qb } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { D_latch:U1|R_g D_latch:U1|Qa } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.523 ns D_latch:U2\|R 5 COMB LCCOMB_X64_Y19_N26 1 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 3.523 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = 'D_latch:U2\|R'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { D_latch:U1|Qa D_latch:U2|R } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.195 ns D_latch:U2\|R_g 6 COMB LCCOMB_X64_Y19_N22 2 " "Info: 6: + IC(0.252 ns) + CELL(0.420 ns) = 4.195 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 2; COMB Node = 'D_latch:U2\|R_g'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { D_latch:U2|R D_latch:U2|R_g } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.351 ns) 5.546 ns D_latch:U2\|Qa 7 COMB LOOP LCCOMB_X64_Y19_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(1.351 ns) = 5.546 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB LOOP Node = 'D_latch:U2\|Qa'" { { "Info" "ITDB_PART_OF_SCC" "D_latch:U2\|Qa LCCOMB_X64_Y19_N18 " "Info: Loc. = LCCOMB_X64_Y19_N18; Node \"D_latch:U2\|Qa\"" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0} { "Info" "ITDB_PART_OF_SCC" "D_latch:U2\|Qb LCCOMB_X64_Y19_N2 " "Info: Loc. = LCCOMB_X64_Y19_N2; Node \"D_latch:U2\|Qb\"" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qa } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qb } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { D_latch:U2|R_g D_latch:U2|Qa } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(2.818 ns) 10.234 ns LEDR\[0\] 8 PIN PIN_AE23 0 " "Info: 8: + IC(1.870 ns) + CELL(2.818 ns) = 10.234 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { D_latch:U2|Qa LEDR[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise3/solutions/part3.VHDL/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.223 ns ( 70.58 % ) " "Info: Total cell delay = 7.223 ns ( 70.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.011 ns ( 29.42 % ) " "Info: Total interconnect delay = 3.011 ns ( 29.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { SW[0] D_latch:U1|R D_latch:U1|R_g D_latch:U1|Qa D_latch:U2|R D_latch:U2|R_g D_latch:U2|Qa LEDR[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { SW[0] SW[0]~combout D_latch:U1|R D_latch:U1|R_g D_latch:U1|Qa D_latch:U2|R D_latch:U2|R_g D_latch:U2|Qa LEDR[0] } { 0.000ns 0.000ns 0.365ns 0.267ns 0.000ns 0.257ns 0.252ns 0.000ns 1.870ns } { 0.000ns 0.999ns 0.275ns 0.413ns 0.797ns 0.150ns 0.420ns 1.351ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 14:52:20 2007 " "Info: Processing ended: Wed May 02 14:52:20 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
