

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Tue Nov  4 00:15:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|      132|  0.230 us|  1.320 us|   24|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filtertest_2_fu_176                   |FIR_filtertest_2                   |       10|       10|   0.100 us|   0.100 us|   10|   10|                                              no|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_191   |FIR_HLS_Pipeline_VITIS_LOOP_65_1   |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_200   |FIR_HLS_Pipeline_VITIS_LOOP_69_2   |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_1_fu_206   |FIR_HLS_Pipeline_VITIS_LOOP_83_1   |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_11_fu_215  |FIR_HLS_Pipeline_VITIS_LOOP_83_11  |      118|      118|   1.180 us|   1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_12_fu_224  |FIR_HLS_Pipeline_VITIS_LOOP_83_12  |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     134|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     7|     246|     813|    -|
|Memory           |        2|     -|     571|      32|    0|
|Multiplexer      |        -|     -|       0|     582|    -|
|Register         |        -|     -|     217|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     9|    1034|    1561|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_191   |FIR_HLS_Pipeline_VITIS_LOOP_65_1   |        0|   2|  52|  163|    0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_200   |FIR_HLS_Pipeline_VITIS_LOOP_69_2   |        0|   0|   8|   67|    0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_1_fu_206   |FIR_HLS_Pipeline_VITIS_LOOP_83_1   |        0|   1|  39|  112|    0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_11_fu_215  |FIR_HLS_Pipeline_VITIS_LOOP_83_11  |        1|   1|  48|  124|    0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_12_fu_224  |FIR_HLS_Pipeline_VITIS_LOOP_83_12  |        0|   1|  39|  112|    0|
    |grp_FIR_filtertest_2_fu_176                   |FIR_filtertest_2                   |        0|   2|  60|  235|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |Total                                         |                                   |        1|   7| 246|  813|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_9ns_30s_30_4_1_U32  |mac_muladd_16s_9ns_30s_30_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_9ns_32s_32_4_1_U31  |mac_muladd_16s_9ns_32s_32_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |H_filter_FIR_dec_40_U  |H_filter_FIR_dec_40_RAM_AUTO_1R1W  |        0|  64|   3|    0|     6|   32|     1|          192|
    |H_filter_FIR_int_40_U  |H_filter_FIR_dec_40_RAM_AUTO_1R1W  |        0|  64|   3|    0|     6|   32|     1|          192|
    |H_filter_FIR_dec_43_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_filter_FIR_int_41_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_filter_FIR_dec_42_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_filter_FIR_int_42_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_filter_FIR_dec_41_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_filter_FIR_int_43_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_filter_FIR_kernel_U  |H_filter_FIR_kernel_RAM_AUTO_1R1W  |        2|   0|   0|    0|   117|   32|     1|         3744|
    |b_FIR_dec_int_40_U     |b_FIR_dec_int_40_ROM_AUTO_1R       |        0|  14|   2|    0|     6|   14|     1|           84|
    |b_FIR_dec_int_41_U     |b_FIR_dec_int_41_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_42_U     |b_FIR_dec_int_42_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_43_U     |b_FIR_dec_int_43_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                   |        2| 571|  32|    0|   180|  347|    13|         5397|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_327_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln24_fu_321_p2                |         +|   0|  0|  16|          16|          16|
    |add_ln81_fu_370_p2                |         +|   0|  0|  39|          32|          32|
    |x_n_fu_333_p2                     |         +|   0|  0|  16|          16|          16|
    |sub_ln81_fu_360_p2                |         -|   0|  0|  30|          23|          23|
    |ap_block_state18_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |H_filter_FIR_int_41_we0           |        or|   0|  0|   2|           1|           1|
    |ap_block_state16_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state19                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 134|         108|         108|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |H_filter_FIR_dec_40_address0               |    9|          2|    3|          6|
    |H_filter_FIR_dec_40_ce0                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_41_ce0                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_41_ce1                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_41_we0                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_42_ce0                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_42_ce1                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_42_we0                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_43_ce0                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_43_ce1                    |    9|          2|    1|          2|
    |H_filter_FIR_dec_43_we0                    |    9|          2|    1|          2|
    |H_filter_FIR_int_40_address0               |    9|          2|    3|          6|
    |H_filter_FIR_int_40_ce0                    |    9|          2|    1|          2|
    |H_filter_FIR_int_41_address0               |   14|          3|    3|          9|
    |H_filter_FIR_int_41_ce0                    |   14|          3|    1|          3|
    |H_filter_FIR_int_41_ce1                    |    9|          2|    1|          2|
    |H_filter_FIR_int_41_d0                     |    9|          2|   32|         64|
    |H_filter_FIR_int_41_we0                    |    9|          2|    1|          2|
    |H_filter_FIR_int_42_ce0                    |    9|          2|    1|          2|
    |H_filter_FIR_int_42_ce1                    |    9|          2|    1|          2|
    |H_filter_FIR_int_42_we0                    |    9|          2|    1|          2|
    |H_filter_FIR_int_43_ce0                    |    9|          2|    1|          2|
    |H_filter_FIR_int_43_ce1                    |    9|          2|    1|          2|
    |H_filter_FIR_int_43_we0                    |    9|          2|    1|          2|
    |H_filter_FIR_kernel_address0               |    9|          2|    7|         14|
    |H_filter_FIR_kernel_ce0                    |    9|          2|    1|          2|
    |ap_NS_fsm                                  |  101|         20|    1|         20|
    |ap_phi_mux_data_out_load_phi_fu_166_p8     |    9|          2|   14|         28|
    |b_FIR_dec_int_40_address0                  |   14|          3|    3|          9|
    |b_FIR_dec_int_40_ce0                       |   14|          3|    1|          3|
    |b_FIR_dec_int_41_address0                  |   14|          3|    3|          9|
    |b_FIR_dec_int_41_ce0                       |   14|          3|    1|          3|
    |b_FIR_dec_int_42_ce0                       |    9|          2|    1|          2|
    |b_FIR_dec_int_43_ce0                       |    9|          2|    1|          2|
    |data_out_load_reg_163                      |   20|          4|   14|         56|
    |grp_FIR_filtertest_2_fu_176_FIR_coe_q0     |   20|          4|   15|         60|
    |grp_FIR_filtertest_2_fu_176_FIR_delays_q0  |   31|          6|   32|        192|
    |grp_FIR_filtertest_2_fu_176_FIR_delays_q1  |   31|          6|   32|        192|
    |grp_FIR_filtertest_2_fu_176_x_n            |   14|          3|   16|         48|
    |input_r_TDATA_blk_n                        |    9|          2|    1|          2|
    |mod_value                                  |   20|          4|    2|          8|
    |output_r_TDATA_blk_n                       |    9|          2|    1|          2|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  582|        123|  207|        778|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |H_filter_FIR_kernel_load_reg_483                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                  |  19|   0|   19|          0|
    |data_out_load_reg_163                                      |  14|   0|   14|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_191_ap_start_reg   |   1|   0|    1|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_200_ap_start_reg   |   1|   0|    1|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_11_fu_215_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_12_fu_224_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_83_1_fu_206_ap_start_reg   |   1|   0|    1|          0|
    |grp_FIR_filtertest_2_fu_176_ap_start_reg                   |   1|   0|    1|          0|
    |mod_value                                                  |   2|   0|    2|          0|
    |mod_value_load_reg_453                                     |   2|   0|    2|          0|
    |trunc_ln81_reg_503                                         |  30|   0|   30|          0|
    |x_n_1_reg_447                                              |  16|   0|   16|          0|
    |x_n_reg_488                                                |  16|   0|   16|          0|
    |y1_phase1                                                  |  16|   0|   16|          0|
    |y1_phase2                                                  |  16|   0|   16|          0|
    |y1_phase3                                                  |  16|   0|   16|          0|
    |y2                                                         |  16|   0|   16|          0|
    |y_3_reg_493                                                |  16|   0|   16|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 217|   0|  217|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

