# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do CaixaEletronico_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/TrabalhoFinal---LABSD/CaixaEletronico/Reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:12 on Feb 06,2025
# vcom -reportprogress 300 -93 -work work C:/TrabalhoFinal---LABSD/CaixaEletronico/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg
# -- Compiling architecture Behavioral of Reg
# End time: 00:48:12 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:12 on Feb 06,2025
# vcom -reportprogress 300 -93 -work work C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CaixaEletronico
# -- Compiling architecture Behavioral of CaixaEletronico
# End time: 00:48:12 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:12 on Feb 06,2025
# vcom -reportprogress 300 -93 -work work C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoria
# -- Compiling architecture Behavioral of Memoria
# End time: 00:48:12 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/TrabalhoFinal---LABSD/CaixaEletronico/tb_CaixaEletronico.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:12 on Feb 06,2025
# vcom -reportprogress 300 -93 -work work C:/TrabalhoFinal---LABSD/CaixaEletronico/tb_CaixaEletronico.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_CaixaEletronico
# -- Compiling architecture testbench of tb_CaixaEletronico
# End time: 00:48:12 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_CaixaEletronico
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_CaixaEletronico 
# Start time: 00:48:12 on Feb 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_caixaeletronico(testbench)
# Loading work.caixaeletronico(behavioral)
# Loading work.memoria(behavioral)
# Loading work.reg(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 00:48:59 on Feb 06,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
