

================================================================
== Vitis HLS Report for 'MOD_PLAINTEXTMODULUS'
================================================================
* Date:           Tue Mar  4 14:33:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.683 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  32.000 ns|  32.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    500|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     339|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     339|    514|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_235_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln72_fu_178_p2        |         +|   0|  0|  41|          34|          34|
    |add_ln79_fu_271_p2        |         +|   0|  0|  56|          49|          18|
    |add_ln80_fu_276_p2        |         +|   0|  0|  56|          49|          19|
    |add_ln81_fu_305_p2        |         +|   0|  0|  39|          32|          32|
    |res_mult_shift_fu_172_p2  |         +|   0|  0|  56|          49|          49|
    |res_shift_fu_241_p2       |         -|   0|  0|  55|          48|          48|
    |sub_ln78_fu_261_p2        |         -|   0|  0|  56|          49|          49|
    |temp1_fu_116_p2           |         -|   0|  0|  39|          32|          32|
    |temp2_fu_122_p2           |         -|   0|  0|  27|          20|          20|
    |select_ln81_1_fu_310_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln81_fu_297_p3     |    select|   0|  0|  19|           1|          18|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 500|         381|         368|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln30_reg_332                  |  17|   0|   17|          0|
    |add_ln81_reg_359                  |  32|   0|   32|          0|
    |ap_ce_reg                         |   1|   0|    1|          0|
    |ap_return_int_reg                 |  32|   0|   32|          0|
    |input_val_int_reg                 |  32|   0|   32|          0|
    |input_val_read_reg_315            |  32|   0|   32|          0|
    |res_mult_shift_part_reg_320       |  16|   0|   16|          0|
    |res_shift_reg_337                 |  48|   0|   48|          0|
    |sub_ln78_reg_342                  |  49|   0|   49|          0|
    |tmp_reg_354                       |   1|   0|    1|          0|
    |trunc_ln7_reg_326                 |  15|   0|   15|          0|
    |trunc_ln80_reg_348                |  32|   0|   32|          0|
    |trunc_ln80_reg_348_pp0_iter3_reg  |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 339|   0|  339|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  MOD_PLAINTEXTMODULUS|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  MOD_PLAINTEXTMODULUS|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  MOD_PLAINTEXTMODULUS|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  MOD_PLAINTEXTMODULUS|  return value|
|input_val  |   in|   32|     ap_none|             input_val|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

