////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : sevenSegja.vf
// /___/   /\     Timestamp : 11/25/2022 19:45:45
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog C:/.Xilinx/Test/counter0_9/sevenSegja.vf -w C:/.Xilinx/Test/counter0_9/sevenSegja.sch
//Design Name: sevenSegja
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module sevenSegja(D0, 
                  D1, 
                  D2, 
                  D3, 
                  a_P41, 
                  b_P40, 
                  c_P35, 
                  d_P34, 
                  e_P32, 
                  f_P29, 
                  g_P27);

    input D0;
    input D1;
    input D2;
    input D3;
   output a_P41;
   output b_P40;
   output c_P35;
   output d_P34;
   output e_P32;
   output f_P29;
   output g_P27;
   
   wire XLXN_11;
   wire XLXN_12;
   wire XLXN_13;
   wire XLXN_15;
   wire XLXN_25;
   wire XLXN_26;
   wire XLXN_27;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_30;
   wire XLXN_31;
   wire XLXN_32;
   wire XLXN_33;
   wire XLXN_34;
   wire XLXN_35;
   wire XLXN_36;
   wire XLXN_37;
   wire XLXN_38;
   wire XLXN_39;
   wire XLXN_40;
   wire XLXN_41;
   wire XLXN_42;
   wire XLXN_43;
   wire XLXN_44;
   wire XLXN_45;
   wire XLXN_46;
   wire XLXN_47;
   wire XLXN_48;
   wire XLXN_49;
   wire XLXN_50;
   wire XLXN_51;
   wire XLXN_52;
   wire XLXN_53;
   wire XLXN_54;
   wire XLXN_55;
   wire XLXN_56;
   wire XLXN_57;
   
   AND2  XLXI_1 (.I0(XLXN_12), 
                .I1(XLXN_11), 
                .O(XLXN_13));
   AND2  XLXI_3 (.I0(D0), 
                .I1(D2), 
                .O(XLXN_15));
   AND2  XLXI_4 (.I0(XLXN_29), 
                .I1(XLXN_28), 
                .O(XLXN_26));
   AND2  XLXI_5 (.I0(D0), 
                .I1(D1), 
                .O(XLXN_27));
   AND2  XLXI_6 (.I0(XLXN_36), 
                .I1(XLXN_35), 
                .O(XLXN_31));
   AND2  XLXI_7 (.I0(D1), 
                .I1(XLXN_37), 
                .O(XLXN_32));
   AND2  XLXI_8 (.I0(XLXN_38), 
                .I1(D1), 
                .O(XLXN_33));
   AND2  XLXI_10 (.I0(XLXN_43), 
                 .I1(XLXN_42), 
                 .O(XLXN_40));
   AND2  XLXI_11 (.I0(XLXN_44), 
                 .I1(D1), 
                 .O(XLXN_41));
   AND2  XLXI_12 (.I0(XLXN_52), 
                 .I1(XLXN_51), 
                 .O(XLXN_45));
   AND2  XLXI_13 (.I0(XLXN_53), 
                 .I1(D2), 
                 .O(XLXN_46));
   AND2  XLXI_14 (.I0(XLXN_54), 
                 .I1(D2), 
                 .O(XLXN_47));
   AND2  XLXI_15 (.I0(D1), 
                 .I1(XLXN_55), 
                 .O(XLXN_48));
   AND2  XLXI_16 (.I0(XLXN_56), 
                 .I1(D2), 
                 .O(XLXN_49));
   AND2  XLXI_17 (.I0(XLXN_57), 
                 .I1(D2), 
                 .O(XLXN_50));
   INV  XLXI_141 (.I(D2), 
                 .O(XLXN_11));
   INV  XLXI_142 (.I(D0), 
                 .O(XLXN_12));
   INV  XLXI_144 (.I(D2), 
                 .O(XLXN_25));
   INV  XLXI_145 (.I(D1), 
                 .O(XLXN_28));
   INV  XLXI_151 (.I(D0), 
                 .O(XLXN_29));
   INV  XLXI_152 (.I(D1), 
                 .O(XLXN_30));
   INV  XLXI_153 (.I(D2), 
                 .O(XLXN_35));
   INV  XLXI_154 (.I(D0), 
                 .O(XLXN_36));
   INV  XLXI_155 (.I(D2), 
                 .O(XLXN_37));
   INV  XLXI_166 (.I(D0), 
                 .O(XLXN_38));
   INV  XLXI_167 (.I(D1), 
                 .O(XLXN_39));
   INV  XLXI_168 (.I(D2), 
                 .O(XLXN_42));
   INV  XLXI_169 (.I(D0), 
                 .O(XLXN_43));
   INV  XLXI_170 (.I(D0), 
                 .O(XLXN_44));
   INV  XLXI_171 (.I(D1), 
                 .O(XLXN_51));
   INV  XLXI_172 (.I(D0), 
                 .O(XLXN_52));
   INV  XLXI_173 (.I(D1), 
                 .O(XLXN_53));
   INV  XLXI_174 (.I(D0), 
                 .O(XLXN_54));
   INV  XLXI_175 (.I(D2), 
                 .O(XLXN_55));
   INV  XLXI_186 (.I(D1), 
                 .O(XLXN_56));
   INV  XLXI_187 (.I(D0), 
                 .O(XLXN_57));
   OR4  XLXI_253 (.I0(D3), 
                 .I1(XLXN_15), 
                 .I2(D1), 
                 .I3(XLXN_13), 
                 .O(a_P41));
   OR3  XLXI_254 (.I0(XLXN_27), 
                 .I1(XLXN_26), 
                 .I2(XLXN_25), 
                 .O(b_P40));
   OR5  XLXI_255 (.I0(D3), 
                 .I1(XLXN_34), 
                 .I2(XLXN_33), 
                 .I3(XLXN_32), 
                 .I4(XLXN_31), 
                 .O(d_P34));
   OR2  XLXI_256 (.I0(XLXN_41), 
                 .I1(XLXN_40), 
                 .O(e_P32));
   OR4  XLXI_257 (.I0(D3), 
                 .I1(XLXN_47), 
                 .I2(XLXN_46), 
                 .I3(XLXN_45), 
                 .O(f_P29));
   OR4  XLXI_258 (.I0(D3), 
                 .I1(XLXN_50), 
                 .I2(XLXN_49), 
                 .I3(XLXN_48), 
                 .O(g_P27));
   OR3  XLXI_293 (.I0(D2), 
                 .I1(D0), 
                 .I2(XLXN_30), 
                 .O(c_P35));
   AND3  XLXI_322 (.I0(D0), 
                  .I1(XLXN_39), 
                  .I2(D2), 
                  .O(XLXN_34));
endmodule
