# Baseband Anti-alias Filter Macro Bugfix

## Task Contract

The supplied Verilog-A system violates its public circuit contract. Repair the
complete editable bundle.

## Public Verilog-A Interface

Preserve this exact artifact and module interface:

- Artifact `baseband_antialias_filter_macro.va`:
  - Module `baseband_antialias_filter_macro` (entry)
    - position 0: `vin` (inout, electrical)
    - position 1: `clk` (inout, electrical)
    - position 2: `rst` (inout, electrical)
    - position 3: `enable` (inout, electrical)
    - position 4: `bw_1` (inout, electrical)
    - position 5: `bw_0` (inout, electrical)
    - position 6: `vout` (inout, electrical)
    - position 7: `bandwidth_metric` (inout, electrical)
    - position 8: `valid` (inout, electrical)

## Public Parameter Contract

- `baseband_antialias_filter_macro.vdd` defaults to `0.9`; valid range: finite; overrides vdd.
- `baseband_antialias_filter_macro.vss` defaults to `0.0`; valid range: finite; overrides vss.
- `baseband_antialias_filter_macro.vcm` defaults to `0.45`; valid range: finite; overrides vcm.
- `baseband_antialias_filter_macro.vth` defaults to `0.45`; valid range: finite; overrides vth.
- `baseband_antialias_filter_macro.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr.
- `baseband_antialias_filter_macro.tick` defaults to `250p from (0:inf)`; valid range: finite; overrides tick.


## Required Behavior

The repaired bundle must satisfy every public property:

- `P_ON_RESET_OR_WHEN_DISABLED_DRIVE`: restore: On reset or when disabled, drive `vout` to `vcm`, clear metric, and clear `valid`. Required traces: `time`, `vin`, `clk`, `rst`, `enable`, `bw_1`, `bw_0`, `vout`, `bandwidth_metric`, `valid`.
- `P_ON_EACH_ENABLED_RISING_CLK_EDGE`: restore: On each enabled rising `clk` edge, decode `bw_1..bw_0` as a bandwidth setting. Required traces: `time`, `vin`, `clk`, `rst`, `enable`, `bw_1`, `bw_0`, `vout`, `bandwidth_metric`, `valid`.
- `P_UPDATE_VOUT_AS_A_FIRST_ORDER`: restore: Update `vout` as a first-order discrete-time low-pass response to `vin`. Required traces: `time`, `vin`, `clk`, `rst`, `enable`, `bw_1`, `bw_0`, `vout`, `bandwidth_metric`, `valid`.
- `P_HIGHER_BANDWIDTH_CODE_MUST_MOVE_VOUT`: restore: Higher bandwidth code must move `vout` closer to `vin` per update. Required traces: `time`, `vin`, `clk`, `rst`, `enable`, `bw_1`, `bw_0`, `vout`, `bandwidth_metric`, `valid`.
- `P_EXPOSE_THE_ACTIVE_BANDWIDTH_CODE_ON`: restore: Expose the active bandwidth code on `bandwidth_metric` and assert `valid` after the first update. Required traces: `time`, `vin`, `clk`, `rst`, `enable`, `bw_1`, `bw_0`, `vout`, `bandwidth_metric`, `valid`.


The following canonical public behavior is normative for this derived form:

- On reset or when disabled, drive `vout` to `vcm`, clear metric, and clear `valid`.
- On each enabled rising `clk` edge, decode `bw_1..bw_0` as a bandwidth setting.
- Update `vout` as a first-order discrete-time low-pass response to `vin`.
- Higher bandwidth code must move `vout` closer to `vin` per update.
- Expose the active bandwidth code on `bandwidth_metric` and assert `valid` after the first update.
- Use only voltage-domain behavioral state and voltage contributions on public electrical outputs.
- Do not expose pass/fail flags; expose only the public observable metrics named in the interface.


## Modeling Constraints

- Use deterministic voltage-domain behavioral Verilog-A.
- Do not hard-code validation stimulus, stop times, sample windows, gold internals, or simulator side channels.
- Preserve the exact file set, module graph, ports, parameters, and public traces.
- Do not add debug outputs, validation state, side channels, or stimulus-specific fixes.

## Output Contract

Return the repaired bundle with exactly these paths: `baseband_antialias_filter_macro.va`.
Every supplied `.va` file is editable; do not add or omit files.
