

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 19 00:50:49 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cv2d
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   16|   16|   13|   13| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 13, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 0" [conv2D.c:26]   --->   Operation 18 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 1" [conv2D.c:26]   --->   Operation 19 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [conv2D.c:52]   --->   Operation 20 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [conv2D.c:52]   --->   Operation 21 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:26]   --->   Operation 22 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:26]   --->   Operation 23 'load' 'input_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:52]   --->   Operation 24 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:52]   --->   Operation 25 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 2" [conv2D.c:26]   --->   Operation 26 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 3" [conv2D.c:26]   --->   Operation 27 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [conv2D.c:52]   --->   Operation 28 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [conv2D.c:52]   --->   Operation 29 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:26]   --->   Operation 30 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:26]   --->   Operation 31 'load' 'input_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:26]   --->   Operation 32 'load' 'input_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.c:26]   --->   Operation 33 'load' 'input_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:52]   --->   Operation 34 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:52]   --->   Operation 35 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:52]   --->   Operation 36 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.c:52]   --->   Operation 37 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 4" [conv2D.c:26]   --->   Operation 38 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 5" [conv2D.c:26]   --->   Operation 39 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [conv2D.c:52]   --->   Operation 40 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [conv2D.c:52]   --->   Operation 41 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:26]   --->   Operation 42 'load' 'input_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.c:26]   --->   Operation 43 'load' 'input_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 44 [2/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.c:26]   --->   Operation 44 'load' 'input_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 45 [2/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.c:26]   --->   Operation 45 'load' 'input_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 46 [1/1] (8.51ns)   --->   "%tmp_s = mul nsw i32 %input_load, %kernel_load" [conv2D.c:52]   --->   Operation 46 'mul' 'tmp_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (8.51ns)   --->   "%tmp_15_0_0_0_1 = mul nsw i32 %input_load_1, %kernel_load_1" [conv2D.c:52]   --->   Operation 47 'mul' 'tmp_15_0_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:52]   --->   Operation 48 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.c:52]   --->   Operation 49 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.c:52]   --->   Operation 50 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.c:52]   --->   Operation 51 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 52 [1/1] (8.51ns)   --->   "%tmp_15_0_1 = mul nsw i32 %input_load_1, %kernel_load" [conv2D.c:52]   --->   Operation 52 'mul' 'tmp_15_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 6" [conv2D.c:26]   --->   Operation 53 'getelementptr' 'input_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 7" [conv2D.c:26]   --->   Operation 54 'getelementptr' 'input_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [conv2D.c:52]   --->   Operation 55 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [conv2D.c:52]   --->   Operation 56 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.c:26]   --->   Operation 57 'load' 'input_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 58 [1/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.c:26]   --->   Operation 58 'load' 'input_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.c:26]   --->   Operation 59 'load' 'input_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 60 [2/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.c:26]   --->   Operation 60 'load' 'input_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 61 [1/1] (8.51ns)   --->   "%tmp_15_0_0_0_2 = mul nsw i32 %input_load_2, %kernel_load_2" [conv2D.c:52]   --->   Operation 61 'mul' 'tmp_15_0_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.c:52]   --->   Operation 62 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 63 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.c:52]   --->   Operation 63 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 64 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.c:52]   --->   Operation 64 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 65 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.c:52]   --->   Operation 65 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 66 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %tmp_s, %tmp_15_0_0_0_1" [conv2D.c:52]   --->   Operation 66 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (8.51ns)   --->   "%tmp_15_0_1_0_1 = mul nsw i32 %input_load_2, %kernel_load_1" [conv2D.c:52]   --->   Operation 67 'mul' 'tmp_15_0_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (8.51ns)   --->   "%tmp_15_0_1_0_2 = mul nsw i32 %input_load_3, %kernel_load_2" [conv2D.c:52]   --->   Operation 68 'mul' 'tmp_15_0_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (8.51ns)   --->   "%tmp_15_0_2 = mul nsw i32 %input_load_2, %kernel_load" [conv2D.c:52]   --->   Operation 69 'mul' 'tmp_15_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (8.51ns)   --->   "%tmp_15_0_2_0_1 = mul nsw i32 %input_load_3, %kernel_load_1" [conv2D.c:52]   --->   Operation 70 'mul' 'tmp_15_0_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 8" [conv2D.c:26]   --->   Operation 71 'getelementptr' 'input_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [25 x i32]* %input_r, i64 0, i64 9" [conv2D.c:26]   --->   Operation 72 'getelementptr' 'input_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [conv2D.c:52]   --->   Operation 73 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.c:26]   --->   Operation 74 'load' 'input_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 75 [1/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.c:26]   --->   Operation 75 'load' 'input_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 76 [2/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.c:26]   --->   Operation 76 'load' 'input_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 77 [2/2] (2.32ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [conv2D.c:26]   --->   Operation 77 'load' 'input_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 78 [1/1] (8.51ns)   --->   "%tmp_15_0_0_1 = mul nsw i32 %input_load_5, %kernel_load_3" [conv2D.c:52]   --->   Operation 78 'mul' 'tmp_15_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.c:52]   --->   Operation 79 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 80 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.c:52]   --->   Operation 80 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 81 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.c:52]   --->   Operation 81 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 82 [1/1] (2.55ns)   --->   "%tmp8 = add i32 %tmp_15_0_1, %tmp_15_0_1_0_1" [conv2D.c:52]   --->   Operation 82 'add' 'tmp8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (8.51ns)   --->   "%tmp_15_0_2_0_2 = mul nsw i32 %input_load_4, %kernel_load_2" [conv2D.c:52]   --->   Operation 83 'mul' 'tmp_15_0_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.55ns)   --->   "%tmp15 = add i32 %tmp_15_0_2, %tmp_15_0_2_0_1" [conv2D.c:52]   --->   Operation 84 'add' 'tmp15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (8.51ns)   --->   "%tmp_15_1 = mul nsw i32 %input_load_5, %kernel_load" [conv2D.c:52]   --->   Operation 85 'mul' 'tmp_15_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [25 x i32]* %input_r, i64 0, i64 10" [conv2D.c:26]   --->   Operation 86 'getelementptr' 'input_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [25 x i32]* %input_r, i64 0, i64 11" [conv2D.c:26]   --->   Operation 87 'getelementptr' 'input_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.c:26]   --->   Operation 88 'load' 'input_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 89 [1/2] (2.32ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [conv2D.c:26]   --->   Operation 89 'load' 'input_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 90 [2/2] (2.32ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [conv2D.c:26]   --->   Operation 90 'load' 'input_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 91 [2/2] (2.32ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [conv2D.c:26]   --->   Operation 91 'load' 'input_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 92 [1/1] (8.51ns)   --->   "%tmp_15_0_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_4" [conv2D.c:52]   --->   Operation 92 'mul' 'tmp_15_0_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (8.51ns)   --->   "%tmp_15_0_0_1_2 = mul nsw i32 %input_load_7, %kernel_load_5" [conv2D.c:52]   --->   Operation 93 'mul' 'tmp_15_0_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.c:52]   --->   Operation 94 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_15_0_0_0_2, %tmp_15_0_0_1" [conv2D.c:52]   --->   Operation 95 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (8.51ns)   --->   "%tmp_15_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_3" [conv2D.c:52]   --->   Operation 96 'mul' 'tmp_15_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (8.51ns)   --->   "%tmp_15_0_1_1_1 = mul nsw i32 %input_load_7, %kernel_load_4" [conv2D.c:52]   --->   Operation 97 'mul' 'tmp_15_0_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (8.51ns)   --->   "%tmp_15_0_2_1 = mul nsw i32 %input_load_7, %kernel_load_3" [conv2D.c:52]   --->   Operation 98 'mul' 'tmp_15_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (8.51ns)   --->   "%tmp_15_1_0_0_1 = mul nsw i32 %input_load_6, %kernel_load_1" [conv2D.c:52]   --->   Operation 99 'mul' 'tmp_15_1_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (8.51ns)   --->   "%tmp_15_1_0_0_2 = mul nsw i32 %input_load_7, %kernel_load_2" [conv2D.c:52]   --->   Operation 100 'mul' 'tmp_15_1_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [25 x i32]* %input_r, i64 0, i64 12" [conv2D.c:26]   --->   Operation 101 'getelementptr' 'input_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [25 x i32]* %input_r, i64 0, i64 13" [conv2D.c:26]   --->   Operation 102 'getelementptr' 'input_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (2.32ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [conv2D.c:26]   --->   Operation 103 'load' 'input_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 104 [1/2] (2.32ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [conv2D.c:26]   --->   Operation 104 'load' 'input_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 105 [2/2] (2.32ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [conv2D.c:26]   --->   Operation 105 'load' 'input_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 106 [2/2] (2.32ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [conv2D.c:26]   --->   Operation 106 'load' 'input_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 107 [1/1] (8.51ns)   --->   "%tmp_15_0_1_1_2 = mul nsw i32 %input_load_8, %kernel_load_5" [conv2D.c:52]   --->   Operation 107 'mul' 'tmp_15_0_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %tmp_15_0_1_0_2, %tmp_15_0_1_1" [conv2D.c:52]   --->   Operation 108 'add' 'tmp9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (8.51ns)   --->   "%tmp_15_0_2_1_1 = mul nsw i32 %input_load_8, %kernel_load_4" [conv2D.c:52]   --->   Operation 109 'mul' 'tmp_15_0_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (8.51ns)   --->   "%tmp_15_0_2_1_2 = mul nsw i32 %input_load_9, %kernel_load_5" [conv2D.c:52]   --->   Operation 110 'mul' 'tmp_15_0_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp_15_0_2_0_2, %tmp_15_0_2_1" [conv2D.c:52]   --->   Operation 111 'add' 'tmp16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (2.55ns)   --->   "%tmp22 = add i32 %tmp_15_1, %tmp_15_1_0_0_1" [conv2D.c:52]   --->   Operation 112 'add' 'tmp22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (8.51ns)   --->   "%tmp_15_1_1 = mul nsw i32 %input_load_6, %kernel_load" [conv2D.c:52]   --->   Operation 113 'mul' 'tmp_15_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (8.51ns)   --->   "%tmp_15_1_1_0_1 = mul nsw i32 %input_load_7, %kernel_load_1" [conv2D.c:52]   --->   Operation 114 'mul' 'tmp_15_1_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (8.51ns)   --->   "%tmp_15_1_1_0_2 = mul nsw i32 %input_load_8, %kernel_load_2" [conv2D.c:52]   --->   Operation 115 'mul' 'tmp_15_1_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (8.51ns)   --->   "%tmp_15_1_2 = mul nsw i32 %input_load_7, %kernel_load" [conv2D.c:52]   --->   Operation 116 'mul' 'tmp_15_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [25 x i32]* %input_r, i64 0, i64 14" [conv2D.c:26]   --->   Operation 117 'getelementptr' 'input_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [25 x i32]* %input_r, i64 0, i64 15" [conv2D.c:39]   --->   Operation 118 'getelementptr' 'input_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/2] (2.32ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [conv2D.c:26]   --->   Operation 119 'load' 'input_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 120 [1/2] (2.32ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [conv2D.c:26]   --->   Operation 120 'load' 'input_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 121 [2/2] (2.32ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [conv2D.c:26]   --->   Operation 121 'load' 'input_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 122 [1/1] (8.51ns)   --->   "%tmp_15_0_0_2 = mul nsw i32 %input_load_10, %kernel_load_6" [conv2D.c:52]   --->   Operation 122 'mul' 'tmp_15_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (8.51ns)   --->   "%tmp_15_0_0_2_1 = mul nsw i32 %input_load_11, %kernel_load_7" [conv2D.c:52]   --->   Operation 123 'mul' 'tmp_15_0_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (8.51ns)   --->   "%tmp_15_0_1_2 = mul nsw i32 %input_load_11, %kernel_load_6" [conv2D.c:52]   --->   Operation 124 'mul' 'tmp_15_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [2/2] (2.32ns)   --->   "%input_load_15 = load i32* %input_addr_15, align 4" [conv2D.c:39]   --->   Operation 125 'load' 'input_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 126 [1/1] (8.51ns)   --->   "%tmp_15_1_0_1 = mul nsw i32 %input_load_10, %kernel_load_3" [conv2D.c:52]   --->   Operation 126 'mul' 'tmp_15_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (8.51ns)   --->   "%tmp_15_1_0_1_1 = mul nsw i32 %input_load_11, %kernel_load_4" [conv2D.c:52]   --->   Operation 127 'mul' 'tmp_15_1_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (8.51ns)   --->   "%tmp_15_1_1_1 = mul nsw i32 %input_load_11, %kernel_load_3" [conv2D.c:52]   --->   Operation 128 'mul' 'tmp_15_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (2.55ns)   --->   "%tmp29 = add i32 %tmp_15_1_1, %tmp_15_1_1_0_1" [conv2D.c:52]   --->   Operation 129 'add' 'tmp29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (8.51ns)   --->   "%tmp_15_1_2_0_1 = mul nsw i32 %input_load_8, %kernel_load_1" [conv2D.c:52]   --->   Operation 130 'mul' 'tmp_15_1_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [25 x i32]* %input_r, i64 0, i64 16" [conv2D.c:39]   --->   Operation 131 'getelementptr' 'input_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [25 x i32]* %input_r, i64 0, i64 17" [conv2D.c:39]   --->   Operation 132 'getelementptr' 'input_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/2] (2.32ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [conv2D.c:26]   --->   Operation 133 'load' 'input_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 134 [1/1] (8.51ns)   --->   "%tmp_15_0_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_8" [conv2D.c:52]   --->   Operation 134 'mul' 'tmp_15_0_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (8.51ns)   --->   "%tmp_15_0_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_7" [conv2D.c:52]   --->   Operation 135 'mul' 'tmp_15_0_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (8.51ns)   --->   "%tmp_15_0_1_2_2 = mul nsw i32 %input_load_13, %kernel_load_8" [conv2D.c:52]   --->   Operation 136 'mul' 'tmp_15_0_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (8.51ns)   --->   "%tmp_15_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_6" [conv2D.c:52]   --->   Operation 137 'mul' 'tmp_15_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (8.51ns)   --->   "%tmp_15_0_2_2_1 = mul nsw i32 %input_load_13, %kernel_load_7" [conv2D.c:52]   --->   Operation 138 'mul' 'tmp_15_0_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/2] (2.32ns)   --->   "%input_load_15 = load i32* %input_addr_15, align 4" [conv2D.c:39]   --->   Operation 139 'load' 'input_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 140 [2/2] (2.32ns)   --->   "%input_load_16 = load i32* %input_addr_16, align 4" [conv2D.c:39]   --->   Operation 140 'load' 'input_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 141 [2/2] (2.32ns)   --->   "%input_load_17 = load i32* %input_addr_17, align 4" [conv2D.c:39]   --->   Operation 141 'load' 'input_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 142 [1/1] (8.51ns)   --->   "%tmp_15_1_0_1_2 = mul nsw i32 %input_load_12, %kernel_load_5" [conv2D.c:52]   --->   Operation 142 'mul' 'tmp_15_1_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (2.55ns)   --->   "%tmp23 = add i32 %tmp_15_1_0_0_2, %tmp_15_1_0_1" [conv2D.c:52]   --->   Operation 143 'add' 'tmp23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (8.51ns)   --->   "%tmp_15_1_1_1_1 = mul nsw i32 %input_load_12, %kernel_load_4" [conv2D.c:52]   --->   Operation 144 'mul' 'tmp_15_1_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (2.55ns)   --->   "%tmp30 = add i32 %tmp_15_1_1_0_2, %tmp_15_1_1_1" [conv2D.c:52]   --->   Operation 145 'add' 'tmp30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (2.55ns)   --->   "%tmp36 = add i32 %tmp_15_1_2, %tmp_15_1_2_0_1" [conv2D.c:52]   --->   Operation 146 'add' 'tmp36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.74>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [25 x i32]* %input_r, i64 0, i64 18" [conv2D.c:39]   --->   Operation 147 'getelementptr' 'input_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [25 x i32]* %input_r, i64 0, i64 19" [conv2D.c:39]   --->   Operation 148 'getelementptr' 'input_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_15_0_0_1_1, %tmp_15_0_0_1_2" [conv2D.c:52]   --->   Operation 149 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %tmp_15_0_0_2_1, %tmp_15_0_0_2_2" [conv2D.c:52]   --->   Operation 150 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 151 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_15_0_0_2" [conv2D.c:52]   --->   Operation 151 'add' 'tmp5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 152 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp5, %tmp4" [conv2D.c:52]   --->   Operation 152 'add' 'tmp3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp_15_0_1_1_1, %tmp_15_0_1_1_2" [conv2D.c:52]   --->   Operation 153 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i32 %tmp_15_0_1_2_1, %tmp_15_0_1_2_2" [conv2D.c:52]   --->   Operation 154 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 155 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp12 = add i32 %tmp13, %tmp_15_0_1_2" [conv2D.c:52]   --->   Operation 155 'add' 'tmp12' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp10 = add i32 %tmp12, %tmp11" [conv2D.c:52]   --->   Operation 156 'add' 'tmp10' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 157 [1/1] (8.51ns)   --->   "%tmp_15_0_2_2_2 = mul nsw i32 %input_load_14, %kernel_load_8" [conv2D.c:52]   --->   Operation 157 'mul' 'tmp_15_0_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/2] (2.32ns)   --->   "%input_load_16 = load i32* %input_addr_16, align 4" [conv2D.c:39]   --->   Operation 158 'load' 'input_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 159 [1/2] (2.32ns)   --->   "%input_load_17 = load i32* %input_addr_17, align 4" [conv2D.c:39]   --->   Operation 159 'load' 'input_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 160 [2/2] (2.32ns)   --->   "%input_load_18 = load i32* %input_addr_18, align 4" [conv2D.c:39]   --->   Operation 160 'load' 'input_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 161 [2/2] (2.32ns)   --->   "%input_load_19 = load i32* %input_addr_19, align 4" [conv2D.c:39]   --->   Operation 161 'load' 'input_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 162 [1/1] (8.51ns)   --->   "%tmp_15_1_0_2 = mul nsw i32 %input_load_15, %kernel_load_6" [conv2D.c:52]   --->   Operation 162 'mul' 'tmp_15_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (8.51ns)   --->   "%tmp_15_1_1_1_2 = mul nsw i32 %input_load_13, %kernel_load_5" [conv2D.c:52]   --->   Operation 163 'mul' 'tmp_15_1_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (8.51ns)   --->   "%tmp_15_1_2_0_2 = mul nsw i32 %input_load_9, %kernel_load_2" [conv2D.c:52]   --->   Operation 164 'mul' 'tmp_15_1_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (8.51ns)   --->   "%tmp_15_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_3" [conv2D.c:52]   --->   Operation 165 'mul' 'tmp_15_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (8.51ns)   --->   "%tmp_15_1_2_1_1 = mul nsw i32 %input_load_13, %kernel_load_4" [conv2D.c:52]   --->   Operation 166 'mul' 'tmp_15_1_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (8.51ns)   --->   "%tmp_15_1_2_1_2 = mul nsw i32 %input_load_14, %kernel_load_5" [conv2D.c:52]   --->   Operation 167 'mul' 'tmp_15_1_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.74>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [25 x i32]* %input_r, i64 0, i64 20" [conv2D.c:39]   --->   Operation 168 'getelementptr' 'input_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [25 x i32]* %input_r, i64 0, i64 21" [conv2D.c:39]   --->   Operation 169 'getelementptr' 'input_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 0" [conv2D.c:57]   --->   Operation 170 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 1" [conv2D.c:57]   --->   Operation 171 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [conv2D.c:52]   --->   Operation 172 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 173 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_0_2_2 = add nsw i32 %tmp3, %tmp" [conv2D.c:52]   --->   Operation 173 'add' 'sum_2_0_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 174 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_0_2_2, i32* %output_addr, align 4" [conv2D.c:57]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp9, %tmp8" [conv2D.c:52]   --->   Operation 175 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 176 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_1_2_2 = add nsw i32 %tmp10, %tmp7" [conv2D.c:52]   --->   Operation 176 'add' 'sum_2_0_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 177 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_1_2_2, i32* %output_addr_1, align 4" [conv2D.c:57]   --->   Operation 177 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp_15_0_2_1_1, %tmp_15_0_2_1_2" [conv2D.c:52]   --->   Operation 178 'add' 'tmp18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i32 %tmp_15_0_2_2_1, %tmp_15_0_2_2_2" [conv2D.c:52]   --->   Operation 179 'add' 'tmp20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 180 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp19 = add i32 %tmp20, %tmp_15_0_2_2" [conv2D.c:52]   --->   Operation 180 'add' 'tmp19' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp17 = add i32 %tmp19, %tmp18" [conv2D.c:52]   --->   Operation 181 'add' 'tmp17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 182 [1/2] (2.32ns)   --->   "%input_load_18 = load i32* %input_addr_18, align 4" [conv2D.c:39]   --->   Operation 182 'load' 'input_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 183 [1/2] (2.32ns)   --->   "%input_load_19 = load i32* %input_addr_19, align 4" [conv2D.c:39]   --->   Operation 183 'load' 'input_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 184 [1/1] (8.51ns)   --->   "%tmp_15_1_0_2_1 = mul nsw i32 %input_load_16, %kernel_load_7" [conv2D.c:52]   --->   Operation 184 'mul' 'tmp_15_1_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (8.51ns)   --->   "%tmp_15_1_0_2_2 = mul nsw i32 %input_load_17, %kernel_load_8" [conv2D.c:52]   --->   Operation 185 'mul' 'tmp_15_1_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (8.51ns)   --->   "%tmp_15_1_1_2 = mul nsw i32 %input_load_16, %kernel_load_6" [conv2D.c:52]   --->   Operation 186 'mul' 'tmp_15_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (8.51ns)   --->   "%tmp_15_1_1_2_1 = mul nsw i32 %input_load_17, %kernel_load_7" [conv2D.c:52]   --->   Operation 187 'mul' 'tmp_15_1_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (8.51ns)   --->   "%tmp_15_1_2_2 = mul nsw i32 %input_load_17, %kernel_load_6" [conv2D.c:52]   --->   Operation 188 'mul' 'tmp_15_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (2.55ns)   --->   "%tmp37 = add i32 %tmp_15_1_2_0_2, %tmp_15_1_2_1" [conv2D.c:52]   --->   Operation 189 'add' 'tmp37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [2/2] (2.32ns)   --->   "%input_load_20 = load i32* %input_addr_20, align 4" [conv2D.c:39]   --->   Operation 190 'load' 'input_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 191 [2/2] (2.32ns)   --->   "%input_load_21 = load i32* %input_addr_21, align 4" [conv2D.c:39]   --->   Operation 191 'load' 'input_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 192 [1/1] (8.51ns)   --->   "%tmp_15_2 = mul nsw i32 %input_load_10, %kernel_load" [conv2D.c:52]   --->   Operation 192 'mul' 'tmp_15_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (8.51ns)   --->   "%tmp_15_2_0_0_1 = mul nsw i32 %input_load_11, %kernel_load_1" [conv2D.c:52]   --->   Operation 193 'mul' 'tmp_15_2_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.74>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [25 x i32]* %input_r, i64 0, i64 22" [conv2D.c:39]   --->   Operation 194 'getelementptr' 'input_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%input_addr_23 = getelementptr [25 x i32]* %input_r, i64 0, i64 23" [conv2D.c:39]   --->   Operation 195 'getelementptr' 'input_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 2" [conv2D.c:57]   --->   Operation 196 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp16, %tmp15" [conv2D.c:52]   --->   Operation 197 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 198 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2_2 = add nsw i32 %tmp17, %tmp14" [conv2D.c:52]   --->   Operation 198 'add' 'sum_2_0_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 199 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_2_2_2, i32* %output_addr_2, align 4" [conv2D.c:57]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 %tmp_15_1_0_1_1, %tmp_15_1_0_1_2" [conv2D.c:52]   --->   Operation 200 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 %tmp_15_1_0_2_1, %tmp_15_1_0_2_2" [conv2D.c:52]   --->   Operation 201 'add' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 202 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp26 = add i32 %tmp27, %tmp_15_1_0_2" [conv2D.c:52]   --->   Operation 202 'add' 'tmp26' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 203 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp24 = add i32 %tmp26, %tmp25" [conv2D.c:52]   --->   Operation 203 'add' 'tmp24' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 204 [1/1] (8.51ns)   --->   "%tmp_15_1_1_2_2 = mul nsw i32 %input_load_18, %kernel_load_8" [conv2D.c:52]   --->   Operation 204 'mul' 'tmp_15_1_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (8.51ns)   --->   "%tmp_15_1_2_2_1 = mul nsw i32 %input_load_18, %kernel_load_7" [conv2D.c:52]   --->   Operation 205 'mul' 'tmp_15_1_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (8.51ns)   --->   "%tmp_15_1_2_2_2 = mul nsw i32 %input_load_19, %kernel_load_8" [conv2D.c:52]   --->   Operation 206 'mul' 'tmp_15_1_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/2] (2.32ns)   --->   "%input_load_20 = load i32* %input_addr_20, align 4" [conv2D.c:39]   --->   Operation 207 'load' 'input_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 208 [1/2] (2.32ns)   --->   "%input_load_21 = load i32* %input_addr_21, align 4" [conv2D.c:39]   --->   Operation 208 'load' 'input_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 209 [2/2] (2.32ns)   --->   "%input_load_22 = load i32* %input_addr_22, align 4" [conv2D.c:39]   --->   Operation 209 'load' 'input_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 210 [2/2] (2.32ns)   --->   "%input_load_23 = load i32* %input_addr_23, align 4" [conv2D.c:39]   --->   Operation 210 'load' 'input_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 211 [1/1] (8.51ns)   --->   "%tmp_15_2_0_0_2 = mul nsw i32 %input_load_12, %kernel_load_2" [conv2D.c:52]   --->   Operation 211 'mul' 'tmp_15_2_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (8.51ns)   --->   "%tmp_15_2_0_1 = mul nsw i32 %input_load_15, %kernel_load_3" [conv2D.c:52]   --->   Operation 212 'mul' 'tmp_15_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (8.51ns)   --->   "%tmp_15_2_0_1_1 = mul nsw i32 %input_load_16, %kernel_load_4" [conv2D.c:52]   --->   Operation 213 'mul' 'tmp_15_2_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (8.51ns)   --->   "%tmp_15_2_0_1_2 = mul nsw i32 %input_load_17, %kernel_load_5" [conv2D.c:52]   --->   Operation 214 'mul' 'tmp_15_2_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (2.55ns)   --->   "%tmp43 = add i32 %tmp_15_2, %tmp_15_2_0_0_1" [conv2D.c:52]   --->   Operation 215 'add' 'tmp43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.74>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%input_addr_24 = getelementptr [25 x i32]* %input_r, i64 0, i64 24" [conv2D.c:39]   --->   Operation 216 'getelementptr' 'input_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [9 x i32]* %output_r, i64 0, i64 3" [conv2D.c:57]   --->   Operation 217 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i32 %tmp23, %tmp22" [conv2D.c:52]   --->   Operation 218 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 219 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_0_2_2 = add nsw i32 %tmp24, %tmp21" [conv2D.c:52]   --->   Operation 219 'add' 'sum_2_1_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 220 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_0_2_2, i32* %output_addr_3, align 4" [conv2D.c:57]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i32 %tmp_15_1_1_1_1, %tmp_15_1_1_1_2" [conv2D.c:52]   --->   Operation 221 'add' 'tmp32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i32 %tmp_15_1_1_2_1, %tmp_15_1_1_2_2" [conv2D.c:52]   --->   Operation 222 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 223 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp33 = add i32 %tmp34, %tmp_15_1_1_2" [conv2D.c:52]   --->   Operation 223 'add' 'tmp33' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 224 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp31 = add i32 %tmp33, %tmp32" [conv2D.c:52]   --->   Operation 224 'add' 'tmp31' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i32 %tmp_15_1_2_1_1, %tmp_15_1_2_1_2" [conv2D.c:52]   --->   Operation 225 'add' 'tmp39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp_15_1_2_2_1, %tmp_15_1_2_2_2" [conv2D.c:52]   --->   Operation 226 'add' 'tmp41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 227 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp40 = add i32 %tmp41, %tmp_15_1_2_2" [conv2D.c:52]   --->   Operation 227 'add' 'tmp40' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 228 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp38 = add i32 %tmp40, %tmp39" [conv2D.c:52]   --->   Operation 228 'add' 'tmp38' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 229 [1/2] (2.32ns)   --->   "%input_load_22 = load i32* %input_addr_22, align 4" [conv2D.c:39]   --->   Operation 229 'load' 'input_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 230 [1/2] (2.32ns)   --->   "%input_load_23 = load i32* %input_addr_23, align 4" [conv2D.c:39]   --->   Operation 230 'load' 'input_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 231 [2/2] (2.32ns)   --->   "%input_load_24 = load i32* %input_addr_24, align 4" [conv2D.c:39]   --->   Operation 231 'load' 'input_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 232 [1/1] (8.51ns)   --->   "%tmp_15_2_0_2 = mul nsw i32 %input_load_20, %kernel_load_6" [conv2D.c:52]   --->   Operation 232 'mul' 'tmp_15_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (8.51ns)   --->   "%tmp_15_2_0_2_1 = mul nsw i32 %input_load_21, %kernel_load_7" [conv2D.c:52]   --->   Operation 233 'mul' 'tmp_15_2_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (2.55ns)   --->   "%tmp44 = add i32 %tmp_15_2_0_0_2, %tmp_15_2_0_1" [conv2D.c:52]   --->   Operation 234 'add' 'tmp44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (8.51ns)   --->   "%tmp_15_2_1 = mul nsw i32 %input_load_11, %kernel_load" [conv2D.c:52]   --->   Operation 235 'mul' 'tmp_15_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (8.51ns)   --->   "%tmp_15_2_1_0_1 = mul nsw i32 %input_load_12, %kernel_load_1" [conv2D.c:52]   --->   Operation 236 'mul' 'tmp_15_2_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (8.51ns)   --->   "%tmp_15_2_1_0_2 = mul nsw i32 %input_load_13, %kernel_load_2" [conv2D.c:52]   --->   Operation 237 'mul' 'tmp_15_2_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/1] (8.51ns)   --->   "%tmp_15_2_1_1 = mul nsw i32 %input_load_16, %kernel_load_3" [conv2D.c:52]   --->   Operation 238 'mul' 'tmp_15_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (8.51ns)   --->   "%tmp_15_2_1_1_1 = mul nsw i32 %input_load_17, %kernel_load_4" [conv2D.c:52]   --->   Operation 239 'mul' 'tmp_15_2_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.51>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [9 x i32]* %output_r, i64 0, i64 4" [conv2D.c:57]   --->   Operation 240 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [9 x i32]* %output_r, i64 0, i64 5" [conv2D.c:57]   --->   Operation 241 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i32 %tmp30, %tmp29" [conv2D.c:52]   --->   Operation 242 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 243 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_1_2_2 = add nsw i32 %tmp31, %tmp28" [conv2D.c:52]   --->   Operation 243 'add' 'sum_2_1_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 244 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_1_2_2, i32* %output_addr_4, align 4" [conv2D.c:57]   --->   Operation 244 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 %tmp37, %tmp36" [conv2D.c:52]   --->   Operation 245 'add' 'tmp35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 246 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2_2 = add nsw i32 %tmp38, %tmp35" [conv2D.c:52]   --->   Operation 246 'add' 'sum_2_1_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 247 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_2_2_2, i32* %output_addr_5, align 4" [conv2D.c:57]   --->   Operation 247 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 248 [1/2] (2.32ns)   --->   "%input_load_24 = load i32* %input_addr_24, align 4" [conv2D.c:39]   --->   Operation 248 'load' 'input_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 249 [1/1] (8.51ns)   --->   "%tmp_15_2_0_2_2 = mul nsw i32 %input_load_22, %kernel_load_8" [conv2D.c:52]   --->   Operation 249 'mul' 'tmp_15_2_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (8.51ns)   --->   "%tmp_15_2_1_1_2 = mul nsw i32 %input_load_18, %kernel_load_5" [conv2D.c:52]   --->   Operation 250 'mul' 'tmp_15_2_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (8.51ns)   --->   "%tmp_15_2_1_2 = mul nsw i32 %input_load_21, %kernel_load_6" [conv2D.c:52]   --->   Operation 251 'mul' 'tmp_15_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (8.51ns)   --->   "%tmp_15_2_1_2_1 = mul nsw i32 %input_load_22, %kernel_load_7" [conv2D.c:52]   --->   Operation 252 'mul' 'tmp_15_2_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (8.51ns)   --->   "%tmp_15_2_1_2_2 = mul nsw i32 %input_load_23, %kernel_load_8" [conv2D.c:52]   --->   Operation 253 'mul' 'tmp_15_2_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (2.55ns)   --->   "%tmp50 = add i32 %tmp_15_2_1, %tmp_15_2_1_0_1" [conv2D.c:52]   --->   Operation 254 'add' 'tmp50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (2.55ns)   --->   "%tmp51 = add i32 %tmp_15_2_1_0_2, %tmp_15_2_1_1" [conv2D.c:52]   --->   Operation 255 'add' 'tmp51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (8.51ns)   --->   "%tmp_15_2_2 = mul nsw i32 %input_load_12, %kernel_load" [conv2D.c:52]   --->   Operation 256 'mul' 'tmp_15_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (8.51ns)   --->   "%tmp_15_2_2_0_1 = mul nsw i32 %input_load_13, %kernel_load_1" [conv2D.c:52]   --->   Operation 257 'mul' 'tmp_15_2_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.74>
ST_15 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i32 %tmp_15_2_0_1_1, %tmp_15_2_0_1_2" [conv2D.c:52]   --->   Operation 258 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp48 = add i32 %tmp_15_2_0_2_1, %tmp_15_2_0_2_2" [conv2D.c:52]   --->   Operation 259 'add' 'tmp48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 260 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp47 = add i32 %tmp48, %tmp_15_2_0_2" [conv2D.c:52]   --->   Operation 260 'add' 'tmp47' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 261 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp45 = add i32 %tmp47, %tmp46" [conv2D.c:52]   --->   Operation 261 'add' 'tmp45' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i32 %tmp_15_2_1_1_1, %tmp_15_2_1_1_2" [conv2D.c:52]   --->   Operation 262 'add' 'tmp53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp55 = add i32 %tmp_15_2_1_2_1, %tmp_15_2_1_2_2" [conv2D.c:52]   --->   Operation 263 'add' 'tmp55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 264 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp54 = add i32 %tmp55, %tmp_15_2_1_2" [conv2D.c:52]   --->   Operation 264 'add' 'tmp54' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 265 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp52 = add i32 %tmp54, %tmp53" [conv2D.c:52]   --->   Operation 265 'add' 'tmp52' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 266 [1/1] (8.51ns)   --->   "%tmp_15_2_2_0_2 = mul nsw i32 %input_load_14, %kernel_load_2" [conv2D.c:52]   --->   Operation 266 'mul' 'tmp_15_2_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (8.51ns)   --->   "%tmp_15_2_2_1 = mul nsw i32 %input_load_17, %kernel_load_3" [conv2D.c:52]   --->   Operation 267 'mul' 'tmp_15_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (8.51ns)   --->   "%tmp_15_2_2_1_1 = mul nsw i32 %input_load_18, %kernel_load_4" [conv2D.c:52]   --->   Operation 268 'mul' 'tmp_15_2_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [1/1] (8.51ns)   --->   "%tmp_15_2_2_1_2 = mul nsw i32 %input_load_19, %kernel_load_5" [conv2D.c:52]   --->   Operation 269 'mul' 'tmp_15_2_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (8.51ns)   --->   "%tmp_15_2_2_2 = mul nsw i32 %input_load_22, %kernel_load_6" [conv2D.c:52]   --->   Operation 270 'mul' 'tmp_15_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (8.51ns)   --->   "%tmp_15_2_2_2_1 = mul nsw i32 %input_load_23, %kernel_load_7" [conv2D.c:52]   --->   Operation 271 'mul' 'tmp_15_2_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (8.51ns)   --->   "%tmp_15_2_2_2_2 = mul nsw i32 %input_load_24, %kernel_load_8" [conv2D.c:52]   --->   Operation 272 'mul' 'tmp_15_2_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [1/1] (2.55ns)   --->   "%tmp57 = add i32 %tmp_15_2_2, %tmp_15_2_2_0_1" [conv2D.c:52]   --->   Operation 273 'add' 'tmp57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.74>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [9 x i32]* %output_r, i64 0, i64 6" [conv2D.c:57]   --->   Operation 274 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [9 x i32]* %output_r, i64 0, i64 7" [conv2D.c:57]   --->   Operation 275 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i32 %tmp44, %tmp43" [conv2D.c:52]   --->   Operation 276 'add' 'tmp42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 277 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_0_2_2 = add nsw i32 %tmp45, %tmp42" [conv2D.c:52]   --->   Operation 277 'add' 'sum_2_2_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 278 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_0_2_2, i32* %output_addr_6, align 4" [conv2D.c:57]   --->   Operation 278 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i32 %tmp51, %tmp50" [conv2D.c:52]   --->   Operation 279 'add' 'tmp49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 280 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_1_2_2 = add nsw i32 %tmp52, %tmp49" [conv2D.c:52]   --->   Operation 280 'add' 'sum_2_2_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 281 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_1_2_2, i32* %output_addr_7, align 4" [conv2D.c:57]   --->   Operation 281 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 282 [1/1] (2.55ns)   --->   "%tmp58 = add i32 %tmp_15_2_2_0_2, %tmp_15_2_2_1" [conv2D.c:52]   --->   Operation 282 'add' 'tmp58' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp60 = add i32 %tmp_15_2_2_1_1, %tmp_15_2_2_1_2" [conv2D.c:52]   --->   Operation 283 'add' 'tmp60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp_15_2_2_2_1, %tmp_15_2_2_2_2" [conv2D.c:52]   --->   Operation 284 'add' 'tmp62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 285 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp61 = add i32 %tmp62, %tmp_15_2_2_2" [conv2D.c:52]   --->   Operation 285 'add' 'tmp61' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 286 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp59 = add i32 %tmp61, %tmp60" [conv2D.c:52]   --->   Operation 286 'add' 'tmp59' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.69>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [9 x i32]* %output_r, i64 0, i64 8" [conv2D.c:57]   --->   Operation 287 'getelementptr' 'output_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7"   --->   Operation 288 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13"   --->   Operation 289 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19"   --->   Operation 290 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 291 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv2D.c:12]   --->   Operation 292 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i32 %tmp58, %tmp57" [conv2D.c:52]   --->   Operation 293 'add' 'tmp56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 294 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2_2 = add nsw i32 %tmp59, %tmp56" [conv2D.c:52]   --->   Operation 294 'add' 'sum_2_2_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 295 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_2_2_2, i32* %output_addr_8, align 4" [conv2D.c:57]   --->   Operation 295 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:60]   --->   Operation 296 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', conv2D.c:26) [4]  (0 ns)
	'load' operation ('input_load', conv2D.c:26) on array 'input_r' [52]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_2', conv2D.c:26) [6]  (0 ns)
	'load' operation ('input_load_2', conv2D.c:26) on array 'input_r' [54]  (2.32 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_s', conv2D.c:52) [68]  (8.51 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_0_2', conv2D.c:52) [72]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_1', conv2D.c:52) [74]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_1_1', conv2D.c:52) [76]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_1_1_2', conv2D.c:52) [99]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_2', conv2D.c:52) [80]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_2_2', conv2D.c:52) [84]  (8.51 ns)

 <State 10>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp6', conv2D.c:52) [89]  (0 ns)
	'add' operation ('tmp5', conv2D.c:52) [90]  (4.37 ns)
	'add' operation ('tmp3', conv2D.c:52) [91]  (4.37 ns)

 <State 11>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp20', conv2D.c:52) [125]  (0 ns)
	'add' operation ('tmp19', conv2D.c:52) [126]  (4.37 ns)
	'add' operation ('tmp17', conv2D.c:52) [127]  (4.37 ns)

 <State 12>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp27', conv2D.c:52) [148]  (0 ns)
	'add' operation ('tmp26', conv2D.c:52) [149]  (4.37 ns)
	'add' operation ('tmp24', conv2D.c:52) [150]  (4.37 ns)

 <State 13>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp34', conv2D.c:52) [166]  (0 ns)
	'add' operation ('tmp33', conv2D.c:52) [167]  (4.37 ns)
	'add' operation ('tmp31', conv2D.c:52) [168]  (4.37 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_2_0_2_2', conv2D.c:52) [202]  (8.51 ns)

 <State 15>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp48', conv2D.c:52) [207]  (0 ns)
	'add' operation ('tmp47', conv2D.c:52) [208]  (4.37 ns)
	'add' operation ('tmp45', conv2D.c:52) [209]  (4.37 ns)

 <State 16>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp62', conv2D.c:52) [243]  (0 ns)
	'add' operation ('tmp61', conv2D.c:52) [244]  (4.37 ns)
	'add' operation ('tmp59', conv2D.c:52) [245]  (4.37 ns)

 <State 17>: 6.69ns
The critical path consists of the following:
	'add' operation ('tmp56', conv2D.c:52) [241]  (0 ns)
	'add' operation ('sum_2_2_2_2_2', conv2D.c:52) [246]  (4.37 ns)
	'store' operation (conv2D.c:57) of variable 'sum_2_2_2_2_2', conv2D.c:52 on array 'output_r' [247]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
