
---------- Begin Simulation Statistics ----------
final_tick                                 1084333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46583                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867412                       # Number of bytes of host memory used
host_op_rate                                    47848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.47                       # Real time elapsed on the host
host_tick_rate                               50511029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1027167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001084                       # Number of seconds simulated
sim_ticks                                  1084333000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.282629                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361584                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               414268                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            151034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1337091                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1730                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2945                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1215                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1358314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7821                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          229                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1677343                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1683978                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            150395                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     247012                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7632                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2615975                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002021                       # Number of instructions committed
system.cpu.commit.committedOps                1029188                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1748596                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.588580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.186340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1315782     75.25%     75.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        44097      2.52%     77.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       298444     17.07%     94.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16865      0.96%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58254      3.33%     99.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3261      0.19%     99.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2596      0.15%     99.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1665      0.10%     99.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7632      0.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1748596                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                    800491                       # Number of committed integer instructions.
system.cpu.commit.loads                         35378                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756593     73.51%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.04%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.01%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.01%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35378      3.44%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         236587     22.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1029188                       # Class of committed instruction
system.cpu.commit.refs                         271965                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1027167                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.168670                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.168670                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                529215                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   664                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               354293                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                5645625                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   552797                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    825136                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 150886                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2302                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 35900                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1358314                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    643369                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1205910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4369                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        5658677                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  303050                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.626335                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             736451                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             371135                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.609284                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2093934                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.728721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.397096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1186861     56.68%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7123      0.34%     57.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6851      0.33%     57.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7491      0.36%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   345355     16.49%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6377      0.30%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4211      0.20%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5428      0.26%     74.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   524237     25.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2093934                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           74736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               186197                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   584024                       # Number of branches executed
system.cpu.iew.exec_nop                        130931                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.123547                       # Inst execution rate
system.cpu.iew.exec_refs                       333326                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     251858                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  194781                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                134756                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                235                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2041                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               261191                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3667517                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 81468                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            602512                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2436602                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2232                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 150886                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2241                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          5739                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2105                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          882                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        99378                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        24604                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       184070                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2127                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2455449                       # num instructions consuming a value
system.cpu.iew.wb_count                       2393324                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.475895                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1168536                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.103591                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2415831                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2989238                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1592661                       # number of integer regfile writes
system.cpu.ipc                               0.461112                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.461112                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2652078     87.26%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  435      0.01%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   136      0.00%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 55      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   17      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  78      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               131841      4.34%     91.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              254434      8.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3039115                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        4244                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001396                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1626     38.31%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.05%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     38.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1305     30.75%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1310     30.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3040267                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8171630                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2390883                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6041457                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3536351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3039115                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 235                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2509409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1583                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1305270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2093934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.451390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.993856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1192657     56.96%     56.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              161027      7.69%     64.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              176308      8.42%     73.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39810      1.90%     74.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              327766     15.65%     90.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              137605      6.57%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6343      0.30%     97.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               50449      2.41%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1969      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2093934                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.401373                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3089                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6360                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2441                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              4575                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1661                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1613                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               134756                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              261191                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2109005                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                          2168670                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  199959                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1240714                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     27                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   707168                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1651                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8983935                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4979940                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6703418                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    706234                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 306201                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 150886                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                308686                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5462665                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          5527980                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21001                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1425                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    129221                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            271                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3325                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5380082                       # The number of ROB reads
system.cpu.rob.rob_writes                     7635863                       # The number of ROB writes
system.cpu.timesIdled                            2456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2376                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     179                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        60963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26347                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1007                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1750656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1750656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27435                       # Request fanout histogram
system.membus.reqLayer0.occupancy            36034000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          143503000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          252                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        13067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 92084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       552064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3332608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3884672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               7                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31117     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31129                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           60139500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39939499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6661500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  103                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3687                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3584                       # number of overall hits
system.l2.overall_hits::.cpu.data                 103                       # number of overall hits
system.l2.overall_hits::total                    3687                       # number of overall hits
system.l2.demand_misses::.cpu.inst                857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26497                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27354                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               857                       # number of overall misses
system.l2.overall_misses::.cpu.data             26497                       # number of overall misses
system.l2.overall_misses::total                 27354                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67446000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1995010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2062456500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67446000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1995010500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2062456500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26600                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31041                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26600                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31041                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.192975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.996128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.192975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.996128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78700.116686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75291.938710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75398.716824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78700.116686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75291.938710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75398.716824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1730050500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1788926500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1730050500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1788926500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.192975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881222                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.192975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.881222                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68700.116686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65292.316111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65399.082401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68700.116686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65292.316111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65399.082401                       # average overall mshr miss latency
system.l2.replacements                              7                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25473                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25473                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4174                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4174                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4174                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4174                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1982303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1982303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         26348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75238.281398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75238.281398                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        26347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1718843000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1718843000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65238.660948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65238.660948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67446000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67446000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.192975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.192975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78700.116686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78700.116686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.192975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.192975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68700.116686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68700.116686                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12707500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12707500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.595238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.595238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84716.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84716.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.595238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74716.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74716.666667                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1526000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1526000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18839.506173                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18839.506173                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12057.203260                       # Cycle average of tags in use
system.l2.tags.total_refs                       60869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27434                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.218743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.291791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       825.097911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11164.813559                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.340723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.367957                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        23395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1059                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.837006                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    515042                       # Number of tag accesses
system.l2.tags.data_accesses                   515042                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          54848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1695808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1750656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50582247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1563918095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1614500343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50582247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50582247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                59022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50582247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1563918095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1614559365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000611000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54931                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    151395000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  136770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               664282500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5534.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24284.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    844.318379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   684.588494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.325498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          151      7.28%      7.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          120      5.79%     13.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           63      3.04%     16.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      2.22%     18.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      2.46%     20.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      1.54%     22.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      1.64%     23.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      1.93%     25.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1536     74.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2073                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1750656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1750656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1614.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1614.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1084299000                       # Total gap between requests
system.mem_ctrls.avgGap                      39638.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1695808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50582247.335458755493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1563918095.271471023560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23600250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    640682250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27538.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24179.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7711200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4098600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            99902880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85434960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        293461650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        169258560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          659867850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.547236                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    433186750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     36140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    615006250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7104300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3768435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            95404680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85434960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        288144120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        173736480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          653592975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.760384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    445134750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     36140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    603058250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       638112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           638112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       638112                       # number of overall hits
system.cpu.icache.overall_hits::total          638112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5257                       # number of overall misses
system.cpu.icache.overall_misses::total          5257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    139115500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139115500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    139115500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139115500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       643369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       643369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       643369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       643369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26462.906601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26462.906601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26462.906601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26462.906601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          615                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4185                       # number of writebacks
system.cpu.icache.writebacks::total              4185                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          816                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          816                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          816                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          816                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    112071000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112071000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    112071000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112071000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006903                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006903                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006903                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006903                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25235.532538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25235.532538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25235.532538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25235.532538                       # average overall mshr miss latency
system.cpu.icache.replacements                   4185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       638112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          638112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    139115500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139115500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       643369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       643369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26462.906601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26462.906601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          816                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          816                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    112071000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112071000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25235.532538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25235.532538                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.492263                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4441                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            144.686557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.492263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1291179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1291179                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       102970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           102970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       103101                       # number of overall hits
system.cpu.dcache.overall_hits::total          103101                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       210740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         210740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       210747                       # number of overall misses
system.cpu.dcache.overall_misses::total        210747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12765136770                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12765136770                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12765136770                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12765136770                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       313710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       313710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       313848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       313848                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.671767                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.671767                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.671494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.671494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60572.918146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60572.918146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60570.906205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60570.906205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       334261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7727                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.258833                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25473                       # number of writebacks
system.cpu.dcache.writebacks::total             25473                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       184067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       184067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       184067                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       184067                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26680                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26680                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2040756967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2040756967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2041285467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2041285467                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.085024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.085024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.085009                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.085009                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76510.215086                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76510.215086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76509.950037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76509.950037                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25656                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31273500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31273500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        77247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        77247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007029                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007029                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57593.922652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57593.922652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          299                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13550500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13550500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55534.836066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55534.836066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12732022299                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12732022299                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       236361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       236361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.889060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.889060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60588.573749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60588.573749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       183768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       183768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2025423496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2025423496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.111571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76804.956050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76804.956050                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       528500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       528500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1840971                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1840971                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31740.879310                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31740.879310                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1782971                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1782971                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30740.879310                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30740.879310                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          170                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          170                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011628                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011628                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005814                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005814                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           916.165356                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26680                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.875900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   916.165356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.894693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.894693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            654996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           654996                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1084333000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1084333000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
