from tempvalue import*


def apply(FMC):
    # -------------------------------------------------------------------------
    # BCR1	(SRAM/NOR-Flash chip-select control register 1)
    # Offset: 0	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BCR1']['CCLKEN'].values = None
    FMC['BCR1']['CBURSTRW'].values = None
    FMC['BCR1']['ASYNCWAIT'].values = None
    FMC['BCR1']['EXTMOD'].values = None
    FMC['BCR1']['WAITEN'].values = None
    FMC['BCR1']['WREN'].values = None
    FMC['BCR1']['WAITCFG'].values = None
    FMC['BCR1']['WAITPOL'].values = None
    FMC['BCR1']['BURSTEN'].values = None
    FMC['BCR1']['FACCEN'].values = None
    FMC['BCR1']['MWID'].values = None
    FMC['BCR1']['MTYP'].values = None
    FMC['BCR1']['MUXEN'].values = None
    FMC['BCR1']['MBKEN'].values = None

    # -------------------------------------------------------------------------
    # BTR1	(SRAM/NOR-Flash chip-select timing register 1)
    # Offset: 4	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BTR1']['ACCMOD'].values = None
    FMC['BTR1']['DATLAT'].values = None
    FMC['BTR1']['CLKDIV'].values = None
    FMC['BTR1']['BUSTURN'].values = None
    FMC['BTR1']['DATAST'].values = None
    FMC['BTR1']['ADDHLD'].values = None
    FMC['BTR1']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # BCR2	(SRAM/NOR-Flash chip-select control register 2)
    # Offset: 8	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BCR2']['CBURSTRW'].values = None
    FMC['BCR2']['ASYNCWAIT'].values = None
    FMC['BCR2']['EXTMOD'].values = None
    FMC['BCR2']['WAITEN'].values = None
    FMC['BCR2']['WREN'].values = None
    FMC['BCR2']['WAITCFG'].values = None
    FMC['BCR2']['WRAPMOD'].values = None
    FMC['BCR2']['WAITPOL'].values = None
    FMC['BCR2']['BURSTEN'].values = None
    FMC['BCR2']['FACCEN'].values = None
    FMC['BCR2']['MWID'].values = None
    FMC['BCR2']['MTYP'].values = None
    FMC['BCR2']['MUXEN'].values = None
    FMC['BCR2']['MBKEN'].values = None

    # -------------------------------------------------------------------------
    # BTR2	(SRAM/NOR-Flash chip-select timing register 2)
    # Offset: 12	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BTR2']['ACCMOD'].values = None
    FMC['BTR2']['DATLAT'].values = None
    FMC['BTR2']['CLKDIV'].values = None
    FMC['BTR2']['BUSTURN'].values = None
    FMC['BTR2']['DATAST'].values = None
    FMC['BTR2']['ADDHLD'].values = None
    FMC['BTR2']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # BCR3	(SRAM/NOR-Flash chip-select control register 3)
    # Offset: 16	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BCR3']['CBURSTRW'].values = None
    FMC['BCR3']['ASYNCWAIT'].values = None
    FMC['BCR3']['EXTMOD'].values = None
    FMC['BCR3']['WAITEN'].values = None
    FMC['BCR3']['WREN'].values = None
    FMC['BCR3']['WAITCFG'].values = None
    FMC['BCR3']['WRAPMOD'].values = None
    FMC['BCR3']['WAITPOL'].values = None
    FMC['BCR3']['BURSTEN'].values = None
    FMC['BCR3']['FACCEN'].values = None
    FMC['BCR3']['MWID'].values = None
    FMC['BCR3']['MTYP'].values = None
    FMC['BCR3']['MUXEN'].values = None
    FMC['BCR3']['MBKEN'].values = None

    # -------------------------------------------------------------------------
    # BTR3	(SRAM/NOR-Flash chip-select timing register 3)
    # Offset: 20	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BTR3']['ACCMOD'].values = None
    FMC['BTR3']['DATLAT'].values = None
    FMC['BTR3']['CLKDIV'].values = None
    FMC['BTR3']['BUSTURN'].values = None
    FMC['BTR3']['DATAST'].values = None
    FMC['BTR3']['ADDHLD'].values = None
    FMC['BTR3']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # BCR4	(SRAM/NOR-Flash chip-select control register 4)
    # Offset: 24	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BCR4']['CBURSTRW'].values = None
    FMC['BCR4']['ASYNCWAIT'].values = None
    FMC['BCR4']['EXTMOD'].values = None
    FMC['BCR4']['WAITEN'].values = None
    FMC['BCR4']['WREN'].values = None
    FMC['BCR4']['WAITCFG'].values = None
    FMC['BCR4']['WRAPMOD'].values = None
    FMC['BCR4']['WAITPOL'].values = None
    FMC['BCR4']['BURSTEN'].values = None
    FMC['BCR4']['FACCEN'].values = None
    FMC['BCR4']['MWID'].values = None
    FMC['BCR4']['MTYP'].values = None
    FMC['BCR4']['MUXEN'].values = None
    FMC['BCR4']['MBKEN'].values = None

    # -------------------------------------------------------------------------
    # BTR4	(SRAM/NOR-Flash chip-select timing register 4)
    # Offset: 28	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BTR4']['ACCMOD'].values = None
    FMC['BTR4']['DATLAT'].values = None
    FMC['BTR4']['CLKDIV'].values = None
    FMC['BTR4']['BUSTURN'].values = None
    FMC['BTR4']['DATAST'].values = None
    FMC['BTR4']['ADDHLD'].values = None
    FMC['BTR4']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # PCR2	(PC Card/NAND Flash control register 2)
    # Offset: 96	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PCR2']['ECCPS'].values = None
    FMC['PCR2']['TAR'].values = None
    FMC['PCR2']['TCLR'].values = None
    FMC['PCR2']['ECCEN'].values = None
    FMC['PCR2']['PWID'].values = None
    FMC['PCR2']['PTYP'].values = None
    FMC['PCR2']['PBKEN'].values = None
    FMC['PCR2']['PWAITEN'].values = None

    # -------------------------------------------------------------------------
    # SR2	(FIFO status and interrupt register 2)
    # Offset: 100	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SR2']['FEMPT'].values = None
    FMC['SR2']['IFEN'].values = None
    FMC['SR2']['ILEN'].values = None
    FMC['SR2']['IREN'].values = None
    FMC['SR2']['IFS'].values = None
    FMC['SR2']['ILS'].values = None
    FMC['SR2']['IRS'].values = None

    # -------------------------------------------------------------------------
    # PMEM2	(Common memory space timing register 2)
    # Offset: 104	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PMEM2']['MEMHIZx'].values = None
    FMC['PMEM2']['MEMHOLDx'].values = None
    FMC['PMEM2']['MEMWAITx'].values = None
    FMC['PMEM2']['MEMSETx'].values = None

    # -------------------------------------------------------------------------
    # PATT2	(Attribute memory space timing register 2)
    # Offset: 108	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PATT2']['ATTHIZx'].values = None
    FMC['PATT2']['ATTHOLDx'].values = None
    FMC['PATT2']['ATTWAITx'].values = None
    FMC['PATT2']['ATTSETx'].values = None

    # -------------------------------------------------------------------------
    # ECCR2	(ECC result register 2)
    # Offset: 116	Size: 32	Access: ReadMode
    # -------------------------------------------------------------------------
    FMC['ECCR2']['ECCx'].values = None

    # -------------------------------------------------------------------------
    # PCR3	(PC Card/NAND Flash control register 3)
    # Offset: 128	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PCR3']['ECCPS'].values = None
    FMC['PCR3']['TAR'].values = None
    FMC['PCR3']['TCLR'].values = None
    FMC['PCR3']['ECCEN'].values = None
    FMC['PCR3']['PWID'].values = None
    FMC['PCR3']['PTYP'].values = None
    FMC['PCR3']['PBKEN'].values = None
    FMC['PCR3']['PWAITEN'].values = None

    # -------------------------------------------------------------------------
    # SR3	(FIFO status and interrupt register 3)
    # Offset: 132	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SR3']['FEMPT'].values = None
    FMC['SR3']['IFEN'].values = None
    FMC['SR3']['ILEN'].values = None
    FMC['SR3']['IREN'].values = None
    FMC['SR3']['IFS'].values = None
    FMC['SR3']['ILS'].values = None
    FMC['SR3']['IRS'].values = None

    # -------------------------------------------------------------------------
    # PMEM3	(Common memory space timing register 3)
    # Offset: 136	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PMEM3']['MEMHIZx'].values = None
    FMC['PMEM3']['MEMHOLDx'].values = None
    FMC['PMEM3']['MEMWAITx'].values = None
    FMC['PMEM3']['MEMSETx'].values = None

    # -------------------------------------------------------------------------
    # PATT3	(Attribute memory space timing register 3)
    # Offset: 140	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PATT3']['ATTHIZx'].values = None
    FMC['PATT3']['ATTHOLDx'].values = None
    FMC['PATT3']['ATTWAITx'].values = None
    FMC['PATT3']['ATTSETx'].values = None

    # -------------------------------------------------------------------------
    # ECCR3	(ECC result register 3)
    # Offset: 148	Size: 32	Access: ReadMode
    # -------------------------------------------------------------------------
    FMC['ECCR3']['ECCx'].values = None

    # -------------------------------------------------------------------------
    # PCR4	(PC Card/NAND Flash control register 4)
    # Offset: 160	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PCR4']['ECCPS'].values = None
    FMC['PCR4']['TAR'].values = None
    FMC['PCR4']['TCLR'].values = None
    FMC['PCR4']['ECCEN'].values = None
    FMC['PCR4']['PWID'].values = None
    FMC['PCR4']['PTYP'].values = None
    FMC['PCR4']['PBKEN'].values = None
    FMC['PCR4']['PWAITEN'].values = None

    # -------------------------------------------------------------------------
    # SR4	(FIFO status and interrupt register 4)
    # Offset: 164	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SR4']['FEMPT'].values = None
    FMC['SR4']['IFEN'].values = None
    FMC['SR4']['ILEN'].values = None
    FMC['SR4']['IREN'].values = None
    FMC['SR4']['IFS'].values = None
    FMC['SR4']['ILS'].values = None
    FMC['SR4']['IRS'].values = None

    # -------------------------------------------------------------------------
    # PMEM4	(Common memory space timing register 4)
    # Offset: 168	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PMEM4']['MEMHIZx'].values = None
    FMC['PMEM4']['MEMHOLDx'].values = None
    FMC['PMEM4']['MEMWAITx'].values = None
    FMC['PMEM4']['MEMSETx'].values = None

    # -------------------------------------------------------------------------
    # PATT4	(Attribute memory space timing register 4)
    # Offset: 172	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PATT4']['ATTHIZx'].values = None
    FMC['PATT4']['ATTHOLDx'].values = None
    FMC['PATT4']['ATTWAITx'].values = None
    FMC['PATT4']['ATTSETx'].values = None

    # -------------------------------------------------------------------------
    # PIO4	(I/O space timing register 4)
    # Offset: 176	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['PIO4']['IOHIZx'].values = None
    FMC['PIO4']['IOHOLDx'].values = None
    FMC['PIO4']['IOWAITx'].values = None
    FMC['PIO4']['IOSETx'].values = None

    # -------------------------------------------------------------------------
    # BWTR1	(SRAM/NOR-Flash write timing registers 1)
    # Offset: 260	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BWTR1']['ACCMOD'].values = None
    FMC['BWTR1']['DATLAT'].values = None
    FMC['BWTR1']['CLKDIV'].values = None
    FMC['BWTR1']['DATAST'].values = None
    FMC['BWTR1']['ADDHLD'].values = None
    FMC['BWTR1']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # BWTR2	(SRAM/NOR-Flash write timing registers 2)
    # Offset: 268	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BWTR2']['ACCMOD'].values = None
    FMC['BWTR2']['DATLAT'].values = None
    FMC['BWTR2']['CLKDIV'].values = None
    FMC['BWTR2']['DATAST'].values = None
    FMC['BWTR2']['ADDHLD'].values = None
    FMC['BWTR2']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # BWTR3	(SRAM/NOR-Flash write timing registers 3)
    # Offset: 276	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BWTR3']['ACCMOD'].values = None
    FMC['BWTR3']['DATLAT'].values = None
    FMC['BWTR3']['CLKDIV'].values = None
    FMC['BWTR3']['DATAST'].values = None
    FMC['BWTR3']['ADDHLD'].values = None
    FMC['BWTR3']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # BWTR4	(SRAM/NOR-Flash write timing registers 4)
    # Offset: 284	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['BWTR4']['ACCMOD'].values = None
    FMC['BWTR4']['DATLAT'].values = None
    FMC['BWTR4']['CLKDIV'].values = None
    FMC['BWTR4']['DATAST'].values = None
    FMC['BWTR4']['ADDHLD'].values = None
    FMC['BWTR4']['ADDSET'].values = None

    # -------------------------------------------------------------------------
    # SDCR1	(SDRAM Control Register 1)
    # Offset: 320	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SDCR1']['RPIPE'].values = None
    FMC['SDCR1']['RBURST'].values = None
    FMC['SDCR1']['SDCLK'].values = None
    FMC['SDCR1']['WP'].values = None
    FMC['SDCR1']['CAS'].values = None
    FMC['SDCR1']['NB'].values = None
    FMC['SDCR1']['MWID'].values = None
    FMC['SDCR1']['NR'].values = None
    FMC['SDCR1']['NC'].values = None

    # -------------------------------------------------------------------------
    # SDCR2	(SDRAM Control Register 2)
    # Offset: 324	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SDCR2']['RPIPE'].values = None
    FMC['SDCR2']['RBURST'].values = None
    FMC['SDCR2']['SDCLK'].values = None
    FMC['SDCR2']['WP'].values = None
    FMC['SDCR2']['CAS'].values = None
    FMC['SDCR2']['NB'].values = None
    FMC['SDCR2']['MWID'].values = None
    FMC['SDCR2']['NR'].values = None
    FMC['SDCR2']['NC'].values = None

    # -------------------------------------------------------------------------
    # SDTR1	(SDRAM Timing register 1)
    # Offset: 328	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SDTR1']['TRCD'].values = None
    FMC['SDTR1']['TRP'].values = None
    FMC['SDTR1']['TWR'].values = None
    FMC['SDTR1']['TRC'].values = None
    FMC['SDTR1']['TRAS'].values = None
    FMC['SDTR1']['TXSR'].values = None
    FMC['SDTR1']['TMRD'].values = None

    # -------------------------------------------------------------------------
    # SDTR2	(SDRAM Timing register 2)
    # Offset: 332	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SDTR2']['TRCD'].values = None
    FMC['SDTR2']['TRP'].values = None
    FMC['SDTR2']['TWR'].values = None
    FMC['SDTR2']['TRC'].values = None
    FMC['SDTR2']['TRAS'].values = None
    FMC['SDTR2']['TXSR'].values = None
    FMC['SDTR2']['TMRD'].values = None

    # -------------------------------------------------------------------------
    # SDCMR	(SDRAM Command Mode register)
    # Offset: 336	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SDCMR']['MRD'].values = None
    FMC['SDCMR']['NRFS'].values = None
    FMC['SDCMR']['CTB1'].values = None
    FMC['SDCMR']['CTB2'].values = None
    FMC['SDCMR']['MODE'].values = None

    # -------------------------------------------------------------------------
    # SDRTR	(SDRAM Refresh Timer register)
    # Offset: 340	Size: 32	Access: ReadWriteMode
    # -------------------------------------------------------------------------
    FMC['SDRTR']['REIE'].values = None
    FMC['SDRTR']['COUNT'].values = None
    FMC['SDRTR']['CRE'].values = None

    # -------------------------------------------------------------------------
    # SDSR	(SDRAM Status register)
    # Offset: 344	Size: 32	Access: ReadMode
    # -------------------------------------------------------------------------
    FMC['SDSR']['BUSY'].values = None
    FMC['SDSR']['MODES2'].values = None
    FMC['SDSR']['MODES1'].values = None
    FMC['SDSR']['RE'].values = None

