

================================================================
== Vivado HLS Report for 'mat_mul_wrap'
================================================================
* Date:           Thu Dec 13 22:27:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20202|  20202|  20203|  20203|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-------+-------+-------+-------+---------+
        |                    |          |    Latency    |    Interval   | Pipeline|
        |      Instance      |  Module  |  min  |  max  |  min  |  max  |   Type  |
        +--------------------+----------+-------+-------+-------+-------+---------+
        |grp_copy_mat_fu_28  |copy_mat  |  20201|  20201|  20201|  20201|   none  |
        |grp_copy_mat_fu_36  |copy_mat  |  20201|  20201|  20201|  20201|   none  |
        |grp_copy_mat_fu_44  |copy_mat  |  20201|  20201|  20201|  20201|   none  |
        +--------------------+----------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     660|    372|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      0|     665|    389|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+----------+---------+-------+-----+-----+
    |grp_copy_mat_fu_28  |copy_mat  |        0|      0|  220|  124|
    |grp_copy_mat_fu_36  |copy_mat  |        0|      0|  220|  124|
    |grp_copy_mat_fu_44  |copy_mat  |        0|      0|  220|  124|
    +--------------------+----------+---------+-------+-----+-----+
    |Total               |          |        0|      0|  660|  372|
    +--------------------+----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |matB_local_U  |mat_mul_wrap_matBcud  |       32|  0|   0|  10000|   32|     1|       320000|
    |matA_local_U  |mat_mul_wrap_matBcud  |       32|  0|   0|  10000|   32|     1|       320000|
    |matC_local_U  |mat_mul_wrap_matCbkb  |       32|  0|   0|  10000|   32|     1|       320000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                      |       96|  0|   0|  30000|   96|     3|       960000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  2|   0|    2|          0|
    |ap_reg_grp_copy_mat_fu_28_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_copy_mat_fu_36_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_copy_mat_fu_44_ap_start  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_start       |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_done        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_idle        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_ready       | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|matA_address0  | out |   14|  ap_memory |     matA     |     array    |
|matA_ce0       | out |    1|  ap_memory |     matA     |     array    |
|matA_q0        |  in |   32|  ap_memory |     matA     |     array    |
|matB_address0  | out |   14|  ap_memory |     matB     |     array    |
|matB_ce0       | out |    1|  ap_memory |     matB     |     array    |
|matB_q0        |  in |   32|  ap_memory |     matB     |     array    |
|matC_address0  | out |   14|  ap_memory |     matC     |     array    |
|matC_ce0       | out |    1|  ap_memory |     matC     |     array    |
|matC_we0       | out |    1|  ap_memory |     matC     |     array    |
|matC_d0        | out |   32|  ap_memory |     matC     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.03ns
ST_1: matC_local (8)  [1/1] 3.25ns  loc: mat_mul/mat_mul.c:27
:4  %matC_local = alloca [10000 x float], align 4

ST_1: matB_local (9)  [1/1] 3.25ns
:5  %matB_local = alloca [10000 x float], align 4

ST_1: matA_local (10)  [1/1] 3.25ns
:6  %matA_local = alloca [10000 x float], align 4

ST_1: StgValue_6 (11)  [2/2] 1.77ns  loc: mat_mul/mat_mul.c:32
:7  call fastcc void @copy_mat([10000 x float]* %matA, [10000 x float]* %matA_local) nounwind

ST_1: StgValue_7 (12)  [2/2] 1.77ns  loc: mat_mul/mat_mul.c:33
:8  call fastcc void @copy_mat([10000 x float]* %matB, [10000 x float]* %matB_local) nounwind

ST_1: StgValue_8 (13)  [2/2] 1.77ns  loc: mat_mul/mat_mul.c:38
:9  call fastcc void @copy_mat([10000 x float]* %matC_local, [10000 x float]* %matC) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %matA) nounwind, !map !13

ST_2: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %matB) nounwind, !map !19

ST_2: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %matC) nounwind, !map !23

ST_2: StgValue_12 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @mat_mul_wrap_str) nounwind

ST_2: StgValue_13 (11)  [1/2] 0.00ns  loc: mat_mul/mat_mul.c:32
:7  call fastcc void @copy_mat([10000 x float]* %matA, [10000 x float]* %matA_local) nounwind

ST_2: StgValue_14 (12)  [1/2] 0.00ns  loc: mat_mul/mat_mul.c:33
:8  call fastcc void @copy_mat([10000 x float]* %matB, [10000 x float]* %matB_local) nounwind

ST_2: StgValue_15 (13)  [1/2] 0.00ns  loc: mat_mul/mat_mul.c:38
:9  call fastcc void @copy_mat([10000 x float]* %matC_local, [10000 x float]* %matC) nounwind

ST_2: StgValue_16 (14)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:39
:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matC_local  (alloca       ) [ 001]
matB_local  (alloca       ) [ 001]
matA_local  (alloca       ) [ 001]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (spectopmodule) [ 000]
StgValue_13 (call         ) [ 000]
StgValue_14 (call         ) [ 000]
StgValue_15 (call         ) [ 000]
StgValue_16 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matC">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matC"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_mat"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_mul_wrap_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="matC_local_alloca_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matC_local/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="matB_local_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matB_local/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="matA_local_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matA_local/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_copy_mat_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_copy_mat_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_copy_mat_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="23"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="24" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="20" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matC | {1 2 }
 - Input state : 
	Port: mat_mul_wrap : matA | {1 2 }
	Port: mat_mul_wrap : matB | {1 2 }
  - Chain level:
	State 1
		StgValue_6 : 1
		StgValue_7 : 1
		StgValue_8 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          | grp_copy_mat_fu_28 |  3.176  |   230   |    88   |
|   call   | grp_copy_mat_fu_36 |  3.176  |   230   |    88   |
|          | grp_copy_mat_fu_44 |  3.176  |   230   |    88   |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |  9.528  |   690   |   264   |
|----------|--------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|matA_local|   32   |    0   |    0   |
|matB_local|   32   |    0   |    0   |
|matC_local|   32   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   96   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    9   |   690  |   264  |
|   Memory  |   96   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |    9   |   690  |   264  |
+-----------+--------+--------+--------+--------+
