/*
 * STM32f103c6.h
 *
 *  Created on: Sep 21, 2022
 *      Author: moalshreif
 */

#ifndef INC_STM32F103C6_H_
#define INC_STM32F103C6_H_

//-----------------------------
//Includes
//-----------------------------
#include <stdlib.h>
#include <stdint.h>


//-----------------------------
//Base addresses for Memories
//-----------------------------
#define Flash_Memory_Bae   0x08000000UL
#define System_Memory_Base 0x1FFFF000UL
#define SRAM_Base          0x20000000UL
#define Peripherals_Base   0x40000000UL
#define Cortex_M3_Base     0xE0000000UL

#define CORTEX_M3_INTERNAL_PERIPHERALS_BASE       	 0xE0000000UL


//NVIC register MAP
#define NVIC_BASE								     0xE000E100UL
#define NVIC_ISER0									 *(volatile uint32_t *)(NVIC_BASE + 0x00)
#define NVIC_ISER1									 *(volatile uint32_t *)(NVIC_BASE + 0x04)
#define NVIC_ISER2									 *(volatile uint32_t *)(NVIC_BASE + 0x08)
#define NVIC_ICER0									 *(volatile uint32_t *)(NVIC_BASE + 0x80)
#define NVIC_ICER1									 *(volatile uint32_t *)(NVIC_BASE + 0x84)
#define NVIC_ICER2									 *(volatile uint32_t *)(NVIC_BASE + 0x88)


//-----------------------------
//Base addresses for AHB Peripherals
//-----------------------------
#define RCC_Base  0x40021000


//-----------------------------
//Base addresses for APB2 Peripherals
//-----------------------------
#define GPIOA_Base  0x40010800UL
#define GPIOB_Base  0x40010C00UL
#define GPIOC_Base  0x40011000UL
#define GPIOD_Base  0x40011400UL
#define GPIOE_Base  0x40011800UL

#define EXIT_Base   0x40010400UL

#define AFIO_Base   0x40010000UL

#define TIM1_Base   0x40012C00UL

#define USART1_BASE 0x40013800UL

#define SPI1_BASE   0x40013000UL

#define ADC1_BASE   0x40012400UL
#define ADC2_BASE   0x40012800UL

//-----------------------------
//Base addresses for APB1 Peripherals
//-----------------------------
#define TIM2_Base   0x40000000UL
#define TIM3_Base   0x40000400UL
#define TIM4_Base   0x40000800UL

#define USART2_BASE 0x40004400UL
#define USART3_BASE 0x40004800UL

#define SPI2_BASE   0x40003800UL

#define I2C1_BASE	0x40005400UL
#define I2C2_BASE	0x40005800UL
//=================================================================//

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: ADC
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t ADC_SR;
	volatile uint32_t ADC_CR1;
	volatile uint32_t ADC_CR2;
	volatile uint32_t ADC_SMPR1;
	volatile uint32_t ADC_SMPR2;
	volatile uint32_t ADC_JOFR1;
	volatile uint32_t ADC_JOFR2;
	volatile uint32_t ADC_JOFR3;
	volatile uint32_t ADC_JOFR4;
	volatile uint32_t ADC_HTR;
	volatile uint32_t ADC_LTR;
	volatile uint32_t ADC_SQR1;
	volatile uint32_t ADC_SQR2;
	volatile uint32_t ADC_SQR3;
	volatile uint32_t ADC_JSQR;
	volatile uint32_t ADC_JDR1;
	volatile uint32_t ADC_JDR2;
	volatile uint32_t ADC_JDR3;
	volatile uint32_t ADC_JDR4;
	volatile uint32_t ADC_DR;

}ADC_typeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: TIMERS
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t TIMx_CR1;
	volatile uint32_t TIMx_CR2;
	volatile uint32_t TIMx_SMCR;
	volatile uint32_t TIMx_DIER;
	volatile uint32_t TIMx_SR;
	volatile uint32_t TIMx_EGR;
	volatile uint32_t TIMx_CCMR1;
	volatile uint32_t TIMx_CCMR2;
	volatile uint32_t TIMx_CCER;
	volatile uint32_t TIMx_CNT;
	volatile uint32_t TIMx_PSC;
	volatile uint32_t TIMx_ARR;
	volatile uint32_t TIMx_RCR;
	volatile uint32_t TIMx_CCR1;
	volatile uint32_t TIMx_CCR2;
	volatile uint32_t TIMx_CCR3;
	volatile uint32_t TIMx_CCR4;
	volatile uint32_t TIMx_BDTR;
	volatile uint32_t TIMx_DCR;
	volatile uint32_t TIMx_DMAR;

}TIMERS_typeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: RCC
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t RCC_CR;
	volatile uint32_t RCC_CFGR;
	volatile uint32_t RCC_CIR;
	volatile uint32_t RCC_APB2RSTR;
	volatile uint32_t RCC_APB1RSTR;
	volatile uint32_t RCC_AHBENR;
	volatile uint32_t RCC_APB2ENR;
	volatile uint32_t RCC_APB1ENR;
	volatile uint32_t RCC_BDCR;
	volatile uint32_t RCC_CSR;
}RCC_typeDef;


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: GPIOx
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t GPIOx_CRL;
	volatile uint32_t GPIOx_CRH;
	volatile uint32_t GPIOx_IDR;
	volatile uint32_t GPIOx_ODR;
	volatile uint32_t GPIOx_BSRR;
	volatile uint32_t GPIOx_BRR;
	volatile uint32_t GPIOx_LCKR;
}GPIO_typeDef;


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: EXIT
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t EXTI_IMR;
	volatile uint32_t EXTI_EMR;
	volatile uint32_t EXTI_RTSR;
	volatile uint32_t EXTI_FTSR;
	volatile uint32_t EXTI_SWIER;
	volatile uint32_t EXTI_PR;
}EXIT_typeDef;


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: AFIO
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t AFIO_EVCR;
	volatile uint32_t AFIO_MAPR;
	volatile uint32_t AFIO_EXTICR1;
	volatile uint32_t AFIO_EXTICR2;
	volatile uint32_t AFIO_EXTICR3;
	volatile uint32_t AFIO_EXTICR4;
	uint32_t Reserved;
	volatile uint32_t AFIO_MAPR2;
}AFIO_typeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: USART
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t USART_SR;
	volatile uint32_t USART_DR;
	volatile uint32_t USART_BRR;
	volatile uint32_t USART_CR1;
	volatile uint32_t USART_CR2;
	volatile uint32_t USART_CR3;
	volatile uint32_t USART_GTPR;
}USART_typeDef;
//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: SPI
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t SPI_CR1;
	volatile uint32_t SPI_CR2;
	volatile uint32_t SPI_SR;
	volatile uint32_t SPI_DR;
	volatile uint32_t SPI_CRCPR;
	volatile uint32_t SPI_RXCRCR;
	volatile uint32_t SPI_TXCRCR;
	volatile uint32_t SPI_I2SCFGR;
	volatile uint32_t SPI_I2SPR;
}SPI_typeDef;
//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: I2C
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t OAR1;
	volatile uint32_t OAR2;
	volatile uint32_t DR;
	volatile uint32_t SR1;
	volatile uint32_t SR2;
	volatile uint32_t CCR;
	volatile uint32_t TRISE;
}I2C_TypeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: GPIOx
//-*-*-*-*-*-*-*-*-*-*-*
#define GPIOA   ((GPIO_typeDef*) GPIOA_Base)
#define GPIOB   ((GPIO_typeDef*) GPIOB_Base)
#define GPIOC   ((GPIO_typeDef*) GPIOC_Base)
#define GPIOD   ((GPIO_typeDef*) GPIOD_Base)
#define GPIOE   ((GPIO_typeDef*) GPIOE_Base)

//=================================================================//

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: TIM1
//-*-*-*-*-*-*-*-*-*-*-*
#define TIM1   ((TIMERS_typeDef*) TIM1_Base)

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: TIM2
//-*-*-*-*-*-*-*-*-*-*-*
#define TIM2   ((TIMERS_typeDef*) TIM2_Base)
//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: TIM3
//-*-*-*-*-*-*-*-*-*-*-*
#define TIM3   ((TIMERS_typeDef*) TIM3_Base)
//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: TIM4
//-*-*-*-*-*-*-*-*-*-*-*
#define TIM4   ((TIMERS_typeDef*) TIM4_Base)
//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: RCC
//-*-*-*-*-*-*-*-*-*-*-*
#define RCC    ((RCC_typeDef*) RCC_Base)

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: EXIT
//-*-*-*-*-*-*-*-*-*-*-*
#define EXIT   ((EXIT_typeDef*) EXIT_Base)

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: AFIO
//-*-*-*-*-*-*-*-*-*-*-*
#define AFIO   ((AFIO_typeDef*) AFIO_Base)

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: USART
//-*-*-*-*-*-*-*-*-*-*-*

#define USART1 ((USART_typeDef*)USART1_BASE)
#define USART2 ((USART_typeDef*)USART2_BASE)
#define USART3 ((USART_typeDef*)USART3_BASE)

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: SPI
//-*-*-*-*-*-*-*-*-*-*-*
#define SPI1 ((SPI_typeDef*)SPI1_BASE)
#define SPI2 ((SPI_typeDef*)SPI2_BASE)

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: I2C
//-*-*-*-*-*-*-*-*-*-*-*
#define I2C1		((I2C_TypeDef*)I2C1_BASE)
#define I2C2		((I2C_TypeDef*)I2C2_BASE)

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants: ADC
//-*-*-*-*-*-*-*-*-*-*-*
#define ADC1		((ADC_typeDef*)ADC1_BASE)
#define ADC2		((ADC_typeDef*)ADC2_BASE)
//==========================================================
//-*-*-*-*-*-*-*-*-*-*-*-
//Generic Macros:
//-*-*-*-*-*-*-*-*-*-*-*-

//-*-*-*-*-*-*-*-*-*-*-*-
//clock enable Macros:
//-*-*-*-*-*-*-*-*-*-*-*
#define AFIO_Clock_Enable()    (RCC->RCC_APB2ENR |= 1<<0)
#define GPIOA_Clock_Enable()   (RCC->RCC_APB2ENR |= 1<<2)
#define GPIOB_Clock_Enable()   (RCC->RCC_APB2ENR |= 1<<3)
#define GPIOC_Clock_Enable()   (RCC->RCC_APB2ENR |= 1<<4)
#define GPIOD_Clock_Enable()   (RCC->RCC_APB2ENR |= 1<<5)
#define GPIOE_Clock_Enable()   (RCC->RCC_APB2ENR |= 1<<6)

#define TIMER1_CLOCK_Enable()  (RCC->RCC_APB2ENR |= 1<<11)
#define TIMER2_CLOCK_Enable()  (RCC->RCC_APB1ENR |= 1<<0)
#define TIMER3_CLOCK_Enable()  (RCC->RCC_APB1ENR |= 1<<1)
#define TIMER4_CLOCK_Enable()  (RCC->RCC_APB1ENR |= 1<<2)

#define USART1_Clock_Enable()  (RCC->RCC_APB2ENR |= 1<<14)
#define USART2_Clock_Enable()  (RCC->RCC_APB1ENR |= 1<<17)
#define USART3_Clock_Enable()  (RCC->RCC_APB1ENR |= 1<<18)


#define SPI1_Clock_Enable()    (RCC->RCC_APB2ENR |= 1<<12)
#define SPI2_Clock_Enable()    (RCC->RCC_APB1ENR |= 1<<14)

#define I2C1_Clock_Enable()   (RCC->RCC_APB1ENR |= 1<<21)
#define I2C2_Clock_Enable()   (RCC->RCC_APB1ENR |= 1<<22)

#define ADC1_Clock_Enable()  (RCC->RCC_APB2ENR |= 1<<9)
#define ADC2_Clock_Enable()  (RCC->RCC_APB2ENR |= 1<<10)
#define ADC1_Clock_DESABLE()  (RCC->RCC_APB2RSTR |= 1<<9)
#define ADC2_Clock_DESABLE()  (RCC->RCC_APB2RSTR |= 1<<10)

/*------------------------------
 * NVIC IRQ enable/disable Macros
 */
#define NVIC_TIM1_BRK_Enable 				 		    (NVIC_ISER0	|= 1<<24 )
#define NVIC_TIM1_UP_Enable 			    		   	(NVIC_ISER0	|= 1<<25 )
#define NVIC_TIM1_TRG_COM_Enable 						(NVIC_ISER0	|= 1<<26 )
#define NVIC_TIM1_CC_Enable 							(NVIC_ISER0	|= 1<<27 )
#define NVIC_TIM2_global_interrupt_Enable 	        	(NVIC_ISER0	|= 1<<28 )
#define NVIC_TIM3_global_interrupt_Enable 	      	    (NVIC_ISER0	|= 1<<29 )
#define NVIC_TIM4_global_interrupt_Enable 	      	    (NVIC_ISER0	|= 1<<30 )

#define NVIC_USART1_interrupt_Enable 	                (NVIC_ISER1	|= 1<<(37-32) )
#define NVIC_USART2_interrupt_Enable 	                (NVIC_ISER1	|= 1<<(38-32) )
#define NVIC_USART3_interrupt_Enable 	                (NVIC_ISER1	|= 1<<(39-32) )

#define NVIC_SPI1_interrupt_Enable 	                    (NVIC_ISER1	|= 1<<(35-32) )
#define NVIC_SPI2_interrupt_Enable 	                    (NVIC_ISER1	|= 1<<(36-32) )

#define NVIC_IRQ31_I2C1_EV_Enable()						(NVIC_ISER0 |=1<<31)
#define NVIC_IRQ32_I2C1_ER_Enable()						(NVIC_ISER1 |=1<< (32- 32) )
#define NVIC_IRQ33_I2C2_EV_Enable()						(NVIC_ISER1 |=1<< (33- 32) )
#define NVIC_IRQ34_I2C2_ER_Enable()						(NVIC_ISER1 |=1<< (34- 32) )
//==============================================================

#define NVIC_TIM1_BRK_Disable 							(NVIC_ICER0 |= 1<<24)
#define NVIC_TIM1_UP_Disable 							(NVIC_ICER0 |= 1<<25)
#define NVIC_TIM1_TRG_COM_Disable 		    		    (NVIC_ICER0 |= 1<<26)
#define NVIC_TIM1_CC_Disable 							(NVIC_ICER0	|= 1<<27)
#define NVIC_TIM2_global_interrupt_Disable 	     	    (NVIC_ICER0 |= 1<<28)
#define NVIC_TIM3_global_interrupt_Disable 	      		(NVIC_ICER0 |= 1<<29)
#define NVIC_TIM4_global_interrupt_Disable 	      		(NVIC_ICER0 |= 1<<30)

#define NVIC_USART1_interrupt_Disable 	                (NVIC_ICER1	|= 1<<(37-32))
#define NVIC_USART2_interrupt_Disable 	                (NVIC_ICER1	|= 1<<(38-32))
#define NVIC_USART3_interrupt_Disable 	                (NVIC_ICER1	|= 1<<(39-32))

#define NVIC_SPI1_interrupt_Disable 	                (NVIC_ICER1 |= 1<<(35-32))
#define NVIC_SPI2_interrupt_Disable 	                (NVIC_ICER1 |= 1<<(36-32))

#define NVIC_IRQ31_I2C1_EV_Disable()					(NVIC_ICER0 |=1<< ( 31 ))
#define NVIC_IRQ32_I2C1_ER_Disable()					(NVIC_ICER1 |=1<< ( 32 - 32))
#define NVIC_IRQ33_I2C2_EV_Disable()					(NVIC_ICER1 |=1<< ( 33 - 32))
#define NVIC_IRQ34_I2C2_ER_Disable()					(NVIC_ICER1 |=1<< ( 34 - 32))
//=================================================================



#endif /* INC_STM32F103C6_H_ */
