<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - PWM_and_SS_control_V4_ip_src_Counter_Ctrl.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../PWM_and_SS_control_V4_ip_src_Counter_Ctrl.vhd" target="rtwreport_document_frame" id="linkToText_plain">PWM_and_SS_control_V4_ip_src_Counter_Ctrl.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/IP_Core_SS_Switch_and_PWM/PWM_and_SS_control_V4_ip_src_Counter_Ctrl.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2023-10-12 16:25:24</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.14 and HDL Coder 4.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: PWM_and_SS_control_V4_ip_src_Counter_Ctrl</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control/GenPWM/Counter Ctrl</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">ENTITY</span> PWM_and_SS_control_V4_ip_src_Counter_Ctrl <span class="KW">IS</span>
</span><span><a class="LN" name="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        hdl_cnt                           :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="27">   27   </a>        f_carrier_kHz                     :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="28">   28   </a>        T_carrier_us                      :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="29">   29   </a>        dir_ctrl                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="30">   30   </a>        triangle_sig                      :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="31">   31   </a>        Period_CenterMax                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="32">   32   </a>        Period_CenterMin                  :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a><span class="KW">END</span> PWM_and_SS_control_V4_ip_src_Counter_Ctrl;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> PWM_and_SS_control_V4_ip_src_Counter_Ctrl <span class="KW">IS</span>
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">SIGNAL</span> hdl_cnt_unsigned                 : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> T_carrier_us_unsigned            : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> Relational_Operator4_relop1      : std_logic;
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> Constant11_out1                  : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> Constant11_out1_1                : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> Relational_Operator5_relop1      : std_logic;
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> stateControl                     : std_logic;
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> stateControl_1                   : std_logic;
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> enb_gated                        : std_logic;
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> Constant14_out1                  : std_logic;
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> Constant14_out1_1                : std_logic;
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">SIGNAL</span> Constant12_out1                  : std_logic;
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">SIGNAL</span> Constant12_out1_1                : std_logic;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : std_logic;
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : std_logic;
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : std_logic;
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> f_carrier_kHz_unsigned           : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> stateControl_3                   : std_logic;
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> stateControl_4                   : std_logic;
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> enb_gated_1                      : std_logic;
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> Product_mul_temp                 : unsigned(44 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix45_En26</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> Product_out1                     : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_relop1      : std_logic;
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> Constant1_out1_1                 : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> Relational_Operator2_relop1      : std_logic;
</span><span><a class="LN" name="70">   70   </a>
</span><span><a class="LN" name="71">   71   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="CT">-- if (hdl_cnt &gt;= step_cnt)</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="CT">-- 	dir_ctrl = true;</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="CT">-- else if (hdl_cnt &lt;= 0)</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="CT">-- 	dir_ctrl = false;</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="CT">-- else</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="CT">-- 	dir_ctrl = dir_ctrl;</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="CT">-- scaling triangle amplitude to 100</span>
</span><span><a class="LN" name="79">   79   </a>
</span><span><a class="LN" name="80">   80   </a>  hdl_cnt_unsigned &lt;= unsigned(hdl_cnt);
</span><span><a class="LN" name="81">   81   </a>
</span><span><a class="LN" name="82">   82   </a>  T_carrier_us_unsigned &lt;= unsigned(T_carrier_us);
</span><span><a class="LN" name="83">   83   </a>
</span><span><a class="LN" name="84">   84   </a>  
</span><span><a class="LN" name="85">   85   </a>  Relational_Operator4_relop1 &lt;= '1' <span class="KW">WHEN</span> resize(hdl_cnt_unsigned, 25) &gt;= T_carrier_us_unsigned <span class="KW">ELSE</span>
</span><span><a class="LN" name="86">   86   </a>      '0';
</span><span><a class="LN" name="87">   87   </a>
</span><span><a class="LN" name="88">   88   </a>  Constant11_out1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" name="89">   89   </a>
</span><span><a class="LN" name="90">   90   </a>  delayMatch2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="92">   92   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="93">   93   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="94">   94   </a>        Constant11_out1_1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" name="95">   95   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="96">   96   </a>        Constant11_out1_1 &lt;= Constant11_out1;
</span><span><a class="LN" name="97">   97   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="98">   98   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch2_process;
</span><span><a class="LN" name="100">  100   </a>
</span><span><a class="LN" name="101">  101   </a>
</span><span><a class="LN" name="102">  102   </a>  
</span><span><a class="LN" name="103">  103   </a>  Relational_Operator5_relop1 &lt;= '1' <span class="KW">WHEN</span> hdl_cnt_unsigned &lt;= Constant11_out1_1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="104">  104   </a>      '0';
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>  Logical_Operator_out1 &lt;= Relational_Operator4_relop1 <span class="KW">OR</span> Relational_Operator5_relop1;
</span><span><a class="LN" name="107">  107   </a>
</span><span><a class="LN" name="108">  108   </a>  
</span><span><a class="LN" name="109">  109   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Logical_Operator_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="110">  110   </a>      '0';
</span><span><a class="LN" name="111">  111   </a>
</span><span><a class="LN" name="112">  112   </a>  stateControl &lt;= '1';
</span><span><a class="LN" name="113">  113   </a>
</span><span><a class="LN" name="114">  114   </a>  delayMatch3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="116">  116   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="117">  117   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="118">  118   </a>        stateControl_1 &lt;= '0';
</span><span><a class="LN" name="119">  119   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="120">  120   </a>        stateControl_1 &lt;= stateControl;
</span><span><a class="LN" name="121">  121   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="122">  122   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch3_process;
</span><span><a class="LN" name="124">  124   </a>
</span><span><a class="LN" name="125">  125   </a>
</span><span><a class="LN" name="126">  126   </a>  enb_gated &lt;= stateControl_1 <span class="KW">AND</span> enb;
</span><span><a class="LN" name="127">  127   </a>
</span><span><a class="LN" name="128">  128   </a>  
</span><span><a class="LN" name="129">  129   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator4_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="130">  130   </a>      '0';
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>  Constant14_out1 &lt;= '1';
</span><span><a class="LN" name="133">  133   </a>
</span><span><a class="LN" name="134">  134   </a>  delayMatch1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="136">  136   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="137">  137   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="138">  138   </a>        Constant14_out1_1 &lt;= '0';
</span><span><a class="LN" name="139">  139   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="140">  140   </a>        Constant14_out1_1 &lt;= Constant14_out1;
</span><span><a class="LN" name="141">  141   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="142">  142   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch1_process;
</span><span><a class="LN" name="144">  144   </a>
</span><span><a class="LN" name="145">  145   </a>
</span><span><a class="LN" name="146">  146   </a>  Constant12_out1 &lt;= '0';
</span><span><a class="LN" name="147">  147   </a>
</span><span><a class="LN" name="148">  148   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="150">  150   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="151">  151   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="152">  152   </a>        Constant12_out1_1 &lt;= '0';
</span><span><a class="LN" name="153">  153   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="154">  154   </a>        Constant12_out1_1 &lt;= Constant12_out1;
</span><span><a class="LN" name="155">  155   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="156">  156   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" name="158">  158   </a>
</span><span><a class="LN" name="159">  159   </a>
</span><span><a class="LN" name="160">  160   </a>  
</span><span><a class="LN" name="161">  161   </a>  Switch7_out1 &lt;= Constant14_out1_1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="162">  162   </a>      Constant12_out1_1;
</span><span><a class="LN" name="163">  163   </a>
</span><span><a class="LN" name="164">  164   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="166">  166   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="167">  167   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="168">  168   </a>        Delay6_out1 &lt;= '0';
</span><span><a class="LN" name="169">  169   </a>      <span class="KW">ELSIF</span> enb_gated = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="170">  170   </a>        Delay6_out1 &lt;= Switch6_out1;
</span><span><a class="LN" name="171">  171   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="172">  172   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" name="174">  174   </a>
</span><span><a class="LN" name="175">  175   </a>
</span><span><a class="LN" name="176">  176   </a>  
</span><span><a class="LN" name="177">  177   </a>  Switch6_out1 &lt;= Delay6_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="178">  178   </a>      Switch7_out1;
</span><span><a class="LN" name="179">  179   </a>
</span><span><a class="LN" name="180">  180   </a>  f_carrier_kHz_unsigned &lt;= unsigned(f_carrier_kHz);
</span><span><a class="LN" name="181">  181   </a>
</span><span><a class="LN" name="182">  182   </a>  stateControl_3 &lt;= '1';
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>  delayMatch4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="186">  186   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="187">  187   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="188">  188   </a>        stateControl_4 &lt;= '0';
</span><span><a class="LN" name="189">  189   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="190">  190   </a>        stateControl_4 &lt;= stateControl_3;
</span><span><a class="LN" name="191">  191   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="192">  192   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch4_process;
</span><span><a class="LN" name="194">  194   </a>
</span><span><a class="LN" name="195">  195   </a>
</span><span><a class="LN" name="196">  196   </a>  enb_gated_1 &lt;= stateControl_4 <span class="KW">AND</span> enb;
</span><span><a class="LN" name="197">  197   </a>
</span><span><a class="LN" name="198">  198   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="200">  200   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="201">  201   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="202">  202   </a>        Delay_out1 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" name="203">  203   </a>      <span class="KW">ELSIF</span> enb_gated_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="204">  204   </a>        Delay_out1 &lt;= f_carrier_kHz_unsigned;
</span><span><a class="LN" name="205">  205   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="206">  206   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" name="208">  208   </a>
</span><span><a class="LN" name="209">  209   </a>
</span><span><a class="LN" name="210">  210   </a>  Product_mul_temp &lt;= hdl_cnt_unsigned * Delay_out1;
</span><span><a class="LN" name="211">  211   </a>  Product_out1 &lt;= Product_mul_temp(26 <span class="KW">DOWNTO</span> 9);
</span><span><a class="LN" name="212">  212   </a>
</span><span><a class="LN" name="213">  213   </a>  triangle_sig &lt;= std_logic_vector(Product_out1);
</span><span><a class="LN" name="214">  214   </a>
</span><span><a class="LN" name="215">  215   </a>  
</span><span><a class="LN" name="216">  216   </a>  Relational_Operator1_relop1 &lt;= '1' <span class="KW">WHEN</span> resize(hdl_cnt_unsigned, 25) = T_carrier_us_unsigned <span class="KW">ELSE</span>
</span><span><a class="LN" name="217">  217   </a>      '0';
</span><span><a class="LN" name="218">  218   </a>
</span><span><a class="LN" name="219">  219   </a>  Constant1_out1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" name="220">  220   </a>
</span><span><a class="LN" name="221">  221   </a>  delayMatch5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="223">  223   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="224">  224   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="225">  225   </a>        Constant1_out1_1 &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" name="226">  226   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="227">  227   </a>        Constant1_out1_1 &lt;= Constant1_out1;
</span><span><a class="LN" name="228">  228   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="229">  229   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch5_process;
</span><span><a class="LN" name="231">  231   </a>
</span><span><a class="LN" name="232">  232   </a>
</span><span><a class="LN" name="233">  233   </a>  
</span><span><a class="LN" name="234">  234   </a>  Relational_Operator2_relop1 &lt;= '1' <span class="KW">WHEN</span> hdl_cnt_unsigned = Constant1_out1_1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="235">  235   </a>      '0';
</span><span><a class="LN" name="236">  236   </a>
</span><span><a class="LN" name="237">  237   </a>  dir_ctrl &lt;= Switch6_out1;
</span><span><a class="LN" name="238">  238   </a>
</span><span><a class="LN" name="239">  239   </a>  Period_CenterMax &lt;= Relational_Operator1_relop1;
</span><span><a class="LN" name="240">  240   </a>
</span><span><a class="LN" name="241">  241   </a>  Period_CenterMin &lt;= Relational_Operator2_relop1;
</span><span><a class="LN" name="242">  242   </a>
</span><span><a class="LN" name="243">  243   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="244">  244   </a>
</span><span><a class="LN" name="245">  245   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>