
*** Running vivado
    with args -log Registers.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Registers.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Registers.tcl -notrace
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:]
Command: synth_design -top Registers -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6484 
WARNING: [Synth 8-2611] redeclaration of ansi port ReadData1 is not allowed [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port ReadData2 is not allowed [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:35]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.090 ; gain = 110.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Registers' [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:23]
WARNING: [Synth 8-324] index 5 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 5 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 6 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 6 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 7 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 7 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 8 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 8 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 9 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 9 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 10 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 10 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 11 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 11 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 12 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 12 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 13 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 13 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 14 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 14 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 15 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 15 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 16 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 16 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 17 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 17 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 18 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 18 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 19 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 19 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 20 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 20 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 21 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 21 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 22 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 22 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 23 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 23 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 24 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 24 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 25 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 25 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 26 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 26 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 27 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 27 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 28 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 28 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 29 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 29 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 30 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 30 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 31 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 31 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 32 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 32 out of range [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[4] was removed.  [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[3] was removed.  [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[2] was removed.  [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[1] was removed.  [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[0] was removed.  [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element WR_reg was removed.  [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:55]
WARNING: [Synth 8-6014] Unused sequential element mem3_reg was removed. 
WARNING: [Synth 8-3848] Net mem1[0] in module/entity Registers does not have driver. [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (1#1) [D:/Ex5_CPU/Registers/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:23]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister1[4]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister1[3]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister2[4]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister2[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[4]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[2]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[1]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[0]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 476.352 ; gain = 144.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 476.352 ; gain = 144.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 476.352 ; gain = 144.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 476.352 ; gain = 144.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister1[4]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister1[3]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister2[4]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister2[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[4]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[2]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[1]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[0]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[0]
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][0]' (FDRE) to 'mem1_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][0]' (FDSE) to 'mem1_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][0]' (FDRE) to 'mem1_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][0]' (FDSE) to 'mem1_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][1]' (FDRE) to 'mem1_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][1]' (FDSE) to 'mem1_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][1]' (FDSE) to 'mem1_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][1]' (FDRE) to 'mem1_reg[2][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem1_reg[4][2] )
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][2]' (FDRE) to 'mem1_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][2]' (FDRE) to 'mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][2]' (FDRE) to 'mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][3]' (FDRE) to 'mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][3]' (FDRE) to 'mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][3]' (FDRE) to 'mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][3]' (FDRE) to 'mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][4]' (FDRE) to 'mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][4]' (FDRE) to 'mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][4]' (FDRE) to 'mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][4]' (FDRE) to 'mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][5]' (FDRE) to 'mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][5]' (FDRE) to 'mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][5]' (FDRE) to 'mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][5]' (FDRE) to 'mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][6]' (FDRE) to 'mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][6]' (FDRE) to 'mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][6]' (FDRE) to 'mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][6]' (FDRE) to 'mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][7]' (FDRE) to 'mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][7]' (FDRE) to 'mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][7]' (FDRE) to 'mem1_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][7]' (FDRE) to 'mem1_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][8]' (FDRE) to 'mem1_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][8]' (FDRE) to 'mem1_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][8]' (FDRE) to 'mem1_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][8]' (FDRE) to 'mem1_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][9]' (FDRE) to 'mem1_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][9]' (FDRE) to 'mem1_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][9]' (FDRE) to 'mem1_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][9]' (FDRE) to 'mem1_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][10]' (FDRE) to 'mem1_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][10]' (FDRE) to 'mem1_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][10]' (FDRE) to 'mem1_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][10]' (FDRE) to 'mem1_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][11]' (FDRE) to 'mem1_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][11]' (FDRE) to 'mem1_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][11]' (FDRE) to 'mem1_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][11]' (FDRE) to 'mem1_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][12]' (FDRE) to 'mem1_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][12]' (FDRE) to 'mem1_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][12]' (FDRE) to 'mem1_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][12]' (FDRE) to 'mem1_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][13]' (FDRE) to 'mem1_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][13]' (FDRE) to 'mem1_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][13]' (FDRE) to 'mem1_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][13]' (FDRE) to 'mem1_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][14]' (FDRE) to 'mem1_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][14]' (FDRE) to 'mem1_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][14]' (FDRE) to 'mem1_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][14]' (FDRE) to 'mem1_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][15]' (FDRE) to 'mem1_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][15]' (FDRE) to 'mem1_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][15]' (FDRE) to 'mem1_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][15]' (FDRE) to 'mem1_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][16]' (FDRE) to 'mem1_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][16]' (FDRE) to 'mem1_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][16]' (FDRE) to 'mem1_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][16]' (FDRE) to 'mem1_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][17]' (FDRE) to 'mem1_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][17]' (FDRE) to 'mem1_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][17]' (FDRE) to 'mem1_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][17]' (FDRE) to 'mem1_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][18]' (FDRE) to 'mem1_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][18]' (FDRE) to 'mem1_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][18]' (FDRE) to 'mem1_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][18]' (FDRE) to 'mem1_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][19]' (FDRE) to 'mem1_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][19]' (FDRE) to 'mem1_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][19]' (FDRE) to 'mem1_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][19]' (FDRE) to 'mem1_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][20]' (FDRE) to 'mem1_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][20]' (FDRE) to 'mem1_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][20]' (FDRE) to 'mem1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][20]' (FDRE) to 'mem1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][21]' (FDRE) to 'mem1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][21]' (FDRE) to 'mem1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][21]' (FDRE) to 'mem1_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][21]' (FDRE) to 'mem1_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][22]' (FDRE) to 'mem1_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][22]' (FDRE) to 'mem1_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][22]' (FDRE) to 'mem1_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][22]' (FDRE) to 'mem1_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][23]' (FDRE) to 'mem1_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][23]' (FDRE) to 'mem1_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][23]' (FDRE) to 'mem1_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][23]' (FDRE) to 'mem1_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][24]' (FDRE) to 'mem1_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[3][24]' (FDRE) to 'mem1_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[2][24]' (FDRE) to 'mem1_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[1][24]' (FDRE) to 'mem1_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'mem1_reg[4][25]' (FDRE) to 'mem1_reg[2][25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem1_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ReadData2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ReadData1_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 613.902 ; gain = 281.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 613.902 ; gain = 281.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |FDRE |     6|
|5     |IBUF |     9|
|6     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    86|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 148 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 613.926 ; gain = 281.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 724.797 ; gain = 404.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/Registers/tmp_edit_project.runs/synth_1/Registers.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Registers_utilization_synth.rpt -pb Registers_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  1 05:23:51 2020...
