<stg><name>compute</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_1_0_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="11">
<![CDATA[
entry:9 %reg_file_1_0_load = load i11 %reg_file_1_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="11">
<![CDATA[
entry:9 %reg_file_1_0_load = load i11 %reg_file_1_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
entry:10 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_132_1, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
entry:10 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_132_1, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="11">
<![CDATA[
entry:12 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="11">
<![CDATA[
entry:12 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:13 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3, i16 %reg_file_6_0, i16 %reg_file_6_1, i16 %reg_file_0_0_load, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0">
<![CDATA[
entry:13 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3, i16 %reg_file_6_0, i16 %reg_file_6_1, i16 %reg_file_0_0_load, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
entry:14 %ret_ln145 = ret

]]></Node>
<StgValue><ssdm name="ret_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="29" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="reg_file_1_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="31" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="32" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="reg_file_7_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="reg_file_7_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="reg_file_1_0" to="reg_file_1_0_addr" fromId="30" toId="6">
</dataflow>
<dataflow id="39" from="StgValue_38" to="reg_file_1_0_addr" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="StgValue_38" to="reg_file_1_0_addr" fromId="38" toId="6">
</dataflow>
<dataflow id="41" from="reg_file_1_0_addr" to="reg_file_1_0_load" fromId="6" toId="7">
</dataflow>
<dataflow id="42" from="reg_file_1_0_addr" to="reg_file_1_0_load" fromId="6" toId="8">
</dataflow>
<dataflow id="44" from="compute_Pipeline_VITIS_LOOP_132_1" to="call_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="45" from="reg_file_7_1" to="call_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="46" from="reg_file_7_0" to="call_ln0" fromId="35" toId="9">
</dataflow>
<dataflow id="47" from="reg_file_1_0_load" to="call_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="48" from="compute_Pipeline_VITIS_LOOP_132_1" to="call_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="49" from="reg_file_7_1" to="call_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="50" from="reg_file_7_0" to="call_ln0" fromId="35" toId="10">
</dataflow>
<dataflow id="51" from="reg_file_1_0_load" to="call_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="52" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="29" toId="11">
</dataflow>
<dataflow id="53" from="StgValue_38" to="reg_file_0_0_addr" fromId="38" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_38" to="reg_file_0_0_addr" fromId="38" toId="11">
</dataflow>
<dataflow id="55" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="11" toId="12">
</dataflow>
<dataflow id="56" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="11" toId="13">
</dataflow>
<dataflow id="58" from="compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3" to="call_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="59" from="reg_file_6_0" to="call_ln0" fromId="33" toId="14">
</dataflow>
<dataflow id="60" from="reg_file_6_1" to="call_ln0" fromId="34" toId="14">
</dataflow>
<dataflow id="61" from="reg_file_0_0_load" to="call_ln0" fromId="13" toId="14">
</dataflow>
<dataflow id="62" from="reg_file_7_1" to="call_ln0" fromId="36" toId="14">
</dataflow>
<dataflow id="63" from="reg_file_7_0" to="call_ln0" fromId="35" toId="14">
</dataflow>
<dataflow id="64" from="reg_file_2_1" to="call_ln0" fromId="32" toId="14">
</dataflow>
<dataflow id="65" from="reg_file_2_0" to="call_ln0" fromId="31" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="68" from="reg_file_0_0" to="specmemcore_ln0" fromId="29" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="16">
</dataflow>
<dataflow id="76" from="reg_file_1_0" to="specmemcore_ln0" fromId="30" toId="16">
</dataflow>
<dataflow id="77" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="17">
</dataflow>
<dataflow id="81" from="reg_file_2_0" to="specmemcore_ln0" fromId="31" toId="17">
</dataflow>
<dataflow id="82" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="17">
</dataflow>
<dataflow id="84" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="18">
</dataflow>
<dataflow id="86" from="reg_file_2_1" to="specmemcore_ln0" fromId="32" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="18">
</dataflow>
<dataflow id="88" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="18">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="19">
</dataflow>
<dataflow id="91" from="reg_file_6_0" to="specmemcore_ln0" fromId="33" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="19">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="20">
</dataflow>
<dataflow id="96" from="reg_file_6_1" to="specmemcore_ln0" fromId="34" toId="20">
</dataflow>
<dataflow id="97" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="20">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="101" from="reg_file_7_0" to="specmemcore_ln0" fromId="35" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="21">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="22">
</dataflow>
<dataflow id="106" from="reg_file_7_1" to="specmemcore_ln0" fromId="36" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="22">
</dataflow>
<dataflow id="110" from="compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3" to="call_ln0" fromId="57" toId="23">
</dataflow>
<dataflow id="111" from="reg_file_6_0" to="call_ln0" fromId="33" toId="23">
</dataflow>
<dataflow id="112" from="reg_file_6_1" to="call_ln0" fromId="34" toId="23">
</dataflow>
<dataflow id="113" from="reg_file_0_0_load" to="call_ln0" fromId="13" toId="23">
</dataflow>
<dataflow id="114" from="reg_file_7_1" to="call_ln0" fromId="36" toId="23">
</dataflow>
<dataflow id="115" from="reg_file_7_0" to="call_ln0" fromId="35" toId="23">
</dataflow>
<dataflow id="116" from="reg_file_2_1" to="call_ln0" fromId="32" toId="23">
</dataflow>
<dataflow id="117" from="reg_file_2_0" to="call_ln0" fromId="31" toId="23">
</dataflow>
</dataflows>


</stg>
