Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 01:33:26 2024
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DISPLAY_PUNTOS_timing_summary_routed.rpt -pb DISPLAY_PUNTOS_timing_summary_routed.pb -rpx DISPLAY_PUNTOS_timing_summary_routed.rpx -warn_on_violation
| Design       : DISPLAY_PUNTOS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   51          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (14)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: HZ1/CLK_TEMP_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  116          inf        0.000                      0                  116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntos[9]
                            (input port)
  Destination:            segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.778ns  (logic 3.301ns (30.623%)  route 7.478ns (69.377%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT2=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  puntos[9] (IN)
                         net (fo=0)                   0.000     0.000    puntos[9]
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  puntos_IBUF[9]_inst/O
                         net (fo=15, routed)          2.001     2.965    UTB1/puntos_IBUF[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.124     3.089 r  UTB1/centenas0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.089    UTB1/centenas0_carry__1_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.633 r  UTB1/centenas0_carry__1/O[2]
                         net (fo=17, routed)          1.021     4.653    UTB1/centenas0_carry__1_n_5
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.331     4.984 r  UTB1/centenas0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     5.674    UTB1/centenas0__14_carry_i_1_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.327     6.001 r  UTB1/centenas0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.001    UTB1/centenas0__14_carry_i_4_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.402 r  UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.402    UTB1/centenas0__14_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=5, routed)           1.191     7.707    UTB1/centenas0__14_carry__0_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     7.831 f  UTB1/segmentos[6]_i_11/O
                         net (fo=1, routed)           0.937     8.769    UTB1/segmentos[6]_i_11_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  UTB1/segmentos[6]_i_4/O
                         net (fo=5, routed)           0.863     9.756    UTB1/segmentos[6]_i_4_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.880 f  UTB1/segmentos[5]_i_3/O
                         net (fo=1, routed)           0.774    10.654    UTB1/segmentos[5]_i_3_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I1_O)        0.124    10.778 r  UTB1/segmentos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.778    segmentos_vector[7]__0[5]
    SLICE_X4Y68          FDCE                                         r  segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntos[9]
                            (input port)
  Destination:            segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.742ns  (logic 3.301ns (30.727%)  route 7.441ns (69.273%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT2=2 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  puntos[9] (IN)
                         net (fo=0)                   0.000     0.000    puntos[9]
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  puntos_IBUF[9]_inst/O
                         net (fo=15, routed)          2.001     2.965    UTB1/puntos_IBUF[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.124     3.089 r  UTB1/centenas0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.089    UTB1/centenas0_carry__1_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.633 r  UTB1/centenas0_carry__1/O[2]
                         net (fo=17, routed)          1.021     4.653    UTB1/centenas0_carry__1_n_5
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.331     4.984 r  UTB1/centenas0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     5.674    UTB1/centenas0__14_carry_i_1_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.327     6.001 r  UTB1/centenas0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.001    UTB1/centenas0__14_carry_i_4_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.402 r  UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.402    UTB1/centenas0__14_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=5, routed)           1.191     7.707    UTB1/centenas0__14_carry__0_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     7.831 f  UTB1/segmentos[6]_i_11/O
                         net (fo=1, routed)           0.937     8.769    UTB1/segmentos[6]_i_11_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  UTB1/segmentos[6]_i_4/O
                         net (fo=5, routed)           0.638     9.531    UTB1/segmentos[6]_i_4_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     9.655 f  UTB1/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.963    10.618    UTB1/segmentos[4]_i_2_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    10.742 r  UTB1/segmentos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.742    segmentos_vector[7]__0[4]
    SLICE_X3Y69          FDCE                                         r  segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntos[9]
                            (input port)
  Destination:            segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 3.301ns (31.202%)  route 7.278ns (68.798%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT2=2 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  puntos[9] (IN)
                         net (fo=0)                   0.000     0.000    puntos[9]
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  puntos_IBUF[9]_inst/O
                         net (fo=15, routed)          2.001     2.965    UTB1/puntos_IBUF[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.124     3.089 r  UTB1/centenas0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.089    UTB1/centenas0_carry__1_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.633 r  UTB1/centenas0_carry__1/O[2]
                         net (fo=17, routed)          1.021     4.653    UTB1/centenas0_carry__1_n_5
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.331     4.984 r  UTB1/centenas0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     5.674    UTB1/centenas0__14_carry_i_1_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.327     6.001 r  UTB1/centenas0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.001    UTB1/centenas0__14_carry_i_4_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.402 r  UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.402    UTB1/centenas0__14_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=5, routed)           1.191     7.707    UTB1/centenas0__14_carry__0_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     7.831 f  UTB1/segmentos[6]_i_11/O
                         net (fo=1, routed)           0.937     8.769    UTB1/segmentos[6]_i_11_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  UTB1/segmentos[6]_i_4/O
                         net (fo=5, routed)           0.638     9.531    UTB1/segmentos[6]_i_4_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.655 f  UTB1/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.800    10.455    UTB1/segmentos[1]_i_2_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124    10.579 r  UTB1/segmentos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.579    segmentos_vector[7]__0[1]
    SLICE_X4Y66          FDCE                                         r  segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntos[2]
                            (input port)
  Destination:            segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.516ns  (logic 3.572ns (33.964%)  route 6.945ns (66.036%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  puntos[2] (IN)
                         net (fo=0)                   0.000     0.000    puntos[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  puntos_IBUF[2]_inst/O
                         net (fo=16, routed)          2.064     3.042    UTB1/puntos_IBUF[2]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.124     3.166 r  UTB1/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.166    UTB1/decenas1_carry_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.542 r  UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.542    UTB1/decenas1_carry_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.659 r  UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.659    UTB1/decenas1_carry__0_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.878 r  UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.121     4.999    UTB1/decenas1_carry__1_n_7
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.295     5.294 r  UTB1/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.294    UTB1/decenas1__13_carry_i_3_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.844 r  UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.844    UTB1/decenas1__13_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.083 r  UTB1/decenas1__13_carry__0/O[2]
                         net (fo=7, routed)           0.832     6.915    UTB1/decenas1__13_carry__0_n_5
    SLICE_X5Y69          LUT6 (Prop_lut6_I5_O)        0.302     7.217 r  UTB1/segmentos[6]_i_9/O
                         net (fo=10, routed)          1.367     8.584    UTB1/segmentos[6]_i_9_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124     8.708 r  UTB1/segmentos[6]_i_7/O
                         net (fo=3, routed)           0.833     9.541    UTB1/segmentos[6]_i_7_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     9.665 f  UTB1/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.727    10.392    UTB1/segmentos[6]_i_2_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.124    10.516 r  UTB1/segmentos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.516    segmentos_vector[7]__0[6]
    SLICE_X2Y66          FDCE                                         r  segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntos[9]
                            (input port)
  Destination:            segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 3.301ns (31.689%)  route 7.115ns (68.311%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT2=2 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  puntos[9] (IN)
                         net (fo=0)                   0.000     0.000    puntos[9]
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  puntos_IBUF[9]_inst/O
                         net (fo=15, routed)          2.001     2.965    UTB1/puntos_IBUF[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.124     3.089 r  UTB1/centenas0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.089    UTB1/centenas0_carry__1_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.633 r  UTB1/centenas0_carry__1/O[2]
                         net (fo=17, routed)          1.021     4.653    UTB1/centenas0_carry__1_n_5
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.331     4.984 r  UTB1/centenas0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     5.674    UTB1/centenas0__14_carry_i_1_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.327     6.001 r  UTB1/centenas0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.001    UTB1/centenas0__14_carry_i_4_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.402 r  UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.402    UTB1/centenas0__14_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=5, routed)           1.191     7.707    UTB1/centenas0__14_carry__0_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     7.831 f  UTB1/segmentos[6]_i_11/O
                         net (fo=1, routed)           0.937     8.769    UTB1/segmentos[6]_i_11_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     8.893 r  UTB1/segmentos[6]_i_4/O
                         net (fo=5, routed)           0.643     9.535    UTB1/segmentos[6]_i_4_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.659 f  UTB1/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.633    10.292    UTB1/segmentos[3]_i_2_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124    10.416 r  UTB1/segmentos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.416    segmentos_vector[7]__0[3]
    SLICE_X3Y66          FDCE                                         r  segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntos[2]
                            (input port)
  Destination:            segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.201ns  (logic 3.668ns (35.954%)  route 6.534ns (64.046%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  puntos[2] (IN)
                         net (fo=0)                   0.000     0.000    puntos[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  puntos_IBUF[2]_inst/O
                         net (fo=16, routed)          2.064     3.042    UTB1/puntos_IBUF[2]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.124     3.166 r  UTB1/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.166    UTB1/decenas1_carry_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.542 r  UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.542    UTB1/decenas1_carry_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.659 r  UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.659    UTB1/decenas1_carry__0_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.878 r  UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.121     4.999    UTB1/decenas1_carry__1_n_7
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.295     5.294 r  UTB1/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.294    UTB1/decenas1__13_carry_i_3_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.844 r  UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.844    UTB1/decenas1__13_carry_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.178 r  UTB1/decenas1__13_carry__0/O[1]
                         net (fo=7, routed)           1.054     7.232    UTB1/decenas1__13_carry__0_n_6
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.303     7.535 f  UTB1/segmentos[6]_i_10/O
                         net (fo=9, routed)           0.680     8.215    UTB1/segmentos[6]_i_10_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.339 f  UTB1/segmentos[4]_i_7/O
                         net (fo=5, routed)           0.818     9.156    UTB1/segmentos[4]_i_7_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  UTB1/segmentos[2]_i_5/O
                         net (fo=1, routed)           0.797    10.077    UTB1/segmentos[2]_i_5_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.201 r  UTB1/segmentos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.201    segmentos_vector[7]__0[2]
    SLICE_X5Y67          FDCE                                         r  segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntos[9]
                            (input port)
  Destination:            segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.902ns  (logic 3.405ns (34.383%)  route 6.498ns (65.617%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  puntos[9] (IN)
                         net (fo=0)                   0.000     0.000    puntos[9]
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  puntos_IBUF[9]_inst/O
                         net (fo=15, routed)          2.001     2.965    UTB1/puntos_IBUF[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.124     3.089 r  UTB1/centenas0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.089    UTB1/centenas0_carry__1_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.633 r  UTB1/centenas0_carry__1/O[2]
                         net (fo=17, routed)          1.021     4.653    UTB1/centenas0_carry__1_n_5
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.331     4.984 r  UTB1/centenas0__14_carry_i_1/O
                         net (fo=2, routed)           0.690     5.674    UTB1/centenas0__14_carry_i_1_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.327     6.001 r  UTB1/centenas0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     6.001    UTB1/centenas0__14_carry_i_4_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.402 r  UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     6.402    UTB1/centenas0__14_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=5, routed)           1.146     7.662    UTB1/centenas0__14_carry__0_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.786 f  UTB1/segmentos[0]_i_6/O
                         net (fo=1, routed)           0.813     8.598    UTB1/segmentos[0]_i_6_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.150     8.748 r  UTB1/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.828     9.576    UTB1/segmentos[0]_i_4_n_0
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.326     9.902 r  UTB1/segmentos[0]_i_1/O
                         net (fo=1, routed)           0.000     9.902    segmentos_vector[7]__0[0]
    SLICE_X4Y66          FDCE                                         r  segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.166ns  (logic 3.128ns (60.547%)  route 2.038ns (39.453%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE                         0.000     0.000 r  segmentos_reg[0]/C
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segmentos_reg[0]/Q
                         net (fo=1, routed)           2.038     2.494    segmentos_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     5.166 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.166    segmentos[0]
    V10                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.046ns  (logic 3.127ns (61.978%)  route 1.918ns (38.022%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE                         0.000     0.000 r  segmentos_reg[2]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segmentos_reg[2]/Q
                         net (fo=1, routed)           1.918     2.374    segmentos_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.671     5.046 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.046    segmentos[2]
    U12                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digictrl_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.031ns  (logic 3.166ns (62.936%)  route 1.865ns (37.064%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDPE                         0.000     0.000 r  digictrl_reg[0]/C
    SLICE_X2Y55          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  digictrl_reg[0]/Q
                         net (fo=1, routed)           1.865     2.383    digictrl_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     5.031 r  digictrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.031    digictrl[0]
    R10                                                               r  digictrl[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  digisel_reg[0]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digisel_reg[0]/Q
                         net (fo=2, routed)           0.116     0.257    ROTATE_LEFT[1]
    SLICE_X1Y55          FDRE                                         r  digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  digisel_reg[5]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  digisel_reg[5]/Q
                         net (fo=2, routed)           0.135     0.263    ROTATE_LEFT[6]
    SLICE_X1Y55          FDRE                                         r  digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  digisel_reg[2]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digisel_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    ROTATE_LEFT[3]
    SLICE_X1Y55          FDRE                                         r  digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digictrl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.780%)  route 0.115ns (38.220%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  digisel_reg[2]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  digisel_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ROTATE_LEFT[3]
    SLICE_X1Y54          LUT1 (Prop_lut1_I0_O)        0.045     0.301 r  digictrl[2]_i_1/O
                         net (fo=1, routed)           0.000     0.301    not[2]
    SLICE_X1Y54          FDPE                                         r  digictrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.842%)  route 0.178ns (58.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  digisel_reg[7]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  digisel_reg[7]/Q
                         net (fo=2, routed)           0.178     0.306    ROTATE_LEFT[0]
    SLICE_X1Y55          FDRE                                         r  digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digictrl_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.226ns (65.476%)  route 0.119ns (34.524%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  digisel_reg[6]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  digisel_reg[6]/Q
                         net (fo=2, routed)           0.119     0.247    ROTATE_LEFT[7]
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.098     0.345 r  digictrl[6]_i_1/O
                         net (fo=1, routed)           0.000     0.345    not[6]
    SLICE_X2Y55          FDPE                                         r  digictrl_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  contador_reg[1]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  contador_reg[1]/Q
                         net (fo=21, routed)          0.180     0.321    contador[1]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    contador[2]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  contador_reg[1]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  contador_reg[1]/Q
                         net (fo=21, routed)          0.180     0.321    contador[1]
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    contador[1]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HZ1/CLK_TEMP_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            HZ1/CLK_TEMP_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  HZ1/CLK_TEMP_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HZ1/CLK_TEMP_reg/Q
                         net (fo=27, routed)          0.183     0.324    HZ1/CLK
    SLICE_X1Y58          LUT5 (Prop_lut5_I4_O)        0.045     0.369 r  HZ1/CLK_TEMP_i_1/O
                         net (fo=1, routed)           0.000     0.369    HZ1/CLK_TEMP_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  HZ1/CLK_TEMP_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HZ1/CONTADOR_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HZ1/CONTADOR_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  HZ1/CONTADOR_reg[10]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HZ1/CONTADOR_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    HZ1/CONTADOR_reg[10]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  HZ1/CONTADOR_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    HZ1/CONTADOR_reg[8]_i_1_n_5
    SLICE_X0Y57          FDRE                                         r  HZ1/CONTADOR_reg[10]/D
  -------------------------------------------------------------------    -------------------





