
13_HAL_Timers_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023ac  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002534  08002534  00003534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002574  08002574  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002574  08002574  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002574  08002574  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002574  08002574  00003574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002578  08002578  00003578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800257c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  2000000c  08002588  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08002588  00004164  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe07  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f36  00000000  00000000  00013e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  00015d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b88  00000000  00000000  00016c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026315  00000000  00000000  000177c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010997  00000000  00000000  0003dadd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f064c  00000000  00000000  0004e474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013eac0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e40  00000000  00000000  0013eb04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00142944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800251c 	.word	0x0800251c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800251c 	.word	0x0800251c

080001c8 <main>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM6_Init(void);
void Error_Handler(void);
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  HAL_Init();
 80001cc:	f000 f986 	bl	80004dc <HAL_Init>
  SystemClock_Config();
 80001d0:	f000 f876 	bl	80002c0 <SystemClock_Config>
  MX_GPIO_Init();
 80001d4:	f000 f818 	bl	8000208 <MX_GPIO_Init>
  MX_TIM6_Init();
 80001d8:	f000 f840 	bl	800025c <MX_TIM6_Init>

  /* Start TIM6 */
  HAL_TIM_Base_Start(&htim6);
 80001dc:	4809      	ldr	r0, [pc, #36]	@ (8000204 <main+0x3c>)
 80001de:	f001 fc9b 	bl	8001b18 <HAL_TIM_Base_Start>

  while (1)
  {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);   // Toggle LD2
 80001e2:	2120      	movs	r1, #32
 80001e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001e8:	f000 fd26 	bl	8000c38 <HAL_GPIO_TogglePin>
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 80001ec:	4b05      	ldr	r3, [pc, #20]	@ (8000204 <main+0x3c>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	2200      	movs	r2, #0
 80001f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait until TIM6 counts 1000 ticks (1 sec) */
    while (__HAL_TIM_GET_COUNTER(&htim6) < 1000);
 80001f4:	bf00      	nop
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <main+0x3c>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000200:	d3f9      	bcc.n	80001f6 <main+0x2e>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);   // Toggle LD2
 8000202:	e7ee      	b.n	80001e2 <main+0x1a>
 8000204:	20000028 	.word	0x20000028

08000208 <MX_GPIO_Init>:
  }
}

/* --- GPIO Init --- */
static void MX_GPIO_Init(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b086      	sub	sp, #24
 800020c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	4b12      	ldr	r3, [pc, #72]	@ (8000258 <MX_GPIO_Init+0x50>)
 8000210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000212:	4a11      	ldr	r2, [pc, #68]	@ (8000258 <MX_GPIO_Init+0x50>)
 8000214:	f043 0301 	orr.w	r3, r3, #1
 8000218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800021a:	4b0f      	ldr	r3, [pc, #60]	@ (8000258 <MX_GPIO_Init+0x50>)
 800021c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800021e:	f003 0301 	and.w	r3, r3, #1
 8000222:	603b      	str	r3, [r7, #0]
 8000224:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	2200      	movs	r2, #0
 800022a:	601a      	str	r2, [r3, #0]
 800022c:	605a      	str	r2, [r3, #4]
 800022e:	609a      	str	r2, [r3, #8]
 8000230:	60da      	str	r2, [r3, #12]
 8000232:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_5;  // On-board LED
 8000234:	2320      	movs	r3, #32
 8000236:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000238:	2301      	movs	r3, #1
 800023a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800023c:	2300      	movs	r3, #0
 800023e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000240:	2300      	movs	r3, #0
 8000242:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000244:	1d3b      	adds	r3, r7, #4
 8000246:	4619      	mov	r1, r3
 8000248:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800024c:	f000 fb4a 	bl	80008e4 <HAL_GPIO_Init>
}
 8000250:	bf00      	nop
 8000252:	3718      	adds	r7, #24
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	40021000 	.word	0x40021000

0800025c <MX_TIM6_Init>:

/* --- TIM6 Init --- */
static void MX_TIM6_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000262:	4b14      	ldr	r3, [pc, #80]	@ (80002b4 <MX_TIM6_Init+0x58>)
 8000264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000266:	4a13      	ldr	r2, [pc, #76]	@ (80002b4 <MX_TIM6_Init+0x58>)
 8000268:	f043 0310 	orr.w	r3, r3, #16
 800026c:	6593      	str	r3, [r2, #88]	@ 0x58
 800026e:	4b11      	ldr	r3, [pc, #68]	@ (80002b4 <MX_TIM6_Init+0x58>)
 8000270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000272:	f003 0310 	and.w	r3, r3, #16
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	687b      	ldr	r3, [r7, #4]
  /*
   * CPU Clock = 80 MHz
   * TIM6 Prescaler = 8000 - 1 → timer clock = 10 kHz (0.1 ms per tick)
   * Period = 10000 - 1 → overflow every 1 s
   */
  htim6.Instance = TIM6;
 800027a:	4b0f      	ldr	r3, [pc, #60]	@ (80002b8 <MX_TIM6_Init+0x5c>)
 800027c:	4a0f      	ldr	r2, [pc, #60]	@ (80002bc <MX_TIM6_Init+0x60>)
 800027e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000 - 1;
 8000280:	4b0d      	ldr	r3, [pc, #52]	@ (80002b8 <MX_TIM6_Init+0x5c>)
 8000282:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000286:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000288:	4b0b      	ldr	r3, [pc, #44]	@ (80002b8 <MX_TIM6_Init+0x5c>)
 800028a:	2200      	movs	r2, #0
 800028c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000 - 1;
 800028e:	4b0a      	ldr	r3, [pc, #40]	@ (80002b8 <MX_TIM6_Init+0x5c>)
 8000290:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000294:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000296:	4b08      	ldr	r3, [pc, #32]	@ (80002b8 <MX_TIM6_Init+0x5c>)
 8000298:	2200      	movs	r2, #0
 800029a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800029c:	4806      	ldr	r0, [pc, #24]	@ (80002b8 <MX_TIM6_Init+0x5c>)
 800029e:	f001 fbda 	bl	8001a56 <HAL_TIM_Base_Init>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 80002a8:	f000 f866 	bl	8000378 <Error_Handler>
  }
}
 80002ac:	bf00      	nop
 80002ae:	3708      	adds	r7, #8
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	40021000 	.word	0x40021000
 80002b8:	20000028 	.word	0x20000028
 80002bc:	40001000 	.word	0x40001000

080002c0 <SystemClock_Config>:

/* --- Clock Config for 80 MHz (default Nucleo setting) --- */
void SystemClock_Config(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b098      	sub	sp, #96	@ 0x60
 80002c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c6:	f107 031c 	add.w	r3, r7, #28
 80002ca:	2244      	movs	r2, #68	@ 0x44
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f002 f8f8 	bl	80024c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d4:	f107 0308 	add.w	r3, r7, #8
 80002d8:	2200      	movs	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
 80002dc:	605a      	str	r2, [r3, #4]
 80002de:	609a      	str	r2, [r3, #8]
 80002e0:	60da      	str	r2, [r3, #12]
 80002e2:	611a      	str	r2, [r3, #16]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002e4:	4b23      	ldr	r3, [pc, #140]	@ (8000374 <SystemClock_Config+0xb4>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80002ec:	4a21      	ldr	r2, [pc, #132]	@ (8000374 <SystemClock_Config+0xb4>)
 80002ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002f2:	6013      	str	r3, [r2, #0]
 80002f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000374 <SystemClock_Config+0xb4>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80002fc:	607b      	str	r3, [r7, #4]
 80002fe:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000300:	2310      	movs	r3, #16
 8000302:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000304:	2301      	movs	r3, #1
 8000306:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000308:	2300      	movs	r3, #0
 800030a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;  // 4 MHz
 800030c:	2360      	movs	r3, #96	@ 0x60
 800030e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000310:	2302      	movs	r3, #2
 8000312:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000314:	2301      	movs	r3, #1
 8000316:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000318:	2301      	movs	r3, #1
 800031a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800031c:	2328      	movs	r3, #40	@ 0x28
 800031e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000320:	2302      	movs	r3, #2
 8000322:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000324:	2307      	movs	r3, #7
 8000326:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000328:	2304      	movs	r3, #4
 800032a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032c:	f107 031c 	add.w	r3, r7, #28
 8000330:	4618      	mov	r0, r3
 8000332:	f000 fca9 	bl	8000c88 <HAL_RCC_OscConfig>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0x80>
    Error_Handler();
 800033c:	f000 f81c 	bl	8000378 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000340:	230f      	movs	r3, #15
 8000342:	60bb      	str	r3, [r7, #8]
                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000344:	2303      	movs	r3, #3
 8000346:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000348:	2300      	movs	r3, #0
 800034a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	61bb      	str	r3, [r7, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000354:	f107 0308 	add.w	r3, r7, #8
 8000358:	2104      	movs	r1, #4
 800035a:	4618      	mov	r0, r3
 800035c:	f001 f870 	bl	8001440 <HAL_RCC_ClockConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0xaa>
    Error_Handler();
 8000366:	f000 f807 	bl	8000378 <Error_Handler>
}
 800036a:	bf00      	nop
 800036c:	3760      	adds	r7, #96	@ 0x60
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	40007000 	.word	0x40007000

08000378 <Error_Handler>:

/* --- Error Handler --- */
void Error_Handler(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800037c:	b672      	cpsid	i
}
 800037e:	bf00      	nop
  __disable_irq();
  while (1)
  {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000380:	2120      	movs	r1, #32
 8000382:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000386:	f000 fc57 	bl	8000c38 <HAL_GPIO_TogglePin>
    HAL_Delay(100);
 800038a:	2064      	movs	r0, #100	@ 0x64
 800038c:	f000 f922 	bl	80005d4 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000390:	bf00      	nop
 8000392:	e7f5      	b.n	8000380 <Error_Handler+0x8>

08000394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800039a:	4b0f      	ldr	r3, [pc, #60]	@ (80003d8 <HAL_MspInit+0x44>)
 800039c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800039e:	4a0e      	ldr	r2, [pc, #56]	@ (80003d8 <HAL_MspInit+0x44>)
 80003a0:	f043 0301 	orr.w	r3, r3, #1
 80003a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80003a6:	4b0c      	ldr	r3, [pc, #48]	@ (80003d8 <HAL_MspInit+0x44>)
 80003a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003aa:	f003 0301 	and.w	r3, r3, #1
 80003ae:	607b      	str	r3, [r7, #4]
 80003b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b2:	4b09      	ldr	r3, [pc, #36]	@ (80003d8 <HAL_MspInit+0x44>)
 80003b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003b6:	4a08      	ldr	r2, [pc, #32]	@ (80003d8 <HAL_MspInit+0x44>)
 80003b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80003be:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <HAL_MspInit+0x44>)
 80003c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003c6:	603b      	str	r3, [r7, #0]
 80003c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ca:	bf00      	nop
 80003cc:	370c      	adds	r7, #12
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40021000 	.word	0x40021000

080003dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003e0:	bf00      	nop
 80003e2:	e7fd      	b.n	80003e0 <NMI_Handler+0x4>

080003e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003e8:	bf00      	nop
 80003ea:	e7fd      	b.n	80003e8 <HardFault_Handler+0x4>

080003ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f0:	bf00      	nop
 80003f2:	e7fd      	b.n	80003f0 <MemManage_Handler+0x4>

080003f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f8:	bf00      	nop
 80003fa:	e7fd      	b.n	80003f8 <BusFault_Handler+0x4>

080003fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000400:	bf00      	nop
 8000402:	e7fd      	b.n	8000400 <UsageFault_Handler+0x4>

08000404 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr

08000412 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr

08000420 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr

0800042e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000432:	f000 f8af 	bl	8000594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
	...

0800043c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000440:	4802      	ldr	r0, [pc, #8]	@ (800044c <SPI2_IRQHandler+0x10>)
 8000442:	f001 f9e9 	bl	8001818 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	200000fc 	.word	0x200000fc

08000450 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
//
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000454:	4802      	ldr	r0, [pc, #8]	@ (8000460 <USART2_IRQHandler+0x10>)
 8000456:	f001 fc61 	bl	8001d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
//
  /* USER CODE END USART2_IRQn 1 */
}
 800045a:	bf00      	nop
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	20000074 	.word	0x20000074

08000464 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000468:	4b06      	ldr	r3, [pc, #24]	@ (8000484 <SystemInit+0x20>)
 800046a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800046e:	4a05      	ldr	r2, [pc, #20]	@ (8000484 <SystemInit+0x20>)
 8000470:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000474:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000478:	bf00      	nop
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	e000ed00 	.word	0xe000ed00

08000488 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000488:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80004c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800048c:	f7ff ffea 	bl	8000464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000490:	480c      	ldr	r0, [pc, #48]	@ (80004c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000492:	490d      	ldr	r1, [pc, #52]	@ (80004c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000494:	4a0d      	ldr	r2, [pc, #52]	@ (80004cc <LoopForever+0xe>)
  movs r3, #0
 8000496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000498:	e002      	b.n	80004a0 <LoopCopyDataInit>

0800049a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800049a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800049c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800049e:	3304      	adds	r3, #4

080004a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a4:	d3f9      	bcc.n	800049a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004a6:	4a0a      	ldr	r2, [pc, #40]	@ (80004d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004a8:	4c0a      	ldr	r4, [pc, #40]	@ (80004d4 <LoopForever+0x16>)
  movs r3, #0
 80004aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004ac:	e001      	b.n	80004b2 <LoopFillZerobss>

080004ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b0:	3204      	adds	r2, #4

080004b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b4:	d3fb      	bcc.n	80004ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004b6:	f002 f80d 	bl	80024d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004ba:	f7ff fe85 	bl	80001c8 <main>

080004be <LoopForever>:

LoopForever:
    b LoopForever
 80004be:	e7fe      	b.n	80004be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80004c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004cc:	0800257c 	.word	0x0800257c
  ldr r2, =_sbss
 80004d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004d4:	20000164 	.word	0x20000164

080004d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004d8:	e7fe      	b.n	80004d8 <ADC1_2_IRQHandler>
	...

080004dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004e2:	2300      	movs	r3, #0
 80004e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000518 <HAL_Init+0x3c>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000518 <HAL_Init+0x3c>)
 80004ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80004f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f2:	2003      	movs	r0, #3
 80004f4:	f000 f944 	bl	8000780 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004f8:	2000      	movs	r0, #0
 80004fa:	f000 f80f 	bl	800051c <HAL_InitTick>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d002      	beq.n	800050a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000504:	2301      	movs	r3, #1
 8000506:	71fb      	strb	r3, [r7, #7]
 8000508:	e001      	b.n	800050e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800050a:	f7ff ff43 	bl	8000394 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800050e:	79fb      	ldrb	r3, [r7, #7]
}
 8000510:	4618      	mov	r0, r3
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40022000 	.word	0x40022000

0800051c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000524:	2300      	movs	r3, #0
 8000526:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000528:	4b17      	ldr	r3, [pc, #92]	@ (8000588 <HAL_InitTick+0x6c>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d023      	beq.n	8000578 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000530:	4b16      	ldr	r3, [pc, #88]	@ (800058c <HAL_InitTick+0x70>)
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	4b14      	ldr	r3, [pc, #80]	@ (8000588 <HAL_InitTick+0x6c>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	4619      	mov	r1, r3
 800053a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800053e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000542:	fbb2 f3f3 	udiv	r3, r2, r3
 8000546:	4618      	mov	r0, r3
 8000548:	f000 f941 	bl	80007ce <HAL_SYSTICK_Config>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d10f      	bne.n	8000572 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b0f      	cmp	r3, #15
 8000556:	d809      	bhi.n	800056c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000558:	2200      	movs	r2, #0
 800055a:	6879      	ldr	r1, [r7, #4]
 800055c:	f04f 30ff 	mov.w	r0, #4294967295
 8000560:	f000 f919 	bl	8000796 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000564:	4a0a      	ldr	r2, [pc, #40]	@ (8000590 <HAL_InitTick+0x74>)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	6013      	str	r3, [r2, #0]
 800056a:	e007      	b.n	800057c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800056c:	2301      	movs	r3, #1
 800056e:	73fb      	strb	r3, [r7, #15]
 8000570:	e004      	b.n	800057c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000572:	2301      	movs	r3, #1
 8000574:	73fb      	strb	r3, [r7, #15]
 8000576:	e001      	b.n	800057c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000578:	2301      	movs	r3, #1
 800057a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800057c:	7bfb      	ldrb	r3, [r7, #15]
}
 800057e:	4618      	mov	r0, r3
 8000580:	3710      	adds	r7, #16
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000008 	.word	0x20000008
 800058c:	20000000 	.word	0x20000000
 8000590:	20000004 	.word	0x20000004

08000594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000598:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <HAL_IncTick+0x20>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	461a      	mov	r2, r3
 800059e:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <HAL_IncTick+0x24>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4413      	add	r3, r2
 80005a4:	4a04      	ldr	r2, [pc, #16]	@ (80005b8 <HAL_IncTick+0x24>)
 80005a6:	6013      	str	r3, [r2, #0]
}
 80005a8:	bf00      	nop
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20000008 	.word	0x20000008
 80005b8:	20000160 	.word	0x20000160

080005bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  return uwTick;
 80005c0:	4b03      	ldr	r3, [pc, #12]	@ (80005d0 <HAL_GetTick+0x14>)
 80005c2:	681b      	ldr	r3, [r3, #0]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	20000160 	.word	0x20000160

080005d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005dc:	f7ff ffee 	bl	80005bc <HAL_GetTick>
 80005e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005ec:	d005      	beq.n	80005fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80005ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000618 <HAL_Delay+0x44>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	461a      	mov	r2, r3
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	4413      	add	r3, r2
 80005f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005fa:	bf00      	nop
 80005fc:	f7ff ffde 	bl	80005bc <HAL_GetTick>
 8000600:	4602      	mov	r2, r0
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	1ad3      	subs	r3, r2, r3
 8000606:	68fa      	ldr	r2, [r7, #12]
 8000608:	429a      	cmp	r2, r3
 800060a:	d8f7      	bhi.n	80005fc <HAL_Delay+0x28>
  {
  }
}
 800060c:	bf00      	nop
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000008 	.word	0x20000008

0800061c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	f003 0307 	and.w	r3, r3, #7
 800062a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800062c:	4b0c      	ldr	r3, [pc, #48]	@ (8000660 <__NVIC_SetPriorityGrouping+0x44>)
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000632:	68ba      	ldr	r2, [r7, #8]
 8000634:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000638:	4013      	ands	r3, r2
 800063a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000644:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800064c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800064e:	4a04      	ldr	r2, [pc, #16]	@ (8000660 <__NVIC_SetPriorityGrouping+0x44>)
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	60d3      	str	r3, [r2, #12]
}
 8000654:	bf00      	nop
 8000656:	3714      	adds	r7, #20
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000668:	4b04      	ldr	r3, [pc, #16]	@ (800067c <__NVIC_GetPriorityGrouping+0x18>)
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	0a1b      	lsrs	r3, r3, #8
 800066e:	f003 0307 	and.w	r3, r3, #7
}
 8000672:	4618      	mov	r0, r3
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	6039      	str	r1, [r7, #0]
 800068a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800068c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000690:	2b00      	cmp	r3, #0
 8000692:	db0a      	blt.n	80006aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	b2da      	uxtb	r2, r3
 8000698:	490c      	ldr	r1, [pc, #48]	@ (80006cc <__NVIC_SetPriority+0x4c>)
 800069a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069e:	0112      	lsls	r2, r2, #4
 80006a0:	b2d2      	uxtb	r2, r2
 80006a2:	440b      	add	r3, r1
 80006a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a8:	e00a      	b.n	80006c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	b2da      	uxtb	r2, r3
 80006ae:	4908      	ldr	r1, [pc, #32]	@ (80006d0 <__NVIC_SetPriority+0x50>)
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	f003 030f 	and.w	r3, r3, #15
 80006b6:	3b04      	subs	r3, #4
 80006b8:	0112      	lsls	r2, r2, #4
 80006ba:	b2d2      	uxtb	r2, r2
 80006bc:	440b      	add	r3, r1
 80006be:	761a      	strb	r2, [r3, #24]
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	e000e100 	.word	0xe000e100
 80006d0:	e000ed00 	.word	0xe000ed00

080006d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b089      	sub	sp, #36	@ 0x24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	60f8      	str	r0, [r7, #12]
 80006dc:	60b9      	str	r1, [r7, #8]
 80006de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	f003 0307 	and.w	r3, r3, #7
 80006e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	f1c3 0307 	rsb	r3, r3, #7
 80006ee:	2b04      	cmp	r3, #4
 80006f0:	bf28      	it	cs
 80006f2:	2304      	movcs	r3, #4
 80006f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	3304      	adds	r3, #4
 80006fa:	2b06      	cmp	r3, #6
 80006fc:	d902      	bls.n	8000704 <NVIC_EncodePriority+0x30>
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3b03      	subs	r3, #3
 8000702:	e000      	b.n	8000706 <NVIC_EncodePriority+0x32>
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000708:	f04f 32ff 	mov.w	r2, #4294967295
 800070c:	69bb      	ldr	r3, [r7, #24]
 800070e:	fa02 f303 	lsl.w	r3, r2, r3
 8000712:	43da      	mvns	r2, r3
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	401a      	ands	r2, r3
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800071c:	f04f 31ff 	mov.w	r1, #4294967295
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	fa01 f303 	lsl.w	r3, r1, r3
 8000726:	43d9      	mvns	r1, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800072c:	4313      	orrs	r3, r2
         );
}
 800072e:	4618      	mov	r0, r3
 8000730:	3724      	adds	r7, #36	@ 0x24
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
	...

0800073c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3b01      	subs	r3, #1
 8000748:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800074c:	d301      	bcc.n	8000752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800074e:	2301      	movs	r3, #1
 8000750:	e00f      	b.n	8000772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000752:	4a0a      	ldr	r2, [pc, #40]	@ (800077c <SysTick_Config+0x40>)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800075a:	210f      	movs	r1, #15
 800075c:	f04f 30ff 	mov.w	r0, #4294967295
 8000760:	f7ff ff8e 	bl	8000680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000764:	4b05      	ldr	r3, [pc, #20]	@ (800077c <SysTick_Config+0x40>)
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800076a:	4b04      	ldr	r3, [pc, #16]	@ (800077c <SysTick_Config+0x40>)
 800076c:	2207      	movs	r2, #7
 800076e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000770:	2300      	movs	r3, #0
}
 8000772:	4618      	mov	r0, r3
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	e000e010 	.word	0xe000e010

08000780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff ff47 	bl	800061c <__NVIC_SetPriorityGrouping>
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}

08000796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	b086      	sub	sp, #24
 800079a:	af00      	add	r7, sp, #0
 800079c:	4603      	mov	r3, r0
 800079e:	60b9      	str	r1, [r7, #8]
 80007a0:	607a      	str	r2, [r7, #4]
 80007a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007a8:	f7ff ff5c 	bl	8000664 <__NVIC_GetPriorityGrouping>
 80007ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	68b9      	ldr	r1, [r7, #8]
 80007b2:	6978      	ldr	r0, [r7, #20]
 80007b4:	f7ff ff8e 	bl	80006d4 <NVIC_EncodePriority>
 80007b8:	4602      	mov	r2, r0
 80007ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007be:	4611      	mov	r1, r2
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff5d 	bl	8000680 <__NVIC_SetPriority>
}
 80007c6:	bf00      	nop
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f7ff ffb0 	bl	800073c <SysTick_Config>
 80007dc:	4603      	mov	r3, r0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80007e6:	b480      	push	{r7}
 80007e8:	b085      	sub	sp, #20
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80007ee:	2300      	movs	r3, #0
 80007f0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d008      	beq.n	8000810 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2204      	movs	r2, #4
 8000802:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2200      	movs	r2, #0
 8000808:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800080c:	2301      	movs	r3, #1
 800080e:	e022      	b.n	8000856 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f022 020e 	bic.w	r2, r2, #14
 800081e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f022 0201 	bic.w	r2, r2, #1
 800082e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000834:	f003 021c 	and.w	r2, r3, #28
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083c:	2101      	movs	r1, #1
 800083e:	fa01 f202 	lsl.w	r2, r1, r2
 8000842:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2201      	movs	r2, #1
 8000848:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2200      	movs	r2, #0
 8000850:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000854:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000856:	4618      	mov	r0, r3
 8000858:	3714      	adds	r7, #20
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr

08000862 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	b084      	sub	sp, #16
 8000866:	af00      	add	r7, sp, #0
 8000868:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b02      	cmp	r3, #2
 8000878:	d005      	beq.n	8000886 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2204      	movs	r2, #4
 800087e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000880:	2301      	movs	r3, #1
 8000882:	73fb      	strb	r3, [r7, #15]
 8000884:	e029      	b.n	80008da <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f022 020e 	bic.w	r2, r2, #14
 8000894:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f022 0201 	bic.w	r2, r2, #1
 80008a4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008aa:	f003 021c 	and.w	r2, r3, #28
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b2:	2101      	movs	r1, #1
 80008b4:	fa01 f202 	lsl.w	r2, r1, r2
 80008b8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	2201      	movs	r2, #1
 80008be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2200      	movs	r2, #0
 80008c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	4798      	blx	r3
    }
  }
  return status;
 80008da:	7bfb      	ldrb	r3, [r7, #15]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3710      	adds	r7, #16
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b087      	sub	sp, #28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008f2:	e17f      	b.n	8000bf4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	2101      	movs	r1, #1
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000900:	4013      	ands	r3, r2
 8000902:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	2b00      	cmp	r3, #0
 8000908:	f000 8171 	beq.w	8000bee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	f003 0303 	and.w	r3, r3, #3
 8000914:	2b01      	cmp	r3, #1
 8000916:	d005      	beq.n	8000924 <HAL_GPIO_Init+0x40>
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	f003 0303 	and.w	r3, r3, #3
 8000920:	2b02      	cmp	r3, #2
 8000922:	d130      	bne.n	8000986 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	2203      	movs	r2, #3
 8000930:	fa02 f303 	lsl.w	r3, r2, r3
 8000934:	43db      	mvns	r3, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4013      	ands	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	68da      	ldr	r2, [r3, #12]
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	fa02 f303 	lsl.w	r3, r2, r3
 8000948:	693a      	ldr	r2, [r7, #16]
 800094a:	4313      	orrs	r3, r2
 800094c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800095a:	2201      	movs	r2, #1
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	fa02 f303 	lsl.w	r3, r2, r3
 8000962:	43db      	mvns	r3, r3
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	4013      	ands	r3, r2
 8000968:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	091b      	lsrs	r3, r3, #4
 8000970:	f003 0201 	and.w	r2, r3, #1
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	4313      	orrs	r3, r2
 800097e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f003 0303 	and.w	r3, r3, #3
 800098e:	2b03      	cmp	r3, #3
 8000990:	d118      	bne.n	80009c4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000996:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000998:	2201      	movs	r2, #1
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	fa02 f303 	lsl.w	r3, r2, r3
 80009a0:	43db      	mvns	r3, r3
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	4013      	ands	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	08db      	lsrs	r3, r3, #3
 80009ae:	f003 0201 	and.w	r2, r3, #1
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	fa02 f303 	lsl.w	r3, r2, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4313      	orrs	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	f003 0303 	and.w	r3, r3, #3
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	d017      	beq.n	8000a00 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	2203      	movs	r2, #3
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	43db      	mvns	r3, r3
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	689a      	ldr	r2, [r3, #8]
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	fa02 f303 	lsl.w	r3, r2, r3
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	693a      	ldr	r2, [r7, #16]
 80009fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	f003 0303 	and.w	r3, r3, #3
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d123      	bne.n	8000a54 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	08da      	lsrs	r2, r3, #3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3208      	adds	r2, #8
 8000a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a18:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	f003 0307 	and.w	r3, r3, #7
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	220f      	movs	r2, #15
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	691a      	ldr	r2, [r3, #16]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	f003 0307 	and.w	r3, r3, #7
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	4313      	orrs	r3, r2
 8000a44:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	08da      	lsrs	r2, r3, #3
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	3208      	adds	r2, #8
 8000a4e:	6939      	ldr	r1, [r7, #16]
 8000a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	2203      	movs	r2, #3
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	43db      	mvns	r3, r3
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	4013      	ands	r3, r2
 8000a6a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f003 0203 	and.w	r2, r3, #3
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	693a      	ldr	r2, [r7, #16]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	f000 80ac 	beq.w	8000bee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a96:	4b5f      	ldr	r3, [pc, #380]	@ (8000c14 <HAL_GPIO_Init+0x330>)
 8000a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a9a:	4a5e      	ldr	r2, [pc, #376]	@ (8000c14 <HAL_GPIO_Init+0x330>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aa2:	4b5c      	ldr	r3, [pc, #368]	@ (8000c14 <HAL_GPIO_Init+0x330>)
 8000aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000aae:	4a5a      	ldr	r2, [pc, #360]	@ (8000c18 <HAL_GPIO_Init+0x334>)
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	089b      	lsrs	r3, r3, #2
 8000ab4:	3302      	adds	r3, #2
 8000ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	f003 0303 	and.w	r3, r3, #3
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	220f      	movs	r2, #15
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	43db      	mvns	r3, r3
 8000acc:	693a      	ldr	r2, [r7, #16]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ad8:	d025      	beq.n	8000b26 <HAL_GPIO_Init+0x242>
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4a4f      	ldr	r2, [pc, #316]	@ (8000c1c <HAL_GPIO_Init+0x338>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d01f      	beq.n	8000b22 <HAL_GPIO_Init+0x23e>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a4e      	ldr	r2, [pc, #312]	@ (8000c20 <HAL_GPIO_Init+0x33c>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d019      	beq.n	8000b1e <HAL_GPIO_Init+0x23a>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a4d      	ldr	r2, [pc, #308]	@ (8000c24 <HAL_GPIO_Init+0x340>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d013      	beq.n	8000b1a <HAL_GPIO_Init+0x236>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4a4c      	ldr	r2, [pc, #304]	@ (8000c28 <HAL_GPIO_Init+0x344>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00d      	beq.n	8000b16 <HAL_GPIO_Init+0x232>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a4b      	ldr	r2, [pc, #300]	@ (8000c2c <HAL_GPIO_Init+0x348>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d007      	beq.n	8000b12 <HAL_GPIO_Init+0x22e>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a4a      	ldr	r2, [pc, #296]	@ (8000c30 <HAL_GPIO_Init+0x34c>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d101      	bne.n	8000b0e <HAL_GPIO_Init+0x22a>
 8000b0a:	2306      	movs	r3, #6
 8000b0c:	e00c      	b.n	8000b28 <HAL_GPIO_Init+0x244>
 8000b0e:	2307      	movs	r3, #7
 8000b10:	e00a      	b.n	8000b28 <HAL_GPIO_Init+0x244>
 8000b12:	2305      	movs	r3, #5
 8000b14:	e008      	b.n	8000b28 <HAL_GPIO_Init+0x244>
 8000b16:	2304      	movs	r3, #4
 8000b18:	e006      	b.n	8000b28 <HAL_GPIO_Init+0x244>
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e004      	b.n	8000b28 <HAL_GPIO_Init+0x244>
 8000b1e:	2302      	movs	r3, #2
 8000b20:	e002      	b.n	8000b28 <HAL_GPIO_Init+0x244>
 8000b22:	2301      	movs	r3, #1
 8000b24:	e000      	b.n	8000b28 <HAL_GPIO_Init+0x244>
 8000b26:	2300      	movs	r3, #0
 8000b28:	697a      	ldr	r2, [r7, #20]
 8000b2a:	f002 0203 	and.w	r2, r2, #3
 8000b2e:	0092      	lsls	r2, r2, #2
 8000b30:	4093      	lsls	r3, r2
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b38:	4937      	ldr	r1, [pc, #220]	@ (8000c18 <HAL_GPIO_Init+0x334>)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	089b      	lsrs	r3, r3, #2
 8000b3e:	3302      	adds	r3, #2
 8000b40:	693a      	ldr	r2, [r7, #16]
 8000b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b46:	4b3b      	ldr	r3, [pc, #236]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	43db      	mvns	r3, r3
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	4013      	ands	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d003      	beq.n	8000b6a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b6a:	4a32      	ldr	r2, [pc, #200]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b70:	4b30      	ldr	r3, [pc, #192]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d003      	beq.n	8000b94 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b94:	4a27      	ldr	r2, [pc, #156]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000b9a:	4b26      	ldr	r3, [pc, #152]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d003      	beq.n	8000bbe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d003      	beq.n	8000be8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000be8:	4a12      	ldr	r2, [pc, #72]	@ (8000c34 <HAL_GPIO_Init+0x350>)
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f47f ae78 	bne.w	80008f4 <HAL_GPIO_Init+0x10>
  }
}
 8000c04:	bf00      	nop
 8000c06:	bf00      	nop
 8000c08:	371c      	adds	r7, #28
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010000 	.word	0x40010000
 8000c1c:	48000400 	.word	0x48000400
 8000c20:	48000800 	.word	0x48000800
 8000c24:	48000c00 	.word	0x48000c00
 8000c28:	48001000 	.word	0x48001000
 8000c2c:	48001400 	.word	0x48001400
 8000c30:	48001800 	.word	0x48001800
 8000c34:	40010400 	.word	0x40010400

08000c38 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	460b      	mov	r3, r1
 8000c42:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	695b      	ldr	r3, [r3, #20]
 8000c48:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c4a:	887a      	ldrh	r2, [r7, #2]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	041a      	lsls	r2, r3, #16
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	43d9      	mvns	r1, r3
 8000c56:	887b      	ldrh	r3, [r7, #2]
 8000c58:	400b      	ands	r3, r1
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	619a      	str	r2, [r3, #24]
}
 8000c60:	bf00      	nop
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000c70:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <HAL_PWREx_GetVoltageRange+0x18>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40007000 	.word	0x40007000

08000c88 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d101      	bne.n	8000c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e3ca      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c9a:	4b97      	ldr	r3, [pc, #604]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f003 030c 	and.w	r3, r3, #12
 8000ca2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ca4:	4b94      	ldr	r3, [pc, #592]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	f003 0303 	and.w	r3, r3, #3
 8000cac:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f003 0310 	and.w	r3, r3, #16
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	f000 80e4 	beq.w	8000e84 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d007      	beq.n	8000cd2 <HAL_RCC_OscConfig+0x4a>
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	2b0c      	cmp	r3, #12
 8000cc6:	f040 808b 	bne.w	8000de0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	f040 8087 	bne.w	8000de0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000cd2:	4b89      	ldr	r3, [pc, #548]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d005      	beq.n	8000cea <HAL_RCC_OscConfig+0x62>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d101      	bne.n	8000cea <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e3a2      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6a1a      	ldr	r2, [r3, #32]
 8000cee:	4b82      	ldr	r3, [pc, #520]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f003 0308 	and.w	r3, r3, #8
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d004      	beq.n	8000d04 <HAL_RCC_OscConfig+0x7c>
 8000cfa:	4b7f      	ldr	r3, [pc, #508]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d02:	e005      	b.n	8000d10 <HAL_RCC_OscConfig+0x88>
 8000d04:	4b7c      	ldr	r3, [pc, #496]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d0a:	091b      	lsrs	r3, r3, #4
 8000d0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d223      	bcs.n	8000d5c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6a1b      	ldr	r3, [r3, #32]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 fd1d 	bl	8001758 <RCC_SetFlashLatencyFromMSIRange>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e383      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d28:	4b73      	ldr	r3, [pc, #460]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a72      	ldr	r2, [pc, #456]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d2e:	f043 0308 	orr.w	r3, r3, #8
 8000d32:	6013      	str	r3, [r2, #0]
 8000d34:	4b70      	ldr	r3, [pc, #448]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6a1b      	ldr	r3, [r3, #32]
 8000d40:	496d      	ldr	r1, [pc, #436]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d42:	4313      	orrs	r3, r2
 8000d44:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d46:	4b6c      	ldr	r3, [pc, #432]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	021b      	lsls	r3, r3, #8
 8000d54:	4968      	ldr	r1, [pc, #416]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d56:	4313      	orrs	r3, r2
 8000d58:	604b      	str	r3, [r1, #4]
 8000d5a:	e025      	b.n	8000da8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d5c:	4b66      	ldr	r3, [pc, #408]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a65      	ldr	r2, [pc, #404]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d62:	f043 0308 	orr.w	r3, r3, #8
 8000d66:	6013      	str	r3, [r2, #0]
 8000d68:	4b63      	ldr	r3, [pc, #396]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6a1b      	ldr	r3, [r3, #32]
 8000d74:	4960      	ldr	r1, [pc, #384]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d76:	4313      	orrs	r3, r2
 8000d78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d7a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	69db      	ldr	r3, [r3, #28]
 8000d86:	021b      	lsls	r3, r3, #8
 8000d88:	495b      	ldr	r1, [pc, #364]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d109      	bne.n	8000da8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a1b      	ldr	r3, [r3, #32]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 fcdd 	bl	8001758 <RCC_SetFlashLatencyFromMSIRange>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000da4:	2301      	movs	r3, #1
 8000da6:	e343      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000da8:	f000 fc4a 	bl	8001640 <HAL_RCC_GetSysClockFreq>
 8000dac:	4602      	mov	r2, r0
 8000dae:	4b52      	ldr	r3, [pc, #328]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	091b      	lsrs	r3, r3, #4
 8000db4:	f003 030f 	and.w	r3, r3, #15
 8000db8:	4950      	ldr	r1, [pc, #320]	@ (8000efc <HAL_RCC_OscConfig+0x274>)
 8000dba:	5ccb      	ldrb	r3, [r1, r3]
 8000dbc:	f003 031f 	and.w	r3, r3, #31
 8000dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8000dc4:	4a4e      	ldr	r2, [pc, #312]	@ (8000f00 <HAL_RCC_OscConfig+0x278>)
 8000dc6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000dc8:	4b4e      	ldr	r3, [pc, #312]	@ (8000f04 <HAL_RCC_OscConfig+0x27c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff fba5 	bl	800051c <HAL_InitTick>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d052      	beq.n	8000e82 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
 8000dde:	e327      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d032      	beq.n	8000e4e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000de8:	4b43      	ldr	r3, [pc, #268]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a42      	ldr	r2, [pc, #264]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000df4:	f7ff fbe2 	bl	80005bc <HAL_GetTick>
 8000df8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dfa:	e008      	b.n	8000e0e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dfc:	f7ff fbde 	bl	80005bc <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b02      	cmp	r3, #2
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e310      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e0e:	4b3a      	ldr	r3, [pc, #232]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d0f0      	beq.n	8000dfc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e1a:	4b37      	ldr	r3, [pc, #220]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a36      	ldr	r2, [pc, #216]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e20:	f043 0308 	orr.w	r3, r3, #8
 8000e24:	6013      	str	r3, [r2, #0]
 8000e26:	4b34      	ldr	r3, [pc, #208]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6a1b      	ldr	r3, [r3, #32]
 8000e32:	4931      	ldr	r1, [pc, #196]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e34:	4313      	orrs	r3, r2
 8000e36:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e38:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	69db      	ldr	r3, [r3, #28]
 8000e44:	021b      	lsls	r3, r3, #8
 8000e46:	492c      	ldr	r1, [pc, #176]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	604b      	str	r3, [r1, #4]
 8000e4c:	e01a      	b.n	8000e84 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a29      	ldr	r2, [pc, #164]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e54:	f023 0301 	bic.w	r3, r3, #1
 8000e58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e5a:	f7ff fbaf 	bl	80005bc <HAL_GetTick>
 8000e5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e60:	e008      	b.n	8000e74 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e62:	f7ff fbab 	bl	80005bc <HAL_GetTick>
 8000e66:	4602      	mov	r2, r0
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	d901      	bls.n	8000e74 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000e70:	2303      	movs	r3, #3
 8000e72:	e2dd      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e74:	4b20      	ldr	r3, [pc, #128]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1f0      	bne.n	8000e62 <HAL_RCC_OscConfig+0x1da>
 8000e80:	e000      	b.n	8000e84 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e82:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f003 0301 	and.w	r3, r3, #1
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d074      	beq.n	8000f7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	2b08      	cmp	r3, #8
 8000e94:	d005      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x21a>
 8000e96:	69bb      	ldr	r3, [r7, #24]
 8000e98:	2b0c      	cmp	r3, #12
 8000e9a:	d10e      	bne.n	8000eba <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d10b      	bne.n	8000eba <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea2:	4b15      	ldr	r3, [pc, #84]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d064      	beq.n	8000f78 <HAL_RCC_OscConfig+0x2f0>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d160      	bne.n	8000f78 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e2ba      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ec2:	d106      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x24a>
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000eca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ece:	6013      	str	r3, [r2, #0]
 8000ed0:	e026      	b.n	8000f20 <HAL_RCC_OscConfig+0x298>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000eda:	d115      	bne.n	8000f08 <HAL_RCC_OscConfig+0x280>
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a05      	ldr	r2, [pc, #20]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000ee2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ee6:	6013      	str	r3, [r2, #0]
 8000ee8:	4b03      	ldr	r3, [pc, #12]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a02      	ldr	r2, [pc, #8]	@ (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000eee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	e014      	b.n	8000f20 <HAL_RCC_OscConfig+0x298>
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	08002534 	.word	0x08002534
 8000f00:	20000000 	.word	0x20000000
 8000f04:	20000004 	.word	0x20000004
 8000f08:	4ba0      	ldr	r3, [pc, #640]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a9f      	ldr	r2, [pc, #636]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000f0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f12:	6013      	str	r3, [r2, #0]
 8000f14:	4b9d      	ldr	r3, [pc, #628]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a9c      	ldr	r2, [pc, #624]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000f1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d013      	beq.n	8000f50 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f28:	f7ff fb48 	bl	80005bc <HAL_GetTick>
 8000f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f2e:	e008      	b.n	8000f42 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f30:	f7ff fb44 	bl	80005bc <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b64      	cmp	r3, #100	@ 0x64
 8000f3c:	d901      	bls.n	8000f42 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e276      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f42:	4b92      	ldr	r3, [pc, #584]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d0f0      	beq.n	8000f30 <HAL_RCC_OscConfig+0x2a8>
 8000f4e:	e014      	b.n	8000f7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f50:	f7ff fb34 	bl	80005bc <HAL_GetTick>
 8000f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f56:	e008      	b.n	8000f6a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f58:	f7ff fb30 	bl	80005bc <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b64      	cmp	r3, #100	@ 0x64
 8000f64:	d901      	bls.n	8000f6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e262      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f6a:	4b88      	ldr	r3, [pc, #544]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d1f0      	bne.n	8000f58 <HAL_RCC_OscConfig+0x2d0>
 8000f76:	e000      	b.n	8000f7a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d060      	beq.n	8001048 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	2b04      	cmp	r3, #4
 8000f8a:	d005      	beq.n	8000f98 <HAL_RCC_OscConfig+0x310>
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	2b0c      	cmp	r3, #12
 8000f90:	d119      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d116      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f98:	4b7c      	ldr	r3, [pc, #496]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d005      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x328>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d101      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e23f      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb0:	4b76      	ldr	r3, [pc, #472]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	061b      	lsls	r3, r3, #24
 8000fbe:	4973      	ldr	r1, [pc, #460]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fc4:	e040      	b.n	8001048 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d023      	beq.n	8001016 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fce:	4b6f      	ldr	r3, [pc, #444]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a6e      	ldr	r2, [pc, #440]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fda:	f7ff faef 	bl	80005bc <HAL_GetTick>
 8000fde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fe0:	e008      	b.n	8000ff4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fe2:	f7ff faeb 	bl	80005bc <HAL_GetTick>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d901      	bls.n	8000ff4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e21d      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ff4:	4b65      	ldr	r3, [pc, #404]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d0f0      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001000:	4b62      	ldr	r3, [pc, #392]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	691b      	ldr	r3, [r3, #16]
 800100c:	061b      	lsls	r3, r3, #24
 800100e:	495f      	ldr	r1, [pc, #380]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001010:	4313      	orrs	r3, r2
 8001012:	604b      	str	r3, [r1, #4]
 8001014:	e018      	b.n	8001048 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001016:	4b5d      	ldr	r3, [pc, #372]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a5c      	ldr	r2, [pc, #368]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 800101c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001020:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001022:	f7ff facb 	bl	80005bc <HAL_GetTick>
 8001026:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001028:	e008      	b.n	800103c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800102a:	f7ff fac7 	bl	80005bc <HAL_GetTick>
 800102e:	4602      	mov	r2, r0
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	2b02      	cmp	r3, #2
 8001036:	d901      	bls.n	800103c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e1f9      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800103c:	4b53      	ldr	r3, [pc, #332]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001044:	2b00      	cmp	r3, #0
 8001046:	d1f0      	bne.n	800102a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0308 	and.w	r3, r3, #8
 8001050:	2b00      	cmp	r3, #0
 8001052:	d03c      	beq.n	80010ce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d01c      	beq.n	8001096 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800105c:	4b4b      	ldr	r3, [pc, #300]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 800105e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001062:	4a4a      	ldr	r2, [pc, #296]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800106c:	f7ff faa6 	bl	80005bc <HAL_GetTick>
 8001070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001072:	e008      	b.n	8001086 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001074:	f7ff faa2 	bl	80005bc <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	2b02      	cmp	r3, #2
 8001080:	d901      	bls.n	8001086 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001082:	2303      	movs	r3, #3
 8001084:	e1d4      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001086:	4b41      	ldr	r3, [pc, #260]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001088:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d0ef      	beq.n	8001074 <HAL_RCC_OscConfig+0x3ec>
 8001094:	e01b      	b.n	80010ce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001096:	4b3d      	ldr	r3, [pc, #244]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800109c:	4a3b      	ldr	r2, [pc, #236]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 800109e:	f023 0301 	bic.w	r3, r3, #1
 80010a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010a6:	f7ff fa89 	bl	80005bc <HAL_GetTick>
 80010aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ae:	f7ff fa85 	bl	80005bc <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e1b7      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010c0:	4b32      	ldr	r3, [pc, #200]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 80010c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d1ef      	bne.n	80010ae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	f000 80a6 	beq.w	8001228 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010dc:	2300      	movs	r3, #0
 80010de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010e0:	4b2a      	ldr	r3, [pc, #168]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 80010e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d10d      	bne.n	8001108 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ec:	4b27      	ldr	r3, [pc, #156]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 80010ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010f0:	4a26      	ldr	r2, [pc, #152]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 80010f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80010f8:	4b24      	ldr	r3, [pc, #144]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 80010fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001104:	2301      	movs	r3, #1
 8001106:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001108:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <HAL_RCC_OscConfig+0x508>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001110:	2b00      	cmp	r3, #0
 8001112:	d118      	bne.n	8001146 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001114:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <HAL_RCC_OscConfig+0x508>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a1d      	ldr	r2, [pc, #116]	@ (8001190 <HAL_RCC_OscConfig+0x508>)
 800111a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800111e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001120:	f7ff fa4c 	bl	80005bc <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001128:	f7ff fa48 	bl	80005bc <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e17a      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800113a:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <HAL_RCC_OscConfig+0x508>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0f0      	beq.n	8001128 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d108      	bne.n	8001160 <HAL_RCC_OscConfig+0x4d8>
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001154:	4a0d      	ldr	r2, [pc, #52]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800115e:	e029      	b.n	80011b4 <HAL_RCC_OscConfig+0x52c>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	2b05      	cmp	r3, #5
 8001166:	d115      	bne.n	8001194 <HAL_RCC_OscConfig+0x50c>
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 800116a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800116e:	4a07      	ldr	r2, [pc, #28]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001178:	4b04      	ldr	r3, [pc, #16]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 800117a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800117e:	4a03      	ldr	r2, [pc, #12]	@ (800118c <HAL_RCC_OscConfig+0x504>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001188:	e014      	b.n	80011b4 <HAL_RCC_OscConfig+0x52c>
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000
 8001190:	40007000 	.word	0x40007000
 8001194:	4b9c      	ldr	r3, [pc, #624]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 8001196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800119a:	4a9b      	ldr	r2, [pc, #620]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800119c:	f023 0301 	bic.w	r3, r3, #1
 80011a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011a4:	4b98      	ldr	r3, [pc, #608]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80011a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011aa:	4a97      	ldr	r2, [pc, #604]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80011ac:	f023 0304 	bic.w	r3, r3, #4
 80011b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d016      	beq.n	80011ea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011bc:	f7ff f9fe 	bl	80005bc <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011c2:	e00a      	b.n	80011da <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011c4:	f7ff f9fa 	bl	80005bc <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e12a      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011da:	4b8b      	ldr	r3, [pc, #556]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80011dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011e0:	f003 0302 	and.w	r3, r3, #2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0ed      	beq.n	80011c4 <HAL_RCC_OscConfig+0x53c>
 80011e8:	e015      	b.n	8001216 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ea:	f7ff f9e7 	bl	80005bc <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011f0:	e00a      	b.n	8001208 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f2:	f7ff f9e3 	bl	80005bc <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001200:	4293      	cmp	r3, r2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e113      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001208:	4b7f      	ldr	r3, [pc, #508]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800120a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800120e:	f003 0302 	and.w	r3, r3, #2
 8001212:	2b00      	cmp	r3, #0
 8001214:	d1ed      	bne.n	80011f2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001216:	7ffb      	ldrb	r3, [r7, #31]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d105      	bne.n	8001228 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800121c:	4b7a      	ldr	r3, [pc, #488]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800121e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001220:	4a79      	ldr	r2, [pc, #484]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 8001222:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001226:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800122c:	2b00      	cmp	r3, #0
 800122e:	f000 80fe 	beq.w	800142e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001236:	2b02      	cmp	r3, #2
 8001238:	f040 80d0 	bne.w	80013dc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800123c:	4b72      	ldr	r3, [pc, #456]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	f003 0203 	and.w	r2, r3, #3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800124c:	429a      	cmp	r2, r3
 800124e:	d130      	bne.n	80012b2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	3b01      	subs	r3, #1
 800125c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800125e:	429a      	cmp	r2, r3
 8001260:	d127      	bne.n	80012b2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800126c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800126e:	429a      	cmp	r2, r3
 8001270:	d11f      	bne.n	80012b2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800127c:	2a07      	cmp	r2, #7
 800127e:	bf14      	ite	ne
 8001280:	2201      	movne	r2, #1
 8001282:	2200      	moveq	r2, #0
 8001284:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001286:	4293      	cmp	r3, r2
 8001288:	d113      	bne.n	80012b2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001294:	085b      	lsrs	r3, r3, #1
 8001296:	3b01      	subs	r3, #1
 8001298:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800129a:	429a      	cmp	r2, r3
 800129c:	d109      	bne.n	80012b2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a8:	085b      	lsrs	r3, r3, #1
 80012aa:	3b01      	subs	r3, #1
 80012ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d06e      	beq.n	8001390 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	2b0c      	cmp	r3, #12
 80012b6:	d069      	beq.n	800138c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80012b8:	4b53      	ldr	r3, [pc, #332]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d105      	bne.n	80012d0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80012c4:	4b50      	ldr	r3, [pc, #320]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e0ad      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80012d4:	4b4c      	ldr	r3, [pc, #304]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80012da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80012de:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012e0:	f7ff f96c 	bl	80005bc <HAL_GetTick>
 80012e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012e6:	e008      	b.n	80012fa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e8:	f7ff f968 	bl	80005bc <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e09a      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012fa:	4b43      	ldr	r3, [pc, #268]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d1f0      	bne.n	80012e8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001306:	4b40      	ldr	r3, [pc, #256]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 8001308:	68da      	ldr	r2, [r3, #12]
 800130a:	4b40      	ldr	r3, [pc, #256]	@ (800140c <HAL_RCC_OscConfig+0x784>)
 800130c:	4013      	ands	r3, r2
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001316:	3a01      	subs	r2, #1
 8001318:	0112      	lsls	r2, r2, #4
 800131a:	4311      	orrs	r1, r2
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001320:	0212      	lsls	r2, r2, #8
 8001322:	4311      	orrs	r1, r2
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001328:	0852      	lsrs	r2, r2, #1
 800132a:	3a01      	subs	r2, #1
 800132c:	0552      	lsls	r2, r2, #21
 800132e:	4311      	orrs	r1, r2
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001334:	0852      	lsrs	r2, r2, #1
 8001336:	3a01      	subs	r2, #1
 8001338:	0652      	lsls	r2, r2, #25
 800133a:	4311      	orrs	r1, r2
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001340:	0912      	lsrs	r2, r2, #4
 8001342:	0452      	lsls	r2, r2, #17
 8001344:	430a      	orrs	r2, r1
 8001346:	4930      	ldr	r1, [pc, #192]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 8001348:	4313      	orrs	r3, r2
 800134a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800134c:	4b2e      	ldr	r3, [pc, #184]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a2d      	ldr	r2, [pc, #180]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 8001352:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001356:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001358:	4b2b      	ldr	r3, [pc, #172]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	4a2a      	ldr	r2, [pc, #168]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800135e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001362:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001364:	f7ff f92a 	bl	80005bc <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800136c:	f7ff f926 	bl	80005bc <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e058      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800137e:	4b22      	ldr	r3, [pc, #136]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0f0      	beq.n	800136c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800138a:	e050      	b.n	800142e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e04f      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001390:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d148      	bne.n	800142e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800139c:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a19      	ldr	r2, [pc, #100]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80013a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013a8:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	4a16      	ldr	r2, [pc, #88]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80013ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80013b4:	f7ff f902 	bl	80005bc <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013bc:	f7ff f8fe 	bl	80005bc <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e030      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0f0      	beq.n	80013bc <HAL_RCC_OscConfig+0x734>
 80013da:	e028      	b.n	800142e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	2b0c      	cmp	r3, #12
 80013e0:	d023      	beq.n	800142a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a08      	ldr	r2, [pc, #32]	@ (8001408 <HAL_RCC_OscConfig+0x780>)
 80013e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80013ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ee:	f7ff f8e5 	bl	80005bc <HAL_GetTick>
 80013f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013f4:	e00c      	b.n	8001410 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f6:	f7ff f8e1 	bl	80005bc <HAL_GetTick>
 80013fa:	4602      	mov	r2, r0
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d905      	bls.n	8001410 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e013      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
 8001408:	40021000 	.word	0x40021000
 800140c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001410:	4b09      	ldr	r3, [pc, #36]	@ (8001438 <HAL_RCC_OscConfig+0x7b0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1ec      	bne.n	80013f6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <HAL_RCC_OscConfig+0x7b0>)
 800141e:	68da      	ldr	r2, [r3, #12]
 8001420:	4905      	ldr	r1, [pc, #20]	@ (8001438 <HAL_RCC_OscConfig+0x7b0>)
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <HAL_RCC_OscConfig+0x7b4>)
 8001424:	4013      	ands	r3, r2
 8001426:	60cb      	str	r3, [r1, #12]
 8001428:	e001      	b.n	800142e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e000      	b.n	8001430 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3720      	adds	r7, #32
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40021000 	.word	0x40021000
 800143c:	feeefffc 	.word	0xfeeefffc

08001440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e0e7      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001454:	4b75      	ldr	r3, [pc, #468]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0307 	and.w	r3, r3, #7
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	429a      	cmp	r2, r3
 8001460:	d910      	bls.n	8001484 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001462:	4b72      	ldr	r3, [pc, #456]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f023 0207 	bic.w	r2, r3, #7
 800146a:	4970      	ldr	r1, [pc, #448]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4313      	orrs	r3, r2
 8001470:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001472:	4b6e      	ldr	r3, [pc, #440]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	429a      	cmp	r2, r3
 800147e:	d001      	beq.n	8001484 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e0cf      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d010      	beq.n	80014b2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	4b66      	ldr	r3, [pc, #408]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800149c:	429a      	cmp	r2, r3
 800149e:	d908      	bls.n	80014b2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014a0:	4b63      	ldr	r3, [pc, #396]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	4960      	ldr	r1, [pc, #384]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d04c      	beq.n	8001558 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d107      	bne.n	80014d6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014c6:	4b5a      	ldr	r3, [pc, #360]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d121      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e0a6      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014de:	4b54      	ldr	r3, [pc, #336]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d115      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e09a      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d107      	bne.n	8001506 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014f6:	4b4e      	ldr	r3, [pc, #312]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d109      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e08e      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001506:	4b4a      	ldr	r3, [pc, #296]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e086      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001516:	4b46      	ldr	r3, [pc, #280]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f023 0203 	bic.w	r2, r3, #3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	4943      	ldr	r1, [pc, #268]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001524:	4313      	orrs	r3, r2
 8001526:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001528:	f7ff f848 	bl	80005bc <HAL_GetTick>
 800152c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152e:	e00a      	b.n	8001546 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001530:	f7ff f844 	bl	80005bc <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800153e:	4293      	cmp	r3, r2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e06e      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001546:	4b3a      	ldr	r3, [pc, #232]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 020c 	and.w	r2, r3, #12
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	429a      	cmp	r2, r3
 8001556:	d1eb      	bne.n	8001530 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d010      	beq.n	8001586 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689a      	ldr	r2, [r3, #8]
 8001568:	4b31      	ldr	r3, [pc, #196]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001570:	429a      	cmp	r2, r3
 8001572:	d208      	bcs.n	8001586 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001574:	4b2e      	ldr	r3, [pc, #184]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	492b      	ldr	r1, [pc, #172]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001582:	4313      	orrs	r3, r2
 8001584:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001586:	4b29      	ldr	r3, [pc, #164]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d210      	bcs.n	80015b6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001594:	4b25      	ldr	r3, [pc, #148]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f023 0207 	bic.w	r2, r3, #7
 800159c:	4923      	ldr	r1, [pc, #140]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a4:	4b21      	ldr	r3, [pc, #132]	@ (800162c <HAL_RCC_ClockConfig+0x1ec>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0307 	and.w	r3, r3, #7
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d001      	beq.n	80015b6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e036      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d008      	beq.n	80015d4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	4918      	ldr	r1, [pc, #96]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015d0:	4313      	orrs	r3, r2
 80015d2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d009      	beq.n	80015f4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	00db      	lsls	r3, r3, #3
 80015ee:	4910      	ldr	r1, [pc, #64]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015f4:	f000 f824 	bl	8001640 <HAL_RCC_GetSysClockFreq>
 80015f8:	4602      	mov	r2, r0
 80015fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	091b      	lsrs	r3, r3, #4
 8001600:	f003 030f 	and.w	r3, r3, #15
 8001604:	490b      	ldr	r1, [pc, #44]	@ (8001634 <HAL_RCC_ClockConfig+0x1f4>)
 8001606:	5ccb      	ldrb	r3, [r1, r3]
 8001608:	f003 031f 	and.w	r3, r3, #31
 800160c:	fa22 f303 	lsr.w	r3, r2, r3
 8001610:	4a09      	ldr	r2, [pc, #36]	@ (8001638 <HAL_RCC_ClockConfig+0x1f8>)
 8001612:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <HAL_RCC_ClockConfig+0x1fc>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ff7f 	bl	800051c <HAL_InitTick>
 800161e:	4603      	mov	r3, r0
 8001620:	72fb      	strb	r3, [r7, #11]

  return status;
 8001622:	7afb      	ldrb	r3, [r7, #11]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40022000 	.word	0x40022000
 8001630:	40021000 	.word	0x40021000
 8001634:	08002534 	.word	0x08002534
 8001638:	20000000 	.word	0x20000000
 800163c:	20000004 	.word	0x20000004

08001640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001640:	b480      	push	{r7}
 8001642:	b089      	sub	sp, #36	@ 0x24
 8001644:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800164e:	4b3e      	ldr	r3, [pc, #248]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f003 030c 	and.w	r3, r3, #12
 8001656:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001658:	4b3b      	ldr	r3, [pc, #236]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d005      	beq.n	8001674 <HAL_RCC_GetSysClockFreq+0x34>
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	2b0c      	cmp	r3, #12
 800166c:	d121      	bne.n	80016b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d11e      	bne.n	80016b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001674:	4b34      	ldr	r3, [pc, #208]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0308 	and.w	r3, r3, #8
 800167c:	2b00      	cmp	r3, #0
 800167e:	d107      	bne.n	8001690 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001680:	4b31      	ldr	r3, [pc, #196]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001682:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001686:	0a1b      	lsrs	r3, r3, #8
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	61fb      	str	r3, [r7, #28]
 800168e:	e005      	b.n	800169c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001690:	4b2d      	ldr	r3, [pc, #180]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	091b      	lsrs	r3, r3, #4
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800169c:	4a2b      	ldr	r2, [pc, #172]	@ (800174c <HAL_RCC_GetSysClockFreq+0x10c>)
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d10d      	bne.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016b0:	e00a      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	2b04      	cmp	r3, #4
 80016b6:	d102      	bne.n	80016be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016b8:	4b25      	ldr	r3, [pc, #148]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x110>)
 80016ba:	61bb      	str	r3, [r7, #24]
 80016bc:	e004      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	2b08      	cmp	r3, #8
 80016c2:	d101      	bne.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016c4:	4b23      	ldr	r3, [pc, #140]	@ (8001754 <HAL_RCC_GetSysClockFreq+0x114>)
 80016c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	2b0c      	cmp	r3, #12
 80016cc:	d134      	bne.n	8001738 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d003      	beq.n	80016e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d003      	beq.n	80016ec <HAL_RCC_GetSysClockFreq+0xac>
 80016e4:	e005      	b.n	80016f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80016e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <HAL_RCC_GetSysClockFreq+0x110>)
 80016e8:	617b      	str	r3, [r7, #20]
      break;
 80016ea:	e005      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80016ec:	4b19      	ldr	r3, [pc, #100]	@ (8001754 <HAL_RCC_GetSysClockFreq+0x114>)
 80016ee:	617b      	str	r3, [r7, #20]
      break;
 80016f0:	e002      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	617b      	str	r3, [r7, #20]
      break;
 80016f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016f8:	4b13      	ldr	r3, [pc, #76]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	3301      	adds	r3, #1
 8001704:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001706:	4b10      	ldr	r3, [pc, #64]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	0a1b      	lsrs	r3, r3, #8
 800170c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	fb03 f202 	mul.w	r2, r3, r2
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	fbb2 f3f3 	udiv	r3, r2, r3
 800171c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800171e:	4b0a      	ldr	r3, [pc, #40]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	0e5b      	lsrs	r3, r3, #25
 8001724:	f003 0303 	and.w	r3, r3, #3
 8001728:	3301      	adds	r3, #1
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800172e:	697a      	ldr	r2, [r7, #20]
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	fbb2 f3f3 	udiv	r3, r2, r3
 8001736:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001738:	69bb      	ldr	r3, [r7, #24]
}
 800173a:	4618      	mov	r0, r3
 800173c:	3724      	adds	r7, #36	@ 0x24
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000
 800174c:	08002544 	.word	0x08002544
 8001750:	00f42400 	.word	0x00f42400
 8001754:	007a1200 	.word	0x007a1200

08001758 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001764:	4b2a      	ldr	r3, [pc, #168]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001770:	f7ff fa7c 	bl	8000c6c <HAL_PWREx_GetVoltageRange>
 8001774:	6178      	str	r0, [r7, #20]
 8001776:	e014      	b.n	80017a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001778:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800177a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800177c:	4a24      	ldr	r2, [pc, #144]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800177e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001782:	6593      	str	r3, [r2, #88]	@ 0x58
 8001784:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001790:	f7ff fa6c 	bl	8000c6c <HAL_PWREx_GetVoltageRange>
 8001794:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001796:	4b1e      	ldr	r3, [pc, #120]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800179a:	4a1d      	ldr	r2, [pc, #116]	@ (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800179c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017a8:	d10b      	bne.n	80017c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b80      	cmp	r3, #128	@ 0x80
 80017ae:	d919      	bls.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2ba0      	cmp	r3, #160	@ 0xa0
 80017b4:	d902      	bls.n	80017bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017b6:	2302      	movs	r3, #2
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	e013      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017bc:	2301      	movs	r3, #1
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	e010      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b80      	cmp	r3, #128	@ 0x80
 80017c6:	d902      	bls.n	80017ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017c8:	2303      	movs	r3, #3
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	e00a      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b80      	cmp	r3, #128	@ 0x80
 80017d2:	d102      	bne.n	80017da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017d4:	2302      	movs	r3, #2
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	e004      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b70      	cmp	r3, #112	@ 0x70
 80017de:	d101      	bne.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017e0:	2301      	movs	r3, #1
 80017e2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f023 0207 	bic.w	r2, r3, #7
 80017ec:	4909      	ldr	r1, [pc, #36]	@ (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017f4:	4b07      	ldr	r3, [pc, #28]	@ (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d001      	beq.n	8001806 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b088      	sub	sp, #32
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	099b      	lsrs	r3, r3, #6
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b00      	cmp	r3, #0
 800183a:	d10f      	bne.n	800185c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001842:	2b00      	cmp	r3, #0
 8001844:	d00a      	beq.n	800185c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	099b      	lsrs	r3, r3, #6
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	2b00      	cmp	r3, #0
 8001850:	d004      	beq.n	800185c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	4798      	blx	r3
    return;
 800185a:	e0d7      	b.n	8001a0c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	085b      	lsrs	r3, r3, #1
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	2b00      	cmp	r3, #0
 8001866:	d00a      	beq.n	800187e <HAL_SPI_IRQHandler+0x66>
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	09db      	lsrs	r3, r3, #7
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	2b00      	cmp	r3, #0
 8001872:	d004      	beq.n	800187e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	4798      	blx	r3
    return;
 800187c:	e0c6      	b.n	8001a0c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	095b      	lsrs	r3, r3, #5
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10c      	bne.n	80018a4 <HAL_SPI_IRQHandler+0x8c>
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	099b      	lsrs	r3, r3, #6
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	2b00      	cmp	r3, #0
 8001894:	d106      	bne.n	80018a4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 80b4 	beq.w	8001a0c <HAL_SPI_IRQHandler+0x1f4>
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	095b      	lsrs	r3, r3, #5
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f000 80ad 	beq.w	8001a0c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	099b      	lsrs	r3, r3, #6
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d023      	beq.n	8001906 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b03      	cmp	r3, #3
 80018c8:	d011      	beq.n	80018ee <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ce:	f043 0204 	orr.w	r2, r3, #4
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80018d6:	2300      	movs	r3, #0
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	e00b      	b.n	8001906 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	693b      	ldr	r3, [r7, #16]
        return;
 8001904:	e082      	b.n	8001a0c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	095b      	lsrs	r3, r3, #5
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	2b00      	cmp	r3, #0
 8001910:	d014      	beq.n	800193c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001916:	f043 0201 	orr.w	r2, r3, #1
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	0a1b      	lsrs	r3, r3, #8
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b00      	cmp	r3, #0
 8001946:	d00c      	beq.n	8001962 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800194c:	f043 0208 	orr.w	r2, r3, #8
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001966:	2b00      	cmp	r3, #0
 8001968:	d04f      	beq.n	8001a0a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	685a      	ldr	r2, [r3, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001978:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2201      	movs	r2, #1
 800197e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d104      	bne.n	8001996 <HAL_SPI_IRQHandler+0x17e>
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	2b00      	cmp	r3, #0
 8001994:	d034      	beq.n	8001a00 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	685a      	ldr	r2, [r3, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f022 0203 	bic.w	r2, r2, #3
 80019a4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d011      	beq.n	80019d2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b2:	4a18      	ldr	r2, [pc, #96]	@ (8001a14 <HAL_SPI_IRQHandler+0x1fc>)
 80019b4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7fe ff51 	bl	8000862 <HAL_DMA_Abort_IT>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d005      	beq.n	80019d2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d016      	beq.n	8001a08 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019de:	4a0d      	ldr	r2, [pc, #52]	@ (8001a14 <HAL_SPI_IRQHandler+0x1fc>)
 80019e0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe ff3b 	bl	8000862 <HAL_DMA_Abort_IT>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d00a      	beq.n	8001a08 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80019fe:	e003      	b.n	8001a08 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f000 f809 	bl	8001a18 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8001a06:	e000      	b.n	8001a0a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8001a08:	bf00      	nop
    return;
 8001a0a:	bf00      	nop
  }
}
 8001a0c:	3720      	adds	r7, #32
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	08001a2d 	.word	0x08001a2d

08001a18 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a38:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2200      	movs	r2, #0
 8001a46:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f7ff ffe5 	bl	8001a18 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8001a4e:	bf00      	nop
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d101      	bne.n	8001a68 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e049      	b.n	8001afc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d106      	bne.n	8001a82 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f000 f841 	bl	8001b04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2202      	movs	r2, #2
 8001a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	3304      	adds	r3, #4
 8001a92:	4619      	mov	r1, r3
 8001a94:	4610      	mov	r0, r2
 8001a96:	f000 f8a7 	bl	8001be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2201      	movs	r2, #1
 8001aae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2201      	movs	r2, #1
 8001ace:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2201      	movs	r2, #1
 8001aee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d001      	beq.n	8001b30 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e047      	b.n	8001bc0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2202      	movs	r2, #2
 8001b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a23      	ldr	r2, [pc, #140]	@ (8001bcc <HAL_TIM_Base_Start+0xb4>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d01d      	beq.n	8001b7e <HAL_TIM_Base_Start+0x66>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b4a:	d018      	beq.n	8001b7e <HAL_TIM_Base_Start+0x66>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a1f      	ldr	r2, [pc, #124]	@ (8001bd0 <HAL_TIM_Base_Start+0xb8>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d013      	beq.n	8001b7e <HAL_TIM_Base_Start+0x66>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd4 <HAL_TIM_Base_Start+0xbc>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d00e      	beq.n	8001b7e <HAL_TIM_Base_Start+0x66>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd8 <HAL_TIM_Base_Start+0xc0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d009      	beq.n	8001b7e <HAL_TIM_Base_Start+0x66>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a1b      	ldr	r2, [pc, #108]	@ (8001bdc <HAL_TIM_Base_Start+0xc4>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d004      	beq.n	8001b7e <HAL_TIM_Base_Start+0x66>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a19      	ldr	r2, [pc, #100]	@ (8001be0 <HAL_TIM_Base_Start+0xc8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d115      	bne.n	8001baa <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	689a      	ldr	r2, [r3, #8]
 8001b84:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <HAL_TIM_Base_Start+0xcc>)
 8001b86:	4013      	ands	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2b06      	cmp	r3, #6
 8001b8e:	d015      	beq.n	8001bbc <HAL_TIM_Base_Start+0xa4>
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b96:	d011      	beq.n	8001bbc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f042 0201 	orr.w	r2, r2, #1
 8001ba6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba8:	e008      	b.n	8001bbc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f042 0201 	orr.w	r2, r2, #1
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	e000      	b.n	8001bbe <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bbc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	40012c00 	.word	0x40012c00
 8001bd0:	40000400 	.word	0x40000400
 8001bd4:	40000800 	.word	0x40000800
 8001bd8:	40000c00 	.word	0x40000c00
 8001bdc:	40013400 	.word	0x40013400
 8001be0:	40014000 	.word	0x40014000
 8001be4:	00010007 	.word	0x00010007

08001be8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a40      	ldr	r2, [pc, #256]	@ (8001cfc <TIM_Base_SetConfig+0x114>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d013      	beq.n	8001c28 <TIM_Base_SetConfig+0x40>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c06:	d00f      	beq.n	8001c28 <TIM_Base_SetConfig+0x40>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d00 <TIM_Base_SetConfig+0x118>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d00b      	beq.n	8001c28 <TIM_Base_SetConfig+0x40>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4a3c      	ldr	r2, [pc, #240]	@ (8001d04 <TIM_Base_SetConfig+0x11c>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d007      	beq.n	8001c28 <TIM_Base_SetConfig+0x40>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a3b      	ldr	r2, [pc, #236]	@ (8001d08 <TIM_Base_SetConfig+0x120>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d003      	beq.n	8001c28 <TIM_Base_SetConfig+0x40>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4a3a      	ldr	r2, [pc, #232]	@ (8001d0c <TIM_Base_SetConfig+0x124>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d108      	bne.n	8001c3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a2f      	ldr	r2, [pc, #188]	@ (8001cfc <TIM_Base_SetConfig+0x114>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d01f      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c48:	d01b      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a2c      	ldr	r2, [pc, #176]	@ (8001d00 <TIM_Base_SetConfig+0x118>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d017      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a2b      	ldr	r2, [pc, #172]	@ (8001d04 <TIM_Base_SetConfig+0x11c>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d013      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a2a      	ldr	r2, [pc, #168]	@ (8001d08 <TIM_Base_SetConfig+0x120>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d00f      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a29      	ldr	r2, [pc, #164]	@ (8001d0c <TIM_Base_SetConfig+0x124>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d00b      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a28      	ldr	r2, [pc, #160]	@ (8001d10 <TIM_Base_SetConfig+0x128>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d007      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a27      	ldr	r2, [pc, #156]	@ (8001d14 <TIM_Base_SetConfig+0x12c>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d003      	beq.n	8001c82 <TIM_Base_SetConfig+0x9a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a26      	ldr	r2, [pc, #152]	@ (8001d18 <TIM_Base_SetConfig+0x130>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d108      	bne.n	8001c94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a10      	ldr	r2, [pc, #64]	@ (8001cfc <TIM_Base_SetConfig+0x114>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d00f      	beq.n	8001ce0 <TIM_Base_SetConfig+0xf8>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a12      	ldr	r2, [pc, #72]	@ (8001d0c <TIM_Base_SetConfig+0x124>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d00b      	beq.n	8001ce0 <TIM_Base_SetConfig+0xf8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a11      	ldr	r2, [pc, #68]	@ (8001d10 <TIM_Base_SetConfig+0x128>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d007      	beq.n	8001ce0 <TIM_Base_SetConfig+0xf8>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a10      	ldr	r2, [pc, #64]	@ (8001d14 <TIM_Base_SetConfig+0x12c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d003      	beq.n	8001ce0 <TIM_Base_SetConfig+0xf8>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a0f      	ldr	r2, [pc, #60]	@ (8001d18 <TIM_Base_SetConfig+0x130>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d103      	bne.n	8001ce8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	691a      	ldr	r2, [r3, #16]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	615a      	str	r2, [r3, #20]
}
 8001cee:	bf00      	nop
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	40012c00 	.word	0x40012c00
 8001d00:	40000400 	.word	0x40000400
 8001d04:	40000800 	.word	0x40000800
 8001d08:	40000c00 	.word	0x40000c00
 8001d0c:	40013400 	.word	0x40013400
 8001d10:	40014000 	.word	0x40014000
 8001d14:	40014400 	.word	0x40014400
 8001d18:	40014800 	.word	0x40014800

08001d1c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b0ba      	sub	sp, #232	@ 0xe8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001d42:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001d46:	f640 030f 	movw	r3, #2063	@ 0x80f
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8001d50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d115      	bne.n	8001d84 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d5c:	f003 0320 	and.w	r3, r3, #32
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d00f      	beq.n	8001d84 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d68:	f003 0320 	and.w	r3, r3, #32
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d009      	beq.n	8001d84 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 82ca 	beq.w	800230e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	4798      	blx	r3
      }
      return;
 8001d82:	e2c4      	b.n	800230e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8001d84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 8117 	beq.w	8001fbc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d106      	bne.n	8001da8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001d9a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001d9e:	4b85      	ldr	r3, [pc, #532]	@ (8001fb4 <HAL_UART_IRQHandler+0x298>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 810a 	beq.w	8001fbc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d011      	beq.n	8001dd8 <HAL_UART_IRQHandler+0xbc>
 8001db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00b      	beq.n	8001dd8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001dce:	f043 0201 	orr.w	r2, r3, #1
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d011      	beq.n	8001e08 <HAL_UART_IRQHandler+0xec>
 8001de4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00b      	beq.n	8001e08 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2202      	movs	r2, #2
 8001df6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001dfe:	f043 0204 	orr.w	r2, r3, #4
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001e08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d011      	beq.n	8001e38 <HAL_UART_IRQHandler+0x11c>
 8001e14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d00b      	beq.n	8001e38 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2204      	movs	r2, #4
 8001e26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e2e:	f043 0202 	orr.w	r2, r3, #2
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e3c:	f003 0308 	and.w	r3, r3, #8
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d017      	beq.n	8001e74 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001e44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e48:	f003 0320 	and.w	r3, r3, #32
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d105      	bne.n	8001e5c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001e50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e54:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d00b      	beq.n	8001e74 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2208      	movs	r2, #8
 8001e62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e6a:	f043 0208 	orr.w	r2, r3, #8
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d012      	beq.n	8001ea6 <HAL_UART_IRQHandler+0x18a>
 8001e80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e84:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d00c      	beq.n	8001ea6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e9c:	f043 0220 	orr.w	r2, r3, #32
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 8230 	beq.w	8002312 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d00d      	beq.n	8001eda <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001ebe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ec2:	f003 0320 	and.w	r3, r3, #32
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d007      	beq.n	8001eda <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ee0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eee:	2b40      	cmp	r3, #64	@ 0x40
 8001ef0:	d005      	beq.n	8001efe <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001ef2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001ef6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d04f      	beq.n	8001f9e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 fa32 	bl	8002368 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f0e:	2b40      	cmp	r3, #64	@ 0x40
 8001f10:	d141      	bne.n	8001f96 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	3308      	adds	r3, #8
 8001f18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f20:	e853 3f00 	ldrex	r3, [r3]
 8001f24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001f28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	3308      	adds	r3, #8
 8001f3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001f3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001f42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001f4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001f4e:	e841 2300 	strex	r3, r2, [r1]
 8001f52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001f56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1d9      	bne.n	8001f12 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d013      	beq.n	8001f8e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f6a:	4a13      	ldr	r2, [pc, #76]	@ (8001fb8 <HAL_UART_IRQHandler+0x29c>)
 8001f6c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe fc75 	bl	8000862 <HAL_DMA_Abort_IT>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d017      	beq.n	8001fae <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001f88:	4610      	mov	r0, r2
 8001f8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f8c:	e00f      	b.n	8001fae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f9d4 	bl	800233c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f94:	e00b      	b.n	8001fae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f000 f9d0 	bl	800233c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f9c:	e007      	b.n	8001fae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 f9cc 	bl	800233c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8001fac:	e1b1      	b.n	8002312 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fae:	bf00      	nop
    return;
 8001fb0:	e1af      	b.n	8002312 <HAL_UART_IRQHandler+0x5f6>
 8001fb2:	bf00      	nop
 8001fb4:	04000120 	.word	0x04000120
 8001fb8:	08002431 	.word	0x08002431

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	f040 816a 	bne.w	800229a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001fc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001fca:	f003 0310 	and.w	r3, r3, #16
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 8163 	beq.w	800229a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fd8:	f003 0310 	and.w	r3, r3, #16
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 815c 	beq.w	800229a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2210      	movs	r2, #16
 8001fe8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ff4:	2b40      	cmp	r3, #64	@ 0x40
 8001ff6:	f040 80d4 	bne.w	80021a2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002006:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800200a:	2b00      	cmp	r3, #0
 800200c:	f000 80ad 	beq.w	800216a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002016:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800201a:	429a      	cmp	r2, r3
 800201c:	f080 80a5 	bcs.w	800216a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002026:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	2b00      	cmp	r3, #0
 8002038:	f040 8086 	bne.w	8002148 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002044:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002048:	e853 3f00 	ldrex	r3, [r3]
 800204c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002050:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002054:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002058:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	461a      	mov	r2, r3
 8002062:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002066:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800206a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800206e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002072:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002076:	e841 2300 	strex	r3, r2, [r1]
 800207a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800207e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1da      	bne.n	800203c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	3308      	adds	r3, #8
 800208c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800208e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002090:	e853 3f00 	ldrex	r3, [r3]
 8002094:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002096:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002098:	f023 0301 	bic.w	r3, r3, #1
 800209c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	3308      	adds	r3, #8
 80020a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80020aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80020ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80020b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80020b6:	e841 2300 	strex	r3, r2, [r1]
 80020ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80020bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1e1      	bne.n	8002086 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	3308      	adds	r3, #8
 80020c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020cc:	e853 3f00 	ldrex	r3, [r3]
 80020d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80020d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80020d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	3308      	adds	r3, #8
 80020e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80020e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80020e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80020ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80020ee:	e841 2300 	strex	r3, r2, [r1]
 80020f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80020f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1e3      	bne.n	80020c2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2220      	movs	r2, #32
 80020fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800210e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002110:	e853 3f00 	ldrex	r3, [r3]
 8002114:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002116:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002118:	f023 0310 	bic.w	r3, r3, #16
 800211c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800212a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800212c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800212e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002130:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002132:	e841 2300 	strex	r3, r2, [r1]
 8002136:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1e4      	bne.n	8002108 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002142:	4618      	mov	r0, r3
 8002144:	f7fe fb4f 	bl	80007e6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2202      	movs	r2, #2
 800214c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800215a:	b29b      	uxth	r3, r3
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	b29b      	uxth	r3, r3
 8002160:	4619      	mov	r1, r3
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f8f4 	bl	8002350 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002168:	e0d5      	b.n	8002316 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002170:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002174:	429a      	cmp	r2, r3
 8002176:	f040 80ce 	bne.w	8002316 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0320 	and.w	r3, r3, #32
 8002186:	2b20      	cmp	r3, #32
 8002188:	f040 80c5 	bne.w	8002316 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2202      	movs	r2, #2
 8002190:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002198:	4619      	mov	r1, r3
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f8d8 	bl	8002350 <HAL_UARTEx_RxEventCallback>
      return;
 80021a0:	e0b9      	b.n	8002316 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80021bc:	b29b      	uxth	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 80ab 	beq.w	800231a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80021c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 80a6 	beq.w	800231a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021d6:	e853 3f00 	ldrex	r3, [r3]
 80021da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80021dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80021e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80021f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80021f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80021f8:	e841 2300 	strex	r3, r2, [r1]
 80021fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80021fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1e4      	bne.n	80021ce <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	3308      	adds	r3, #8
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	e853 3f00 	ldrex	r3, [r3]
 8002212:	623b      	str	r3, [r7, #32]
   return(result);
 8002214:	6a3b      	ldr	r3, [r7, #32]
 8002216:	f023 0301 	bic.w	r3, r3, #1
 800221a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	3308      	adds	r3, #8
 8002224:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002228:	633a      	str	r2, [r7, #48]	@ 0x30
 800222a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800222c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800222e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002230:	e841 2300 	strex	r3, r2, [r1]
 8002234:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1e3      	bne.n	8002204 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	e853 3f00 	ldrex	r3, [r3]
 800225c:	60fb      	str	r3, [r7, #12]
   return(result);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f023 0310 	bic.w	r3, r3, #16
 8002264:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002272:	61fb      	str	r3, [r7, #28]
 8002274:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002276:	69b9      	ldr	r1, [r7, #24]
 8002278:	69fa      	ldr	r2, [r7, #28]
 800227a:	e841 2300 	strex	r3, r2, [r1]
 800227e:	617b      	str	r3, [r7, #20]
   return(result);
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1e4      	bne.n	8002250 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2202      	movs	r2, #2
 800228a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800228c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002290:	4619      	mov	r1, r3
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f85c 	bl	8002350 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002298:	e03f      	b.n	800231a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800229a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800229e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00e      	beq.n	80022c4 <HAL_UART_IRQHandler+0x5a8>
 80022a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d008      	beq.n	80022c4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80022ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f8f7 	bl	80024b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80022c2:	e02d      	b.n	8002320 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80022c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d00e      	beq.n	80022ee <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80022d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d008      	beq.n	80022ee <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d01c      	beq.n	800231e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	4798      	blx	r3
    }
    return;
 80022ec:	e017      	b.n	800231e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80022ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d012      	beq.n	8002320 <HAL_UART_IRQHandler+0x604>
 80022fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00c      	beq.n	8002320 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f8a8 	bl	800245c <UART_EndTransmit_IT>
    return;
 800230c:	e008      	b.n	8002320 <HAL_UART_IRQHandler+0x604>
      return;
 800230e:	bf00      	nop
 8002310:	e006      	b.n	8002320 <HAL_UART_IRQHandler+0x604>
    return;
 8002312:	bf00      	nop
 8002314:	e004      	b.n	8002320 <HAL_UART_IRQHandler+0x604>
      return;
 8002316:	bf00      	nop
 8002318:	e002      	b.n	8002320 <HAL_UART_IRQHandler+0x604>
      return;
 800231a:	bf00      	nop
 800231c:	e000      	b.n	8002320 <HAL_UART_IRQHandler+0x604>
    return;
 800231e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8002320:	37e8      	adds	r7, #232	@ 0xe8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop

08002328 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002330:	bf00      	nop
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002368:	b480      	push	{r7}
 800236a:	b095      	sub	sp, #84	@ 0x54
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002378:	e853 3f00 	ldrex	r3, [r3]
 800237c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800237e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002380:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002384:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800238e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002390:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002392:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002394:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002396:	e841 2300 	strex	r3, r2, [r1]
 800239a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800239c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1e6      	bne.n	8002370 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	3308      	adds	r3, #8
 80023a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023aa:	6a3b      	ldr	r3, [r7, #32]
 80023ac:	e853 3f00 	ldrex	r3, [r3]
 80023b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	f023 0301 	bic.w	r3, r3, #1
 80023b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	3308      	adds	r3, #8
 80023c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ca:	e841 2300 	strex	r3, r2, [r1]
 80023ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1e5      	bne.n	80023a2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d118      	bne.n	8002410 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	e853 3f00 	ldrex	r3, [r3]
 80023ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f023 0310 	bic.w	r3, r3, #16
 80023f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023fc:	61bb      	str	r3, [r7, #24]
 80023fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002400:	6979      	ldr	r1, [r7, #20]
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	e841 2300 	strex	r3, r2, [r1]
 8002408:	613b      	str	r3, [r7, #16]
   return(result);
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1e6      	bne.n	80023de <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2220      	movs	r2, #32
 8002414:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002424:	bf00      	nop
 8002426:	3754      	adds	r7, #84	@ 0x54
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f7ff ff74 	bl	800233c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002454:	bf00      	nop
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	e853 3f00 	ldrex	r3, [r3]
 8002470:	60bb      	str	r3, [r7, #8]
   return(result);
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002478:	61fb      	str	r3, [r7, #28]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	461a      	mov	r2, r3
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	61bb      	str	r3, [r7, #24]
 8002484:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002486:	6979      	ldr	r1, [r7, #20]
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	e841 2300 	strex	r3, r2, [r1]
 800248e:	613b      	str	r3, [r7, #16]
   return(result);
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1e6      	bne.n	8002464 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2220      	movs	r2, #32
 800249a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff ff40 	bl	8002328 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024a8:	bf00      	nop
 80024aa:	3720      	adds	r7, #32
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <memset>:
 80024c4:	4402      	add	r2, r0
 80024c6:	4603      	mov	r3, r0
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d100      	bne.n	80024ce <memset+0xa>
 80024cc:	4770      	bx	lr
 80024ce:	f803 1b01 	strb.w	r1, [r3], #1
 80024d2:	e7f9      	b.n	80024c8 <memset+0x4>

080024d4 <__libc_init_array>:
 80024d4:	b570      	push	{r4, r5, r6, lr}
 80024d6:	4d0d      	ldr	r5, [pc, #52]	@ (800250c <__libc_init_array+0x38>)
 80024d8:	4c0d      	ldr	r4, [pc, #52]	@ (8002510 <__libc_init_array+0x3c>)
 80024da:	1b64      	subs	r4, r4, r5
 80024dc:	10a4      	asrs	r4, r4, #2
 80024de:	2600      	movs	r6, #0
 80024e0:	42a6      	cmp	r6, r4
 80024e2:	d109      	bne.n	80024f8 <__libc_init_array+0x24>
 80024e4:	4d0b      	ldr	r5, [pc, #44]	@ (8002514 <__libc_init_array+0x40>)
 80024e6:	4c0c      	ldr	r4, [pc, #48]	@ (8002518 <__libc_init_array+0x44>)
 80024e8:	f000 f818 	bl	800251c <_init>
 80024ec:	1b64      	subs	r4, r4, r5
 80024ee:	10a4      	asrs	r4, r4, #2
 80024f0:	2600      	movs	r6, #0
 80024f2:	42a6      	cmp	r6, r4
 80024f4:	d105      	bne.n	8002502 <__libc_init_array+0x2e>
 80024f6:	bd70      	pop	{r4, r5, r6, pc}
 80024f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80024fc:	4798      	blx	r3
 80024fe:	3601      	adds	r6, #1
 8002500:	e7ee      	b.n	80024e0 <__libc_init_array+0xc>
 8002502:	f855 3b04 	ldr.w	r3, [r5], #4
 8002506:	4798      	blx	r3
 8002508:	3601      	adds	r6, #1
 800250a:	e7f2      	b.n	80024f2 <__libc_init_array+0x1e>
 800250c:	08002574 	.word	0x08002574
 8002510:	08002574 	.word	0x08002574
 8002514:	08002574 	.word	0x08002574
 8002518:	08002578 	.word	0x08002578

0800251c <_init>:
 800251c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800251e:	bf00      	nop
 8002520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002522:	bc08      	pop	{r3}
 8002524:	469e      	mov	lr, r3
 8002526:	4770      	bx	lr

08002528 <_fini>:
 8002528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800252a:	bf00      	nop
 800252c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800252e:	bc08      	pop	{r3}
 8002530:	469e      	mov	lr, r3
 8002532:	4770      	bx	lr
