v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de10lite_sopc:i_soc|de10lite_sopc_sys_pll:sys_pll|de10lite_sopc_sys_pll_altpll_v0g2:sd1|wire_pll7_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de10lite_sopc:i_soc|de10lite_sopc_sys_pll:sys_pll|de10lite_sopc_sys_pll_altpll_v0g2:sd1|wire_pll7_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de10lite_sopc:i_soc|de10lite_sopc_sys_pll:sys_pll|de10lite_sopc_sys_pll_altpll_v0g2:sd1|wire_pll7_clk[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_next.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|prev_request[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|prev_request[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.000100000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|byteen_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_sdram:sdram|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dlc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|tstate[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|start_dlc,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|tx_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|tf_push,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wbstate.10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|state.READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|state.READ_STALL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|dl[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|parity_xor,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wbstate.00,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_read_vd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|state.READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|haddr_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|state.WRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_ack_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|tstate[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|tstate[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|bit_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_adr_is[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_adr_is[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_adr_is[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wre,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_cyc_is,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_we_is,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_is[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lcr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|mcr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rbit_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|block_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|rf_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|haddr_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|tf_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_dmem|byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|state.READ_STALL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,ahb_avalon_bridge:i_ahb_imem|state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rparity_xor,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rparity,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rparity_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|flop_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rbit_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rbit_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rcounter16[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rcounter16[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rcounter16[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rcounter16[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|sync_dat_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rframing_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rstate[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rstate[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rstate[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rstate[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|rls_int_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ti_int_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ms_int_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|thre_int_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|rda_int_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr1_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|delayed_modem_signals[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr2_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr3_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr4_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr5_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|mcr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|mcr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr6_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr7_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|mcr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|fcr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|fcr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr0_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|rx_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_push,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_push_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|delayed_modem_signals[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|mcr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|msi_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|rls_int_pnd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ti_int_pnd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ms_int_pnd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|thre_int_pnd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|rda_int_pnd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr_mask_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|iir[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ier[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr1r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|msr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ier[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr2r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|iir[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ier[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr3r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|iir[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|msr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr4r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr5r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|msr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|msr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr6r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr7r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|msr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|iir[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|ier[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|lsr0r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|msr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|scratch[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|int_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|reset_out[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_reset_and2_cell:i_tapc_rstn_and2_cell|WideAnd0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_data_sync_cell:i_core_rstn_status_sync|data_dff[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync|scr1_reset_buf_cell:i_reset_output_buf|reset_n_status_ff,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0|reset_out[1],Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,118;37;118;0;0;118;118;0;118;118;0;0;0;6;36;0;0;36;6;0;0;0;0;0;0;0;0;118;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;81;0;118;118;0;0;118;0;0;118;118;118;112;82;118;118;82;112;118;118;118;118;118;118;118;118;0;118;118,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,DRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CKE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_WE_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_RAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_LDQM,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_UDQM,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,JTAG_TDO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_TXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,MAX10_CLK2_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,JTAG_TCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,JTAG_TRST_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,JTAG_SRST_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,JTAG_TDI,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,JTAG_TMS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_RXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
