timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_33331942_X2_Y1_1679758481_1679758482 PMOS_S_33331942_X2_Y1_1679758481_1679758482_0 1 0 0 0 1 1512
use PMOS_S_33331942_X2_Y1_1679758481_1679758482 PMOS_S_33331942_X2_Y1_1679758481_1679758482_1 1 0 688 0 1 1512
use NMOS_S_74334133_X2_Y1_1679758480_1679758482 NMOS_S_74334133_X2_Y1_1679758480_1679758482_0 1 0 0 0 -1 1512
use NMOS_S_74334133_X2_Y1_1679758480_1679758482 NMOS_S_74334133_X2_Y1_1679758480_1679758482_1 1 0 688 0 -1 1512
node "m1_312_1400#" 1 147.825 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_1000_560#" 5 809.047 1000 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_663_571#" 485 1242.34 663 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 54432 2392 12992 576 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_663_571#" "m1_312_1400#" 36.1768
cap "m1_1000_560#" "m1_312_1400#" 0.254996
cap "li_663_571#" "m1_1000_560#" 138.214
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" 5.52622
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" 250.496
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" 60.6292
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" 0.54771
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" 17.82
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" 456.211
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" 97.3823
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" -5.42694
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" 6.8416
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" 6.38352
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" 1260
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" 160.962
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" 2.21559
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" 84.0571
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" 2.16317
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" 18.81
cap "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" 10.1724
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" 5.43986
cap "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" 777.307
merge "NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_147_483#" "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/VSUBS"
merge "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/VSUBS" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/VSUBS"
merge "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/VSUBS" "VSUBS"
merge "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/w_0_0#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" -914.911 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_200_252#" -2703.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11088 -844 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_230_483#"
merge "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_230_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#"
merge "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_200_252#" "li_663_571#"
merge "NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_200_252#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" -1260.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_33331942_X2_Y1_1679758481_1679758482_1/a_200_252#" "m1_1000_560#"
merge "NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_230_483#" "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" -234.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/a_230_483#" "m1_312_1400#"
