Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  9 14:05:25 2022
| Host         : insa-11269 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file Controleur_Ethernet_control_sets_placed.rpt
| Design       : Controleur_Ethernet
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      8 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            4 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+-------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------+-------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | U2/RSTARTP_i_1_n_0   | U2/cpt_trame[2]_i_1_n_0 |                1 |              2 |
|  CLK_IBUF_BUFG | U2/RSMATIP_i_1_n_0   | U2/RBYTEP_i_1_n_0       |                1 |              2 |
|  CLK_IBUF_BUFG | U2/RBYTEP6_out       | U2/RBYTEP_i_1_n_0       |                1 |              2 |
|  CLK_IBUF_BUFG | U1/TREADDP10_out     | U1/AUX_TRNSMTP          |                1 |              2 |
|  CLK_IBUF_BUFG | U1/TSTARTP1_out      | U1/AUX_TRNSMTP          |                1 |              2 |
|  CLK_IBUF_BUFG | U1/TDATAO[6]_i_1_n_0 |                         |                1 |              8 |
|  CLK_IBUF_BUFG | U1/TDATAO[6]_i_1_n_0 | U1/TDATAO[7]_i_1_n_0    |                2 |              8 |
|  CLK_IBUF_BUFG | U2/RBYTEP6_out       | U2/cpt_trame[2]_i_1_n_0 |                1 |             16 |
|  CLK_IBUF_BUFG |                      | U2/cpt_trame[2]_i_1_n_0 |                4 |             18 |
|  CLK_IBUF_BUFG |                      |                         |                7 |             26 |
+----------------+----------------------+-------------------------+------------------+----------------+


