# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 11\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:12+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx10_offset_smem_plain.rst:11
msgid "soffset"
msgstr ""

#: ../../../AMDGPU/gfx10_offset_smem_plain.rst:13
msgid "An offset added to the base address to get memory address."
msgstr ""

#: ../../../AMDGPU/gfx10_offset_smem_plain.rst:15
msgid ""
"If offset is specified as a register, it supplies an unsigned byte offset."
msgstr ""

#: ../../../AMDGPU/gfx10_offset_smem_plain.rst:16
msgid ""
"If offset is specified as a 21-bit immediate, it supplies a signed byte "
"offset."
msgstr ""

#: ../../../AMDGPU/gfx10_offset_smem_plain.rst:18
msgid ""
"Assembler currently supports 20-bit unsigned offsets only. Use :ref:"
"`uimm20<amdgpu_synid_uimm20>` instead of :ref:`simm21<amdgpu_synid_simm21>`."
msgstr ""

#: ../../../AMDGPU/gfx10_offset_smem_plain.rst:20
msgid "*Size:* 1 dword."
msgstr ""

#: ../../../AMDGPU/gfx10_offset_smem_plain.rst:22
msgid ""
"*Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`vcc<amdgpu_synid_vcc>`, :ref:"
"`ttmp<amdgpu_synid_ttmp>`, :ref:`null<amdgpu_synid_null>`, :ref:"
"`m0<amdgpu_synid_m0>`, :ref:`simm21<amdgpu_synid_simm21>`"
msgstr ""
