

================================================================
== Vivado HLS Report for 'solveStage3'
================================================================
* Date:           Fri Jan  4 20:12:18 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rubik_Cube_Layer_All
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     9.736|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+-----+------+-----+------+---------+
        |                         |               |   Latency  |  Interval  | Pipeline|
        |         Instance        |     Module    | min |  max | min |  max |   Type  |
        +-------------------------+---------------+-----+------+-----+------+---------+
        |grp_stage3Prepare_fu_32  |stage3Prepare  |   14|  1685|   14|  1685|   none  |
        |grp_solveStage3a_fu_44   |solveStage3a   |    ?|     ?|    ?|     ?|   none  |
        |grp_findEdge_fu_54       |findEdge       |   12|    12|   12|    12|   none  |
        +-------------------------+---------------+-----+------+-----+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (tmp)
	7  / (!tmp)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [2/2] (1.76ns)   --->   "call fastcc void @solveStage3a()" [Rubik_Cube_Layer_All/layerAll.cpp:1093]   --->   Operation 9 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @solveStage3a()" [Rubik_Cube_Layer_All/layerAll.cpp:1093]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%sC_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %sC_V)"   --->   Operation 11 'read' 'sC_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%fC_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %fC_V)"   --->   Operation 12 'read' 'fC_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (3.10ns)   --->   "%p_0 = call fastcc i4 @findEdge(i3 %fC_V_read, i3 %sC_V_read)" [Rubik_Cube_Layer_All/layerAll.cpp:1095]   --->   Operation 13 'call' 'p_0' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 9.73>
ST_4 : Operation 14 [1/2] (8.43ns)   --->   "%p_0 = call fastcc i4 @findEdge(i3 %fC_V_read, i3 %sC_V_read)" [Rubik_Cube_Layer_All/layerAll.cpp:1095]   --->   Operation 14 'call' 'p_0' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (1.30ns)   --->   "%tmp = icmp ugt i4 %p_0, 4" [Rubik_Cube_Layer_All/layerAll.cpp:1095]   --->   Operation 15 'icmp' 'tmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [Rubik_Cube_Layer_All/layerAll.cpp:1095]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @stage3Prepare(i3 %fC_V_read, i3 %sC_V_read)" [Rubik_Cube_Layer_All/layerAll.cpp:1097]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @stage3Prepare(i3 %fC_V_read, i3 %sC_V_read)" [Rubik_Cube_Layer_All/layerAll.cpp:1097]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Rubik_Cube_Layer_All/layerAll.cpp:1098]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 20 [2/2] (1.76ns)   --->   "call fastcc void @solveStage3a()" [Rubik_Cube_Layer_All/layerAll.cpp:1099]   --->   Operation 20 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @solveStage3a()" [Rubik_Cube_Layer_All/layerAll.cpp:1099]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [Rubik_Cube_Layer_All/layerAll.cpp:1100]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ moveCounter_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ moves_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cubieColor_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10 (call) [ 000000000]
sC_V_read   (read) [ 000011100]
fC_V_read   (read) [ 000011100]
p_0         (call) [ 000000000]
tmp         (icmp) [ 000010000]
StgValue_16 (br  ) [ 000000000]
StgValue_18 (call) [ 000000000]
StgValue_19 (br  ) [ 000000000]
StgValue_21 (call) [ 000000000]
StgValue_22 (ret ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fC_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fC_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sC_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sC_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="moveCounter_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moveCounter_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="moves_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="moves_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cubieColor_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubieColor_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="solveStage3a"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="findEdge"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage3Prepare"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="sC_V_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="3" slack="0"/>
<pin id="22" dir="0" index="1" bw="3" slack="0"/>
<pin id="23" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sC_V_read/3 "/>
</bind>
</comp>

<comp id="26" class="1004" name="fC_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="3" slack="0"/>
<pin id="28" dir="0" index="1" bw="3" slack="0"/>
<pin id="29" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fC_V_read/3 "/>
</bind>
</comp>

<comp id="32" class="1004" name="grp_stage3Prepare_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="3" slack="2"/>
<pin id="35" dir="0" index="2" bw="3" slack="2"/>
<pin id="36" dir="0" index="3" bw="3" slack="0"/>
<pin id="37" dir="0" index="4" bw="8" slack="0"/>
<pin id="38" dir="0" index="5" bw="4" slack="0"/>
<pin id="39" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/5 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_solveStage3a_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="0" index="3" bw="3" slack="0"/>
<pin id="49" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/1 StgValue_20/7 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_findEdge_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="3" slack="0"/>
<pin id="57" dir="0" index="2" bw="3" slack="0"/>
<pin id="58" dir="0" index="3" bw="3" slack="0"/>
<pin id="59" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="70" class="1005" name="sC_V_read_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="1"/>
<pin id="72" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sC_V_read "/>
</bind>
</comp>

<comp id="76" class="1005" name="fC_V_read_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="1"/>
<pin id="78" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="fC_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="12" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="40"><net_src comp="18" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="32" pin=4"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="32" pin=5"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="26" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="20" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="68"><net_src comp="54" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="20" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="75"><net_src comp="70" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="79"><net_src comp="26" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="81"><net_src comp="76" pin="1"/><net_sink comp="32" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: moveCounter_V | {1 2 5 6 7 8 }
	Port: moves_V | {1 2 5 6 7 8 }
	Port: cubieColor_V | {1 2 5 6 7 8 }
 - Input state : 
	Port: solveStage3 : fC_V | {3 }
	Port: solveStage3 : sC_V | {3 }
	Port: solveStage3 : moveCounter_V | {1 2 5 6 7 8 }
	Port: solveStage3 : cubieColor_V | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp : 1
		StgValue_16 : 2
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          | grp_stage3Prepare_fu_32 |    0    | 39.2984 |   899   |   1474  |
|   call   |  grp_solveStage3a_fu_44 |    0    | 18.1904 |   458   |   858   |
|          |    grp_findEdge_fu_54   |    0    | 11.2764 |    42   |   278   |
|----------|-------------------------|---------|---------|---------|---------|
|   icmp   |        tmp_fu_64        |    0    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   sC_V_read_read_fu_20  |    0    |    0    |    0    |    0    |
|          |   fC_V_read_read_fu_26  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    0    | 68.7652 |   1399  |   2619  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|fC_V_read_reg_76|    3   |
|sC_V_read_reg_70|    3   |
+----------------+--------+
|      Total     |    6   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_findEdge_fu_54 |  p1  |   2  |   3  |    6   ||    9    |
| grp_findEdge_fu_54 |  p2  |   2  |   3  |    6   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   12   ||  3.538  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   68   |  1399  |  2619  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    6   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   72   |  1405  |  2637  |
+-----------+--------+--------+--------+--------+
