/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [27:0] _05_;
  wire [27:0] _06_;
  wire [6:0] _07_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [24:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [12:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire [9:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [13:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_50z;
  wire [15:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire [4:0] celloutsig_0_57z;
  wire [16:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire celloutsig_0_74z;
  wire [8:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_84z;
  wire [6:0] celloutsig_0_86z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire [39:0] celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = _00_ ? celloutsig_0_31z : celloutsig_0_20z;
  assign celloutsig_0_19z = celloutsig_0_10z ? celloutsig_0_3z : celloutsig_0_15z[6];
  assign celloutsig_1_12z = ~(celloutsig_1_19z & celloutsig_1_9z);
  assign celloutsig_0_36z = ~(_01_ | celloutsig_0_24z[0]);
  assign celloutsig_0_49z = ~(celloutsig_0_43z[8] | celloutsig_0_47z[2]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z | celloutsig_1_7z);
  assign celloutsig_1_17z = ~(celloutsig_1_12z | celloutsig_1_6z[14]);
  assign celloutsig_0_28z = ~(celloutsig_0_10z | celloutsig_0_26z);
  assign celloutsig_0_48z = ~celloutsig_0_47z[8];
  assign celloutsig_0_53z = ~celloutsig_0_27z;
  assign celloutsig_1_19z = ~celloutsig_1_7z;
  assign celloutsig_0_31z = ~((_03_ | celloutsig_0_25z) & (celloutsig_0_30z[1] | celloutsig_0_18z[4]));
  assign celloutsig_0_52z = ~((celloutsig_0_32z | celloutsig_0_20z) & (_04_ | celloutsig_0_48z));
  assign celloutsig_1_18z = ~((celloutsig_1_17z | celloutsig_1_4z[4]) & (celloutsig_1_1z[3] | celloutsig_1_13z[8]));
  assign celloutsig_0_26z = ~((celloutsig_0_7z[0] | celloutsig_0_12z[6]) & (celloutsig_0_5z | celloutsig_0_13z));
  assign celloutsig_1_5z = in_data[112:109] + { celloutsig_1_2z[5:3], celloutsig_1_3z };
  reg [27:0] _24_;
  always_ff @(posedge celloutsig_1_7z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 28'h0000000;
    else _24_ <= { in_data[63:44], _05_[7:2], _03_, _05_[0] };
  assign { _06_[27:16], _02_, _06_[14:9], _00_, _04_, _06_[6:0] } = _24_;
  reg [6:0] _25_;
  always_ff @(posedge celloutsig_1_7z, posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 7'h00;
    else _25_ <= { _05_[6:2], _03_, celloutsig_0_5z };
  assign { _01_, _07_[5:0] } = _25_;
  reg [7:0] _26_;
  always_ff @(posedge celloutsig_1_7z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 8'h00;
    else _26_ <= celloutsig_0_0z[17:10];
  assign { _05_[7:2], _03_, _05_[0] } = _26_;
  assign celloutsig_0_0z = in_data[51:29] & in_data[90:68];
  assign celloutsig_0_57z = celloutsig_0_4z[10:6] & { _06_[18:16], _02_, _06_[14] };
  assign celloutsig_0_84z = celloutsig_0_51z[7:4] & { celloutsig_0_57z[3:1], celloutsig_0_52z };
  assign celloutsig_0_86z = celloutsig_0_4z[8:2] & { celloutsig_0_41z[3], celloutsig_0_21z };
  assign celloutsig_1_1z = { in_data[122:121], celloutsig_1_0z, celloutsig_1_0z } & in_data[163:160];
  assign celloutsig_0_2z = in_data[21:17] & celloutsig_0_0z[15:11];
  assign celloutsig_0_50z = { celloutsig_0_38z[7:6], celloutsig_0_11z, celloutsig_0_26z, _05_[7:2], _03_, _05_[0] } / { 1'h1, in_data[82:79], celloutsig_0_34z, celloutsig_0_40z };
  assign celloutsig_0_56z = { celloutsig_0_17z[1:0], celloutsig_0_8z } === { celloutsig_0_50z[4:0], celloutsig_0_11z };
  assign celloutsig_1_7z = { celloutsig_1_4z[8:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } === { celloutsig_1_4z[6:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_11z = _06_[6:4] === celloutsig_0_7z[6:4];
  assign celloutsig_0_3z = _05_[7:2] >= celloutsig_0_0z[13:8];
  assign celloutsig_0_5z = ! celloutsig_0_4z[12:1];
  assign celloutsig_0_95z = ! celloutsig_0_86z[4:1];
  assign celloutsig_1_0z = ! in_data[178:172];
  assign celloutsig_0_13z = ! { in_data[62:45], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_25z = celloutsig_0_13z & ~(celloutsig_0_21z[5]);
  assign celloutsig_0_41z = { _01_, _07_[5], celloutsig_0_25z, celloutsig_0_5z } * { _05_[3:2], _03_, _05_[0] };
  assign celloutsig_0_7z = { _06_[4], _05_[7:2], _03_, _05_[0] } * { _06_[20:16], _02_, _06_[14:12] };
  assign celloutsig_0_15z = { celloutsig_0_12z[6:5], celloutsig_0_8z, celloutsig_0_7z } * { celloutsig_0_0z[15:2], celloutsig_0_3z };
  assign celloutsig_0_22z = celloutsig_0_7z[7:3] * celloutsig_0_0z[18:14];
  assign celloutsig_0_24z = { celloutsig_0_0z[14:10], celloutsig_0_12z, celloutsig_0_13z } * celloutsig_0_15z[13:0];
  assign celloutsig_0_40z = celloutsig_0_38z[12] ? _06_[23:18] : celloutsig_0_24z[5:0];
  assign celloutsig_0_43z = celloutsig_0_3z ? { celloutsig_0_11z, celloutsig_0_32z, _05_[7:2], _03_, _05_[0] } : { celloutsig_0_16z, celloutsig_0_36z };
  assign celloutsig_1_6z = in_data[120] ? { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } : { celloutsig_1_2z[7:5], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_17z = in_data[44] ? _06_[24:22] : celloutsig_0_12z[4:2];
  assign celloutsig_0_30z = celloutsig_0_0z[20] ? { celloutsig_0_12z[6:3], celloutsig_0_13z } : { celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_46z = { celloutsig_0_0z[11:0], celloutsig_0_32z } !== { celloutsig_0_0z[17:12], celloutsig_0_14z };
  assign celloutsig_0_74z = { celloutsig_0_15z[13:11], celloutsig_0_46z, celloutsig_0_5z } !== { celloutsig_0_14z[4:3], celloutsig_0_10z, celloutsig_0_53z, celloutsig_0_10z };
  assign celloutsig_0_27z = { in_data[35:8], celloutsig_0_10z, celloutsig_0_20z } !== { celloutsig_0_23z[21:10], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_0_29z = { _06_[25:16], _02_, _06_[14:9], _00_, _04_, _06_[6:2] } !== { _05_[7], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_26z };
  assign celloutsig_0_20z = | in_data[26:15];
  assign celloutsig_0_34z = ~^ { celloutsig_0_15z[7:6], celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_92z = ~^ celloutsig_0_7z[7:4];
  assign celloutsig_1_3z = ~^ { celloutsig_1_2z[9:8], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = ^ _06_[25:20];
  assign celloutsig_1_13z = { celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_1z } << { celloutsig_1_2z[5:1], celloutsig_1_5z };
  assign celloutsig_0_38z = celloutsig_0_24z[13:1] <<< { celloutsig_0_7z[5:2], celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_58z = { celloutsig_0_43z[9:4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_31z } <<< { celloutsig_0_15z[14:1], celloutsig_0_17z };
  assign celloutsig_0_8z = celloutsig_0_7z[3:0] <<< _06_[21:18];
  assign celloutsig_1_2z = { in_data[168], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[181], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[8:2], celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[191:189], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_2z[2:0], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_3z } <<< in_data[59:53];
  assign celloutsig_0_21z = celloutsig_0_12z[6:1] <<< { celloutsig_0_14z[4:0], celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_23z[20:19], celloutsig_0_3z } ~^ celloutsig_0_16z[8:6];
  assign celloutsig_0_4z = { celloutsig_0_2z[2:0], celloutsig_0_3z, _05_[7:2], _03_, _05_[0], celloutsig_0_3z, celloutsig_0_3z } ~^ in_data[45:32];
  assign celloutsig_0_47z = { celloutsig_0_4z[7:0], celloutsig_0_46z } ~^ { in_data[64:58], celloutsig_0_31z, celloutsig_0_3z };
  assign celloutsig_0_51z = { celloutsig_0_33z[2], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_39z, celloutsig_0_48z, celloutsig_0_21z, celloutsig_0_5z } ~^ { _05_[6:2], _03_, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_67z = { celloutsig_0_50z[7:6], celloutsig_0_14z, celloutsig_0_56z, _01_, _07_[5:0], celloutsig_0_49z, celloutsig_0_56z } ~^ { celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_94z = { celloutsig_0_58z[14:0], celloutsig_0_51z, celloutsig_0_48z, celloutsig_0_33z, celloutsig_0_84z, celloutsig_0_92z } ~^ { celloutsig_0_57z, celloutsig_0_67z, celloutsig_0_69z, celloutsig_0_46z, celloutsig_0_41z, celloutsig_0_74z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_8z[0], _01_, _07_[5:0] } ~^ { _06_[25:19], celloutsig_0_5z };
  assign celloutsig_0_16z = { in_data[18], celloutsig_0_12z } ~^ { celloutsig_0_7z[4], _05_[7:2], _03_, _05_[0] };
  assign celloutsig_0_18z = { _06_[11], _01_, _07_[5:0] } ~^ celloutsig_0_4z[9:2];
  assign celloutsig_0_23z = { celloutsig_0_0z[16:4], _01_, _07_[5:0], celloutsig_0_22z } ~^ { celloutsig_0_7z[4], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_32z = ~((celloutsig_0_5z & celloutsig_0_21z[3]) | celloutsig_0_27z);
  assign celloutsig_0_69z = ~((celloutsig_0_3z & celloutsig_0_18z[3]) | celloutsig_0_53z);
  assign { _05_[27:8], _05_[1] } = { in_data[63:44], _03_ };
  assign { _06_[15], _06_[8:7] } = { _02_, _00_, _04_ };
  assign _07_[6] = _01_;
  assign { out_data[128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z[36:5], celloutsig_0_95z };
endmodule
