{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560203545018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560203545020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 18:52:24 2019 " "Processing started: Mon Jun 10 18:52:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560203545020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560203545020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeanderProcessor -c NeanderProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeanderProcessor -c NeanderProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560203545021 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560203545467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ckt " "Found design unit 1: ULA-ckt" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560203546138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560203546138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560203546138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/somador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560203546140 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560203546140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560203546140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-comportamento " "Found design unit 1: somador8bits-comportamento" {  } { { "somador8bits.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/somador8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560203546141 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "somador8bits.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/somador8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560203546141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560203546141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560203546298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bits somador8bits:instanciaSomador " "Elaborating entity \"somador8bits\" for hierarchy \"somador8bits:instanciaSomador\"" {  } { { "ULA.vhd" "instanciaSomador" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560203546344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador8bits:instanciaSomador\|somador:\\gen:0:uut " "Elaborating entity \"somador\" for hierarchy \"somador8bits:instanciaSomador\|somador:\\gen:0:uut\"" {  } { { "somador8bits.vhd" "\\gen:0:uut" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/somador8bits.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560203546347 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[0\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[0\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[1\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[1\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[2\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[2\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[3\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[3\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[4\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[4\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[5\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[5\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[6\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[6\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferSaida\[7\] Equal5 " "Converted the fan-out from the tri-state buffer \"bufferSaida\[7\]\" to the node \"Equal5\" into an OR gate" {  } { { "ULA.vhd" "" { Text "/home/funbem/Documentos/UFRN/Circuitos Digitais/NeanderProcessorVhdl-master/ULA.vhd" 34 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560203547120 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1560203547120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560203548085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560203548085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560203548411 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560203548411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560203548411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560203548411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560203548424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 18:52:28 2019 " "Processing ended: Mon Jun 10 18:52:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560203548424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560203548424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560203548424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560203548424 ""}
