// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_6s_12s_17_1_1.h"
#include "myproject_mac_muladd_6s_13s_19s_20_1_1.h"
#include "myproject_mul_mul_6s_14s_18_1_1.h"
#include "myproject_mul_mul_6s_13s_17_1_1.h"
#include "myproject_mul_mul_6s_12s_16_1_1.h"
#include "myproject_am_addmul_6s_9s_6s_15_1_1.h"
#include "myproject_am_submul_9s_7s_6s_15_1_1.h"
#include "myproject_mac_mulsub_6s_12s_17s_17_1_1.h"
#include "myproject_mac_mulsub_6s_12s_20ns_20_1_1.h"
#include "myproject_am_addmul_9s_7s_6s_15_1_1.h"
#include "myproject_mac_mul_sub_6s_13s_21ns_21_1_1.h"
#include "myproject_am_submul_8s_6s_6s_14_1_1.h"
#include "myproject_mul_mul_6s_11s_15_1_1.h"
#include "myproject_am_submul_9s_6s_6s_15_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<96> > x_V;
    sc_out< sc_lv<6> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<6> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<6> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<6> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<6> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mul_mul_6s_12s_17_1_1<1,1,6,12,17>* myproject_mul_mul_6s_12s_17_1_1_U1;
    myproject_mac_muladd_6s_13s_19s_20_1_1<1,1,6,13,19,20>* myproject_mac_muladd_6s_13s_19s_20_1_1_U2;
    myproject_mul_mul_6s_14s_18_1_1<1,1,6,14,18>* myproject_mul_mul_6s_14s_18_1_1_U3;
    myproject_mul_mul_6s_13s_17_1_1<1,1,6,13,17>* myproject_mul_mul_6s_13s_17_1_1_U4;
    myproject_mul_mul_6s_12s_16_1_1<1,1,6,12,16>* myproject_mul_mul_6s_12s_16_1_1_U5;
    myproject_mul_mul_6s_12s_16_1_1<1,1,6,12,16>* myproject_mul_mul_6s_12s_16_1_1_U6;
    myproject_am_addmul_6s_9s_6s_15_1_1<1,1,6,9,6,15>* myproject_am_addmul_6s_9s_6s_15_1_1_U7;
    myproject_am_submul_9s_7s_6s_15_1_1<1,1,9,7,6,15>* myproject_am_submul_9s_7s_6s_15_1_1_U8;
    myproject_mac_mulsub_6s_12s_17s_17_1_1<1,1,6,12,17,17>* myproject_mac_mulsub_6s_12s_17s_17_1_1_U9;
    myproject_mul_mul_6s_12s_16_1_1<1,1,6,12,16>* myproject_mul_mul_6s_12s_16_1_1_U10;
    myproject_mul_mul_6s_12s_16_1_1<1,1,6,12,16>* myproject_mul_mul_6s_12s_16_1_1_U11;
    myproject_mac_mulsub_6s_12s_20ns_20_1_1<1,1,6,12,20,20>* myproject_mac_mulsub_6s_12s_20ns_20_1_1_U12;
    myproject_am_addmul_9s_7s_6s_15_1_1<1,1,9,7,6,15>* myproject_am_addmul_9s_7s_6s_15_1_1_U13;
    myproject_mac_mul_sub_6s_13s_21ns_21_1_1<1,1,6,13,21,21>* myproject_mac_mul_sub_6s_13s_21ns_21_1_1_U14;
    myproject_am_submul_8s_6s_6s_14_1_1<1,1,8,6,6,14>* myproject_am_submul_8s_6s_6s_14_1_1_U15;
    myproject_am_submul_8s_6s_6s_14_1_1<1,1,8,6,6,14>* myproject_am_submul_8s_6s_6s_14_1_1_U16;
    myproject_mul_mul_6s_11s_15_1_1<1,1,6,11,15>* myproject_mul_mul_6s_11s_15_1_1_U17;
    myproject_am_submul_9s_6s_6s_15_1_1<1,1,9,6,6,15>* myproject_am_submul_9s_6s_6s_15_1_1_U18;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<96> > x_V_preg;
    sc_signal< sc_lv<96> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<6> > tmp_1_fu_191_p4;
    sc_signal< sc_lv<6> > tmp_1_reg_1559;
    sc_signal< sc_lv<6> > tmp_1_reg_1559_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_1_reg_1559_pp0_iter2_reg;
    sc_signal< sc_lv<6> > tmp_2_fu_205_p4;
    sc_signal< sc_lv<6> > tmp_2_reg_1573;
    sc_signal< sc_lv<6> > tmp_2_reg_1573_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_2_reg_1573_pp0_iter2_reg;
    sc_signal< sc_lv<12> > sext_ln1118_4_fu_245_p1;
    sc_signal< sc_lv<12> > sext_ln1118_4_reg_1586;
    sc_signal< sc_lv<18> > ret_V_fu_267_p2;
    sc_signal< sc_lv<18> > ret_V_reg_1591;
    sc_signal< sc_lv<6> > p_Val2_24_fu_273_p4;
    sc_signal< sc_lv<6> > p_Val2_24_reg_1596;
    sc_signal< sc_lv<6> > p_Val2_24_reg_1596_pp0_iter1_reg;
    sc_signal< sc_lv<7> > r_V_4_fu_283_p3;
    sc_signal< sc_lv<7> > r_V_4_reg_1611;
    sc_signal< sc_lv<7> > r_V_4_reg_1611_pp0_iter1_reg;
    sc_signal< sc_lv<13> > r_V_58_fu_295_p2;
    sc_signal< sc_lv<13> > r_V_58_reg_1616;
    sc_signal< sc_lv<12> > sext_ln1118_16_fu_301_p1;
    sc_signal< sc_lv<12> > sext_ln1118_16_reg_1622;
    sc_signal< sc_lv<6> > tmp_4_reg_1628;
    sc_signal< sc_lv<6> > tmp_4_reg_1628_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_5_reg_1639;
    sc_signal< sc_lv<6> > tmp_5_reg_1639_pp0_iter1_reg;
    sc_signal< sc_lv<12> > mul_ln1118_fu_325_p2;
    sc_signal< sc_lv<12> > mul_ln1118_reg_1653;
    sc_signal< sc_lv<17> > mul_ln1192_1_fu_1425_p2;
    sc_signal< sc_lv<17> > mul_ln1192_1_reg_1658;
    sc_signal< sc_lv<8> > r_V_20_fu_363_p3;
    sc_signal< sc_lv<8> > r_V_20_reg_1663;
    sc_signal< sc_lv<9> > r_V_57_fu_374_p2;
    sc_signal< sc_lv<9> > r_V_57_reg_1668;
    sc_signal< sc_lv<20> > ret_V_3_fu_415_p2;
    sc_signal< sc_lv<20> > ret_V_3_reg_1673;
    sc_signal< sc_lv<12> > r_V_10_fu_420_p2;
    sc_signal< sc_lv<12> > r_V_10_reg_1678;
    sc_signal< sc_lv<18> > mul_ln728_1_fu_1440_p2;
    sc_signal< sc_lv<18> > mul_ln728_1_reg_1683;
    sc_signal< sc_lv<17> > mul_ln728_2_fu_1446_p2;
    sc_signal< sc_lv<17> > mul_ln728_2_reg_1688;
    sc_signal< sc_lv<9> > r_V_63_fu_479_p2;
    sc_signal< sc_lv<9> > r_V_63_reg_1693;
    sc_signal< sc_lv<14> > mul_ln728_3_fu_489_p2;
    sc_signal< sc_lv<14> > mul_ln728_3_reg_1698;
    sc_signal< sc_lv<16> > mul_ln728_4_fu_1452_p2;
    sc_signal< sc_lv<16> > mul_ln728_4_reg_1703;
    sc_signal< sc_lv<16> > mul_ln728_5_fu_1458_p2;
    sc_signal< sc_lv<16> > mul_ln728_5_reg_1708;
    sc_signal< sc_lv<15> > grp_fu_1464_p3;
    sc_signal< sc_lv<15> > mul_ln728_6_reg_1713;
    sc_signal< sc_lv<15> > grp_fu_1472_p3;
    sc_signal< sc_lv<15> > mul_ln728_7_reg_1718;
    sc_signal< sc_lv<12> > sext_ln1118_31_fu_524_p1;
    sc_signal< sc_lv<12> > sext_ln1118_31_reg_1723;
    sc_signal< sc_lv<13> > r_V_38_fu_530_p2;
    sc_signal< sc_lv<13> > r_V_38_reg_1728;
    sc_signal< sc_lv<20> > ret_V_19_fu_628_p2;
    sc_signal< sc_lv<20> > ret_V_19_reg_1733;
    sc_signal< sc_lv<20> > ret_V_26_fu_664_p2;
    sc_signal< sc_lv<20> > ret_V_26_reg_1738;
    sc_signal< sc_lv<16> > mul_ln728_12_fu_1488_p2;
    sc_signal< sc_lv<16> > mul_ln728_12_reg_1743;
    sc_signal< sc_lv<16> > mul_ln728_13_fu_1494_p2;
    sc_signal< sc_lv<16> > mul_ln728_13_reg_1748;
    sc_signal< sc_lv<21> > ret_V_5_fu_739_p2;
    sc_signal< sc_lv<21> > ret_V_5_reg_1753;
    sc_signal< sc_lv<8> > r_V_2_fu_748_p3;
    sc_signal< sc_lv<8> > r_V_2_reg_1758;
    sc_signal< sc_lv<6> > trunc_ln708_1_reg_1763;
    sc_signal< sc_lv<21> > add_ln1192_7_fu_990_p2;
    sc_signal< sc_lv<21> > add_ln1192_7_reg_1768;
    sc_signal< sc_lv<15> > mul_ln728_10_fu_1544_p2;
    sc_signal< sc_lv<15> > mul_ln728_10_reg_1773;
    sc_signal< sc_lv<12> > r_V_67_fu_1012_p2;
    sc_signal< sc_lv<12> > r_V_67_reg_1778;
    sc_signal< sc_lv<10> > r_V_68_fu_1039_p2;
    sc_signal< sc_lv<10> > r_V_68_reg_1783;
    sc_signal< sc_lv<6> > trunc_ln708_3_reg_1788;
    sc_signal< sc_lv<6> > trunc_ln708_4_reg_1793;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<6> > trunc_ln1117_fu_187_p1;
    sc_signal< sc_lv<7> > r_V_fu_215_p3;
    sc_signal< sc_lv<6> > r_V_55_fu_227_p0;
    sc_signal< sc_lv<13> > sext_ln1117_1_fu_201_p1;
    sc_signal< sc_lv<7> > r_V_55_fu_227_p1;
    sc_signal< sc_lv<13> > r_V_55_fu_227_p2;
    sc_signal< sc_lv<6> > r_V_56_fu_249_p0;
    sc_signal< sc_lv<12> > sext_ln1116_1_fu_241_p1;
    sc_signal< sc_lv<6> > r_V_56_fu_249_p1;
    sc_signal< sc_lv<12> > r_V_56_fu_249_p2;
    sc_signal< sc_lv<17> > rhs_V_1_fu_255_p3;
    sc_signal< sc_lv<18> > sext_ln728_2_fu_263_p1;
    sc_signal< sc_lv<18> > rhs_V_fu_233_p3;
    sc_signal< sc_lv<6> > r_V_58_fu_295_p0;
    sc_signal< sc_lv<7> > r_V_58_fu_295_p1;
    sc_signal< sc_lv<6> > mul_ln1118_fu_325_p0;
    sc_signal< sc_lv<6> > mul_ln1118_fu_325_p1;
    sc_signal< sc_lv<6> > r_V_45_fu_331_p0;
    sc_signal< sc_lv<6> > r_V_45_fu_331_p1;
    sc_signal< sc_lv<12> > r_V_45_fu_331_p2;
    sc_signal< sc_lv<9> > sext_ln1118_8_fu_370_p1;
    sc_signal< sc_lv<9> > sext_ln1118_6_fu_360_p1;
    sc_signal< sc_lv<19> > sext_ln703_fu_380_p1;
    sc_signal< sc_lv<19> > rhs_V_2_fu_383_p3;
    sc_signal< sc_lv<19> > ret_V_1_fu_391_p2;
    sc_signal< sc_lv<18> > rhs_V_3_fu_404_p3;
    sc_signal< sc_lv<20> > grp_fu_1431_p3;
    sc_signal< sc_lv<20> > sext_ln728_3_fu_411_p1;
    sc_signal< sc_lv<6> > r_V_10_fu_420_p0;
    sc_signal< sc_lv<12> > sext_ln1117_fu_348_p1;
    sc_signal< sc_lv<6> > r_V_10_fu_420_p1;
    sc_signal< sc_lv<6> > r_V_22_fu_441_p0;
    sc_signal< sc_lv<14> > sext_ln1118_19_fu_431_p1;
    sc_signal< sc_lv<8> > r_V_22_fu_441_p1;
    sc_signal< sc_lv<14> > r_V_22_fu_441_p2;
    sc_signal< sc_lv<7> > r_V_26_fu_451_p3;
    sc_signal< sc_lv<6> > r_V_27_fu_466_p0;
    sc_signal< sc_lv<7> > r_V_27_fu_466_p1;
    sc_signal< sc_lv<13> > sext_ln1116_6_fu_462_p1;
    sc_signal< sc_lv<13> > r_V_27_fu_466_p2;
    sc_signal< sc_lv<6> > mul_ln728_3_fu_489_p0;
    sc_signal< sc_lv<9> > mul_ln728_3_fu_489_p1;
    sc_signal< sc_lv<6> > r_V_64_fu_495_p0;
    sc_signal< sc_lv<6> > r_V_64_fu_495_p1;
    sc_signal< sc_lv<12> > r_V_64_fu_495_p2;
    sc_signal< sc_lv<9> > r_V_46_fu_510_p3;
    sc_signal< sc_lv<6> > r_V_38_fu_530_p0;
    sc_signal< sc_lv<7> > r_V_38_fu_530_p1;
    sc_signal< sc_lv<6> > r_V_69_fu_546_p0;
    sc_signal< sc_lv<9> > r_V_69_fu_546_p1;
    sc_signal< sc_lv<17> > grp_fu_1480_p3;
    sc_signal< sc_lv<15> > r_V_69_fu_546_p2;
    sc_signal< sc_lv<20> > sext_ln703_7_fu_552_p1;
    sc_signal< sc_lv<20> > rhs_V_22_fu_555_p3;
    sc_signal< sc_lv<17> > rhs_V_23_fu_569_p3;
    sc_signal< sc_lv<20> > ret_V_16_fu_563_p2;
    sc_signal< sc_lv<20> > sext_ln728_21_fu_577_p1;
    sc_signal< sc_lv<6> > r_V_70_fu_587_p0;
    sc_signal< sc_lv<7> > r_V_70_fu_587_p1;
    sc_signal< sc_lv<13> > r_V_70_fu_587_p2;
    sc_signal< sc_lv<18> > rhs_V_24_fu_593_p3;
    sc_signal< sc_lv<20> > ret_V_17_fu_581_p2;
    sc_signal< sc_lv<20> > sext_ln728_22_fu_601_p1;
    sc_signal< sc_lv<6> > r_V_71_fu_611_p0;
    sc_signal< sc_lv<6> > r_V_71_fu_611_p1;
    sc_signal< sc_lv<12> > r_V_71_fu_611_p2;
    sc_signal< sc_lv<17> > rhs_V_25_fu_616_p3;
    sc_signal< sc_lv<20> > ret_V_18_fu_605_p2;
    sc_signal< sc_lv<20> > sext_ln728_23_fu_624_p1;
    sc_signal< sc_lv<17> > ret_V_24_fu_634_p2;
    sc_signal< sc_lv<10> > sext_ln1118_28_fu_517_p1;
    sc_signal< sc_lv<10> > sext_ln1118_5_fu_357_p1;
    sc_signal< sc_lv<17> > ret_V_25_fu_640_p2;
    sc_signal< sc_lv<10> > r_V_74_fu_646_p2;
    sc_signal< sc_lv<20> > sext_ln703_9_fu_652_p1;
    sc_signal< sc_lv<20> > rhs_V_31_fu_656_p3;
    sc_signal< sc_lv<6> > r_V_51_fu_670_p0;
    sc_signal< sc_lv<6> > r_V_51_fu_670_p1;
    sc_signal< sc_lv<12> > r_V_51_fu_670_p2;
    sc_signal< sc_lv<6> > r_V_53_fu_683_p0;
    sc_signal< sc_lv<6> > r_V_53_fu_683_p1;
    sc_signal< sc_lv<12> > r_V_53_fu_683_p2;
    sc_signal< sc_lv<9> > r_V_72_fu_714_p3;
    sc_signal< sc_lv<20> > grp_fu_1500_p3;
    sc_signal< sc_lv<15> > grp_fu_1508_p3;
    sc_signal< sc_lv<20> > rhs_V_4_fu_728_p3;
    sc_signal< sc_lv<21> > sext_ln703_4_fu_725_p1;
    sc_signal< sc_lv<21> > sext_ln728_5_fu_735_p1;
    sc_signal< sc_lv<23> > rhs_V_8_fu_759_p3;
    sc_signal< sc_lv<22> > rhs_V_9_fu_773_p3;
    sc_signal< sc_lv<24> > sext_ln728_9_fu_780_p1;
    sc_signal< sc_lv<24> > sext_ln728_8_fu_766_p1;
    sc_signal< sc_lv<24> > ret_V_7_fu_784_p2;
    sc_signal< sc_lv<24> > rhs_V_10_fu_794_p3;
    sc_signal< sc_lv<25> > sext_ln703_5_fu_790_p1;
    sc_signal< sc_lv<25> > sext_ln728_10_fu_801_p1;
    sc_signal< sc_lv<21> > rhs_V_11_fu_811_p3;
    sc_signal< sc_lv<25> > ret_V_8_fu_805_p2;
    sc_signal< sc_lv<25> > sext_ln728_11_fu_818_p1;
    sc_signal< sc_lv<21> > rhs_V_12_fu_828_p3;
    sc_signal< sc_lv<25> > ret_V_9_fu_822_p2;
    sc_signal< sc_lv<25> > sext_ln728_12_fu_835_p1;
    sc_signal< sc_lv<25> > ret_V_10_fu_839_p2;
    sc_signal< sc_lv<25> > rhs_V_13_fu_849_p3;
    sc_signal< sc_lv<26> > sext_ln703_6_fu_845_p1;
    sc_signal< sc_lv<26> > sext_ln728_14_fu_856_p1;
    sc_signal< sc_lv<25> > rhs_V_14_fu_872_p3;
    sc_signal< sc_lv<26> > ret_V_11_fu_860_p2;
    sc_signal< sc_lv<26> > sext_ln728_18_fu_879_p1;
    sc_signal< sc_lv<10> > shl_ln1118_6_fu_889_p3;
    sc_signal< sc_lv<11> > sext_ln1118_30_fu_896_p1;
    sc_signal< sc_lv<11> > sext_ln1118_7_fu_699_p1;
    sc_signal< sc_lv<11> > r_V_65_fu_900_p2;
    sc_signal< sc_lv<26> > ret_V_12_fu_883_p2;
    sc_signal< sc_lv<26> > rhs_V_15_fu_906_p3;
    sc_signal< sc_lv<26> > sub_ln1192_2_fu_914_p2;
    sc_signal< sc_lv<26> > ret_V_13_fu_920_p2;
    sc_signal< sc_lv<8> > shl_ln1118_7_fu_949_p3;
    sc_signal< sc_lv<14> > grp_fu_1526_p3;
    sc_signal< sc_lv<19> > rhs_V_17_fu_963_p3;
    sc_signal< sc_lv<21> > grp_fu_1517_p3;
    sc_signal< sc_lv<21> > sext_ln1192_3_fu_970_p1;
    sc_signal< sc_lv<14> > grp_fu_1535_p3;
    sc_signal< sc_lv<19> > rhs_V_18_fu_979_p3;
    sc_signal< sc_lv<21> > sub_ln1192_4_fu_974_p2;
    sc_signal< sc_lv<21> > sext_ln1192_4_fu_986_p1;
    sc_signal< sc_lv<6> > r_V_42_fu_1002_p1;
    sc_signal< sc_lv<11> > r_V_42_fu_1002_p2;
    sc_signal< sc_lv<6> > r_V_67_fu_1012_p0;
    sc_signal< sc_lv<6> > r_V_67_fu_1012_p1;
    sc_signal< sc_lv<9> > r_V_73_fu_1017_p3;
    sc_signal< sc_lv<7> > shl_ln1118_9_fu_1028_p3;
    sc_signal< sc_lv<10> > sext_ln1118_40_fu_1035_p1;
    sc_signal< sc_lv<10> > sext_ln1118_39_fu_1024_p1;
    sc_signal< sc_lv<6> > mul_ln728_11_fu_1048_p0;
    sc_signal< sc_lv<9> > mul_ln728_11_fu_1048_p1;
    sc_signal< sc_lv<14> > mul_ln728_11_fu_1048_p2;
    sc_signal< sc_lv<19> > rhs_V_26_fu_1057_p3;
    sc_signal< sc_lv<21> > sext_ln703_8_fu_1054_p1;
    sc_signal< sc_lv<21> > sext_ln728_25_fu_1065_p1;
    sc_signal< sc_lv<19> > rhs_V_27_fu_1075_p3;
    sc_signal< sc_lv<21> > ret_V_20_fu_1069_p2;
    sc_signal< sc_lv<21> > sext_ln728_26_fu_1082_p1;
    sc_signal< sc_lv<19> > rhs_V_28_fu_1092_p3;
    sc_signal< sc_lv<21> > ret_V_21_fu_1086_p2;
    sc_signal< sc_lv<21> > sext_ln728_27_fu_1099_p1;
    sc_signal< sc_lv<19> > rhs_V_29_fu_1109_p3;
    sc_signal< sc_lv<21> > ret_V_22_fu_1103_p2;
    sc_signal< sc_lv<21> > sext_ln1192_10_fu_1116_p1;
    sc_signal< sc_lv<16> > rhs_V_30_fu_1126_p3;
    sc_signal< sc_lv<21> > sub_ln1192_8_fu_1120_p2;
    sc_signal< sc_lv<21> > sext_ln1192_11_fu_1133_p1;
    sc_signal< sc_lv<21> > sub_ln1192_9_fu_1137_p2;
    sc_signal< sc_lv<21> > ret_V_23_fu_1143_p2;
    sc_signal< sc_lv<21> > rhs_V_32_fu_1166_p3;
    sc_signal< sc_lv<25> > lhs_V_fu_1159_p3;
    sc_signal< sc_lv<25> > sext_ln728_28_fu_1173_p1;
    sc_signal< sc_lv<10> > sext_ln1118_11_fu_721_p1;
    sc_signal< sc_lv<10> > sext_ln700_fu_702_p1;
    sc_signal< sc_lv<25> > ret_V_27_fu_1177_p2;
    sc_signal< sc_lv<10> > r_V_75_fu_1183_p2;
    sc_signal< sc_lv<25> > rhs_V_33_fu_1193_p3;
    sc_signal< sc_lv<26> > sext_ln703_10_fu_1189_p1;
    sc_signal< sc_lv<26> > sext_ln728_29_fu_1201_p1;
    sc_signal< sc_lv<21> > rhs_V_34_fu_1211_p3;
    sc_signal< sc_lv<26> > ret_V_28_fu_1205_p2;
    sc_signal< sc_lv<26> > sext_ln728_30_fu_1218_p1;
    sc_signal< sc_lv<15> > grp_fu_1550_p3;
    sc_signal< sc_lv<25> > rhs_V_35_fu_1228_p3;
    sc_signal< sc_lv<26> > ret_V_29_fu_1222_p2;
    sc_signal< sc_lv<26> > sext_ln1192_12_fu_1235_p1;
    sc_signal< sc_lv<26> > sub_ln1192_10_fu_1239_p2;
    sc_signal< sc_lv<26> > ret_V_30_fu_1245_p2;
    sc_signal< sc_lv<20> > rhs_V_5_fu_1264_p3;
    sc_signal< sc_lv<21> > sext_ln1192_fu_1271_p1;
    sc_signal< sc_lv<6> > r_V_61_fu_1286_p0;
    sc_signal< sc_lv<8> > r_V_61_fu_1286_p1;
    sc_signal< sc_lv<14> > r_V_61_fu_1286_p2;
    sc_signal< sc_lv<19> > rhs_V_6_fu_1292_p3;
    sc_signal< sc_lv<21> > add_ln1192_fu_1275_p2;
    sc_signal< sc_lv<21> > sext_ln1192_1_fu_1300_p1;
    sc_signal< sc_lv<10> > shl_ln1118_5_fu_1310_p3;
    sc_signal< sc_lv<11> > sext_ln1118_12_fu_1280_p1;
    sc_signal< sc_lv<11> > sext_ln1118_15_fu_1317_p1;
    sc_signal< sc_lv<11> > r_V_62_fu_1321_p2;
    sc_signal< sc_lv<21> > add_ln1192_1_fu_1304_p2;
    sc_signal< sc_lv<21> > rhs_V_7_fu_1327_p3;
    sc_signal< sc_lv<21> > sub_ln1192_fu_1335_p2;
    sc_signal< sc_lv<21> > ret_V_6_fu_1341_p2;
    sc_signal< sc_lv<20> > rhs_V_19_fu_1358_p3;
    sc_signal< sc_lv<21> > sext_ln1192_5_fu_1365_p1;
    sc_signal< sc_lv<17> > rhs_V_20_fu_1374_p3;
    sc_signal< sc_lv<21> > sub_ln1192_5_fu_1369_p2;
    sc_signal< sc_lv<21> > sext_ln1192_6_fu_1381_p1;
    sc_signal< sc_lv<20> > rhs_V_21_fu_1391_p3;
    sc_signal< sc_lv<21> > sub_ln1192_6_fu_1385_p2;
    sc_signal< sc_lv<21> > sext_ln1192_7_fu_1398_p1;
    sc_signal< sc_lv<21> > add_ln1192_8_fu_1402_p2;
    sc_signal< sc_lv<21> > ret_V_14_fu_1408_p2;
    sc_signal< sc_lv<12> > mul_ln728_4_fu_1452_p1;
    sc_signal< sc_lv<16> > sext_ln1118_25_fu_500_p1;
    sc_signal< sc_lv<12> > mul_ln728_5_fu_1458_p1;
    sc_signal< sc_lv<6> > grp_fu_1464_p0;
    sc_signal< sc_lv<9> > grp_fu_1464_p1;
    sc_signal< sc_lv<9> > grp_fu_1472_p0;
    sc_signal< sc_lv<6> > mul_ln728_12_fu_1488_p0;
    sc_signal< sc_lv<16> > sext_ln1118_44_fu_680_p1;
    sc_signal< sc_lv<6> > mul_ln728_13_fu_1494_p0;
    sc_signal< sc_lv<9> > grp_fu_1508_p0;
    sc_signal< sc_lv<21> > grp_fu_1517_p2;
    sc_signal< sc_lv<6> > grp_fu_1526_p2;
    sc_signal< sc_lv<14> > sext_ln1118_35_fu_960_p1;
    sc_signal< sc_lv<6> > grp_fu_1535_p2;
    sc_signal< sc_lv<6> > mul_ln728_10_fu_1544_p0;
    sc_signal< sc_lv<15> > sext_ln728_19_fu_936_p1;
    sc_signal< sc_lv<9> > grp_fu_1550_p0;
    sc_signal< sc_lv<6> > grp_fu_1550_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<96> ap_const_lv96_0;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<26> ap_const_lv26_2600000;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<11> ap_const_lv11_B;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<21> ap_const_lv21_188000;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<26> ap_const_lv26_3300000;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<21> ap_const_lv21_150000;
    static const sc_lv<21> ap_const_lv21_1B0000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_1_fu_1304_p2();
    void thread_add_ln1192_7_fu_990_p2();
    void thread_add_ln1192_8_fu_1402_p2();
    void thread_add_ln1192_fu_1275_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1464_p0();
    void thread_grp_fu_1464_p1();
    void thread_grp_fu_1472_p0();
    void thread_grp_fu_1508_p0();
    void thread_grp_fu_1517_p2();
    void thread_grp_fu_1526_p2();
    void thread_grp_fu_1535_p2();
    void thread_grp_fu_1550_p0();
    void thread_grp_fu_1550_p2();
    void thread_lhs_V_fu_1159_p3();
    void thread_mul_ln1118_fu_325_p0();
    void thread_mul_ln1118_fu_325_p1();
    void thread_mul_ln1118_fu_325_p2();
    void thread_mul_ln728_10_fu_1544_p0();
    void thread_mul_ln728_11_fu_1048_p0();
    void thread_mul_ln728_11_fu_1048_p1();
    void thread_mul_ln728_11_fu_1048_p2();
    void thread_mul_ln728_12_fu_1488_p0();
    void thread_mul_ln728_13_fu_1494_p0();
    void thread_mul_ln728_3_fu_489_p0();
    void thread_mul_ln728_3_fu_489_p1();
    void thread_mul_ln728_3_fu_489_p2();
    void thread_mul_ln728_4_fu_1452_p1();
    void thread_mul_ln728_5_fu_1458_p1();
    void thread_p_Val2_24_fu_273_p4();
    void thread_r_V_10_fu_420_p0();
    void thread_r_V_10_fu_420_p1();
    void thread_r_V_10_fu_420_p2();
    void thread_r_V_20_fu_363_p3();
    void thread_r_V_22_fu_441_p0();
    void thread_r_V_22_fu_441_p1();
    void thread_r_V_22_fu_441_p2();
    void thread_r_V_26_fu_451_p3();
    void thread_r_V_27_fu_466_p0();
    void thread_r_V_27_fu_466_p1();
    void thread_r_V_27_fu_466_p2();
    void thread_r_V_2_fu_748_p3();
    void thread_r_V_38_fu_530_p0();
    void thread_r_V_38_fu_530_p1();
    void thread_r_V_38_fu_530_p2();
    void thread_r_V_42_fu_1002_p1();
    void thread_r_V_42_fu_1002_p2();
    void thread_r_V_45_fu_331_p0();
    void thread_r_V_45_fu_331_p1();
    void thread_r_V_45_fu_331_p2();
    void thread_r_V_46_fu_510_p3();
    void thread_r_V_4_fu_283_p3();
    void thread_r_V_51_fu_670_p0();
    void thread_r_V_51_fu_670_p1();
    void thread_r_V_51_fu_670_p2();
    void thread_r_V_53_fu_683_p0();
    void thread_r_V_53_fu_683_p1();
    void thread_r_V_53_fu_683_p2();
    void thread_r_V_55_fu_227_p0();
    void thread_r_V_55_fu_227_p1();
    void thread_r_V_55_fu_227_p2();
    void thread_r_V_56_fu_249_p0();
    void thread_r_V_56_fu_249_p1();
    void thread_r_V_56_fu_249_p2();
    void thread_r_V_57_fu_374_p2();
    void thread_r_V_58_fu_295_p0();
    void thread_r_V_58_fu_295_p1();
    void thread_r_V_58_fu_295_p2();
    void thread_r_V_61_fu_1286_p0();
    void thread_r_V_61_fu_1286_p1();
    void thread_r_V_61_fu_1286_p2();
    void thread_r_V_62_fu_1321_p2();
    void thread_r_V_63_fu_479_p2();
    void thread_r_V_64_fu_495_p0();
    void thread_r_V_64_fu_495_p1();
    void thread_r_V_64_fu_495_p2();
    void thread_r_V_65_fu_900_p2();
    void thread_r_V_67_fu_1012_p0();
    void thread_r_V_67_fu_1012_p1();
    void thread_r_V_67_fu_1012_p2();
    void thread_r_V_68_fu_1039_p2();
    void thread_r_V_69_fu_546_p0();
    void thread_r_V_69_fu_546_p1();
    void thread_r_V_69_fu_546_p2();
    void thread_r_V_70_fu_587_p0();
    void thread_r_V_70_fu_587_p1();
    void thread_r_V_70_fu_587_p2();
    void thread_r_V_71_fu_611_p0();
    void thread_r_V_71_fu_611_p1();
    void thread_r_V_71_fu_611_p2();
    void thread_r_V_72_fu_714_p3();
    void thread_r_V_73_fu_1017_p3();
    void thread_r_V_74_fu_646_p2();
    void thread_r_V_75_fu_1183_p2();
    void thread_r_V_fu_215_p3();
    void thread_ret_V_10_fu_839_p2();
    void thread_ret_V_11_fu_860_p2();
    void thread_ret_V_12_fu_883_p2();
    void thread_ret_V_13_fu_920_p2();
    void thread_ret_V_14_fu_1408_p2();
    void thread_ret_V_16_fu_563_p2();
    void thread_ret_V_17_fu_581_p2();
    void thread_ret_V_18_fu_605_p2();
    void thread_ret_V_19_fu_628_p2();
    void thread_ret_V_1_fu_391_p2();
    void thread_ret_V_20_fu_1069_p2();
    void thread_ret_V_21_fu_1086_p2();
    void thread_ret_V_22_fu_1103_p2();
    void thread_ret_V_23_fu_1143_p2();
    void thread_ret_V_24_fu_634_p2();
    void thread_ret_V_25_fu_640_p2();
    void thread_ret_V_26_fu_664_p2();
    void thread_ret_V_27_fu_1177_p2();
    void thread_ret_V_28_fu_1205_p2();
    void thread_ret_V_29_fu_1222_p2();
    void thread_ret_V_30_fu_1245_p2();
    void thread_ret_V_3_fu_415_p2();
    void thread_ret_V_5_fu_739_p2();
    void thread_ret_V_6_fu_1341_p2();
    void thread_ret_V_7_fu_784_p2();
    void thread_ret_V_8_fu_805_p2();
    void thread_ret_V_9_fu_822_p2();
    void thread_ret_V_fu_267_p2();
    void thread_rhs_V_10_fu_794_p3();
    void thread_rhs_V_11_fu_811_p3();
    void thread_rhs_V_12_fu_828_p3();
    void thread_rhs_V_13_fu_849_p3();
    void thread_rhs_V_14_fu_872_p3();
    void thread_rhs_V_15_fu_906_p3();
    void thread_rhs_V_17_fu_963_p3();
    void thread_rhs_V_18_fu_979_p3();
    void thread_rhs_V_19_fu_1358_p3();
    void thread_rhs_V_1_fu_255_p3();
    void thread_rhs_V_20_fu_1374_p3();
    void thread_rhs_V_21_fu_1391_p3();
    void thread_rhs_V_22_fu_555_p3();
    void thread_rhs_V_23_fu_569_p3();
    void thread_rhs_V_24_fu_593_p3();
    void thread_rhs_V_25_fu_616_p3();
    void thread_rhs_V_26_fu_1057_p3();
    void thread_rhs_V_27_fu_1075_p3();
    void thread_rhs_V_28_fu_1092_p3();
    void thread_rhs_V_29_fu_1109_p3();
    void thread_rhs_V_2_fu_383_p3();
    void thread_rhs_V_30_fu_1126_p3();
    void thread_rhs_V_31_fu_656_p3();
    void thread_rhs_V_32_fu_1166_p3();
    void thread_rhs_V_33_fu_1193_p3();
    void thread_rhs_V_34_fu_1211_p3();
    void thread_rhs_V_35_fu_1228_p3();
    void thread_rhs_V_3_fu_404_p3();
    void thread_rhs_V_4_fu_728_p3();
    void thread_rhs_V_5_fu_1264_p3();
    void thread_rhs_V_6_fu_1292_p3();
    void thread_rhs_V_7_fu_1327_p3();
    void thread_rhs_V_8_fu_759_p3();
    void thread_rhs_V_9_fu_773_p3();
    void thread_rhs_V_fu_233_p3();
    void thread_sext_ln1116_1_fu_241_p1();
    void thread_sext_ln1116_6_fu_462_p1();
    void thread_sext_ln1117_1_fu_201_p1();
    void thread_sext_ln1117_fu_348_p1();
    void thread_sext_ln1118_11_fu_721_p1();
    void thread_sext_ln1118_12_fu_1280_p1();
    void thread_sext_ln1118_15_fu_1317_p1();
    void thread_sext_ln1118_16_fu_301_p1();
    void thread_sext_ln1118_19_fu_431_p1();
    void thread_sext_ln1118_25_fu_500_p1();
    void thread_sext_ln1118_28_fu_517_p1();
    void thread_sext_ln1118_30_fu_896_p1();
    void thread_sext_ln1118_31_fu_524_p1();
    void thread_sext_ln1118_35_fu_960_p1();
    void thread_sext_ln1118_39_fu_1024_p1();
    void thread_sext_ln1118_40_fu_1035_p1();
    void thread_sext_ln1118_44_fu_680_p1();
    void thread_sext_ln1118_4_fu_245_p1();
    void thread_sext_ln1118_5_fu_357_p1();
    void thread_sext_ln1118_6_fu_360_p1();
    void thread_sext_ln1118_7_fu_699_p1();
    void thread_sext_ln1118_8_fu_370_p1();
    void thread_sext_ln1192_10_fu_1116_p1();
    void thread_sext_ln1192_11_fu_1133_p1();
    void thread_sext_ln1192_12_fu_1235_p1();
    void thread_sext_ln1192_1_fu_1300_p1();
    void thread_sext_ln1192_3_fu_970_p1();
    void thread_sext_ln1192_4_fu_986_p1();
    void thread_sext_ln1192_5_fu_1365_p1();
    void thread_sext_ln1192_6_fu_1381_p1();
    void thread_sext_ln1192_7_fu_1398_p1();
    void thread_sext_ln1192_fu_1271_p1();
    void thread_sext_ln700_fu_702_p1();
    void thread_sext_ln703_10_fu_1189_p1();
    void thread_sext_ln703_4_fu_725_p1();
    void thread_sext_ln703_5_fu_790_p1();
    void thread_sext_ln703_6_fu_845_p1();
    void thread_sext_ln703_7_fu_552_p1();
    void thread_sext_ln703_8_fu_1054_p1();
    void thread_sext_ln703_9_fu_652_p1();
    void thread_sext_ln703_fu_380_p1();
    void thread_sext_ln728_10_fu_801_p1();
    void thread_sext_ln728_11_fu_818_p1();
    void thread_sext_ln728_12_fu_835_p1();
    void thread_sext_ln728_14_fu_856_p1();
    void thread_sext_ln728_18_fu_879_p1();
    void thread_sext_ln728_19_fu_936_p1();
    void thread_sext_ln728_21_fu_577_p1();
    void thread_sext_ln728_22_fu_601_p1();
    void thread_sext_ln728_23_fu_624_p1();
    void thread_sext_ln728_25_fu_1065_p1();
    void thread_sext_ln728_26_fu_1082_p1();
    void thread_sext_ln728_27_fu_1099_p1();
    void thread_sext_ln728_28_fu_1173_p1();
    void thread_sext_ln728_29_fu_1201_p1();
    void thread_sext_ln728_2_fu_263_p1();
    void thread_sext_ln728_30_fu_1218_p1();
    void thread_sext_ln728_3_fu_411_p1();
    void thread_sext_ln728_5_fu_735_p1();
    void thread_sext_ln728_8_fu_766_p1();
    void thread_sext_ln728_9_fu_780_p1();
    void thread_shl_ln1118_5_fu_1310_p3();
    void thread_shl_ln1118_6_fu_889_p3();
    void thread_shl_ln1118_7_fu_949_p3();
    void thread_shl_ln1118_9_fu_1028_p3();
    void thread_sub_ln1192_10_fu_1239_p2();
    void thread_sub_ln1192_2_fu_914_p2();
    void thread_sub_ln1192_4_fu_974_p2();
    void thread_sub_ln1192_5_fu_1369_p2();
    void thread_sub_ln1192_6_fu_1385_p2();
    void thread_sub_ln1192_8_fu_1120_p2();
    void thread_sub_ln1192_9_fu_1137_p2();
    void thread_sub_ln1192_fu_1335_p2();
    void thread_tmp_1_fu_191_p4();
    void thread_tmp_2_fu_205_p4();
    void thread_trunc_ln1117_fu_187_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
