#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Sep 28 14:03:36 2019
# Process ID: 7925
# Current directory: /home/vitalyr/projects/learn/Vivado/opening_project/opening_project.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/vitalyr/projects/learn/Vivado/opening_project/opening_project.runs/synth_1/top.vds
# Journal file: /home/vitalyr/projects/learn/Vivado/opening_project/opening_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k70tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7954 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1672.555 ; gain = 154.719 ; free physical = 11028 ; free virtual = 60522
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/top.v:49]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/clock_generator.v:73]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (4#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/clock_generator.v:73]
INFO: [Synth 8-6157] synthesizing module 'mgtTop' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgtTop.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgtTop.v:994]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgtTop.v:1015]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_USRCLK_SOURCE' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (5#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_USRCLK_SOURCE' (6#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v:67]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt.v:69]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 14 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0010111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0010111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101100000000011111011000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 0 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000100010000011111111110010000000110000000000001000010000000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b000001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00001111110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b100 
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00110000001110000001111 
	Parameter RX_DFE_H2_CFG bound to: 12'b000111100000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000111100000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0001111110000 
	Parameter RX_DFE_KL_CFG2 bound to: 805889386 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b00011111100000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000000 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0001100010000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0001111110000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 1.1 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b0 
	Parameter TX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (7#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT' (8#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt.v:69]
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE' (9#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile.v:69]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
WARNING: [Synth 8-3848] Net rom in module/entity ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN does not have driver. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:94]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN' (10#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b1111011000101000 
	Parameter START_OF_PACKET_CHAR bound to: 16'b0000001001111100 
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_data_ram_r_reg' and it is trimmed from '80' to '32' bits. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:389]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:335]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:335]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK' (11#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:69]
WARNING: [Synth 8-6014] Unused sequential element data_o_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgtTop.v:985]
INFO: [Synth 8-6155] done synthesizing module 'mgtTop' (12#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/mgtTop.v:70]
INFO: [Synth 8-6157] synthesizing module 'fftTop' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/fftTop.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/fftTop.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/fftTop.v:112]
INFO: [Synth 8-638] synthesizing module 'bft' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:52]
WARNING: [Synth 8-614] signal 'wbInputData' is read in the process but is not in the sensitivity list [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:94]
WARNING: [Synth 8-614] signal 'wbInputDataStage0' is read in the process but is not in the sensitivity list [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:94]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:122]
INFO: [Synth 8-638] synthesizing module 'round_1' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'coreTransform' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:60]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'coreTransform' (13#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:60]
INFO: [Synth 8-256] done synthesizing module 'round_1' (14#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_2' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_2.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_2' (15#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_2.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_3' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_3.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_3' (16#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_3.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_4' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_4.vhdl:53]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'round_4' (17#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/round_4.vhdl:53]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-6157] synthesizing module 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31]
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/async_fifo.v:38]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter USE_PROG_FULL_EMPTY bound to: FALSE - type: string 
	Parameter FLAG_GENERATION bound to: FAST - type: string 
	Parameter FIFO_RAM_TYPE bound to: BLOCKRAM - type: string 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/async_fifo.v:234]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (18#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/async_fifo.v:38]
WARNING: [Synth 8-7023] instance 'buffer_fifo' of module 'async_fifo' has 12 connections declared, but only 10 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:55]
INFO: [Synth 8-6155] done synthesizing module 'FifoBuffer' (19#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:288]
WARNING: [Synth 8-6014] Unused sequential element readIngressFifo_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:106]
WARNING: [Synth 8-6014] Unused sequential element loadEgressFifo_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:208]
INFO: [Synth 8-256] done synthesizing module 'bft' (20#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bft.vhdl:52]
INFO: [Synth 8-6155] done synthesizing module 'fftTop' (21#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/fftTop.v:31]
INFO: [Synth 8-6157] synthesizing module 'or1200_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:150]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter ppic_ints bound to: 20 - type: integer 
WARNING: [Synth 8-7023] instance 'cpu_iwb_dat_i' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:513]
WARNING: [Synth 8-7023] instance 'cpu_iwb_dat_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:523]
WARNING: [Synth 8-7023] instance 'cpu_dwb_dat_i' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:533]
WARNING: [Synth 8-7023] instance 'cpu_dwb_dat_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:543]
WARNING: [Synth 8-7023] instance 'cpu_iwb_adr_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:553]
WARNING: [Synth 8-7023] instance 'cpu_dbg_dat_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:563]
WARNING: [Synth 8-7023] instance 'cpu_dbg_dat_i' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:573]
INFO: [Synth 8-6157] synthesizing module 'or1200_iwb_biu' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_iwb_biu.v:117]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'or1200_iwb_biu' (22#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_iwb_biu.v:117]
INFO: [Synth 8-6157] synthesizing module 'or1200_wb_biu' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_wb_biu.v:116]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'or1200_wb_biu' (23#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_wb_biu.v:116]
INFO: [Synth 8-6157] synthesizing module 'or1200_immu_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_immu_top.v:128]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_immu_tlb' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_immu_tlb.v:97]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_64x14' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x14.v:116]
	Parameter aw bound to: 6 - type: integer 
	Parameter dw bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:71969]
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S18' (24#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:71969]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_64x14' (25#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x14.v:116]
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_64x22' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x22.v:116]
	Parameter aw bound to: 6 - type: integer 
	Parameter dw bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73540]
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36' (26#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73540]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_64x22' (27#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x22.v:116]
INFO: [Synth 8-6155] done synthesizing module 'or1200_immu_tlb' (28#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_immu_tlb.v:97]
INFO: [Synth 8-6155] done synthesizing module 'or1200_immu_top' (29#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_immu_top.v:128]
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_top.v:112]
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_fsm' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:121]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:205]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_fsm' (30#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:121]
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_ram' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_ram.v:93]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_2048x32_bw' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_2048x32_bw.v:91]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S9' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:74267]
	Parameter INIT bound to: 9'b000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 9'b000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S9' (31#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:74267]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_2048x32_bw' (32#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_2048x32_bw.v:91]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_ram' (33#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_ram.v:93]
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_tag' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:93]
	Parameter dw bound to: 20 - type: integer 
	Parameter aw bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_512x20' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_512x20.v:122]
	Parameter aw bound to: 10 - type: integer 
	Parameter dw bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_512x20' (34#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_512x20.v:122]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_tag' (35#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:93]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_top' (36#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ic_top.v:112]
INFO: [Synth 8-6157] synthesizing module 'or1200_cpu' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_cpu.v:157]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_genpc' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:114]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:209]
WARNING: [Synth 8-6014] Unused sequential element genpc_refetch_r_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:198]
INFO: [Synth 8-6155] done synthesizing module 'or1200_genpc' (37#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:114]
INFO: [Synth 8-6157] synthesizing module 'or1200_if' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_if.v:90]
INFO: [Synth 8-6155] done synthesizing module 'or1200_if' (38#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_if.v:90]
INFO: [Synth 8-6157] synthesizing module 'or1200_ctrl' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:132]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:323]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:338]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:389]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:433]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:450]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:524]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:605]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:668]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:766]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:811]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:907]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:965]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ctrl' (39#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:132]
INFO: [Synth 8-6157] synthesizing module 'or1200_rf' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rf.v:96]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_rfram_generic' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:65]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:131]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:131]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:177]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:177]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:223]
INFO: [Synth 8-6155] done synthesizing module 'or1200_rfram_generic' (40#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:65]
INFO: [Synth 8-6155] done synthesizing module 'or1200_rf' (41#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_rf.v:96]
INFO: [Synth 8-6157] synthesizing module 'or1200_operandmuxes' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:81]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:159]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:177]
INFO: [Synth 8-6155] done synthesizing module 'or1200_operandmuxes' (42#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:81]
INFO: [Synth 8-6157] synthesizing module 'or1200_alu' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:123]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:210]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:281]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:307]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:343]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:367]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:411]
INFO: [Synth 8-6155] done synthesizing module 'or1200_alu' (43#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:123]
INFO: [Synth 8-6157] synthesizing module 'or1200_mult_mac' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:82]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:199]
INFO: [Synth 8-6157] synthesizing module 'or1200_gmultp2_32x32' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:90]
INFO: [Synth 8-6155] done synthesizing module 'or1200_gmultp2_32x32' (44#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:90]
INFO: [Synth 8-6155] done synthesizing module 'or1200_mult_mac' (45#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:82]
INFO: [Synth 8-6157] synthesizing module 'or1200_sprs' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:117]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:264]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:389]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:396]
INFO: [Synth 8-6155] done synthesizing module 'or1200_sprs' (46#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:117]
INFO: [Synth 8-6157] synthesizing module 'or1200_lsu' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_lsu.v:90]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_mem2reg' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:92]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:420]
INFO: [Synth 8-6155] done synthesizing module 'or1200_mem2reg' (47#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:92]
INFO: [Synth 8-6157] synthesizing module 'or1200_reg2mem' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:81]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:107]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:118]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:128]
INFO: [Synth 8-6155] done synthesizing module 'or1200_reg2mem' (48#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:81]
INFO: [Synth 8-6155] done synthesizing module 'or1200_lsu' (49#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_lsu.v:90]
INFO: [Synth 8-6157] synthesizing module 'or1200_wbmux' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:81]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:144]
INFO: [Synth 8-6155] done synthesizing module 'or1200_wbmux' (50#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:81]
INFO: [Synth 8-6157] synthesizing module 'or1200_freeze' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_freeze.v:117]
INFO: [Synth 8-6155] done synthesizing module 'or1200_freeze' (51#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_freeze.v:117]
INFO: [Synth 8-6157] synthesizing module 'or1200_except' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_except.v:159]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_except.v:426]
WARNING: [Synth 8-6014] Unused sequential element delayed_tee_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_except.v:344]
WARNING: [Synth 8-6014] Unused sequential element delayed1_ex_dslot_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_except.v:358]
WARNING: [Synth 8-6014] Unused sequential element delayed2_ex_dslot_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_except.v:359]
INFO: [Synth 8-6155] done synthesizing module 'or1200_except' (52#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_except.v:159]
INFO: [Synth 8-6157] synthesizing module 'or1200_cfgr' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:84]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:109]
INFO: [Synth 8-6155] done synthesizing module 'or1200_cfgr' (53#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:84]
INFO: [Synth 8-6155] done synthesizing module 'or1200_cpu' (54#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_cpu.v:157]
INFO: [Synth 8-6157] synthesizing module 'or1200_dmmu_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_top.v:109]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_dmmu_tlb' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_tlb.v:91]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_64x24' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x24.v:119]
	Parameter aw bound to: 6 - type: integer 
	Parameter dw bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_64x24' (55#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x24.v:119]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dmmu_tlb' (56#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_tlb.v:91]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dmmu_top' (57#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_top.v:109]
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_top.v:108]
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_fsm' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:119]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:217]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_fsm' (58#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:119]
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_ram' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_ram.v:90]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_ram' (59#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_ram.v:90]
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_tag' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_tag.v:87]
	Parameter dw bound to: 20 - type: integer 
	Parameter aw bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_tag' (60#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_tag.v:87]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_top' (61#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dc_top.v:108]
INFO: [Synth 8-6157] synthesizing module 'or1200_qmem_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:86]
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:565]
INFO: [Synth 8-6155] done synthesizing module 'or1200_qmem_top' (62#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'or1200_sb' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sb.v:65]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'or1200_sb_fifo' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:69]
	Parameter dw bound to: 68 - type: integer 
	Parameter fw bound to: 3 - type: integer 
	Parameter fl bound to: 8 - type: integer 
	Parameter RAM_TYPE bound to: BLOCK_RAM - type: string 
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized0' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/async_fifo.v:38]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_WIDTH bound to: 68 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter USE_PROG_FULL_EMPTY bound to: FALSE - type: string 
	Parameter FLAG_GENERATION bound to: FAST - type: string 
	Parameter FIFO_RAM_TYPE bound to: HARDFIFO - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO_DUALCLOCK_MACRO' [/opt/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter DATA_WIDTH bound to: 68 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter DATA_P bound to: TRUE - type: string 
	Parameter d_size bound to: 72 - type: integer 
	Parameter D_WIDTH bound to: 64 - type: integer 
	Parameter DIP_WIDTH bound to: 4 - type: integer 
	Parameter DOP_WIDTH bound to: 4 - type: integer 
	Parameter COUNT_WIDTH bound to: 9 - type: integer 
	Parameter MAX_D_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DP_WIDTH bound to: 8 - type: integer 
	Parameter MAX_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter fin_width bound to: 68 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14314]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1' (63#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14314]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_DUALCLOCK_MACRO' (64#1) [/opt/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized0' (64#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/async_fifo.v:38]
WARNING: [Synth 8-7023] instance 'async_fifo' of module 'async_fifo' has 12 connections declared, but only 9 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:97]
INFO: [Synth 8-6155] done synthesizing module 'or1200_sb_fifo' (65#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:69]
INFO: [Synth 8-6155] done synthesizing module 'or1200_sb' (66#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_sb.v:65]
INFO: [Synth 8-6157] synthesizing module 'or1200_du' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:130]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:967]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1085]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1099]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1149]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1163]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1227]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1277]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1291]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1341]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1355]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1405]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1419]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1469]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1483]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1533]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:1547]
INFO: [Synth 8-6157] synthesizing module 'or1200_dpram_256x32' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dpram_256x32.v:66]
	Parameter aw bound to: 8 - type: integer 
	Parameter dw bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (67#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dpram_256x32' (68#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_dpram_256x32.v:66]
INFO: [Synth 8-6155] done synthesizing module 'or1200_du' (69#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_du.v:130]
INFO: [Synth 8-6157] synthesizing module 'or1200_pic' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:84]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:179]
INFO: [Synth 8-6155] done synthesizing module 'or1200_pic' (70#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:84]
INFO: [Synth 8-6157] synthesizing module 'or1200_tt' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:93]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:186]
INFO: [Synth 8-6155] done synthesizing module 'or1200_tt' (71#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:93]
INFO: [Synth 8-6157] synthesizing module 'or1200_pm' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_pm.v:75]
INFO: [Synth 8-6155] done synthesizing module 'or1200_pm' (72#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_pm.v:75]
INFO: [Synth 8-6155] done synthesizing module 'or1200_top' (73#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_top.v:150]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_is_o' does not match port width (2) of module 'or1200_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/top.v:332]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_top.v:67]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter rf_addr bound to: 4'b1111 
	Parameter pri_sel0 bound to: 2'b01 
	Parameter pri_sel1 bound to: 2'b01 
	Parameter pri_sel2 bound to: 2'b10 
	Parameter pri_sel3 bound to: 2'b10 
	Parameter pri_sel4 bound to: 2'b10 
	Parameter pri_sel5 bound to: 2'b10 
	Parameter pri_sel6 bound to: 2'b10 
	Parameter pri_sel7 bound to: 2'b10 
	Parameter pri_sel8 bound to: 2'b10 
	Parameter pri_sel9 bound to: 2'b10 
	Parameter pri_sel10 bound to: 2'b10 
	Parameter pri_sel11 bound to: 2'b10 
	Parameter pri_sel12 bound to: 2'b10 
	Parameter pri_sel13 bound to: 2'b10 
	Parameter pri_sel14 bound to: 2'b10 
	Parameter pri_sel15 bound to: 2'b10 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_master_if' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:67]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:455]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:455]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:599]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:623]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:647]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:647]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_master_if' (74#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:67]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b01 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_arb' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:69]
	Parameter grant0 bound to: 3'b000 
	Parameter grant1 bound to: 3'b001 
	Parameter grant2 bound to: 3'b010 
	Parameter grant3 bound to: 3'b011 
	Parameter grant4 bound to: 3'b100 
	Parameter grant5 bound to: 3'b101 
	Parameter grant6 bound to: 3'b110 
	Parameter grant7 bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:121]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_arb' (75#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:69]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec' (76#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc' (77#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel' (78#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if' (79#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if__parameterized0' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel__parameterized0' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc__parameterized0' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec__parameterized0' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec__parameterized0' (79#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc__parameterized0' (79#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel__parameterized0' (79#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-226] default block is never used [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if__parameterized0' (79#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_rf' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_rf.v:67]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_rf' (80#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_rf.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_top' (81#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_top.v:67]
WARNING: [Synth 8-7023] instance 'wbArbEngine' of module 'wb_conmax_top' has 242 connections declared, but only 72 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/top.v:350]
INFO: [Synth 8-6157] synthesizing module 'usbf_top' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:115]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
WARNING: [Synth 8-7023] instance 'usb_in' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:355]
WARNING: [Synth 8-689] width (31) of port connection 'dout' does not match port width (32) of module 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:372]
WARNING: [Synth 8-7023] instance 'usb_dma_wb_in' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:365]
WARNING: [Synth 8-7023] instance 'usb_out' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:376]
WARNING: [Synth 8-689] width (30) of port connection 'dout' does not match port width (32) of module 'FifoBuffer' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:394]
WARNING: [Synth 8-7023] instance 'dma_out' of module 'FifoBuffer' has 9 connections declared, but only 7 given [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:387]
INFO: [Synth 8-6157] synthesizing module 'usbf_utmi_if' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_if.v:106]
INFO: [Synth 8-6157] synthesizing module 'usbf_utmi_ls' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:104]
	Parameter POR bound to: 15'b000000000000001 
	Parameter NORMAL bound to: 15'b000000000000010 
	Parameter RES_SUSP bound to: 15'b000000000000100 
	Parameter SUSPEND bound to: 15'b000000000001000 
	Parameter RESUME bound to: 15'b000000000010000 
	Parameter RESUME_REQUEST bound to: 15'b000000000100000 
	Parameter RESUME_WAIT bound to: 15'b000000001000000 
	Parameter RESUME_SIG bound to: 15'b000000010000000 
	Parameter ATTACH bound to: 15'b000000100000000 
	Parameter RESET bound to: 15'b000001000000000 
	Parameter SPEED_NEG bound to: 15'b000010000000000 
	Parameter SPEED_NEG_K bound to: 15'b000100000000000 
	Parameter SPEED_NEG_J bound to: 15'b001000000000000 
	Parameter SPEED_NEG_HS bound to: 15'b010000000000000 
	Parameter SPEED_NEG_FS bound to: 15'b100000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:459]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:459]
WARNING: [Synth 8-6014] Unused sequential element T1_gt_3_125_mS_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:354]
INFO: [Synth 8-4471] merging register 'T2_gt_1_2_mS_reg' into 'T2_gt_1_0_mS_reg' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:395]
WARNING: [Synth 8-6014] Unused sequential element T2_gt_1_2_mS_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:395]
INFO: [Synth 8-6155] done synthesizing module 'usbf_utmi_ls' (82#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:104]
INFO: [Synth 8-6155] done synthesizing module 'usbf_utmi_if' (83#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_utmi_if.v:106]
INFO: [Synth 8-6157] synthesizing module 'usbf_pl' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:105]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'usbf_pd' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:106]
	Parameter IDLE bound to: 4'b0001 
	Parameter ACTIVE bound to: 4'b0010 
	Parameter TOKEN bound to: 4'b0100 
	Parameter DATA bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'usbf_crc5' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_crc5.v:87]
INFO: [Synth 8-6155] done synthesizing module 'usbf_crc5' (84#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_crc5.v:87]
INFO: [Synth 8-6157] synthesizing module 'usbf_crc16' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_crc16.v:87]
INFO: [Synth 8-6155] done synthesizing module 'usbf_crc16' (85#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_crc16.v:87]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:392]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:392]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pd' (86#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:106]
INFO: [Synth 8-6157] synthesizing module 'usbf_pa' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:99]
	Parameter IDLE bound to: 5'b00001 
	Parameter DATA bound to: 5'b00010 
	Parameter CRC1 bound to: 5'b00100 
	Parameter CRC2 bound to: 5'b01000 
	Parameter WAIT bound to: 5'b10000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:219]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:219]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:227]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:227]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:329]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:329]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pa' (87#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:99]
INFO: [Synth 8-6157] synthesizing module 'usbf_idma' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:115]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
	Parameter IDLE bound to: 8'b00000001 
	Parameter WAIT_MRD bound to: 8'b00000010 
	Parameter MEM_WR bound to: 8'b00000100 
	Parameter MEM_WR1 bound to: 8'b00001000 
	Parameter MEM_WR2 bound to: 8'b00010000 
	Parameter MEM_RD1 bound to: 8'b00100000 
	Parameter MEM_RD2 bound to: 8'b01000000 
	Parameter MEM_RD3 bound to: 8'b10000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:421]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:421]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:485]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:485]
INFO: [Synth 8-4471] merging register 'wr_done_r_reg' into 'rx_data_done_r2_reg' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:403]
WARNING: [Synth 8-6014] Unused sequential element wr_done_r_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:403]
INFO: [Synth 8-6155] done synthesizing module 'usbf_idma' (88#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:115]
INFO: [Synth 8-6157] synthesizing module 'usbf_pe' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:121]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
	Parameter ACK bound to: 0 - type: integer 
	Parameter NACK bound to: 1 - type: integer 
	Parameter STALL bound to: 2 - type: integer 
	Parameter NYET bound to: 3 - type: integer 
	Parameter IDLE bound to: 10'b0000000001 
	Parameter TOKEN bound to: 10'b0000000010 
	Parameter IN bound to: 10'b0000000100 
	Parameter IN2 bound to: 10'b0000001000 
	Parameter OUT bound to: 10'b0000010000 
	Parameter OUT2A bound to: 10'b0000100000 
	Parameter OUT2B bound to: 10'b0001000000 
	Parameter UPDATEW bound to: 10'b0010000000 
	Parameter UPDATE bound to: 10'b0100000000 
	Parameter UPDATE2 bound to: 10'b1000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:427]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:427]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:441]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:441]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:449]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:456]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:456]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:463]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:463]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:482]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:482]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:496]
INFO: [Common 17-14] Message 'Synth 8-3536' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'uc_dpd_set_reg' into 'uc_bsel_set_reg' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:741]
WARNING: [Synth 8-6014] Unused sequential element uc_dpd_set_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:741]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pe' (89#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:121]
INFO: [Synth 8-4471] merging register 'clr_sof_time_reg' into 'frame_no_we_r_reg' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:314]
WARNING: [Synth 8-6014] Unused sequential element clr_sof_time_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:314]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pl' (90#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:105]
INFO: [Synth 8-6157] synthesizing module 'usbf_mem_arb' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_mem_arb.v:95]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usbf_mem_arb' (91#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_mem_arb.v:95]
INFO: [Synth 8-6157] synthesizing module 'usbf_rf' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:411]
INFO: [Synth 8-6157] synthesizing module 'usbf_ep_rf' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:99]
INFO: [Synth 8-6155] done synthesizing module 'usbf_ep_rf' (92#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:99]
INFO: [Synth 8-6155] done synthesizing module 'usbf_rf' (93#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:114]
INFO: [Synth 8-6157] synthesizing module 'usbf_wb' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:100]
	Parameter IDLE bound to: 6'b000001 
	Parameter MA_WR bound to: 6'b000010 
	Parameter MA_RD bound to: 6'b000100 
	Parameter W0 bound to: 6'b001000 
	Parameter W1 bound to: 6'b010000 
	Parameter W2 bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:216]
INFO: [Synth 8-6155] done synthesizing module 'usbf_wb' (94#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:100]
INFO: [Synth 8-6157] synthesizing module 'rtlRam' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/rtlRam.v:1]
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter addrWidth bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rtlRam' (95#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/rtlRam.v:1]
INFO: [Synth 8-6155] done synthesizing module 'usbf_top' (96#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_top.v:115]
WARNING: [Synth 8-6014] Unused sequential element usb_vbus_pad_1_i_reg_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/top.v:261]
WARNING: [Synth 8-6014] Unused sequential element usb_vbus_pad_0_i_reg_reg was removed.  [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/top.v:287]
INFO: [Synth 8-6155] done synthesizing module 'top' (97#1) [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/top.v:49]
WARNING: [Synth 8-3331] design usbf_rf has unconnected port attached
WARNING: [Synth 8-3331] design usbf_mem_arb has unconnected port wclk
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_NACK
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_STALL
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_NYET
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_PRE
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_ERR
WARNING: [Synth 8-3331] design usbf_pe has unconnected port pid_SPLIT
WARNING: [Synth 8-3331] design usbf_pe has unconnected port crc5_err
WARNING: [Synth 8-3331] design usbf_pe has unconnected port fsel
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[3]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[2]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[1]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port ep_sel[0]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[21]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[20]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[19]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[18]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[14]
WARNING: [Synth 8-3331] design usbf_pe has unconnected port csr[13]
WARNING: [Synth 8-3331] design usbf_pl has unconnected port usb_reset
WARNING: [Synth 8-3331] design usbf_pl has unconnected port usb_suspend
WARNING: [Synth 8-3331] design usbf_pl has unconnected port usb_attached
WARNING: [Synth 8-3331] design usbf_utmi_ls has unconnected port rx_active
WARNING: [Synth 8-3331] design usbf_utmi_ls has unconnected port tx_ready
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[15]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[13]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[11]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[9]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[7]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[5]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[3]
WARNING: [Synth 8-3331] design wb_conmax_msel has unconnected port conf[1]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[31]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[30]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[29]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[28]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[27]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[26]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[25]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[24]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[23]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[22]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[21]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[20]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[19]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[18]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[17]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[16]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[10]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[9]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[8]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[7]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[6]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[5]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[4]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[3]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[2]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[1]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_addr[0]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[31]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[30]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[29]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[28]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[27]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[26]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[25]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[24]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[23]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[22]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[21]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[20]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[19]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[18]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[17]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[16]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[15]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[14]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[13]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[12]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[11]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[10]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[9]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[8]
WARNING: [Synth 8-3331] design or1200_pm has unconnected port spr_dat_i[7]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[31]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[30]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[29]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[28]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[27]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[26]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[25]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[24]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[23]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[22]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[21]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[20]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[19]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[18]
WARNING: [Synth 8-3331] design or1200_tt has unconnected port spr_addr[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1821.836 ; gain = 304.000 ; free physical = 10670 ; free virtual = 60143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1824.805 ; gain = 306.969 ; free physical = 10511 ; free virtual = 60026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1824.805 ; gain = 306.969 ; free physical = 10511 ; free virtual = 60026
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/constrs_2/imports/kintex7/top_full.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/constrs_2/imports/kintex7/top_full.xdc:57]
Finished Parsing XDC File [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/constrs_2/imports/kintex7/top_full.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/constrs_2/imports/kintex7/top_full.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2258.992 ; gain = 0.000 ; free physical = 8864 ; free virtual = 58386
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IBUFG => IBUF: 1 instances
  RAMB16_S18 => RAMB18E1: 2 instances
  RAMB16_S36 => RAMB36E1: 2 instances
  RAMB16_S36_S36 => RAMB18E1: 4 instances
  RAMB16_S9 => RAMB18E1: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2258.992 ; gain = 0.000 ; free physical = 8849 ; free virtual = 58371
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 9629 ; free virtual = 59113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 9628 ; free virtual = 59112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 9626 ; free virtual = 59110
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'loadState_reg' in module 'bft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_ic_fsm'
INFO: [Synth 8-5546] ROM "sel_imm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rfwb_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "pre_branch_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "lsu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dcpu_sel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_except'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_dc_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_utmi_ls'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pa'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_idma'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pe'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:454]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:429]
INFO: [Synth 8-5546] ROM "dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'loadState_reg' using encoding 'sequential' in module 'bft'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                  iSTATE |                             0100 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'or1200_ic_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_except'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                 iSTATE0 |                              010 |                              011
                 iSTATE3 |                              001 |                              100
                  iSTATE |                              100 |                              001
                 iSTATE1 |                              011 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_dc_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     POR |                  000000000000001 |                  000000000000001
                  ATTACH |                  000000100000000 |                  000000100000000
                  NORMAL |                  000000000000010 |                  000000000000010
                RES_SUSP |                  000000000000100 |                  000000000000100
                 SUSPEND |                  000000000001000 |                  000000000001000
                   RESET |                  000001000000000 |                  000001000000000
               SPEED_NEG |                  000010000000000 |                  000010000000000
             SPEED_NEG_K |                  000100000000000 |                  000100000000000
             SPEED_NEG_J |                  001000000000000 |                  001000000000000
            SPEED_NEG_HS |                  010000000000000 |                  010000000000000
            SPEED_NEG_FS |                  100000000000000 |                  100000000000000
          RESUME_REQUEST |                  000000000100000 |                  000000000100000
              RESUME_SIG |                  000000010000000 |                  000000010000000
                  RESUME |                  000000000010000 |                  000000000010000
             RESUME_WAIT |                  000000001000000 |                  000000001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_utmi_ls'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                  ACTIVE |                             0010 |                             0010
                   TOKEN |                             0100 |                             0100
                    DATA |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                    WAIT |                            10000 |                            10000
                    DATA |                            00010 |                            00010
                    CRC1 |                            00100 |                            00100
                    CRC2 |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pa'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                 MEM_RD1 |                         00100000 |                         00100000
                 MEM_RD2 |                         01000000 |                         01000000
                 MEM_RD3 |                         10000000 |                         10000000
                WAIT_MRD |                         00000010 |                         00000010
                  MEM_WR |                         00000100 |                         00000100
                 MEM_WR1 |                         00001000 |                         00001000
                 MEM_WR2 |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_idma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                       0000000001 |                       0000000001
                   TOKEN |                       0000000010 |                       0000000010
                      IN |                       0000000100 |                       0000000100
                     IN2 |                       0000001000 |                       0000001000
                     OUT |                       0000010000 |                       0000010000
                 UPDATEW |                       0010000000 |                       0010000000
                   OUT2A |                       0000100000 |                       0000100000
                   OUT2B |                       0001000000 |                       0001000000
                  UPDATE |                       0100000000 |                       0100000000
                 UPDATE2 |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                      W0 |                           001000 |                           001000
                   MA_RD |                           000100 |                           000100
                   MA_WR |                           000010 |                           000010
                      W1 |                           010000 |                           010000
                      W2 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_wb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 9601 ; free virtual = 59088
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'wb_conmax_slave_if:/msel/arb2' (wb_conmax_arb) to 'wb_conmax_slave_if:/msel/arb3'

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |muxpart_ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN      |           1|     40880|
|2     |ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1        |           1|       194|
|3     |muxpart__4_ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK |           1|     40880|
|4     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1      |           1|       543|
|5     |mgtTop__GC0                                     |           1|       802|
|6     |usbf_top                                        |           2|     30275|
|7     |wb_conmax_top                                   |           1|     39016|
|8     |top__GCB1                                       |           1|      8584|
|9     |top__GCB2                                       |           1|     32420|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 64    
	   2 Input     12 Bit       Adders := 32    
	   2 Input     11 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 15    
	   2 Input      7 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 64    
	   2 Input     10 Bit         XORs := 62    
	   2 Input      4 Bit         XORs := 11    
	   2 Input      1 Bit         XORs := 86    
	   4 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 16    
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 16    
	               64 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 217   
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 150   
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 66    
	               12 Bit    Registers := 96    
	               11 Bit    Registers := 66    
	               10 Bit    Registers := 163   
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 54    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 65    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 92    
	                2 Bit    Registers := 104   
	                1 Bit    Registers := 1569  
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 2     
	              32K Bit         RAMs := 31    
	              20K Bit         RAMs := 2     
+---Muxes : 
	  33 Input   1024 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 197   
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 40    
	   9 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	  28 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	  10 Input     29 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	  16 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 15    
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 67    
	   2 Input     12 Bit        Muxes := 32    
	   2 Input     11 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 7     
	  11 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 27    
	   4 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 40    
	   2 Input      6 Bit        Muxes := 9     
	   7 Input      6 Bit        Muxes := 2     
	  33 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 21    
	   5 Input      4 Bit        Muxes := 114   
	   2 Input      4 Bit        Muxes := 33    
	   4 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 81    
	   7 Input      3 Bit        Muxes := 468   
	   2 Input      3 Bit        Muxes := 29    
	   4 Input      3 Bit        Muxes := 15    
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 58    
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 4     
	  19 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 819   
	   6 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 645   
	  16 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 30    
	   9 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 24    
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mgtTop 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module wb_conmax_master_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_arb__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_arb__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_pri_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module wb_conmax_arb__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__23 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__22 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__21 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__20 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__19 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__31 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__30 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__29 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__28 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__27 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__26 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__25 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__24 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__39 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__38 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__37 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__36 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__35 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__34 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__33 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__32 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__47 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__46 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__45 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__44 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__43 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__42 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__41 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__40 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__55 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__54 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__53 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__52 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__51 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__50 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__49 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__48 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__63 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__62 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__61 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__60 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__59 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__58 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__57 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__56 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__71 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__70 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__69 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__68 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__67 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__66 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__65 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__64 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__79 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__78 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__77 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__76 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__75 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__74 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__73 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__72 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__87 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__86 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__85 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__84 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__83 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__82 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__81 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__80 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__95 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__94 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__93 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__92 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__91 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__90 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__89 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__88 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__103 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__102 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__101 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__100 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__99 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__98 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__97 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__96 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__111 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__110 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__109 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__108 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__107 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__106 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__105 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__104 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_pri_dec__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_arb__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
Module wb_conmax_msel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_rf 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 2     
Module async_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module usbf_utmi_ls 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  16 Input      1 Bit        Muxes := 16    
Module usbf_utmi_if 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module usbf_crc5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
Module usbf_crc16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 4     
Module usbf_pd 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 8     
Module usbf_crc16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 4     
Module usbf_pa 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 7     
Module usbf_idma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 6     
Module usbf_pe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	  19 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module usbf_pl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module usbf_mem_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module usbf_ep_rf__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_ep_rf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module usbf_rf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	  21 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 2     
Module usbf_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
Module rtlRam 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module usbf_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module coreTransform__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module coreTransform__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module async_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module bft 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
Module fftTop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module async_fifo__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module or1200_iwb_biu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module or1200_wb_biu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_immu_tlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module or1200_immu_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_ic_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module or1200_spram_512x20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module or1200_ic_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module or1200_genpc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module or1200_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module or1200_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module or1200_rfram_generic 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	  33 Input   1024 Bit        Muxes := 1     
Module or1200_rf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_operandmuxes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  33 Input      6 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_gmultp2_32x32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module or1200_mult_mac 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_sprs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module or1200_mem2reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module or1200_reg2mem 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module or1200_lsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
Module or1200_wbmux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module or1200_freeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_except 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module or1200_cfgr 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     29 Bit        Muxes := 1     
Module or1200_dmmu_tlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module or1200_dmmu_top 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_dc_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 10    
Module or1200_spram_512x20__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module or1200_dc_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_qmem_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
Module async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module or1200_sb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module or1200_du 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 10    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  28 Input     32 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 11    
Module or1200_pic 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
Module or1200_tt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_pm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module or1200_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Synth 8-4471] merging register 'xReg_reg[15:0]' into 'xReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:71]
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-4471] merging register 'xStepReg_reg[15:0]' into 'xStepReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:69]
INFO: [Synth 8-4471] merging register 'uReg_reg[15:0]' into 'uReg_reg[15:0]' [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:70]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[0]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[8]'
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[1]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[9]'
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[2]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[10]'
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[3]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[11]'
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[4]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[12]'
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[5]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[13]'
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[6]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[14]'
INFO: [Synth 8-3886] merging instance 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TXCTRL_OUT_reg[7]' (FDR) to 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/TX_DATA_OUT_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[3]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[4]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[5]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[6]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[7]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[8]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[9]' (FDCE) to 'i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[0]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[1]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg_rep[2]' (FDCE) to 'i_0/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "u1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u0/u0/OpMode_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:122]
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
INFO: [Synth 8-5587] ROM size for "dcpu_sel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpuEngine/or1200_qmem_top/\icqmem_tag_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpuEngine/or1200_qmem_top/\dcqmem_tag_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpuEngine/or1200_qmem_top/\state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpuEngine/or1200_cpu/or1200_except/extend_flush_last_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpuEngine/or1200_ic_top/\or1200_ic_tag/ic_tag0/addr_reg_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpuEngine/or1200_immu_top/\spr_dat_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpuEngine/dwb_biu/\wb_cti_int_reg[3] )
WARNING: [Synth 8-3332] Sequential element (or1200_ic_fsm/FSM_onehot_state_reg[3]) is unused and will be removed from module or1200_ic_top.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[47]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[46]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[45]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[44]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[43]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[42]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[41]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[40]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[39]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[38]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[37]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[36]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[35]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[34]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[33]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[32]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[31]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[30]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[29]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[28]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[27]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[26]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[25]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[24]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[23]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[22]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[21]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[20]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[19]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[18]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[17]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[47]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[46]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[45]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[44]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[43]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[42]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[41]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[40]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[39]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[38]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[37]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[36]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[35]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[34]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[33]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[32]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[31]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[30]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[47]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[46]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[45]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[44]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[43]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[42]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[41]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[40]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[39]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[38]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[37]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[36]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[35]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[34]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[33]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[32]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[31]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[30]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[29]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[28]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[27]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[26]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[25]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[24]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[23]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[22]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[21]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[20]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[19]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[18]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[17]__1) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[47]__2) is unused and will be removed from module or1200_mult_mac.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:48 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 1865 ; free virtual = 51525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|rtlRam:              | snoopyRam_reg                                 | 32 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|or1200_spram_512x20: | ram_reg                                       | 1 K x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|or1200_spram_512x20: | ram_reg                                       | 1 K x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'+A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|coreTransform   | (C'-A2*B2)'    | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|or1200_mult_mac | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|or1200_mult_mac | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|or1200_mult_mac | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|or1200_mult_mac | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance usbf_top:/i_0/usb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbf_top:/i_10/usb_dma_wb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbf_top:/i_20/usb_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbf_top:/i_30/dma_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/i_/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_10/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_20/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_30/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_40/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_50/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_60/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_70/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_80/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_90/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_100/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_110/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_120/fftEngine/fftInst/egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_130/fftEngine/fftInst/egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_140/fftEngine/fftInst/egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_150/fftEngine/fftInst/egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_iwb_dat_i/buffer_fifoi_0/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_iwb_dat_o/buffer_fifoi_0/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dwb_dat_i/buffer_fifoi_0/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dwb_dat_o/buffer_fifoi_0/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_iwb_adr_o/buffer_fifoi_0/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dbg_dat_o/buffer_fifoi_0/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dbg_dat_i/buffer_fifoi_0/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/or1200_ic_top/ic_tag0i_1/or1200_ic_tag/ic_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/or1200_dc_top/dc_tag0i_1/or1200_dc_tag/dc_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |muxpart_ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN      |           8|     40880|
|2     |ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1        |           8|        58|
|3     |muxpart__4_ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK |           8|     40880|
|4     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1      |           8|       349|
|5     |mgtTop__GC0                                     |           1|       645|
|6     |usbf_top                                        |           2|     21262|
|7     |wb_conmax_top                                   |           1|     25089|
|8     |top__GCB1                                       |           1|      6172|
|9     |top__GCB2                                       |           1|     20980|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[31]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_749/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[30]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_830/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[29]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_910/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[28]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_983/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[27]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1061/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[26]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1136/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[25]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1207/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[24]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1282/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[23]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1358/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[22]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1438/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[21]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1517/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[20]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1596/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[19]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1670/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[18]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1747/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[17]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1830/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[16]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1904/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[15]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_1984/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[14]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2059/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[13]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2133/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[12]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2209/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[11]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2276/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[10]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2347/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[9]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2421/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[8]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2492/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[7]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2570/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[6]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2639/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[5]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2742/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[4]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2830/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[3]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2896/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[2]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_2969/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[1]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_3049/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/result[0]' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_3143/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/flagforw' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_3257/Z'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/flag_we' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_556/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/cyforw' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_3259/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/cy_we' to pin 'cpuEngine/or1200_cpu/or1200_alu/i_0/i_291/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[31]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1710/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[30]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1715/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[29]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1720/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[28]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1725/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[27]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1730/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[26]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1735/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[25]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1740/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[24]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1745/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[23]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1750/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[22]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1755/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[21]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1760/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[20]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1765/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[19]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1770/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[18]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1775/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[17]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1780/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[16]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1785/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[15]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1790/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[14]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1795/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[13]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1800/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[12]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1805/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[11]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1810/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[10]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1815/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[9]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1820/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[8]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1825/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[7]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1830/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[6]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1835/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[5]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1840/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[4]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1845/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[3]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1850/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[2]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1855/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[1]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1860/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/mult_mac_result[0]' to pin 'cpuEngine/or1200_cpu/or1200_mult_mac/i_1/i_1867/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/shrot_op[1]' to pin '{cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/shrot_op[0]' to pin '{cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/comp_op[3]' to pin '{cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/comp_op[2]' to pin '{cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/comp_op[1]' to pin '{cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuEngine/or1200_cpu/or1200_alu/comp_op[0]' to pin '{cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]/Q}'
INFO: [Synth 8-5819] Moved 74 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:03:03 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 650 ; free virtual = 50325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/m3/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/m2/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/m7/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/m6/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/m4/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/m5/s15_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/s4/m5_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/s3/m5_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/s2/m5_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/s1/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/s0/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbArbEngine/s15/m5_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN__GBM1:/\tx_data_ram_r_reg[31] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:43 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 18900 ; free virtual = 66967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|rtlRam:              | snoopyRam_reg                                 | 32 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|async_fifo:          | infer_fifo.block_ram_performance.fifo_ram_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|or1200_spram_512x20: | ram_reg                                       | 1 K x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|or1200_spram_512x20: | ram_reg                                       | 1 K x 20(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+---------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1 |           8|       182|
|2     |mgtTop__GC0                                |           1|       613|
|3     |usbf_top                                   |           2|     21262|
|4     |wb_conmax_top                              |           1|      2290|
|5     |top__GCB1                                  |           1|      6172|
|6     |top__GCB2                                  |           1|     21078|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance usbEngine0/usb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine0/usb_dma_wb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine0/usb_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine0/dma_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fftEngine/fftInst/egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:120]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:120]
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances i_1/\cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  and i_1/\cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  because of non-equivalent assertions
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:125]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:125]
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_iwb_dat_i/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_iwb_dat_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dwb_dat_i/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dwb_dat_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_iwb_adr_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dbg_dat_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/cpu_dbg_dat_i/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/or1200_ic_top/or1200_ic_tag/ic_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/cpuEngine/or1200_dc_top/or1200_dc_tag/dc_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:18 ; elapsed = 00:04:07 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 17296 ; free virtual = 65637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1    |           1|       125|
|2     |mgtTop__GC0                                   |           1|       184|
|3     |usbf_top                                      |           2|     11565|
|4     |wb_conmax_top                                 |           1|      1221|
|5     |top__GCB1                                     |           1|      3889|
|6     |top__GCB2                                     |           1|      9931|
|7     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1__1 |           1|       125|
|8     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1__2 |           1|       125|
|9     |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1__3 |           1|       125|
|10    |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1__4 |           1|       125|
|11    |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1__5 |           1|       125|
|12    |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1__6 |           1|       125|
|13    |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK__GBM1__7 |           1|       125|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  and \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  and \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  and \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  and \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  and \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  and \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  and \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  and \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  and \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  and \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  and \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  and \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  and \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  and \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  and \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[0]  and \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[21]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[2]  and \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[23]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/comp_op_reg[3]  and \cpuEngine/or1200_cpu/or1200_ctrl/ex_insn_reg[24]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[0]  and \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[6]  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \cpuEngine/or1200_cpu/or1200_ctrl/shrot_op_reg[1]  and \cpuEngine/or1200_cpu/or1200_ctrl/spr_addrimm_reg[7]  because of non-equivalent assertions
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:125]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:125]
INFO: [Synth 8-6837] The timing for the instance usbEngine0/usb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine0/usb_dma_wb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine0/usb_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine0/dma_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine1/usb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine1/usb_dma_wb_in/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine1/usb_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance usbEngine1/dma_out/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fftEngine/fftInst/egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/cpu_iwb_dat_i/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/cpu_iwb_dat_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/cpu_dwb_dat_i/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/cpu_dwb_dat_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/cpu_iwb_adr_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/cpu_dbg_dat_o/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/cpu_dbg_dat_i/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/or1200_ic_top/or1200_ic_tag/ic_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuEngine/or1200_dc_top/or1200_dc_tag/dc_tag0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net \usbEngine1/sram_we_o  is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \usbEngine0/sram_we_o  is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 13 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:26 ; elapsed = 00:04:16 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 16696 ; free virtual = 65052
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:26 ; elapsed = 00:04:16 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 16684 ; free virtual = 65041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:04:22 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 15993 ; free virtual = 64367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:04:22 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 15982 ; free virtual = 64359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:33 ; elapsed = 00:04:23 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 15912 ; free virtual = 64263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:33 ; elapsed = 00:04:23 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 15900 ; free virtual = 64252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | usbEngine0/u1/u0/d2_reg[7] | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|top         | usbEngine1/u1/u0/d2_reg[7] | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |BUFG           |    12|
|2     |CARRY4         |  1073|
|3     |DSP48E1        |    64|
|4     |DSP48E1_1      |     2|
|5     |DSP48E1_2      |     2|
|6     |FIFO36E1       |     1|
|7     |GTXE2_CHANNEL  |     8|
|8     |IBUFDS_GTE2    |     4|
|9     |LUT1           |   757|
|10    |LUT2           |  3992|
|11    |LUT3           |  2691|
|12    |LUT4           |  3002|
|13    |LUT5           |  3469|
|14    |LUT6           |  7524|
|15    |MMCME2_ADV     |     1|
|16    |MUXF7          |   816|
|17    |MUXF8          |   172|
|18    |RAMB16_S18     |     2|
|19    |RAMB16_S36     |     2|
|20    |RAMB16_S36_S36 |     4|
|21    |RAMB16_S9      |    12|
|22    |RAMB36E1       |    31|
|23    |RAMB36E1_2     |     2|
|24    |RAMB36E1_3     |    64|
|25    |SRL16E         |    16|
|26    |FDCE           |  5387|
|27    |FDPE           |   331|
|28    |FDRE           |  6728|
|29    |FDSE           |  3193|
|30    |IBUF           |    58|
|31    |IBUFG          |     1|
|32    |OBUF           |    44|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                   |Module                                  |Cells |
+------+---------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                        |                                        | 39465|
|2     |  clkgen                                                                   |clock_generator                         |     8|
|3     |  cpuEngine                                                                |or1200_top                              | 10439|
|4     |    cpu_dbg_dat_i                                                          |FifoBuffer_162                          |   185|
|5     |      buffer_fifo                                                          |async_fifo_182                          |   185|
|6     |    cpu_dbg_dat_o                                                          |FifoBuffer_163                          |   153|
|7     |      buffer_fifo                                                          |async_fifo_181                          |   153|
|8     |    cpu_dwb_dat_i                                                          |FifoBuffer_164                          |   153|
|9     |      buffer_fifo                                                          |async_fifo_180                          |   153|
|10    |    cpu_dwb_dat_o                                                          |FifoBuffer_165                          |   153|
|11    |      buffer_fifo                                                          |async_fifo_179                          |   153|
|12    |    cpu_iwb_adr_o                                                          |FifoBuffer_166                          |   387|
|13    |      buffer_fifo                                                          |async_fifo_178                          |   387|
|14    |    cpu_iwb_dat_i                                                          |FifoBuffer_167                          |   153|
|15    |      buffer_fifo                                                          |async_fifo_177                          |   153|
|16    |    cpu_iwb_dat_o                                                          |FifoBuffer_168                          |   297|
|17    |      buffer_fifo                                                          |async_fifo_176                          |   297|
|18    |    dwb_biu                                                                |or1200_wb_biu                           |   240|
|19    |    iwb_biu                                                                |or1200_iwb_biu                          |   210|
|20    |    or1200_cpu                                                             |or1200_cpu                              |  6524|
|21    |      or1200_alu                                                           |or1200_alu                              |  1101|
|22    |      or1200_ctrl                                                          |or1200_ctrl                             |  1406|
|23    |      or1200_except                                                        |or1200_except                           |   553|
|24    |      or1200_freeze                                                        |or1200_freeze                           |     6|
|25    |      or1200_genpc                                                         |or1200_genpc                            |    38|
|26    |      or1200_if                                                            |or1200_if                               |   153|
|27    |      or1200_lsu                                                           |or1200_lsu                              |   158|
|28    |        or1200_mem2reg                                                     |or1200_mem2reg                          |    41|
|29    |      or1200_mult_mac                                                      |or1200_mult_mac                         |   696|
|30    |        or1200_gmultp2_32x32                                               |or1200_gmultp2_32x32                    |   271|
|31    |      or1200_operandmuxes                                                  |or1200_operandmuxes                     |   322|
|32    |      or1200_rf                                                            |or1200_rf                               |  2036|
|33    |        rf_a                                                               |or1200_rfram_generic                    |  1966|
|34    |      or1200_sprs                                                          |or1200_sprs                             |    22|
|35    |      or1200_wbmux                                                         |or1200_wbmux                            |    33|
|36    |    or1200_dc_top                                                          |or1200_dc_top                           |   268|
|37    |      or1200_dc_fsm                                                        |or1200_dc_fsm                           |   183|
|38    |      or1200_dc_ram                                                        |or1200_dc_ram                           |     4|
|39    |        dc_ram                                                             |or1200_spram_2048x32_bw_175             |     4|
|40    |      or1200_dc_tag                                                        |or1200_dc_tag                           |    81|
|41    |        dc_tag0                                                            |or1200_spram_512x20_174                 |    81|
|42    |    or1200_dmmu_top                                                        |or1200_dmmu_top                         |    55|
|43    |      or1200_dmmu_tlb                                                      |or1200_dmmu_tlb                         |    35|
|44    |        dtlb_mr_ram                                                        |or1200_spram_64x14_173                  |     3|
|45    |        dtlb_tr_ram                                                        |or1200_spram_64x24                      |    30|
|46    |    or1200_du                                                              |or1200_du                               |   763|
|47    |      tbar_ram                                                             |or1200_dpram_256x32                     |     1|
|48    |      tbia_ram                                                             |or1200_dpram_256x32_170                 |    12|
|49    |      tbim_ram                                                             |or1200_dpram_256x32_171                 |    14|
|50    |      tbts_ram                                                             |or1200_dpram_256x32_172                 |     1|
|51    |    or1200_ic_top                                                          |or1200_ic_top                           |   211|
|52    |      or1200_ic_fsm                                                        |or1200_ic_fsm                           |   144|
|53    |      or1200_ic_ram                                                        |or1200_ic_ram                           |     4|
|54    |        ic_ram0                                                            |or1200_spram_2048x32_bw_169             |     4|
|55    |      or1200_ic_tag                                                        |or1200_ic_tag                           |    63|
|56    |        ic_tag0                                                            |or1200_spram_512x20                     |    63|
|57    |    or1200_immu_top                                                        |or1200_immu_top                         |   192|
|58    |      or1200_immu_tlb                                                      |or1200_immu_tlb                         |    44|
|59    |        itlb_mr_ram                                                        |or1200_spram_64x14                      |     3|
|60    |        itlb_tr_ram                                                        |or1200_spram_64x22                      |    39|
|61    |    or1200_pic                                                             |or1200_pic                              |    47|
|62    |    or1200_pm                                                              |or1200_pm                               |    12|
|63    |    or1200_qmem_top                                                        |or1200_qmem_top                         |   237|
|64    |      or1200_qmem_ram                                                      |or1200_spram_2048x32_bw                 |    36|
|65    |    or1200_sb                                                              |or1200_sb                               |    73|
|66    |      or1200_sb_fifo                                                       |or1200_sb_fifo                          |    71|
|67    |        async_fifo                                                         |async_fifo__parameterized0              |    71|
|68    |          \hard_fifo.fifo_gen[68].fifo36_2_inst.FIFO_DUALCLOCK_MACRO_inst  |FIFO_DUALCLOCK_MACRO                    |    71|
|69    |    or1200_tt                                                              |or1200_tt                               |   122|
|70    |  fftEngine                                                                |fftTop                                  |  3867|
|71    |    fftInst                                                                |bft                                     |  3728|
|72    |      arnd1                                                                |round_1                                 |   272|
|73    |        \transformLoop[0].ct                                               |coreTransform_154                       |    34|
|74    |        \transformLoop[1].ct                                               |coreTransform_155                       |    34|
|75    |        \transformLoop[2].ct                                               |coreTransform_156                       |    34|
|76    |        \transformLoop[3].ct                                               |coreTransform_157                       |    34|
|77    |        \transformLoop[4].ct                                               |coreTransform_158                       |    34|
|78    |        \transformLoop[5].ct                                               |coreTransform_159                       |    34|
|79    |        \transformLoop[6].ct                                               |coreTransform_160                       |    34|
|80    |        \transformLoop[7].ct                                               |coreTransform_161                       |    34|
|81    |      arnd2                                                                |round_2                                 |   272|
|82    |        ct0                                                                |coreTransform_146                       |    34|
|83    |        ct1                                                                |coreTransform_147                       |    34|
|84    |        ct2                                                                |coreTransform_148                       |    34|
|85    |        ct3                                                                |coreTransform_149                       |    34|
|86    |        ct4                                                                |coreTransform_150                       |    34|
|87    |        ct5                                                                |coreTransform_151                       |    34|
|88    |        ct6                                                                |coreTransform_152                       |    34|
|89    |        ct7                                                                |coreTransform_153                       |    34|
|90    |      arnd3                                                                |round_3                                 |   272|
|91    |        \transformLoop[0].ct0                                              |coreTransform_138                       |    34|
|92    |        \transformLoop[0].ct1                                              |coreTransform_139                       |    34|
|93    |        \transformLoop[1].ct0                                              |coreTransform_140                       |    34|
|94    |        \transformLoop[1].ct1                                              |coreTransform_141                       |    34|
|95    |        \transformLoop[2].ct0                                              |coreTransform_142                       |    34|
|96    |        \transformLoop[2].ct1                                              |coreTransform_143                       |    34|
|97    |        \transformLoop[3].ct0                                              |coreTransform_144                       |    34|
|98    |        \transformLoop[3].ct1                                              |coreTransform_145                       |    34|
|99    |      arnd4                                                                |round_4                                 |   272|
|100   |        \transformLoop[0].ct                                               |coreTransform                           |    34|
|101   |        \transformLoop[1].ct                                               |coreTransform_131                       |    34|
|102   |        \transformLoop[2].ct                                               |coreTransform_132                       |    34|
|103   |        \transformLoop[3].ct                                               |coreTransform_133                       |    34|
|104   |        \transformLoop[4].ct                                               |coreTransform_134                       |    34|
|105   |        \transformLoop[5].ct                                               |coreTransform_135                       |    34|
|106   |        \transformLoop[6].ct                                               |coreTransform_136                       |    34|
|107   |        \transformLoop[7].ct                                               |coreTransform_137                       |    34|
|108   |      \egressLoop[0].egressFifo                                            |FifoBuffer_99                           |   186|
|109   |        buffer_fifo                                                        |async_fifo_130                          |   186|
|110   |      \egressLoop[1].egressFifo                                            |FifoBuffer_100                          |   155|
|111   |        buffer_fifo                                                        |async_fifo_129                          |   155|
|112   |      \egressLoop[2].egressFifo                                            |FifoBuffer_101                          |   154|
|113   |        buffer_fifo                                                        |async_fifo_128                          |   154|
|114   |      \egressLoop[3].egressFifo                                            |FifoBuffer_102                          |   218|
|115   |        buffer_fifo                                                        |async_fifo_127                          |   218|
|116   |      \egressLoop[4].egressFifo                                            |FifoBuffer_103                          |   155|
|117   |        buffer_fifo                                                        |async_fifo_126                          |   155|
|118   |      \egressLoop[5].egressFifo                                            |FifoBuffer_104                          |   154|
|119   |        buffer_fifo                                                        |async_fifo_125                          |   154|
|120   |      \egressLoop[6].egressFifo                                            |FifoBuffer_105                          |   154|
|121   |        buffer_fifo                                                        |async_fifo_124                          |   154|
|122   |      \egressLoop[7].egressFifo                                            |FifoBuffer_106                          |   157|
|123   |        buffer_fifo                                                        |async_fifo_123                          |   157|
|124   |      \ingressLoop[0].ingressFifo                                          |FifoBuffer_107                          |   154|
|125   |        buffer_fifo                                                        |async_fifo_122                          |   154|
|126   |      \ingressLoop[1].ingressFifo                                          |FifoBuffer_108                          |   155|
|127   |        buffer_fifo                                                        |async_fifo_121                          |   155|
|128   |      \ingressLoop[2].ingressFifo                                          |FifoBuffer_109                          |   155|
|129   |        buffer_fifo                                                        |async_fifo_120                          |   155|
|130   |      \ingressLoop[3].ingressFifo                                          |FifoBuffer_110                          |   155|
|131   |        buffer_fifo                                                        |async_fifo_119                          |   155|
|132   |      \ingressLoop[4].ingressFifo                                          |FifoBuffer_111                          |   155|
|133   |        buffer_fifo                                                        |async_fifo_118                          |   155|
|134   |      \ingressLoop[5].ingressFifo                                          |FifoBuffer_112                          |   155|
|135   |        buffer_fifo                                                        |async_fifo_117                          |   155|
|136   |      \ingressLoop[6].ingressFifo                                          |FifoBuffer_113                          |   155|
|137   |        buffer_fifo                                                        |async_fifo_116                          |   155|
|138   |      \ingressLoop[7].ingressFifo                                          |FifoBuffer_114                          |   155|
|139   |        buffer_fifo                                                        |async_fifo_115                          |   155|
|140   |  mgtEngine                                                                |mgtTop                                  |  1142|
|141   |    ROCKETIO_WRAPPER_TILE_i                                                |ROCKETIO_WRAPPER_TILE                   |    26|
|142   |      gt0_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT                |     3|
|143   |      gt1_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT_92             |     3|
|144   |      gt2_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT_93             |     3|
|145   |      gt3_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT_94             |     4|
|146   |      gt4_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT_95             |     3|
|147   |      gt5_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT_96             |     3|
|148   |      gt6_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT_97             |     4|
|149   |      gt7_ROCKETIO_WRAPPER_TILE_i                                          |ROCKETIO_WRAPPER_TILE_GT_98             |     3|
|150   |    gt0_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK    |   126|
|151   |    gt1_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK_85 |   126|
|152   |    gt2_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK_86 |   126|
|153   |    gt3_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK_87 |   126|
|154   |    gt4_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK_88 |   126|
|155   |    gt5_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK_89 |   126|
|156   |    gt6_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK_90 |   126|
|157   |    gt7_frame_check                                                        |ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK_91 |   126|
|158   |    gt_usrclk_source                                                       |ROCKETIO_WRAPPER_TILE_GT_USRCLK_SOURCE  |     9|
|159   |  usbEngine0                                                               |usbf_top                                | 11567|
|160   |    dma_out                                                                |FifoBuffer_50                           |   155|
|161   |      buffer_fifo                                                          |async_fifo_84                           |   155|
|162   |    u0                                                                     |usbf_utmi_if_51                         |   263|
|163   |      u0                                                                   |usbf_utmi_ls_83                         |   240|
|164   |    u1                                                                     |usbf_pl_52                              |  1105|
|165   |      u0                                                                   |usbf_pd_79                              |   139|
|166   |      u1                                                                   |usbf_pa_80                              |    73|
|167   |      u2                                                                   |usbf_idma_81                            |   469|
|168   |      u3                                                                   |usbf_pe_82                              |   372|
|169   |    u2                                                                     |usbf_mem_arb_53                         |     1|
|170   |    u4                                                                     |usbf_rf_54                              |  8659|
|171   |      u0                                                                   |usbf_ep_rf_63                           |   677|
|172   |      u1                                                                   |usbf_ep_rf_64                           |   437|
|173   |      u10                                                                  |usbf_ep_rf_65                           |   475|
|174   |      u11                                                                  |usbf_ep_rf_66                           |   436|
|175   |      u12                                                                  |usbf_ep_rf_67                           |   566|
|176   |      u13                                                                  |usbf_ep_rf_68                           |   434|
|177   |      u14                                                                  |usbf_ep_rf_69                           |   581|
|178   |      u15                                                                  |usbf_ep_rf_70                           |   436|
|179   |      u2                                                                   |usbf_ep_rf_71                           |   500|
|180   |      u3                                                                   |usbf_ep_rf_72                           |   738|
|181   |      u4                                                                   |usbf_ep_rf_73                           |   489|
|182   |      u5                                                                   |usbf_ep_rf_74                           |   434|
|183   |      u6                                                                   |usbf_ep_rf_75                           |   559|
|184   |      u7                                                                   |usbf_ep_rf_76                           |   526|
|185   |      u8                                                                   |usbf_ep_rf_77                           |   697|
|186   |      u9                                                                   |usbf_ep_rf_78                           |   435|
|187   |    u5                                                                     |usbf_wb_55                              |    62|
|188   |    usbEngineSRAM                                                          |rtlRam_56                               |    64|
|189   |    usb_dma_wb_in                                                          |FifoBuffer_57                           |   858|
|190   |      buffer_fifo                                                          |async_fifo_62                           |   858|
|191   |    usb_in                                                                 |FifoBuffer_58                           |   156|
|192   |      buffer_fifo                                                          |async_fifo_61                           |   156|
|193   |    usb_out                                                                |FifoBuffer_59                           |   171|
|194   |      buffer_fifo                                                          |async_fifo_60                           |   171|
|195   |  usbEngine1                                                               |usbf_top_0                              | 11567|
|196   |    dma_out                                                                |FifoBuffer                              |   155|
|197   |      buffer_fifo                                                          |async_fifo_49                           |   155|
|198   |    u0                                                                     |usbf_utmi_if                            |   263|
|199   |      u0                                                                   |usbf_utmi_ls                            |   240|
|200   |    u1                                                                     |usbf_pl                                 |  1105|
|201   |      u0                                                                   |usbf_pd                                 |   139|
|202   |      u1                                                                   |usbf_pa                                 |    73|
|203   |      u2                                                                   |usbf_idma                               |   469|
|204   |      u3                                                                   |usbf_pe                                 |   372|
|205   |    u2                                                                     |usbf_mem_arb                            |     1|
|206   |    u4                                                                     |usbf_rf                                 |  8659|
|207   |      u0                                                                   |usbf_ep_rf                              |   677|
|208   |      u1                                                                   |usbf_ep_rf_34                           |   437|
|209   |      u10                                                                  |usbf_ep_rf_35                           |   475|
|210   |      u11                                                                  |usbf_ep_rf_36                           |   436|
|211   |      u12                                                                  |usbf_ep_rf_37                           |   566|
|212   |      u13                                                                  |usbf_ep_rf_38                           |   434|
|213   |      u14                                                                  |usbf_ep_rf_39                           |   581|
|214   |      u15                                                                  |usbf_ep_rf_40                           |   436|
|215   |      u2                                                                   |usbf_ep_rf_41                           |   500|
|216   |      u3                                                                   |usbf_ep_rf_42                           |   738|
|217   |      u4                                                                   |usbf_ep_rf_43                           |   489|
|218   |      u5                                                                   |usbf_ep_rf_44                           |   434|
|219   |      u6                                                                   |usbf_ep_rf_45                           |   559|
|220   |      u7                                                                   |usbf_ep_rf_46                           |   526|
|221   |      u8                                                                   |usbf_ep_rf_47                           |   697|
|222   |      u9                                                                   |usbf_ep_rf_48                           |   435|
|223   |    u5                                                                     |usbf_wb                                 |    62|
|224   |    usbEngineSRAM                                                          |rtlRam                                  |    64|
|225   |    usb_dma_wb_in                                                          |FifoBuffer_29                           |   858|
|226   |      buffer_fifo                                                          |async_fifo_33                           |   858|
|227   |    usb_in                                                                 |FifoBuffer_30                           |   156|
|228   |      buffer_fifo                                                          |async_fifo_32                           |   156|
|229   |    usb_out                                                                |FifoBuffer_31                           |   171|
|230   |      buffer_fifo                                                          |async_fifo                              |   171|
|231   |  wbArbEngine                                                              |wb_conmax_top                           |   753|
|232   |    m0                                                                     |wb_conmax_master_if                     |    38|
|233   |    m1                                                                     |wb_conmax_master_if_1                   |    40|
|234   |    rf                                                                     |wb_conmax_rf                            |   430|
|235   |    s0                                                                     |wb_conmax_slave_if                      |    75|
|236   |      msel                                                                 |wb_conmax_msel_26                       |    72|
|237   |        arb0                                                               |wb_conmax_arb_27                        |     2|
|238   |        arb1                                                               |wb_conmax_arb_28                        |    68|
|239   |    s1                                                                     |wb_conmax_slave_if_2                    |    80|
|240   |      msel                                                                 |wb_conmax_msel                          |    77|
|241   |        arb0                                                               |wb_conmax_arb_24                        |     2|
|242   |        arb1                                                               |wb_conmax_arb_25                        |    73|
|243   |    s15                                                                    |wb_conmax_slave_if__parameterized0      |    13|
|244   |      msel                                                                 |wb_conmax_msel__parameterized0_19       |    10|
|245   |        arb0                                                               |wb_conmax_arb_20                        |     4|
|246   |        arb1                                                               |wb_conmax_arb_21                        |     1|
|247   |        arb2                                                               |wb_conmax_arb_22                        |     1|
|248   |        arb3                                                               |wb_conmax_arb_23                        |     1|
|249   |    s2                                                                     |wb_conmax_slave_if__parameterized0_3    |    16|
|250   |      msel                                                                 |wb_conmax_msel__parameterized0_14       |    13|
|251   |        arb0                                                               |wb_conmax_arb_15                        |     7|
|252   |        arb1                                                               |wb_conmax_arb_16                        |     1|
|253   |        arb2                                                               |wb_conmax_arb_17                        |     1|
|254   |        arb3                                                               |wb_conmax_arb_18                        |     1|
|255   |    s3                                                                     |wb_conmax_slave_if__parameterized0_4    |    17|
|256   |      msel                                                                 |wb_conmax_msel__parameterized0_9        |    14|
|257   |        arb0                                                               |wb_conmax_arb_10                        |     8|
|258   |        arb1                                                               |wb_conmax_arb_11                        |     1|
|259   |        arb2                                                               |wb_conmax_arb_12                        |     1|
|260   |        arb3                                                               |wb_conmax_arb_13                        |     1|
|261   |    s4                                                                     |wb_conmax_slave_if__parameterized0_5    |    12|
|262   |      msel                                                                 |wb_conmax_msel__parameterized0          |     9|
|263   |        arb0                                                               |wb_conmax_arb                           |     3|
|264   |        arb1                                                               |wb_conmax_arb_6                         |     1|
|265   |        arb2                                                               |wb_conmax_arb_7                         |     1|
|266   |        arb3                                                               |wb_conmax_arb_8                         |     1|
+------+---------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:33 ; elapsed = 00:04:23 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 15909 ; free virtual = 64260
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 209 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:19 ; elapsed = 00:04:16 . Memory (MB): peak = 2258.992 ; gain = 306.969 ; free physical = 18500 ; free virtual = 66910
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:04:29 . Memory (MB): peak = 2258.992 ; gain = 741.156 ; free physical = 18527 ; free virtual = 66909
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2249 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.004 ; gain = 0.000 ; free physical = 17898 ; free virtual = 66305
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IBUFG => IBUF: 1 instances
  RAMB16_S18 => RAMB18E1: 2 instances
  RAMB16_S36 => RAMB36E1: 2 instances
  RAMB16_S36_S36 => RAMB18E1: 4 instances
  RAMB16_S9 => RAMB18E1: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
868 Infos, 321 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:45 ; elapsed = 00:04:40 . Memory (MB): peak = 2283.004 ; gain = 958.199 ; free physical = 18693 ; free virtual = 67100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.004 ; gain = 0.000 ; free physical = 18695 ; free virtual = 67103
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.016 ; gain = 24.012 ; free physical = 18330 ; free virtual = 66705
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 14:08:32 2019...
