Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Nov 10 23:30:02 2020
| Host             : LAPTOP-OLD0V0UK running 64-bit major release  (build 9200)
| Command          : report_power -file p2implement_power_routed.rpt -pb p2implement_power_summary_routed.pb -rpx p2implement_power_routed.rpx
| Design           : p2implement
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 14.544 (Junction temp exceeded!) |
| Dynamic (W)              | 14.303                           |
| Device Static (W)        | 0.241                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 12.3                             |
| Junction Temperature (C) | 97.7                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.228 |      952 |       --- |             --- |
|   LUT as Logic           |     1.889 |      369 |     20800 |            1.77 |
|   LUT as Distributed RAM |     0.200 |       60 |      9600 |            0.63 |
|   Register               |     0.109 |      344 |     41600 |            0.83 |
|   CARRY4                 |     0.019 |       11 |      8150 |            0.13 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     2.472 |      794 |       --- |             --- |
| Block RAM                |     0.003 |      0.5 |        50 |            1.00 |
| I/O                      |     9.600 |       19 |       106 |           17.92 |
| Static Power             |     0.241 |          |           |                 |
| Total                    |    14.544 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.881 |       4.735 |      0.146 |
| Vccaux    |       1.800 |     0.379 |       0.351 |      0.029 |
| Vcco33    |       3.300 |     2.709 |       2.708 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| p2implement                     |    14.303 |
|   B                             |     0.012 |
|   D1                            |     0.179 |
|   P2PIP                         |     4.173 |
|     ALUCONTROL                  |     0.124 |
|     CONTROL                     |     0.044 |
|     DATAMEM                     |     0.009 |
|     EQUAL                       |     0.002 |
|     EXMEMREG                    |     0.785 |
|     IDEXREG                     |     0.450 |
|     IFIDREG                     |     0.407 |
|     MEMWBREG                    |     0.919 |
|     PCA                         |     1.082 |
|     REGFILE                     |     0.353 |
|       storage_reg_r1_0_31_0_5   |     0.023 |
|       storage_reg_r1_0_31_12_17 |     0.029 |
|       storage_reg_r1_0_31_18_23 |     0.043 |
|       storage_reg_r1_0_31_24_29 |     0.043 |
|       storage_reg_r1_0_31_30_31 |     0.014 |
|       storage_reg_r1_0_31_6_11  |     0.017 |
|       storage_reg_r2_0_31_0_5   |     0.021 |
|       storage_reg_r2_0_31_12_17 |     0.026 |
|       storage_reg_r2_0_31_18_23 |     0.029 |
|       storage_reg_r2_0_31_24_29 |     0.028 |
|       storage_reg_r2_0_31_30_31 |     0.008 |
|       storage_reg_r2_0_31_6_11  |     0.016 |
|       storage_reg_r3_0_31_0_5   |     0.018 |
|       storage_reg_r3_0_31_12_17 |     0.025 |
|       storage_reg_r3_0_31_6_11  |     0.013 |
|   R                             |     0.096 |
+---------------------------------+-----------+


