<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom4.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__sercom4_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_SERCOM4_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_SERCOM4_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for SERCOM4 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM4_I2CM_CTRLA     (0x42001800U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_SERCOM4_I2CM_CTRLB     (0x42001804U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_SERCOM4_I2CM_BAUD      (0x4200180CU) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_SERCOM4_I2CM_INTENCLR  (0x42001814U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_SERCOM4_I2CM_INTENSET  (0x42001816U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_SERCOM4_I2CM_INTFLAG   (0x42001818U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_SERCOM4_I2CM_STATUS    (0x4200181AU) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_SERCOM4_I2CM_SYNCBUSY  (0x4200181CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_SERCOM4_I2CM_ADDR      (0x42001824U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_SERCOM4_I2CM_DATA      (0x42001828U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_SERCOM4_I2CM_DBGCTRL   (0x42001830U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_SERCOM4_I2CS_CTRLA     (0x42001800U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_SERCOM4_I2CS_CTRLB     (0x42001804U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_SERCOM4_I2CS_INTENCLR  (0x42001814U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_SERCOM4_I2CS_INTENSET  (0x42001816U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_SERCOM4_I2CS_INTFLAG   (0x42001818U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_SERCOM4_I2CS_STATUS    (0x4200181AU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_SERCOM4_I2CS_SYNCBUSY  (0x4200181CU) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_SERCOM4_I2CS_ADDR      (0x42001824U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_SERCOM4_I2CS_DATA      (0x42001828U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_SERCOM4_SPI_CTRLA      (0x42001800U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_SERCOM4_SPI_CTRLB      (0x42001804U) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define REG_SERCOM4_SPI_BAUD       (0x4200180CU) </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define REG_SERCOM4_SPI_INTENCLR   (0x42001814U) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#define REG_SERCOM4_SPI_INTENSET   (0x42001816U) </span>
<a name="l00074"></a>00074 <span class="preprocessor">#define REG_SERCOM4_SPI_INTFLAG    (0x42001818U) </span>
<a name="l00075"></a>00075 <span class="preprocessor">#define REG_SERCOM4_SPI_STATUS     (0x4200181AU) </span>
<a name="l00076"></a>00076 <span class="preprocessor">#define REG_SERCOM4_SPI_SYNCBUSY   (0x4200181CU) </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define REG_SERCOM4_SPI_ADDR       (0x42001824U) </span>
<a name="l00078"></a>00078 <span class="preprocessor">#define REG_SERCOM4_SPI_DATA       (0x42001828U) </span>
<a name="l00079"></a>00079 <span class="preprocessor">#define REG_SERCOM4_SPI_DBGCTRL    (0x42001830U) </span>
<a name="l00080"></a>00080 <span class="preprocessor">#define REG_SERCOM4_USART_CTRLA    (0x42001800U) </span>
<a name="l00081"></a>00081 <span class="preprocessor">#define REG_SERCOM4_USART_CTRLB    (0x42001804U) </span>
<a name="l00082"></a>00082 <span class="preprocessor">#define REG_SERCOM4_USART_BAUD     (0x4200180CU) </span>
<a name="l00083"></a>00083 <span class="preprocessor">#define REG_SERCOM4_USART_RXPL     (0x4200180EU) </span>
<a name="l00084"></a>00084 <span class="preprocessor">#define REG_SERCOM4_USART_INTENCLR (0x42001814U) </span>
<a name="l00085"></a>00085 <span class="preprocessor">#define REG_SERCOM4_USART_INTENSET (0x42001816U) </span>
<a name="l00086"></a>00086 <span class="preprocessor">#define REG_SERCOM4_USART_INTFLAG  (0x42001818U) </span>
<a name="l00087"></a>00087 <span class="preprocessor">#define REG_SERCOM4_USART_STATUS   (0x4200181AU) </span>
<a name="l00088"></a>00088 <span class="preprocessor">#define REG_SERCOM4_USART_SYNCBUSY (0x4200181CU) </span>
<a name="l00089"></a>00089 <span class="preprocessor">#define REG_SERCOM4_USART_DATA     (0x42001828U) </span>
<a name="l00090"></a>00090 <span class="preprocessor">#define REG_SERCOM4_USART_DBGCTRL  (0x42001830U) </span>
<a name="l00091"></a>00091 <span class="preprocessor">#else</span>
<a name="l00092"></a><a class="code" href="ins__sercom4_8h.html#a550f3213a3631f445a54564ed317b4a7">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM4_I2CM_CTRLA     (*(RwReg  *)0x42001800U) </span>
<a name="l00093"></a><a class="code" href="ins__sercom4_8h.html#af9eb4408c5d25ede4647ff23a2502be6">00093</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_CTRLB     (*(RwReg  *)0x42001804U) </span>
<a name="l00094"></a><a class="code" href="ins__sercom4_8h.html#a2ad881e875b3133fb623f5983485296d">00094</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_BAUD      (*(RwReg  *)0x4200180CU) </span>
<a name="l00095"></a><a class="code" href="ins__sercom4_8h.html#a61a97abaffd4ef3887cc73f7e91a2b58">00095</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_INTENCLR  (*(RwReg8 *)0x42001814U) </span>
<a name="l00096"></a><a class="code" href="ins__sercom4_8h.html#a777f1a8763d887c585a2bbd513b4013d">00096</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_INTENSET  (*(RwReg8 *)0x42001816U) </span>
<a name="l00097"></a><a class="code" href="ins__sercom4_8h.html#a010320e7844c6a7b23225e447878b526">00097</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_INTFLAG   (*(RwReg8 *)0x42001818U) </span>
<a name="l00098"></a><a class="code" href="ins__sercom4_8h.html#a1931d47b691df4ce9232af4f1c6ff20c">00098</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_STATUS    (*(RwReg16*)0x4200181AU) </span>
<a name="l00099"></a><a class="code" href="ins__sercom4_8h.html#ae07a44dfbfa607bb9db6a1b43737aba1">00099</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_SYNCBUSY  (*(RoReg  *)0x4200181CU) </span>
<a name="l00100"></a><a class="code" href="ins__sercom4_8h.html#ae1a703b5b946bcdbaf469edf0183d4ab">00100</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_ADDR      (*(RwReg  *)0x42001824U) </span>
<a name="l00101"></a><a class="code" href="ins__sercom4_8h.html#a9e0001a42612c67a6b697abe11a57b63">00101</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_DATA      (*(RwReg8 *)0x42001828U) </span>
<a name="l00102"></a><a class="code" href="ins__sercom4_8h.html#a316159b4a7e50ffe5309de5a5e1a0b39">00102</a> <span class="preprocessor">#define REG_SERCOM4_I2CM_DBGCTRL   (*(RwReg8 *)0x42001830U) </span>
<a name="l00103"></a><a class="code" href="ins__sercom4_8h.html#afdedbeed55c9f320bc73bc39771ac3b0">00103</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_CTRLA     (*(RwReg  *)0x42001800U) </span>
<a name="l00104"></a><a class="code" href="ins__sercom4_8h.html#ae1525725545d15fc7f9d5ff7c7b94cfa">00104</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_CTRLB     (*(RwReg  *)0x42001804U) </span>
<a name="l00105"></a><a class="code" href="ins__sercom4_8h.html#a643ab316d2945f17ed767706ffef71d6">00105</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_INTENCLR  (*(RwReg8 *)0x42001814U) </span>
<a name="l00106"></a><a class="code" href="ins__sercom4_8h.html#a7e5bdf43340a06e0bc47e015c7d013be">00106</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_INTENSET  (*(RwReg8 *)0x42001816U) </span>
<a name="l00107"></a><a class="code" href="ins__sercom4_8h.html#af73cec47743212ed53697e039266f244">00107</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_INTFLAG   (*(RwReg8 *)0x42001818U) </span>
<a name="l00108"></a><a class="code" href="ins__sercom4_8h.html#a2d12547c5467b2d2608c571c4bee3975">00108</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_STATUS    (*(RwReg16*)0x4200181AU) </span>
<a name="l00109"></a><a class="code" href="ins__sercom4_8h.html#a33dad4a8d9debcf16bfcab31c2e89e62">00109</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_SYNCBUSY  (*(RoReg  *)0x4200181CU) </span>
<a name="l00110"></a><a class="code" href="ins__sercom4_8h.html#a43a836e2a2764285506616139125f273">00110</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_ADDR      (*(RwReg  *)0x42001824U) </span>
<a name="l00111"></a><a class="code" href="ins__sercom4_8h.html#aecaad25ad8cfa946b245cfcd5a7cb654">00111</a> <span class="preprocessor">#define REG_SERCOM4_I2CS_DATA      (*(RwReg8 *)0x42001828U) </span>
<a name="l00112"></a><a class="code" href="ins__sercom4_8h.html#a4853cae6bdf04371f2ee804cae01ff8f">00112</a> <span class="preprocessor">#define REG_SERCOM4_SPI_CTRLA      (*(RwReg  *)0x42001800U) </span>
<a name="l00113"></a><a class="code" href="ins__sercom4_8h.html#ac92b41a54e723ac6d183f96ba49336a3">00113</a> <span class="preprocessor">#define REG_SERCOM4_SPI_CTRLB      (*(RwReg  *)0x42001804U) </span>
<a name="l00114"></a><a class="code" href="ins__sercom4_8h.html#a6270d019e5df72220d97e89b8f4e27b9">00114</a> <span class="preprocessor">#define REG_SERCOM4_SPI_BAUD       (*(RwReg8 *)0x4200180CU) </span>
<a name="l00115"></a><a class="code" href="ins__sercom4_8h.html#a359cec85b7c846125ff8dd4810997bfe">00115</a> <span class="preprocessor">#define REG_SERCOM4_SPI_INTENCLR   (*(RwReg8 *)0x42001814U) </span>
<a name="l00116"></a><a class="code" href="ins__sercom4_8h.html#a7d2f36819ac2afa9df7461e3d2ae40aa">00116</a> <span class="preprocessor">#define REG_SERCOM4_SPI_INTENSET   (*(RwReg8 *)0x42001816U) </span>
<a name="l00117"></a><a class="code" href="ins__sercom4_8h.html#a2dba5b46dd449a3e311fe76cc4cb5e86">00117</a> <span class="preprocessor">#define REG_SERCOM4_SPI_INTFLAG    (*(RwReg8 *)0x42001818U) </span>
<a name="l00118"></a><a class="code" href="ins__sercom4_8h.html#ad7d69154a4648de95c3eaf101759907b">00118</a> <span class="preprocessor">#define REG_SERCOM4_SPI_STATUS     (*(RwReg16*)0x4200181AU) </span>
<a name="l00119"></a><a class="code" href="ins__sercom4_8h.html#a99b6576e47cec04bd50208de10e30817">00119</a> <span class="preprocessor">#define REG_SERCOM4_SPI_SYNCBUSY   (*(RoReg  *)0x4200181CU) </span>
<a name="l00120"></a><a class="code" href="ins__sercom4_8h.html#a213f4cf7cbef27b723a6c31ab37c7732">00120</a> <span class="preprocessor">#define REG_SERCOM4_SPI_ADDR       (*(RwReg  *)0x42001824U) </span>
<a name="l00121"></a><a class="code" href="ins__sercom4_8h.html#ad34eed9d64d09397438cfc8a554b5384">00121</a> <span class="preprocessor">#define REG_SERCOM4_SPI_DATA       (*(RwReg  *)0x42001828U) </span>
<a name="l00122"></a><a class="code" href="ins__sercom4_8h.html#abfb9999da10d5112b1e5ac3437eaf844">00122</a> <span class="preprocessor">#define REG_SERCOM4_SPI_DBGCTRL    (*(RwReg8 *)0x42001830U) </span>
<a name="l00123"></a><a class="code" href="ins__sercom4_8h.html#afcce57a4632235518671d7febdb37f4a">00123</a> <span class="preprocessor">#define REG_SERCOM4_USART_CTRLA    (*(RwReg  *)0x42001800U) </span>
<a name="l00124"></a><a class="code" href="ins__sercom4_8h.html#a3ec0da15fd3a7c0da544c7f2ab82ac34">00124</a> <span class="preprocessor">#define REG_SERCOM4_USART_CTRLB    (*(RwReg  *)0x42001804U) </span>
<a name="l00125"></a><a class="code" href="ins__sercom4_8h.html#a01f1cef1997977e01d81e4b3094a8fe6">00125</a> <span class="preprocessor">#define REG_SERCOM4_USART_BAUD     (*(RwReg16*)0x4200180CU) </span>
<a name="l00126"></a><a class="code" href="ins__sercom4_8h.html#ad99f8d050693f7ea0f59d78f08e8144b">00126</a> <span class="preprocessor">#define REG_SERCOM4_USART_RXPL     (*(RwReg8 *)0x4200180EU) </span>
<a name="l00127"></a><a class="code" href="ins__sercom4_8h.html#a85c40fbdd0c0fea44937399dda7939a6">00127</a> <span class="preprocessor">#define REG_SERCOM4_USART_INTENCLR (*(RwReg8 *)0x42001814U) </span>
<a name="l00128"></a><a class="code" href="ins__sercom4_8h.html#a8624b409deed002c02321b260551b2be">00128</a> <span class="preprocessor">#define REG_SERCOM4_USART_INTENSET (*(RwReg8 *)0x42001816U) </span>
<a name="l00129"></a><a class="code" href="ins__sercom4_8h.html#a04e64eb9ec90a62dbafbdce7e99afc40">00129</a> <span class="preprocessor">#define REG_SERCOM4_USART_INTFLAG  (*(RwReg8 *)0x42001818U) </span>
<a name="l00130"></a><a class="code" href="ins__sercom4_8h.html#ac364fefb585dcfd9595a08d475be6517">00130</a> <span class="preprocessor">#define REG_SERCOM4_USART_STATUS   (*(RwReg16*)0x4200181AU) </span>
<a name="l00131"></a><a class="code" href="ins__sercom4_8h.html#a7c8254dfd0d0af23d85625cc7b600f5f">00131</a> <span class="preprocessor">#define REG_SERCOM4_USART_SYNCBUSY (*(RoReg  *)0x4200181CU) </span>
<a name="l00132"></a><a class="code" href="ins__sercom4_8h.html#ac125cae6fdeb2e6b7505c651a588cf58">00132</a> <span class="preprocessor">#define REG_SERCOM4_USART_DATA     (*(RwReg16*)0x42001828U) </span>
<a name="l00133"></a><a class="code" href="ins__sercom4_8h.html#a107780189d18aefe14a1aeb133948f82">00133</a> <span class="preprocessor">#define REG_SERCOM4_USART_DBGCTRL  (*(RwReg8 *)0x42001830U) </span>
<a name="l00134"></a>00134 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="comment">/* ========== Instance parameters for SERCOM4 peripheral ========== */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define SERCOM4_DMAC_ID_RX          9        // Index of DMA RX trigger</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM4_DMAC_ID_TX          10       // Index of DMA TX trigger</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM4_GCLK_ID_CORE        24       // Index of Generic Clock for Core</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM4_GCLK_ID_SLOW        19       // Index of Generic Clock for SMbus timeout</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM4_INT_MSB             6</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_SERCOM4_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
