ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     1

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                             1 *
                                                                             2 *Testcase IEEE CONVERT FROM FIXED 32
                                                                             3 *  Test case capability includes ieee exceptions trappable and otherwise.
                                                                             4 *  Test result, FPC flags, and DXC saved for all tests.  (Convert From
                                                                             5 *  Fixed does not set the condition code.)
                                                                             6 *
                                                                             7 * Tests the following three conversion instructions
                                                                             8 *   CONVERT FROM FIXED (32 to short BFP, RRE)
                                                                             9 *   CONVERT FROM FIXED (32 to long BFP, RRE)
                                                                            10 *   CONVERT FROM FIXED (32 to extended BFP, RRE)
                                                                            11 *
                                                                            12 * Limited test data is compiled into this program.  The test script that runs
                                                                            13 * this program can provide alternative test data through Hercules R commands.
                                                                            14 *
                                                                            15 * Test Case Order
                                                                            16 * 1) Int-32 to Short BFP
                                                                            17 * 2) Int-32 to Short BFP with all rounding modes
                                                                            18 * 3) Int-32 to Long BFP
                                                                            19 * 4) Int-32 to Extended BFP
                                                                            20 *
                                                                            21 * Provided test data is 1, 2, 4, -2, 2 147 483 647, -2 147 483 647.
                                                                            22 *   The last two values will trigger inexact exceptions when converted
                                                                            23 *   to short BFP.  The last two values are also used to test rounding
                                                                            24 *   mode and inexact supression in the CEFBRA instruction.
                                                                            25 *
                                                                            26 * Also tests the following floating point support instructions
                                                                            27 *   LOAD  (Short)
                                                                            28 *   LOAD  (Long)
                                                                            29 *   STORE (Short)
                                                                            30 *   STORE (Long)
                                                                            31 *
                                      0000000000000000  0000000000000453    32 BFPCVTFF START 0
                                      0000000000000000  0000000000000001    33 R0       EQU   0
                                      0000000000000001  0000000000000001    34 R1       EQU   1
                                      0000000000000002  0000000000000001    35 R2       EQU   2
                                      0000000000000003  0000000000000001    36 R3       EQU   3
                                      0000000000000004  0000000000000001    37 R4       EQU   4
                                      0000000000000005  0000000000000001    38 R5       EQU   5
                                      0000000000000006  0000000000000001    39 R6       EQU   6
                                      0000000000000007  0000000000000001    40 R7       EQU   7
                                      0000000000000008  0000000000000001    41 R8       EQU   8
                                      0000000000000009  0000000000000001    42 R9       EQU   9
                                      000000000000000A  0000000000000001    43 R10      EQU   10
                                      000000000000000B  0000000000000001    44 R11      EQU   11
                                      000000000000000C  0000000000000001    45 R12      EQU   12
                                      000000000000000D  0000000000000001    46 R13      EQU   13
                                      000000000000000E  0000000000000001    47 R14      EQU   14
                                      000000000000000F  0000000000000001    48 R15      EQU   15
0000000000000000                      0000000000000000                      49          USING *,0
0000000000000000                      0000000000000000  000000000000008E    50          ORG   BFPCVTFF+X'8E'      Program check interrution code
000000000000008E  0000                                                      51 PCINTCD  DS    H
                                      0000000000000150  0000000000000000    52 PCOLDPSW EQU   BFPCVTFF+X'150'     Program check old PSW
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     2

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

0000000000000090                      0000000000000090  00000000000001A0    53          ORG   BFPCVTFF+X'1A0'
00000000000001A0  00000001 80000000                                         54          DC    X'0000000180000000',AD(START)       z/Arch restart PSW
00000000000001B0                      00000000000001B0  00000000000001D0    55          ORG   BFPCVTFF+X'1D0'
00000000000001D0  00000000 00000000                                         56 HARDWAIT DC    X'0000000000000000',AD(PROGCHK)   z/Arch pgm chk
00000000000001E0                      00000000000001E0  0000000000000200    57          ORG   BFPCVTFF+X'200'
                                                                            58 *
                                                                            59 * Program check routine.  If Data Exception, continue execution at
                                                                            60 * the instruction following the program check.  Otherwise, hard wait.
                                                                            61 *
0000000000000200                                                            62 PROGCHK  DS    0H             Program check occured...
0000000000000200  9507 008F                             000000000000008F    63          CLI   PCINTCD+1,X'07'  Data Exception?
0000000000000204  4770 020C                             000000000000020C    64          BNE   PCNOTDTA       ..no, hardwait
0000000000000208  B2B2 0150                             0000000000000150    65          LPSWE PCOLDPSW       ..yes, resume program execution
000000000000020C  B2B2 01D0                             00000000000001D0    66 PCNOTDTA LPSWE HARDWAIT       Not data exception, enter disabled wait.
                                                                            67 *
                                                                            68 *  Main program.  Enable Advanced Floating Point, process test cases.
                                                                            69 *
0000000000000210  B600 0250                             0000000000000250    70 START    STCTL R0,R0,CTLR0    Store CR0 to enable AFP
0000000000000214  9604 0251                             0000000000000251    71          OI    CTLR0+1,X'04'  Turn on AFP bit
0000000000000218  B700 0250                             0000000000000250    72          LCTL  R0,R0,CTLR0    Reload updated CR0
                                                                            73 *
000000000000021C  41A0 0280                             0000000000000280    74          LA    R10,SHORTS     Point to integer test inputs
0000000000000220  4DD0 02C0                             00000000000002C0    75          BAS   R13,CEFBR      Convert values from fixed to short BFP
0000000000000224  41A0 02B0                             00000000000002B0    76          LA    R10,RMSHORTS   Point to integer inputs for rounding mode tests
0000000000000228  4DD0 02FE                             00000000000002FE    77          BAS   R13,CEFBRA     Convert values from fixed to short using rm options
                                                                            78 *
000000000000022C  41A0 0290                             0000000000000290    79          LA    R10,LONGS      Point to integer test inputs
0000000000000230  4DD0 03B8                             00000000000003B8    80          BAS   R13,CDFBR      Convert values from fixed to long
                                                                            81 *
0000000000000234  41A0 02A0                             00000000000002A0    82          LA    R10,EXTDS      Point to integer test inputs
0000000000000238  4DD0 03F6                             00000000000003F6    83          BAS   R13,CXFBR      Convert values from fixed to extended
                                                                            84 *
000000000000023C  B2B2 0240                             0000000000000240    85          LPSWE WAITPSW        All done
                                                                            86 *
0000000000000240                                                            87          DS    0D             Ensure correct alignment for psw
0000000000000240  00020000 00000000                                         88 WAITPSW  DC    X'00020000000000000000000000000000'    Disabled wait state PSW - normal completion
0000000000000250  00000000                                                  89 CTLR0    DS    F
0000000000000254  00000000                                                  90 FPCREGNT DC    X'00000000'    FPC Reg IEEE exceptions Not Trappable
0000000000000258  F8000000                                                  91 FPCREGTR DC    X'F8000000'    FPC Reg IEEE exceptions TRappable
                                                                            92 *
                                                                            93 * Input values parameter list, four fullwords:
                                                                            94 *      1) Count,
                                                                            95 *      2) Address of inputs,
                                                                            96 *      3) Address to place results, and
                                                                            97 *      4) Address to place DXC/Flags/cc values.
                                                                            98 *
000000000000025C                      000000000000025C  0000000000000280    99          ORG   BFPCVTFF+X'280'
0000000000000280                                                           100 SHORTS   DS    0F
0000000000000280  00000006                                                 101          DC    A(INTCOUNT/4)
0000000000000284  0000043C                                                 102          DC    A(INTIN)
0000000000000288  00001000                                                 103          DC    A(SBFPOUT)
000000000000028C  00001080                                                 104          DC    A(SBFPFLGS)
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     3

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           105 *
0000000000000290                                                           106 LONGS    DS    0F           int-32 inputs for long BFP testing
0000000000000290  00000006                                                 107          DC    A(INTCOUNT/4)
0000000000000294  0000043C                                                 108          DC    A(INTIN)
0000000000000298  00001200                                                 109          DC    A(LBFPOUT)
000000000000029C  00001300                                                 110          DC    A(LBFPFLGS)
                                                                           111 *
00000000000002A0                                                           112 EXTDS    DS    0F           int-32 inputs for Extended BFP testing
00000000000002A0  00000006                                                 113          DC    A(INTCOUNT/4)
00000000000002A4  0000043C                                                 114          DC    A(INTIN)
00000000000002A8  00001400                                                 115          DC    A(XBFPOUT)
00000000000002AC  00001600                                                 116          DC    A(XBFPFLGS)
                                                                           117 *
00000000000002B0  00000002                                                 118 RMSHORTS DC    A(INTRMCT/4)
00000000000002B4  0000044C                                                 119          DC    A(INTINRM)   Last two int-32 are only concerns
00000000000002B8  00001100                                                 120          DC    A(SBFPRMO)   Space for rounding mode tests
00000000000002BC  00001180                                                 121          DC    A(SBFPRMOF)  Space for rounding mode test flags
                                                                           122 *
                                                                           123 * Convert integers to short BFP format.  A pair of results is generated
                                                                           124 * for each input: one with all exceptions non-trappable, and the second
                                                                           125 * with all exceptions trappable.   The FPCR is stored for each result.
                                                                           126 *
00000000000002C0  9823 A000                             0000000000000000   127 CEFBR    LM    R2,R3,0(R10)  Get count and address of test input values
00000000000002C4  9878 A008                             0000000000000008   128          LM    R7,R8,8(R10)  Get address of result area and flag area.
00000000000002C8  0DC0                                                     129          BASR  R12,0         Set top of loop
                                                                           130 *
00000000000002CA  5810 3000                             0000000000000000   131          L     R1,0(0,R3)    Get integer test value
00000000000002CE  B29D 0254                             0000000000000254   132          LFPC  FPCREGNT      Set all exceptions non-trappable
00000000000002D2  B394 0001                                                133          CEFBR R0,R1         Cvt Int in GPR1 to float in FPR0
00000000000002D6  7000 7000                             0000000000000000   134          STE   R0,0(0,R7)    Store short BFP result
00000000000002DA  B29C 8000                             0000000000000000   135          STFPC 0(R8)         Store resulting FPC flags and DXC
                                                                           136 *
00000000000002DE  B29D 0258                             0000000000000258   137          LFPC  FPCREGTR      Set all exceptions trappable
00000000000002E2  B394 0001                                                138          CEFBR R0,R1         Cvt Int in GPR1 to float in FPR0
00000000000002E6  7000 7004                             0000000000000004   139          STE   R0,4(0,R7)    Store short BFP result
00000000000002EA  B29C 8004                             0000000000000004   140          STFPC 4(R8)         Store resulting FPC flags and DXC
00000000000002EE  4130 3004                             0000000000000004   141          LA    R3,4(0,R3)    point to next input values
00000000000002F2  4170 7008                             0000000000000008   142          LA    R7,8(0,R7)    Point to next short BFP converted values
00000000000002F6  4180 8008                             0000000000000008   143          LA    R8,8(0,R8)    Point to next FPCR/CC result area
00000000000002FA  062C                                                     144          BCTR  R2,R12        Convert next input value.
00000000000002FC  07FD                                                     145          BR    R13           All converted; return.
                                                                           146 *
                                                                           147 * Convert integers to short BFP format using each possible rounding mode.
                                                                           148 * Ten test results are generated for each input.  A 48-byte test result
                                                                           149 * section is used to keep results sets aligned on a quad-double word.
                                                                           150 *
                                                                           151 * The first four tests use rounding modes specified in the FPC with the
                                                                           152 * IEEE Inexact exception supressed.  (Nonce error: the current build of
                                                                           153 * Hyperion does not support Set BFP Rounding Mode 3-Bit.  The FPCR test
                                                                           154 * of rounding mode 7 is skipped.
                                                                           155 *
                                                                           156 * The next six results use instruction-specified rounding modes.
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     4

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           157 *
                                                                           158 * The default rounding mode (0 for RNTE) is not tested in this section;
                                                                           159 * prior tests used the default rounding mode.
                                                                           160 *
00000000000002FE  9823 A000                             0000000000000000   161 CEFBRA   LM    R2,R3,0(R10)  Get count and address of test input values
0000000000000302  9878 A008                             0000000000000008   162          LM    R7,R8,8(R10)  Get address of result area and flag area.
0000000000000306  0DC0                                                     163          BASR  R12,0         Set top of loop
                                                                           164 *
0000000000000308  5810 3000                             0000000000000000   165          L     R1,0(0,R3)    Get integer test value
                                                                           166 *
                                                                           167 *  Cvt Int in GPR1 to float in FPR0
                                                                           168 *
                                                                           169 * Test cases using rounding mode specified in the FPCR
                                                                           170 *
000000000000030C  B29D 0254                             0000000000000254   171          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
0000000000000310  B299 0001                             0000000000000001   172          SRNM  1             SET FPC to RZ, Round towards zero.
0000000000000314  B394 0401                                                173          CEFBRA R0,0,R1,B'0100'  Default rounding (RNTE), inexact masked
0000000000000318  7000 7000                             0000000000000000   174          STE   R0,0*4(0,R7)  Store short BFP result
000000000000031C  B29C 8000                             0000000000000000   175          STFPC 0(R8)         Store resulting FPC flags and DXC
                                                                           176 *
0000000000000320  B29D 0254                             0000000000000254   177          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
0000000000000324  B299 0002                             0000000000000002   178          SRNM  2             SET FPC to RP, Round to +infinity
0000000000000328  B394 0401                                                179          CEFBRA R0,0,R1,B'0100'  Default rounding (RNTE), inexact masked
000000000000032C  7000 7004                             0000000000000004   180          STE   R0,1*4(0,R7)  Store short BFP result
0000000000000330  B29C 8004                             0000000000000004   181          STFPC 1*4(R8)       Store resulting FPC flags and DXC
                                                                           182 *
0000000000000334  B29D 0254                             0000000000000254   183          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
0000000000000338  B299 0003                             0000000000000003   184          SRNM  3             SET FPC to RM, Round to -infinity
000000000000033C  B394 0401                                                185          CEFBRA R0,0,R1,B'0100'  Default rounding (RNTE), inexact masked
0000000000000340  7000 7008                             0000000000000008   186          STE   R0,2*4(0,R7)  Store short BFP result
0000000000000344  B29C 8008                             0000000000000008   187          STFPC 2*4(R8)       Store resulting FPC flags and DXC
                                                                           188 *  Skipped test
                                                                           189 *         LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
                                                                           190 *         SRNMB 7             RZ, Round towards zero.
                                                                           191 *         CEFBRA R0,0,R1,B'0100'  Default rounding (RNTE), inexact masked
                                                                           192 *         STE   R0,3*4(0,R7)  Store short BFP result
                                                                           193 *         STFPC 3*4(R8)       Store resulting FPC flags and DXC
                                                                           194 *
0000000000000348  B29D 0254                             0000000000000254   195          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
000000000000034C  B394 1001                                                196          CEFBRA R0,1,R1,B'0000'  RNTA Round to nearest, ties away from zero
0000000000000350  7000 7010                             0000000000000010   197          STE   R0,4*4(0,R7)  Store short BFP result
0000000000000354  B29C 8010                             0000000000000010   198          STFPC 4*4(R8)       Store resulting FPC flags and DXC
                                                                           199 *
0000000000000358  B29D 0254                             0000000000000254   200          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
000000000000035C  B394 3001                                                201          CEFBRA R0,3,R1,B'0000'  RPS Round to prepare for shorter precision
0000000000000360  7000 7014                             0000000000000014   202          STE   R0,5*4(0,R7)  Store short BFP result
0000000000000364  B29C 8014                             0000000000000014   203          STFPC 5*4(R8)       Store resulting FPC flags and DXC
                                                                           204 *
0000000000000368  B29D 0254                             0000000000000254   205          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
000000000000036C  B394 4001                                                206          CEFBRA R0,4,R1,B'0000'  RNTE Round to nearest, ties to even
0000000000000370  7000 7018                             0000000000000018   207          STE   R0,6*4(0,R7)  Store short BFP result
0000000000000374  B29C 8018                             0000000000000018   208          STFPC 6*4(R8)       Store resulting FPC flags and DXC
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     5

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           209 *
0000000000000378  B29D 0254                             0000000000000254   210          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
000000000000037C  B394 5001                                                211          CEFBRA R0,5,R1,B'0000'  RZ Round toward zero
0000000000000380  7000 701C                             000000000000001C   212          STE   R0,7*4(0,R7)  Store short BFP result
0000000000000384  B29C 801C                             000000000000001C   213          STFPC 7*4(R8)       Store resulting FPC flags and DXC
                                                                           214 *
0000000000000388  B29D 0254                             0000000000000254   215          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
000000000000038C  B394 6001                                                216          CEFBRA R0,6,R1,B'0000'  Round to +inf
0000000000000390  7000 7020                             0000000000000020   217          STE   R0,8*4(0,R7)  Store short BFP result
0000000000000394  B29C 8020                             0000000000000020   218          STFPC 8*4(R8)       Store resulting FPC flags and DXC
                                                                           219 *
0000000000000398  B29D 0254                             0000000000000254   220          LFPC  FPCREGNT      Set all exceptions non-trappable, clear flags
000000000000039C  B394 7001                                                221          CEFBRA R0,7,R1,B'0000'  Round to -inf
00000000000003A0  7000 7024                             0000000000000024   222          STE   R0,9*4(0,R7)  Store short BFP result
00000000000003A4  B29C 8024                             0000000000000024   223          STFPC 9*4(R8)       Store resulting FPC flags and DXC
                                                                           224 *
00000000000003A8  4130 3004                             0000000000000004   225          LA    R3,4(0,R3)    point to next input values
00000000000003AC  4170 7030                             0000000000000030   226          LA    R7,12*4(0,R7)  Point to next short BFP converted values
00000000000003B0  4180 8030                             0000000000000030   227          LA    R8,12*4(0,R8)  Point to next FPCR/CC result area
00000000000003B4  062C                                                     228          BCTR  R2,R12        Convert next input value.
00000000000003B6  07FD                                                     229          BR    R13           All converted; return.
                                                                           230 *
                                                                           231 * Convert integers to long BFP format.  A pair of results is generated
                                                                           232 * for each input: one with all exceptions non-trappable, and the second
                                                                           233 * with all exceptions trappable.   The FPCR is stored for each result.
                                                                           234 * Conversion of a 32-bit integer to long is always exact; no exceptions
                                                                           235 * are expected
                                                                           236 *
00000000000003B8  9823 A000                             0000000000000000   237 CDFBR    LM    R2,R3,0(R10)  Get count and address of test input values
00000000000003BC  9878 A008                             0000000000000008   238          LM    R7,R8,8(R10)  Get address of result area and flag area.
00000000000003C0  0DC0                                                     239          BASR  R12,0         Set top of loop
                                                                           240 *
00000000000003C2  5810 3000                             0000000000000000   241          L     R1,0(0,R3)    Get integer test value
00000000000003C6  B29D 0254                             0000000000000254   242          LFPC  FPCREGNT      Set all exceptions non-trappable
00000000000003CA  B395 0001                                                243          CDFBR R0,R1         Cvt Int in GPR1 to float in FPR0
00000000000003CE  6000 7000                             0000000000000000   244          STD   R0,0(0,R7)    Store long BFP result
00000000000003D2  B29C 8000                             0000000000000000   245          STFPC 0(R8)         Store resulting FPC flags and DXC
                                                                           246 *
00000000000003D6  B29D 0258                             0000000000000258   247          LFPC  FPCREGTR      Set all exceptions trappable
00000000000003DA  B395 0001                                                248          CDFBR R0,R1         Cvt Int in GPR1 to float in FPR0
00000000000003DE  6000 7008                             0000000000000008   249          STD   R0,8(0,R7)    Store long BFP result
00000000000003E2  B29C 8004                             0000000000000004   250          STFPC 4(R8)         Store resulting FPC flags and DXC
00000000000003E6  4130 3004                             0000000000000004   251          LA    R3,4(0,R3)    point to next input values
00000000000003EA  4170 7010                             0000000000000010   252          LA    R7,16(0,R7)   Point to next long BFP converted value
00000000000003EE  4180 8008                             0000000000000008   253          LA    R8,8(0,R8)    Point to next FPCR/CC result area
00000000000003F2  062C                                                     254          BCTR  R2,R12        Convert next input value.
00000000000003F4  07FD                                                     255          BR    R13           All converted; return.
                                                                           256 *
                                                                           257 * Convert integers to extended BFP format.  A pair of results is
                                                                           258 * generated for each input: one with all exceptions non-trappable,
                                                                           259 * and the second with all exceptions trappable.   The FPCR is
                                                                           260 * stored for each result.  Conversion of a 32-bit integer to
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     6

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           261 * extended is always exact; no exceptions are expected
                                                                           262 *
00000000000003F6  9823 A000                             0000000000000000   263 CXFBR    LM    R2,R3,0(R10)  Get count and address of test input values
00000000000003FA  9878 A008                             0000000000000008   264          LM    R7,R8,8(R10)  Get address of result area and flag area.
00000000000003FE  0DC0                                                     265          BASR  R12,0         Set top of loop
                                                                           266 *
0000000000000400  5810 3000                             0000000000000000   267          L     R1,0(0,R3)    Get integer test value
0000000000000404  B29D 0254                             0000000000000254   268          LFPC  FPCREGNT      Set all exceptions non-trappable
0000000000000408  B396 0001                                                269          CXFBR R0,R1         Cvt Int in GPR1 to float in FPR0-FPR2
000000000000040C  6000 7000                             0000000000000000   270          STD   R0,0(0,R7)    Store extended BFP result part 1
0000000000000410  6020 7008                             0000000000000008   271          STD   R2,8(0,R7)    Store extended BFP result part 1
0000000000000414  B29C 8000                             0000000000000000   272          STFPC 0(R8)         Store resulting FPC flags and DXC
                                                                           273 *
0000000000000418  B29D 0258                             0000000000000258   274          LFPC  FPCREGTR      Set all exceptions trappable
000000000000041C  B396 0001                                                275          CXFBR R0,R1         Cvt Int in GPR1 to float in FPR0-FPR2
0000000000000420  6000 7010                             0000000000000010   276          STD   R0,16(0,R7)   Store extended BFP result
0000000000000424  6020 7018                             0000000000000018   277          STD   R2,24(0,R7)   Store extended BFP result
0000000000000428  B29C 8004                             0000000000000004   278          STFPC 4(R8)         Store resulting FPC flags and DXC
000000000000042C  4130 3004                             0000000000000004   279          LA    R3,4(0,R3)    point to next input values
0000000000000430  4170 7020                             0000000000000020   280          LA    R7,32(0,R7)   Point to next extended BFP converted value
0000000000000434  4180 8008                             0000000000000008   281          LA    R8,8(0,R8)    Point to next FPCR/CC result area
0000000000000438  062C                                                     282          BCTR  R2,R12        Convert next input value.
000000000000043A  07FD                                                     283          BR    R13           All converted; return.
                                                                           284 *
                                                                           285 * Short integer inputs for Convert From Fixed testing.  The same set of
                                                                           286 * inputs are used for short, long, and extended formats.  The last two
                                                                           287 * values are used for rounding mode tests for short only; conversion of
                                                                           288 * int-32 to long or extended are always exact.
                                                                           289 *
000000000000043C                                                           290 INTIN    DS    0F
000000000000043C  00000001                                                 291          DC    F'1'
0000000000000440  00000002                                                 292          DC    F'2'
0000000000000444  00000004                                                 293          DC    F'4'
0000000000000448  FFFFFFFE                                                 294          DC    F'-2'
000000000000044C  7FFFFFFF                                                 295 INTINRM  DC    F'2147483647'       should compile to X'7FFFFFFF'
0000000000000450  80000001                                                 296          DC    F'-2147483647'      should compile to X'80000001'
0000000000000454                                                           297          DS    0F                  required by asma for following EQU to work.
                                      0000000000000018  0000000000000001   298 INTCOUNT EQU   *-INTIN             Count of integers in list * 4
                                      0000000000000008  0000000000000001   299 INTRMCT  EQU   *-INTINRM           Count of integers to be used for rounding mode tests
                                                                           300 *
                                      0000000000001000  0000000000000000   301 SBFPOUT  EQU   BFPCVTFF+X'1000'    Short BFP values, 12 planned, room for 20
                                      0000000000001080  0000000000000000   302 SBFPFLGS EQU   BFPCVTFF+X'1080'    FPC flags and DXC from short BFP, room for 20
                                      0000000000001100  0000000000000000   303 SBFPRMO  EQU   BFPCVTFF+X'1100'    Space for short rounding mode tests, room for 2 sets
                                      0000000000001180  0000000000000000   304 SBFPRMOF EQU   BFPCVTFF+X'1180'    Space for short rounding mode test flags, room for 2 sets
                                                                           305 *
                                      0000000000001200  0000000000000000   306 LBFPOUT  EQU   BFPCVTFF+X'1200'    Long BFP values, 12 planned, room for 20
                                      0000000000001300  0000000000000000   307 LBFPFLGS EQU   BFPCVTFF+X'1300'    FPC flags and DXC from long BFP, room for 20
                                                                           308 *
                                      0000000000001400  0000000000000000   309 XBFPOUT  EQU   BFPCVTFF+X'1400'    Extended BFP values, 12 planned, room for 16
                                      0000000000001600  0000000000000000   310 XBFPFLGS EQU   BFPCVTFF+X'1600'    FPC flags and DXC from long BFP, room for 20
                                                                           311
                                                                           312
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     7

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

0000000000000454                                                           313          END
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     8

     SYMBOL        TYPE  VALUE   LENGTH  DEFN  REFERENCES

BFPCVTFF            J    000000    1108    32   50   52   53   55   57   99  301  302  303  304  306  307  309  310
CDFBR               I    0003B8       4   237   80
CEFBR               I    0002C0       4   127   75
CEFBRA              I    0002FE       4   161   77
CTLR0               F    000250       4    89   70   71   72
CXFBR               I    0003F6       4   263   83
EXTDS               F    0002A0       4   112   82
FPCREGNT            X    000254       4    90  132  171  177  183  195  200  205  210  215  220  242  268
FPCREGTR            X    000258       4    91  137  247  274
HARDWAIT            X    0001D0       8    56   66
IMAGE               1    000000    1108     0
INTCOUNT            U    000018       1   298  101  107  113
INTIN               F    00043C       4   290  298  102  108  114
INTINRM             F    00044C       4   295  299  119
INTRMCT             U    000008       1   299  118
LBFPFLGS            U    001300       0   307  110
LBFPOUT             U    001200       0   306  109
LONGS               F    000290       4   106   79
PCINTCD             H    00008E       2    51   63
PCNOTDTA            I    00020C       4    66   64
PCOLDPSW            U    000150       0    52   65
PROGCHK             H    000200       2    62   56
R0                  U    000000       1    33   70   72  133  134  138  139  173  174  179  180  185  186  196  197  201  202  206
                                               207  211  212  216  217  221  222  243  244  248  249  269  270  275  276
R1                  U    000001       1    34  131  133  138  165  173  179  185  196  201  206  211  216  221  241  243  248  267
                                               269  275
R10                 U    00000A       1    43   74   76   79   82  127  128  161  162  237  238  263  264
R11                 U    00000B       1    44
R12                 U    00000C       1    45  129  144  163  228  239  254  265  282
R13                 U    00000D       1    46   75   77   80   83  145  229  255  283
R14                 U    00000E       1    47
R15                 U    00000F       1    48
R2                  U    000002       1    35  127  144  161  228  237  254  263  271  277  282
R3                  U    000003       1    36  127  131  141  161  165  225  237  241  251  263  267  279
R4                  U    000004       1    37
R5                  U    000005       1    38
R6                  U    000006       1    39
R7                  U    000007       1    40  128  134  139  142  162  174  180  186  197  202  207  212  217  222  226  238  244
                                               249  252  264  270  271  276  277  280
R8                  U    000008       1    41  128  135  140  143  162  175  181  187  198  203  208  213  218  223  227  238  245
                                               250  253  264  272  278  281
R9                  U    000009       1    42
RMSHORTS            A    0002B0       4   118   76
SBFPFLGS            U    001080       0   302  104
SBFPOUT             U    001000       0   301  103
SBFPRMO             U    001100       0   303  120
SBFPRMOF            U    001180       0   304  121
SHORTS              F    000280       4   100   74
START               I    000210       4    70   54
WAITPSW             X    000240      16    88   85
XBFPFLGS            U    001600       0   310  116
XBFPOUT             U    001400       0   309  115
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page     9

MACRO   DEFN  REFERENCES

No defined macros
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page    10

   DESC     SYMBOL   SIZE    POS      ADDR

Entry: 0

Image      IMAGE     1108  000-453  000-453
  Region             1108  000-453  000-453
    CSECT  BFPCVTFF  1108  000-453  000-453
ASMA Ver. 0.2.0                                                                                     24 Jun 2016 21:19:45  Page    11

   STMT                              FILE NAME

1     C:\Users\srorso\Documents\GitHub\hyperion\tests\ieee-cvtfrfix.asm


** NO ERRORS FOUND **

