.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SW1 */
.set SW1__0__DM__MASK, 0xE00000
.set SW1__0__DM__SHIFT, 21
.set SW1__0__DR, CYREG_PRT0_DR
.set SW1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW1__0__HSIOM_MASK, 0xF0000000
.set SW1__0__HSIOM_SHIFT, 28
.set SW1__0__INTCFG, CYREG_PRT0_INTCFG
.set SW1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SW1__0__MASK, 0x80
.set SW1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW1__0__PC, CYREG_PRT0_PC
.set SW1__0__PC2, CYREG_PRT0_PC2
.set SW1__0__PORT, 0
.set SW1__0__PS, CYREG_PRT0_PS
.set SW1__0__SHIFT, 7
.set SW1__DR, CYREG_PRT0_DR
.set SW1__INTCFG, CYREG_PRT0_INTCFG
.set SW1__INTSTAT, CYREG_PRT0_INTSTAT
.set SW1__MASK, 0x80
.set SW1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW1__PC, CYREG_PRT0_PC
.set SW1__PC2, CYREG_PRT0_PC2
.set SW1__PORT, 0
.set SW1__PS, CYREG_PRT0_PS
.set SW1__SHIFT, 7

/* LEDB */
.set LEDB__0__DM__MASK, 0x1C0000
.set LEDB__0__DM__SHIFT, 18
.set LEDB__0__DR, CYREG_PRT1_DR
.set LEDB__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LEDB__0__HSIOM_MASK, 0x0F000000
.set LEDB__0__HSIOM_SHIFT, 24
.set LEDB__0__INTCFG, CYREG_PRT1_INTCFG
.set LEDB__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LEDB__0__MASK, 0x40
.set LEDB__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LEDB__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LEDB__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LEDB__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LEDB__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LEDB__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LEDB__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LEDB__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LEDB__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LEDB__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LEDB__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LEDB__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LEDB__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LEDB__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LEDB__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LEDB__0__PC, CYREG_PRT1_PC
.set LEDB__0__PC2, CYREG_PRT1_PC2
.set LEDB__0__PORT, 1
.set LEDB__0__PS, CYREG_PRT1_PS
.set LEDB__0__SHIFT, 6
.set LEDB__DR, CYREG_PRT1_DR
.set LEDB__INTCFG, CYREG_PRT1_INTCFG
.set LEDB__INTSTAT, CYREG_PRT1_INTSTAT
.set LEDB__MASK, 0x40
.set LEDB__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LEDB__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LEDB__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LEDB__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LEDB__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LEDB__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LEDB__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LEDB__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LEDB__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LEDB__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LEDB__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LEDB__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LEDB__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LEDB__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LEDB__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LEDB__PC, CYREG_PRT1_PC
.set LEDB__PC2, CYREG_PRT1_PC2
.set LEDB__PORT, 1
.set LEDB__PS, CYREG_PRT1_PS
.set LEDB__SHIFT, 6

/* LEDG */
.set LEDG__0__DM__MASK, 0x1C0
.set LEDG__0__DM__SHIFT, 6
.set LEDG__0__DR, CYREG_PRT0_DR
.set LEDG__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LEDG__0__HSIOM_MASK, 0x00000F00
.set LEDG__0__HSIOM_SHIFT, 8
.set LEDG__0__INTCFG, CYREG_PRT0_INTCFG
.set LEDG__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LEDG__0__MASK, 0x04
.set LEDG__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LEDG__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LEDG__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LEDG__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LEDG__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LEDG__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LEDG__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LEDG__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LEDG__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LEDG__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LEDG__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LEDG__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LEDG__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LEDG__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LEDG__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LEDG__0__PC, CYREG_PRT0_PC
.set LEDG__0__PC2, CYREG_PRT0_PC2
.set LEDG__0__PORT, 0
.set LEDG__0__PS, CYREG_PRT0_PS
.set LEDG__0__SHIFT, 2
.set LEDG__DR, CYREG_PRT0_DR
.set LEDG__INTCFG, CYREG_PRT0_INTCFG
.set LEDG__INTSTAT, CYREG_PRT0_INTSTAT
.set LEDG__MASK, 0x04
.set LEDG__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LEDG__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LEDG__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LEDG__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LEDG__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LEDG__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LEDG__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LEDG__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LEDG__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LEDG__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LEDG__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LEDG__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LEDG__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LEDG__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LEDG__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LEDG__PC, CYREG_PRT0_PC
.set LEDG__PC2, CYREG_PRT0_PC2
.set LEDG__PORT, 0
.set LEDG__PS, CYREG_PRT0_PS
.set LEDG__SHIFT, 2

/* LEDR */
.set LEDR__0__DM__MASK, 0xE00
.set LEDR__0__DM__SHIFT, 9
.set LEDR__0__DR, CYREG_PRT0_DR
.set LEDR__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LEDR__0__HSIOM_MASK, 0x0000F000
.set LEDR__0__HSIOM_SHIFT, 12
.set LEDR__0__INTCFG, CYREG_PRT0_INTCFG
.set LEDR__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LEDR__0__MASK, 0x08
.set LEDR__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LEDR__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LEDR__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LEDR__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LEDR__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LEDR__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LEDR__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LEDR__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LEDR__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LEDR__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LEDR__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LEDR__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LEDR__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LEDR__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LEDR__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LEDR__0__PC, CYREG_PRT0_PC
.set LEDR__0__PC2, CYREG_PRT0_PC2
.set LEDR__0__PORT, 0
.set LEDR__0__PS, CYREG_PRT0_PS
.set LEDR__0__SHIFT, 3
.set LEDR__DR, CYREG_PRT0_DR
.set LEDR__INTCFG, CYREG_PRT0_INTCFG
.set LEDR__INTSTAT, CYREG_PRT0_INTSTAT
.set LEDR__MASK, 0x08
.set LEDR__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LEDR__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LEDR__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LEDR__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LEDR__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LEDR__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LEDR__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LEDR__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LEDR__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LEDR__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LEDR__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LEDR__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LEDR__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LEDR__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LEDR__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LEDR__PC, CYREG_PRT0_PC
.set LEDR__PC2, CYREG_PRT0_PC2
.set LEDR__PORT, 0
.set LEDR__PS, CYREG_PRT0_PS
.set LEDR__SHIFT, 3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
