<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>MIPS_CPU</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">RST</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>MIPS_CPU</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>aff90ebf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>MIPS_CPU</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>aff90ebf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>cpu_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba664c3e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MemoryDataIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MemoryAddress</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MemoryDataOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MemWrite</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../ALU/ALU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ALU_Controller/ALU_Controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../AddSub_Unit/AddSub_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Arith_Unit/Arith_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../Lab_4.tmp/edit_ip_project_mips.srcs/sources_1/new/CLO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Comparator_Unit/Comparator_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Control/Control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Controller_Unit/Controller_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Counter_Unit/Counter_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Logic_Unit/Logic_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Multiplier_Unit/Multiplier_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Register_Files/Register_Files.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Register_Unit/Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shift_Register_Unit/Shift_Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shifter_26to28/Shifter_26to28.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shifter_32to32/Shifter_32to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shifter_Unit/Shifter_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SignExtend_16to32/SignExtend_16to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../decoder_5to32/decoder_5to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../AddSub_Unit/fulladder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_2x1/mux_2x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_4x1/mux_4x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>MIPS_CPU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2e3d4664</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../ALU/ALU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ALU_Controller/ALU_Controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../AddSub_Unit/AddSub_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Arith_Unit/Arith_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../Lab_4.tmp/edit_ip_project_mips.srcs/sources_1/new/CLO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Comparator_Unit/Comparator_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Control/Control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Controller_Unit/Controller_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Counter_Unit/Counter_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Logic_Unit/Logic_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Multiplier_Unit/Multiplier_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Register_Files/Register_Files.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Register_Unit/Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shift_Register_Unit/Shift_Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shifter_26to28/Shifter_26to28.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shifter_32to32/Shifter_32to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Shifter_Unit/Shifter_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../SignExtend_16to32/SignExtend_16to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../decoder_5to32/decoder_5to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../AddSub_Unit/fulladder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_2x1/mux_2x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_4x1/mux_4x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>MIPS_CPU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/MIPS_CPU_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../cpu_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>MIPS_CPU_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">MIPS_CPU_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>MIPS_CPU_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-11-01T15:42:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d8c798_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f938f60_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b024da_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1cebae_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee6037c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25509f68_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4186804d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57367d06_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fde3651_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60df1fdc_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dadf99f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dade068_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397b57a0_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d57bd88_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7544e8db_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5740b8af_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd00983_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c43441c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1895230e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51268083_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b38f022_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cc2d88_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5922b25a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4165d1_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fe71e6_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b28e101_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784bbd82_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b64121d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56809_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200fa63b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d9dd26_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708eb2e4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f01312_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535e4ca5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438fcff3_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39dd4031_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb2f425_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31900dc6_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714070c9_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47eedc0c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b61088_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538edbb5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfccc5f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e294ed_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691396cd_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2221936d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4139bdf5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad3e99c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4511e164_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229a1104_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a679a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f79d12d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6f97f0_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266050c7_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c0f084_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2222843e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682e0a61_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f8ec99_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4463ed3f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72437cb7_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79997332_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d07ce5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a875648_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be10a2a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72190b5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a507c6c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708cb74e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e51a325_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb19c66_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc50d69_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342d4721_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e7c163_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635ac8df_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8853f4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee8483c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c46fa32_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dd59c9_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce5175c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b69fcac_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f15b37_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1919353a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc1fccc_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399b307_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa214c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@906b75_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126c48de_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a89506e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6db14a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198a410d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cffdc6_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2956f9_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a5683b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661348cf_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651411c8_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf33ef5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f9cb48_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33161324_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21936936_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ddf762_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cccbeaa_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b6fd2d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132d51a4_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6990d55_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66684319_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757fc1cd_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327e8506_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1055e339_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbf6b17_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab7ea46_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fc3020_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f6ac51_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e40e1d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21341817_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b3f7e0_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7116b3fc_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459d354c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32be0fc6_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20197b6c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/MIPS_CPU</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="795d3ab6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7c426abc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b395625b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e984bcdc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
