{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 15:01:20 2018 " "Info: Processing started: Sat Jun 09 15:01:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdProject2 -c sdProject2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lasthopedec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lasthopedec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lastHopeDec " "Info: Found entity 1: lastHopeDec" {  } { { "lastHopeDec.v" "" { Text "C:/Users/sslp/Desktop/sd/lastHopeDec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA.v(35) " "Warning (10268): Verilog HDL information at ULA.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder99.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder99.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder99 " "Info: Found entity 1: decoder99" {  } { { "decoder99.v" "" { Text "C:/Users/sslp/Desktop/sd/decoder99.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lastHopeDec lastHopeDec:inst " "Info: Elaborating entity \"lastHopeDec\" for hierarchy \"lastHopeDec:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 200 416 576 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lastHopeDec.v(60) " "Warning (10199): Verilog HDL Case Statement warning at lastHopeDec.v(60): case item expression never matches the case expression" {  } { { "lastHopeDec.v" "" { Text "C:/Users/sslp/Desktop/sd/lastHopeDec.v" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lastHopeDec.v(72) " "Warning (10230): Verilog HDL assignment warning at lastHopeDec.v(72): truncated value with size 32 to match size of target (2)" {  } { { "lastHopeDec.v" "" { Text "C:/Users/sslp/Desktop/sd/lastHopeDec.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lastHopeDec.v(59) " "Info (10264): Verilog HDL Case Statement information at lastHopeDec.v(59): all case item expressions in this case statement are onehot" {  } { { "lastHopeDec.v" "" { Text "C:/Users/sslp/Desktop/sd/lastHopeDec.v" 59 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder99 decoder99:inst2 " "Info: Elaborating entity \"decoder99\" for hierarchy \"decoder99:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 8 1176 1272 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst1 " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 200 640 800 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ULA.v(21) " "Warning (10230): Verilog HDL assignment warning at ULA.v(21): truncated value with size 5 to match size of target (4)" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ULA.v(41) " "Warning (10230): Verilog HDL assignment warning at ULA.v(41): truncated value with size 5 to match size of target (4)" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(76) " "Warning (10230): Verilog HDL assignment warning at ULA.v(76): truncated value with size 32 to match size of target (8)" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(90) " "Warning (10230): Verilog HDL assignment warning at ULA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ULA.v(67) " "Warning (10763): Verilog HDL warning at ULA.v(67): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 67 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "value ULA.v(7) " "Warning (10034): Output port \"value\" at ULA.v(7) has no driver" {  } { { "ULA.v" "" { Text "C:/Users/sslp/Desktop/sd/ULA.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "value\[8\] ULA ULA:inst1 " "Warning: Port \"value\[8\]\" does not exist in entity definition of \"ULA\".  The port's range differs between the entity definition and its actual instantiation, \"ULA:inst1\"." {  } { { "main.bdf" "inst1" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 200 640 800 296 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name GND " "Warning (13410): Pin \"pin_name\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 328 1168 1344 344 "pin_name" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aunia GND " "Warning (13410): Pin \"Aunia\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 32 1272 1448 48 "Aunia" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aunib GND " "Warning (13410): Pin \"Aunib\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 48 1272 1448 64 "Aunib" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aunic GND " "Warning (13410): Pin \"Aunic\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 64 1272 1448 80 "Aunic" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aunid GND " "Warning (13410): Pin \"Aunid\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 80 1272 1448 96 "Aunid" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aunie GND " "Warning (13410): Pin \"Aunie\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 96 1272 1448 112 "Aunie" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aunif GND " "Warning (13410): Pin \"Aunif\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 112 1272 1448 128 "Aunif" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Aunig VCC " "Warning (13410): Pin \"Aunig\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 128 1272 1448 144 "Aunig" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Adeza GND " "Warning (13410): Pin \"Adeza\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 144 1272 1448 160 "Adeza" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Adezb GND " "Warning (13410): Pin \"Adezb\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 160 1272 1448 176 "Adezb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Adezc GND " "Warning (13410): Pin \"Adezc\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 176 1272 1448 192 "Adezc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Adezd GND " "Warning (13410): Pin \"Adezd\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 192 1272 1448 208 "Adezd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Adeze GND " "Warning (13410): Pin \"Adeze\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 208 1272 1448 224 "Adeze" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Adezf GND " "Warning (13410): Pin \"Adezf\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 224 1272 1448 240 "Adezf" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Adezg VCC " "Warning (13410): Pin \"Adezg\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 240 1272 1448 256 "Adezg" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[1\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[0\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[17\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[16\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[15\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[14\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[13\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[12\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[11\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[10\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[9\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[8\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[7\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[6\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[5\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[4\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[2\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lastHopeDec:inst\|leituraCont\[3\] " "Info: Register \"lastHopeDec:inst\|leituraCont\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sslp/Desktop/sd/sdProject2.map.smsg " "Info: Generated suppressed messages file C:/Users/sslp/Desktop/sd/sdProject2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "Warning (15610): No output dependent on input pin \"CLOCK_50\"" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 224 200 368 240 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "main.bdf" "" { Schematic "C:/Users/sslp/Desktop/sd/main.bdf" { { 240 200 368 256 "IRDA_RXD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 15:01:22 2018 " "Info: Processing ended: Sat Jun 09 15:01:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
