// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BackGrRemovalStream_BackGrRemovalStream,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.074000,HLS_SYN_LAT=76825,HLS_SYN_TPT=76826,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=3674,HLS_SYN_LUT=3433,HLS_VERSION=2023_1}" *)

module BackGrRemovalStream (
        input_stream_TDATA,
        input_stream_TKEEP,
        input_stream_TSTRB,
        input_stream_TUSER,
        input_stream_TLAST,
        input_stream_TID,
        input_stream_TDEST,
        output_stream_TDATA,
        output_stream_TKEEP,
        output_stream_TSTRB,
        output_stream_TUSER,
        output_stream_TLAST,
        output_stream_TID,
        output_stream_TDEST,
        ap_clk,
        ap_rst_n,
        output_stream_TVALID,
        output_stream_TREADY,
        input_stream_TVALID,
        input_stream_TREADY
);


input  [23:0] input_stream_TDATA;
input  [2:0] input_stream_TKEEP;
input  [2:0] input_stream_TSTRB;
input  [0:0] input_stream_TUSER;
input  [0:0] input_stream_TLAST;
input  [0:0] input_stream_TID;
input  [0:0] input_stream_TDEST;
output  [23:0] output_stream_TDATA;
output  [2:0] output_stream_TKEEP;
output  [2:0] output_stream_TSTRB;
output  [0:0] output_stream_TUSER;
output  [0:0] output_stream_TLAST;
output  [0:0] output_stream_TID;
output  [0:0] output_stream_TDEST;
input   ap_clk;
input   ap_rst_n;
output   output_stream_TVALID;
input   output_stream_TREADY;
input   input_stream_TVALID;
output   input_stream_TREADY;

 reg    ap_rst_n_inv;
wire    Loop_row_loop_proc1_U0_ap_start;
wire    Loop_row_loop_proc1_U0_ap_done;
wire    Loop_row_loop_proc1_U0_ap_continue;
wire    Loop_row_loop_proc1_U0_ap_idle;
wire    Loop_row_loop_proc1_U0_ap_ready;
wire   [23:0] Loop_row_loop_proc1_U0_output_stream_TDATA;
wire    Loop_row_loop_proc1_U0_output_stream_TVALID;
wire   [2:0] Loop_row_loop_proc1_U0_output_stream_TKEEP;
wire   [2:0] Loop_row_loop_proc1_U0_output_stream_TSTRB;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TUSER;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TLAST;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TID;
wire   [0:0] Loop_row_loop_proc1_U0_output_stream_TDEST;
wire    Loop_row_loop_proc1_U0_input_stream_TREADY;

BackGrRemovalStream_Loop_row_loop_proc1 Loop_row_loop_proc1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_row_loop_proc1_U0_ap_start),
    .ap_done(Loop_row_loop_proc1_U0_ap_done),
    .ap_continue(Loop_row_loop_proc1_U0_ap_continue),
    .ap_idle(Loop_row_loop_proc1_U0_ap_idle),
    .ap_ready(Loop_row_loop_proc1_U0_ap_ready),
    .input_stream_TVALID(input_stream_TVALID),
    .output_stream_TREADY(output_stream_TREADY),
    .output_stream_TDATA(Loop_row_loop_proc1_U0_output_stream_TDATA),
    .output_stream_TVALID(Loop_row_loop_proc1_U0_output_stream_TVALID),
    .output_stream_TKEEP(Loop_row_loop_proc1_U0_output_stream_TKEEP),
    .output_stream_TSTRB(Loop_row_loop_proc1_U0_output_stream_TSTRB),
    .output_stream_TUSER(Loop_row_loop_proc1_U0_output_stream_TUSER),
    .output_stream_TLAST(Loop_row_loop_proc1_U0_output_stream_TLAST),
    .output_stream_TID(Loop_row_loop_proc1_U0_output_stream_TID),
    .output_stream_TDEST(Loop_row_loop_proc1_U0_output_stream_TDEST),
    .input_stream_TDATA(input_stream_TDATA),
    .input_stream_TREADY(Loop_row_loop_proc1_U0_input_stream_TREADY),
    .input_stream_TKEEP(input_stream_TKEEP),
    .input_stream_TSTRB(input_stream_TSTRB),
    .input_stream_TUSER(input_stream_TUSER),
    .input_stream_TLAST(input_stream_TLAST),
    .input_stream_TID(input_stream_TID),
    .input_stream_TDEST(input_stream_TDEST)
);

assign Loop_row_loop_proc1_U0_ap_continue = 1'b1;

assign Loop_row_loop_proc1_U0_ap_start = 1'b1;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign input_stream_TREADY = Loop_row_loop_proc1_U0_input_stream_TREADY;

assign output_stream_TDATA = Loop_row_loop_proc1_U0_output_stream_TDATA;

assign output_stream_TDEST = Loop_row_loop_proc1_U0_output_stream_TDEST;

assign output_stream_TID = Loop_row_loop_proc1_U0_output_stream_TID;

assign output_stream_TKEEP = Loop_row_loop_proc1_U0_output_stream_TKEEP;

assign output_stream_TLAST = Loop_row_loop_proc1_U0_output_stream_TLAST;

assign output_stream_TSTRB = Loop_row_loop_proc1_U0_output_stream_TSTRB;

assign output_stream_TUSER = Loop_row_loop_proc1_U0_output_stream_TUSER;

assign output_stream_TVALID = Loop_row_loop_proc1_U0_output_stream_TVALID;

endmodule //BackGrRemovalStream
