<module name="TOP_RCM_TOP_RCM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TOP_RCM_PID" acronym="TOP_RCM_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="Not Defined" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="Not Defined" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Not Defined" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_WARM_RESET_CONFIG" acronym="TOP_RCM_WARM_RESET_CONFIG" offset="0x4" width="32" description="">
		<bitfield id="WDOG3_RST_EN" width="3" begin="30" end="28" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to disable corresponding Watchdog control on Warm reset Write 3'b111 enable corresponding Watchdog to control Warm reset" range="30 - 28" rwaccess="RW"/> 
		<bitfield id="WDOG2_RST_EN" width="3" begin="26" end="24" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to disable corresponding Watchdog control on Warm reset Write 3'b111 enable corresponding Watchdog to control Warm reset" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="WDOG1_RST_EN" width="3" begin="22" end="20" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to disable corresponding Watchdog control on Warm reset Write 3'b111 enable corresponding Watchdog to control Warm reset" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="WDOG0_RST_EN" width="3" begin="18" end="16" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to disable corresponding Watchdog control on Warm reset Write 3'b111 enable corresponding Watchdog to control Warm reset" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="TSENSE1_RST_EN" width="3" begin="14" end="12" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to disable temperature sensor 1 on Warm reset Write 3'b111 to enable temperature sensor 1l on Warm reset" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="TSENSE0_RST_EN" width="3" begin="10" end="8" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to disable temperature sensor 0 control on Warm reset Write 3'b111 to enable temperature sensor 0 control on Warm reset" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="DEBUGSS_RST_EN" width="3" begin="6" end="4" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to disable debugger control on Warm reset Write 3'b111 enable debugger to control Warm reset" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="PAD_BYPASS" width="3" begin="2" end="0" resetval="0x7" description="Bypass the Warm reset from Pad InputData should be loaded as multibit.  Write 3'b000 : Pad Warm Reset pin has control over  warm resetWrite 3'b111 : Pad warm reset pin has no control on warm reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_WARM_RESET_REQ" acronym="TOP_RCM_WARM_RESET_REQ" offset="0x8" width="8" description="">
		<bitfield id="SW_RST" width="3" begin="2" end="0" resetval="0x7" description="Data should be loaded as multibit.  Write 3'b000 to assert warm reset from SWWrite 3'b111 to deassert warm reset from SW if this is the only source of warm reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_WARM_RST_CAUSE" acronym="TOP_RCM_WARM_RST_CAUSE" offset="0xC" width="16" description="">
		<bitfield id="CAUSE" width="12" begin="11" end="0" resetval="0x65" description="System Reset Cause register12'b0000_0100_0001 - POR reset12'b0000_0100_0010 - Warm reset due to MSS_WDT012'b0000_0100_0100 - Warm reset due to MSS_WDT112'b0000_0100_1000 - Warm reset due to MSS_WDT212'b0000_0101_0000 - Warm reset due to MSS_WDT312'b0000_0110_0000 - Warm reset due to TOP_RMC:WARM_RESET_REQ12'b0000_0100_0000 - External Pad reset12'b0000_1100_0000 - Warm reset due to HSM_WDT12'b0001_0100_0000 - Warm Reset due to Deugger reset12'b0010_0100_0000 - Warm Reset due to Temp Sense0 Reset12'b0100_0100_0000 - Warm Reset due to Temp Sense1 Reset" range="11 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_WARM_RST_CAUSE_CLR" acronym="TOP_RCM_WARM_RST_CAUSE_CLR" offset="0x10" width="8" description="">
		<bitfield id="CLEAR" width="3" begin="2" end="0" resetval="0x0" description="Write pulse bit field: Data should be loaded as multibit. System Reset Cause register Clear" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_RCOSC32K_CTRL" acronym="TOP_RCM_RCOSC32K_CTRL" offset="0x14" width="8" description="">
		<bitfield id="STOPOSC" width="3" begin="2" end="0" resetval="0x0" description="Stop 32KHz RCOSC. Write 3'b111 to stop clock" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_LIMP_MODE_EN" acronym="TOP_RCM_LIMP_MODE_EN" offset="0x18" width="16" description="">
		<bitfield id="COREPLL_LOSS_EN" width="3" begin="10" end="8" resetval="0x0" description="Enable for core pll phase lock loss to generate Limp mode3'b000: will not generate Limp mode (multibit 000)3'b111 :  will generate Limp mode (multibit 111)" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="XTALCLK_LOSS_EN" width="3" begin="6" end="4" resetval="0x0" description="Enable for crystal_clock_loss to generate Limp mode3'b000: will not generate Limp mode (multibit 000)3'b111 :  will generate Limp mode (multibit 111)" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="DCC0_ERROR_EN" width="3" begin="2" end="0" resetval="0x0" description="Enable DCC0 Error to generate Limp mode 3'b000: DCC0 Error will not generate Limp mode (multibit 000)3'b111 : DCC0 Error will generate Limp mode (multibit 111)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_REF_CLK_SRC_SEL" acronym="TOP_RCM_PLL_REF_CLK_SRC_SEL" offset="0x1C" width="8" description="">
		<bitfield id="PLL_PERI_REF_CLK_SRC_SEL" width="3" begin="6" end="4" resetval="0x0" description="Mux selct for PERI PLL REF clockWrite 3'b111 :  to select external reference clock as PLL reference clockWrite 3'b000 :  to select on-die clock as PLL reference clock" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="PLL_CORE_REF_CLK_SRC_SEL" width="3" begin="2" end="0" resetval="0x0" description="Mux selct for CORE PLL REF clockWrite 3'b111 :  to select external reference clock as PLL reference clockWrite 3'b000 :  to select on-die clock as PLL reference clock" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PAD_XTAL_CTRL" acronym="TOP_RCM_PAD_XTAL_CTRL" offset="0x20" width="8" description="">
		<bitfield id="XTAL_XI_OE_N" width="1" begin="3" end="3" resetval="0x0" description="When gz is low, the padxo output is enabled, padxi to padxo is a single stage inverter, and the oscillator can oscillate with an external crystal plus capacitors/resistor.  When gz is high, padxo is in high impedance mode, padxi and Y are driven low, and the oscillator is disabled.  With gz high, the internal bias resistor between padxi and padxo is disconnected regardless of the state of resselect." range="3" rwaccess="RW"/> 
		<bitfield id="XTAL_XO_RESSELECT" width="1" begin="2" end="2" resetval="0x0" description="When resselect is low, an internal 1Meg Ohm resistor is connected between padxi and padxo for oscillator bias.      When resselect is asserted (high), the internal resistor is disconnected.      For oscillation with a crystal while resselect is high, an external resistor must be connected between padxi and padxo to provide bias." range="2" rwaccess="RW"/> 
		<bitfield id="XTAL_XO_SW2" width="1" begin="1" end="1" resetval="0x0" description="XTAL pad control bit frequency selection pin SW2 Based on table belowsw2 sw1 Freq of operation0 0 5     20 MHz0 1 15     35 MHz1 0 30     40 MHz1 1 40     55 MHz" range="1" rwaccess="RW"/> 
		<bitfield id="XTAL_XO_SW1" width="1" begin="0" end="0" resetval="0x1" description="XTAL pad control bit frequency selection pin SW1 Based on table belowsw2 sw1 Freq of operation0 0 5     20 MHz0 1 15     35 MHz1 0 30     40 MHz1 1 40     55 MHz" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_SOP_MODE_VALUE" acronym="TOP_RCM_SOP_MODE_VALUE" offset="0x24" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="See below table SOP_MODE values and its corresponding mappingSOP_PAD3    SOP_PAD2    SOP_PAD1    SOP_PAD0    bootmode       0                       0                      0                        0              QSPI Functional mode(4S)       0                       0                      0                        1              UART Functional mode         0                       0                      1                        0              QSPI Functional mode(1S)                      values from 3 to 7 is reserved for future use        1                       0                      0                        0              THB(test) mode       1                       0                      0                        1              ATPG mode       1                       0                      1                        0              FLED mode (Debug SoP mode)                     values from B to F is reserved for future use reset value of MMR is 0 but it will latch on to the SOP mode values after reset is released. when CPU reads the MMR it will show the latched SOP mode value only" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_CLK_LOSS_STATUS" acronym="TOP_RCM_CLK_LOSS_STATUS" offset="0x28" width="8" description="">
		<bitfield id="RC_GOOD_BOOT" width="1" begin="8" end="8" resetval="0x1" description="Clock status of RC clock at boot. Reset value will reflect the actual status1 --> clock present at boot0 --> clock not present at boot" range="8" rwaccess="RO"/> 
		<bitfield id="RC_CLOCK_LOSS" width="1" begin="4" end="4" resetval="0x0" description="Coarse detection clock loss status for RC clock. Reset value will reflect the actual status1 --> clock lost0 --> clock good" range="4" rwaccess="RO"/> 
		<bitfield id="CRYSTAL_CLOCK_LOSS" width="1" begin="0" end="0" resetval="0x0" description="Coarse detection clock loss status for Crystal clock. Reset value will reflect the actual status1 --> clock lost0 --> clock good" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_WARM_RSTTIME1" acronym="TOP_RCM_WARM_RSTTIME1" offset="0x30" width="16" description="">
		<bitfield id="DELAY" width="12" begin="11" end="0" resetval="0x2184" description="programing Output delay Data should be loaded as multibit.  For example: if value of 0x5 should be selected then 0x555 should be configured to the register." range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_WARM_RSTTIME2" acronym="TOP_RCM_WARM_RSTTIME2" offset="0x34" width="16" description="">
		<bitfield id="DELAY" width="12" begin="11" end="0" resetval="0x2184" description="programing input Rise delay Data should be loaded as multibit.  For example: if value of 0x5 should be selected then 0x555 should be configured to the register." range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_WARM_RSTTIME3" acronym="TOP_RCM_WARM_RSTTIME3" offset="0x38" width="16" description="">
		<bitfield id="DELAY" width="12" begin="11" end="0" resetval="0x273" description="programing Input Fall delay Data should be loaded as multibit.  For example: if value of 0x5 should be selected then 0x555 should be configured to the register." range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_PWRCTRL" acronym="TOP_RCM_PLL_CORE_PWRCTRL" offset="0x400" width="8" description="">
		<bitfield id="PONIN" width="1" begin="5" end="5" resetval="0x1" description="ON/OFF control of the weak power switch digital. For functionalmode it should be 1" range="5" rwaccess="RW"/> 
		<bitfield id="PGOODIN" width="1" begin="4" end="4" resetval="0x1" description="ON/OFF control of the strong power switch digital. For functional mode it should be 1" range="4" rwaccess="RW"/> 
		<bitfield id="RET" width="1" begin="3" end="3" resetval="0x0" description="Save/Restore control for Retention mode. For functional mode itshould be 0" range="3" rwaccess="RW"/> 
		<bitfield id="ISORET" width="1" begin="2" end="2" resetval="0x0" description="Save/Restore control for Isolation of output pins For functional modeit should be 0" range="2" rwaccess="RW"/> 
		<bitfield id="ISOSCAN" width="1" begin="1" end="1" resetval="0x0" description="Save/Restore control for Isolation of the Scanout pins. For functionalmode it should be 0" range="1" rwaccess="RW"/> 
		<bitfield id="OFFMODE" width="1" begin="0" end="0" resetval="0x0" description="Used to switch OFF the logic on VDDA. For functional mode itshould be 0" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_CLKCTRL" acronym="TOP_RCM_PLL_CORE_CLKCTRL" offset="0x404" width="32" description="">
		<bitfield id="CYCLESLIPEN" width="1" begin="31" end="31" resetval="0x0" description="FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK." range="31" rwaccess="RW"/> 
		<bitfield id="ENSSC" width="1" begin="30" end="30" resetval="0x0" description="Controls Clock Spreading. SSC is not supported. Should be set to 0x0 to disable clock spreading." range="30" rwaccess="RW"/> 
		<bitfield id="CLKDCOLDOEN" width="1" begin="29" end="29" resetval="0x0" description="Synchronously enables/disables CLKDCOLDO0x0 : synchronously disables CLKDCOLDO0x1 : synchronously enables CLKDCOLDO" range="29" rwaccess="RW"/> 
		<bitfield id="IDLE" width="1" begin="23" end="23" resetval="0x1" description="Sets PLL to Idle mode0x0 : When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go toActive and Locked0x1 : When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go toIdle Bypass low powe" range="23" rwaccess="RW"/> 
		<bitfield id="BYPASSACKZ" width="1" begin="22" end="22" resetval="0x0" description="BYPASSACKZ is a special purpose input to the module. In generalthis input is expected to be tied to static low. For the output clocks ofthe module that do not have an internal bypass mux viz.CLKDCOLDO and CLKOUTLDO, a bypass mux could beimplemented external to the module." range="22" rwaccess="RW"/> 
		<bitfield id="STBYRET" width="1" begin="21" end="21" resetval="0x0" description="Standby retention control0x0 : prepares ADPLLLJ for relock when out of retention byremoving the gating on all internal clocks.0x1 : prepares ADPLLLJ for retention by gating all the internalclocks." range="21" rwaccess="RW"/> 
		<bitfield id="CLKOUTEN" width="1" begin="20" end="20" resetval="0x0" description="CLKOUT enable or disable0x0 : synchronously disables CLKOUT0x1 : synchronously enables CLKOUT" range="20" rwaccess="RW"/> 
		<bitfield id="CLKOUTLDOEN" width="1" begin="19" end="19" resetval="0x1" description="Synchronously enables/disables CLKOUTLDO 0x0 : synchronously disables CLKOUTLDO 0x1 : synchronously enables CLKOUTLDO" range="19" rwaccess="RW"/> 
		<bitfield id="ULOWCLKEN" width="1" begin="18" end="18" resetval="0x0" description="Select CLKOUT source in bypass0x0: When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1)0x1: When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW." range="18" rwaccess="RW"/> 
		<bitfield id="CLKDCOLDOPWDNZ" width="1" begin="17" end="17" resetval="0x0" description="0 Asynchronous power down for CLKDCOLDO o/p." range="17" rwaccess="RW"/> 
		<bitfield id="M2PWDNZ" width="1" begin="16" end="16" resetval="0x1" description="M2 divider power down mode0x0: Asynchronous power down for M2 divider0x1 : M2 divider is functional" range="16" rwaccess="RW"/> 
		<bitfield id="STOPMODE" width="1" begin="14" end="14" resetval="0x1" description="When in Lossclk/Stbyret 0x0 : Limp mode 0x1 : Stopmode" range="14" rwaccess="RW"/> 
		<bitfield id="SELFREQDCO" width="3" begin="12" end="10" resetval="0x4" description="DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency rangeselector.0x0: Reserved0x2: HS2 : DCOCLK range is from 500 MHz to 1000 MHz0x3: Reserved0x4: HS1: DCOCLK range is from 1000 MHz to 2000 MHz0x5: Reserved" range="12 - 10" rwaccess="RW"/> 
		<bitfield id="RELAXED_LOCK" width="1" begin="8" end="8" resetval="0x0" description="Decides when FREQLOCK asserted0x0: FREQLOCK asserted when DC frequency error less than 1%0x1: FREQLOCK asserted when DC frequency error less than 2%" range="8" rwaccess="RW"/> 
		<bitfield id="SSCTYPE" width="1" begin="1" end="1" resetval="0x0" description="SSC Type" range="1" rwaccess="RW"/> 
		<bitfield id="TINTZ" width="1" begin="0" end="0" resetval="0x0" description="PLL core soft reset" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_TENABLE" acronym="TOP_RCM_PLL_CORE_TENABLE" offset="0x408" width="0" description="">
		<bitfield id="TENABLE" width="1" begin="0" end="0" resetval="0x0" description="M, N. SD and SELFREQDCO latch (active rise edge)" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_TENABLEDIV" acronym="TOP_RCM_PLL_CORE_TENABLEDIV" offset="0x40C" width="0" description="">
		<bitfield id="TENABLEDIV" width="1" begin="0" end="0" resetval="0x0" description="M2 and N2 latch (active rise edge)" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_M2NDIV" acronym="TOP_RCM_PLL_CORE_M2NDIV" offset="0x410" width="24" description="">
		<bitfield id="M2" width="7" begin="22" end="16" resetval="0x0" description="Post-divider is REGM2" range="22 - 16" rwaccess="RW"/> 
		<bitfield id="N" width="8" begin="7" end="0" resetval="0x19" description="Pre-divider is REGN+1" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_MN2DIV" acronym="TOP_RCM_PLL_CORE_MN2DIV" offset="0x414" width="24" description="">
		<bitfield id="N2" width="4" begin="19" end="16" resetval="0x0" description="Bypass divider is REGN2+1" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="M" width="12" begin="11" end="0" resetval="0x1600" description="Feedback Multiplier is REGM" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_FRACDIV" acronym="TOP_RCM_PLL_CORE_FRACDIV" offset="0x418" width="32" description="">
		<bitfield id="REGSD" width="8" begin="31" end="24" resetval="0x8" description="Sigma-Delta DividerShould be set by s/w to provide optimum jitter performance.DPLL_SD_DIV = CEILING ([DPLL_MULT/(DPLL_DIV+1)] * CLKINP/ 250), where CLKINP is the input clock of the DPLL in MHz" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="FRACTIONALM" width="18" begin="17" end="0" resetval="0x0" description="Fractional part of the M divider." range="17 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_BWCTRL" acronym="TOP_RCM_PLL_CORE_BWCTRL" offset="0x41C" width="8" description="">
		<bitfield id="BWCONTROL" width="2" begin="2" end="1" resetval="0x0" description="Change Loop Bandwidth" range="2 - 1" rwaccess="RW"/> 
		<bitfield id="BW_INCR_DECRZ" width="1" begin="0" end="0" resetval="0x0" description="Direction of Loop Bandwidth0x0 : decrease BW0x1 : increase BW" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_FRACCTRL" acronym="TOP_RCM_PLL_CORE_FRACCTRL" offset="0x420" width="32" description="">
		<bitfield id="DOWNSPREAD" width="1" begin="31" end="31" resetval="0x0" description="Controls frequency spread0x0 : enables both side frequency spread about the programmed frequency.0x1 : enables low frequency spread only" range="31" rwaccess="RW"/> 
		<bitfield id="MODFREQDIVIDEREXPONENT" width="3" begin="30" end="28" resetval="0x0" description="Exponent of the REFCLK divider to define the modulation frequency." range="30 - 28" rwaccess="RW"/> 
		<bitfield id="MODFREQDIVIDERMANTISSA" width="7" begin="27" end="21" resetval="0x0" description="Mantissa of the REFCLK divider to define the modulation frequency" range="27 - 21" rwaccess="RW"/> 
		<bitfield id="DELTAMSTEPINTEGER" width="3" begin="20" end="18" resetval="0x0" description="Integer part of Frequency Spread control" range="20 - 18" rwaccess="RW"/> 
		<bitfield id="DELTAMSTEPFRACTION" width="18" begin="17" end="0" resetval="0x0" description="The fraction part of Frequency Spread control" range="17 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_STATUS" acronym="TOP_RCM_PLL_CORE_STATUS" offset="0x424" width="32" description="">
		<bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0x1" description="Status of the weak power-switch0x0 : indicates the/OFF status of the weak power-switch in digital toSOC.0x1 : ndicates the ON status of the weak power-switch in digital toSOC." range="31" rwaccess="RO"/> 
		<bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0x1" description="Status of the strong power-switch0x0 : indicates the/OFF status of the strong power-switch in digital toSOC.0x1 : ndicates the ON status of the strong power-switch in digital toSOC." range="30" rwaccess="RO"/> 
		<bitfield id="LDOPWDN" width="1" begin="29" end="29" resetval="0x1" description="1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT willbe un-defined in this condition" range="29" rwaccess="RO"/> 
		<bitfield id="RECAL_BSTATUS3" width="1" begin="28" end="28" resetval="0x0" description="Recalibration status flag. 1 ADPLLLJ requires recalibration" range="28" rwaccess="RO"/> 
		<bitfield id="RECAL_OPPIN" width="1" begin="27" end="27" resetval="0x0" description="Recalibration status flag. 1 ADPLLLJ requires recalibration" range="27" rwaccess="RO"/> 
		<bitfield id="CLKOUTLDOENACK" width="1" begin="12" end="12" resetval="0x1" description="Indicates the enable/disable condition of CLKOUTLDOEN0x0 = CLKOUTLDO gating completed0x1 = CLKOUTLDO enabling completed" range="12" rwaccess="RO"/> 
		<bitfield id="CLKDCOLDOACK" width="1" begin="11" end="11" resetval="0x0" description="Indicates the enable/disable condition of CLKDCOLDOEN0x0 = CLKDCOLDO gating completed0x1 = CLKDCOLOD enabling completed" range="11" rwaccess="RO"/> 
		<bitfield id="PHASELOCK" width="1" begin="10" end="10" resetval="0x0" description="Status on PHASELOCK output pin" range="10" rwaccess="RO"/> 
		<bitfield id="FREQLOCK" width="1" begin="9" end="9" resetval="0x0" description="Status on FREQLOCK output pin" range="9" rwaccess="RO"/> 
		<bitfield id="BYPASSACK" width="1" begin="8" end="8" resetval="0x1" description="Status of BYPASSACK output pin" range="8" rwaccess="RO"/> 
		<bitfield id="STBYRETACK" width="1" begin="7" end="7" resetval="0x0" description="Standby and retention status0x0: indicates to SOC that all internal clocks in ADPLLLJ are activeand it is starting the relock process.0x1: indicates to SOC that all internal clocks in ADPLLLJ are gatedand it is ready for retention." range="7" rwaccess="RO"/> 
		<bitfield id="LOSSREF" width="1" begin="6" end="6" resetval="0x1" description="Reference input loss" range="6" rwaccess="RO"/> 
		<bitfield id="CLKOUTENACK" width="1" begin="5" end="5" resetval="0x0" description="Indicates the enable/disable condition of CLKOUTEN0x0 = CLKOUT gating completed0x1 = CLKOUT enabling completed" range="5" rwaccess="RO"/> 
		<bitfield id="LOCK2" width="1" begin="4" end="4" resetval="0x0" description="ADPLL internal loop lock status" range="4" rwaccess="RO"/> 
		<bitfield id="M2CHANGEACK" width="1" begin="3" end="3" resetval="0x0" description="Acknowledge for change to M2 divider. Toggles from 1-0 or 0-1(depending on current value) once CLKOUT frequency change hascompleted." range="3" rwaccess="RO"/> 
		<bitfield id="SSCACK" width="1" begin="2" end="2" resetval="0x0" description="Spread Spectrum status0x0 : Spread-spectrum Clocking is disabled on output clocks0x1 : Spread-spectrum Clocking is enabled on output clocks" range="2" rwaccess="RO"/> 
		<bitfield id="HIGHJITTER" width="1" begin="1" end="1" resetval="0x0" description="1 indicates jitter. After PHASELOCK is asserted high, theHIGHJITTER flag is asserted high if phase error between REFCLKand FBCLK greater than 24%." range="1" rwaccess="RO"/> 
		<bitfield id="BYPASS" width="1" begin="0" end="0" resetval="0x1" description="Bypass status signal. 1 CLKOUT in bypass" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_HSDIVIDER" acronym="TOP_RCM_PLL_CORE_HSDIVIDER" offset="0x428" width="24" description="">
		<bitfield id="LDOPWDNACK" width="1" begin="17" end="17" resetval="0x0" description="LDO Power Down Ack" range="17" rwaccess="RO"/> 
		<bitfield id="BYPASSACKZ" width="1" begin="16" end="16" resetval="0x0" description="HSDIVIDER Bypass Ack" range="16" rwaccess="RO"/> 
		<bitfield id="TENABLEDIV" width="1" begin="2" end="2" resetval="0x0" description="Tenable Div" range="2" rwaccess="RW"/> 
		<bitfield id="LDOPWDN" width="1" begin="1" end="1" resetval="0x0" description="LDO Power Down" range="1" rwaccess="RW"/> 
		<bitfield id="BYPASS" width="1" begin="0" end="0" resetval="0x0" description="HSDIVIDER Bypass" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0" acronym="TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT0" offset="0x42C" width="16" description="">
		<bitfield id="PWDN" width="1" begin="12" end="12" resetval="0x0" description="Power down for HSDIVIDER M4 divider and hence CLKOUT0 output0h (R/W) = CLKOUT0 divider active1h (R/W) = CLKOUT0 divider is powered down" range="12" rwaccess="RW"/> 
		<bitfield id="STATUS" width="1" begin="9" end="9" resetval="0x0" description="HSDIVIDER CLKOUT0 status0h (R) = The clock output is gated1h (R) = The clock output is enabled" range="9" rwaccess="RO"/> 
		<bitfield id="GATE_CTRL" width="1" begin="8" end="8" resetval="0x0" description="Control gating of HSDIVIDER CLKOUT00h (R/W) = Automatically gate this clock when there is nodependency for it1h (R/W) = Force this clock to stay enabled even if there is norequest" range="8" rwaccess="RW"/> 
		<bitfield id="DIVCHACK" width="1" begin="5" end="5" resetval="0x0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT0_DIVindicates that the change in divider value has taken effect" range="5" rwaccess="RO"/> 
		<bitfield id="DIV" width="5" begin="4" end="0" resetval="0x4" description="DPLL post-divider factor, M4, for internal clock generation.Divide values from 1 to 31.0h (R/W) = Reserved" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1" acronym="TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT1" offset="0x430" width="16" description="">
		<bitfield id="PWDN" width="1" begin="12" end="12" resetval="0x0" description="Power down for HSDIVIDER M5 divider and hence CLKOUT1 output0h (R/W) = CLKOUT1 divider active1h (R/W) = CLKOUT1 divider is powered down" range="12" rwaccess="RW"/> 
		<bitfield id="STATUS" width="1" begin="9" end="9" resetval="0x0" description="HSDIVIDER CLKOUT1 status0h (R) = The clock output is gated1h (R) = The clock output is enabled" range="9" rwaccess="RO"/> 
		<bitfield id="GATE_CTRL" width="1" begin="8" end="8" resetval="0x0" description="Control gating of HSDIVIDER CLKOUT10h (R/W) = Automatically gate this clock when there is nodependency for it1h (R/W) = Force this clock to stay enabled even if there is norequest" range="8" rwaccess="RW"/> 
		<bitfield id="DIVCHACK" width="1" begin="5" end="5" resetval="0x0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIVindicates that the change in divider value has taken effect" range="5" rwaccess="RO"/> 
		<bitfield id="DIV" width="5" begin="4" end="0" resetval="0x3" description="DPLL post-divider factor, M5, for internal clock generation.Divide values from 1 to 31.0h (R/W) = Reserved" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2" acronym="TOP_RCM_PLL_CORE_HSDIVIDER_CLKOUT2" offset="0x434" width="16" description="">
		<bitfield id="PWDN" width="1" begin="12" end="12" resetval="0x0" description="Power down for HSDIVIDER M6 divider and hence CLKOUT2 output0h (R/W) = CLKOUT2 divider active1h (R/W) = CLKOUT2 divider is powered down" range="12" rwaccess="RW"/> 
		<bitfield id="STATUS" width="1" begin="9" end="9" resetval="0x0" description="HSDIVIDER CLKOUT2 status0h (R) = The clock output is gated1h (R) = The clock output is enabled" range="9" rwaccess="RO"/> 
		<bitfield id="GATE_CTRL" width="1" begin="8" end="8" resetval="0x0" description="Control gating of HSDIVIDER CLKOUT20h (R/W) = Automatically gate this clock when there is nodependency for it1h (R/W) = Force this clock to stay enabled even if there is norequest" range="8" rwaccess="RW"/> 
		<bitfield id="DIVCHACK" width="1" begin="5" end="5" resetval="0x0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIVindicates that the change in divider value has taken effect" range="5" rwaccess="RO"/> 
		<bitfield id="DIV" width="5" begin="4" end="0" resetval="0x4" description="DPLL post-divider factor, M6, for internal clock generation.Divide values from 1 to 31.0h (R/W) = Reserved" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_RSTCTRL" acronym="TOP_RCM_PLL_CORE_RSTCTRL" offset="0x43C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="SW Reset override for the PLLWrite 3'b111 : Override is enabled and Reset is asserted" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_CORE_HSDIVIDER_RSTCTRL" acronym="TOP_RCM_PLL_CORE_HSDIVIDER_RSTCTRL" offset="0x440" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="SW Reset override for the HSDIVIDERWrite 3'b111 : Override is enabled and Reset is asserted" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_R5SS_CLK_SRC_SEL" acronym="TOP_RCM_R5SS_CLK_SRC_SEL" offset="0x500" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for MSS Coretex R5 and System bus Clock.Data should be loaded as multibit.  For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_R5SS_CLK_STATUS" acronym="TOP_RCM_R5SS_CLK_STATUS" offset="0x504" width="8" description="">
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for Root clock for CortexR5 and Sysclk" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_R5SS0_CLK_DIV_SEL" acronym="TOP_RCM_R5SS0_CLK_DIV_SEL" offset="0x510" width="8" description="">
		<bitfield id="CLKDIVSEL" width="3" begin="2" end="0" resetval="0x0" description="writing 3'b000 Sets R5 clock = R5SS Root clockWriting 3'b111 Sets R5 Clock = SYSCLK" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_R5SS1_CLK_DIV_SEL" acronym="TOP_RCM_R5SS1_CLK_DIV_SEL" offset="0x514" width="8" description="">
		<bitfield id="CLKDIVSEL" width="3" begin="2" end="0" resetval="0x0" description="writing 3'b000 Sets R5 clock = R5SS Root clockWriting 3'b111 Sets R5 Clock = SYSCLK" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_R5SS0_CLK_GATE" acronym="TOP_RCM_R5SS0_CLK_GATE" offset="0x518" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="Only for debug- Functionality not guaranteed Clock gating config for  MSS Coretex R5.Data should be loaded as multibit.  Write 3'b000 : Clock is ungated (multibit 000)Write 3'b111 : Clock is gated (multibit 111)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_R5SS1_CLK_GATE" acronym="TOP_RCM_R5SS1_CLK_GATE" offset="0x51C" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="Only for debug- Functionality not guaranteed Clock gating config for  MSS Coretex R5.Data should be loaded as multibit.  Write 3'b000 : Clock is ungated (multibit 000)Write 3'b111 : Clock is gated (multibit 111)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_SYS_CLK_DIV_VAL" acronym="TOP_RCM_SYS_CLK_DIV_VAL" offset="0x520" width="16" description="">
		<bitfield id="CLKDIV" width="12" begin="11" end="0" resetval="0x0" description="Divider value for System Clock selected clock.Data should be loaded as multibit.  For example: if divider value of 0x5 should be selected then 0x555 should be configured to the register." range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_SYS_CLK_GATE" acronym="TOP_RCM_SYS_CLK_GATE" offset="0x524" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="Only for debug- Functionality not guaranteed Clock gating config for  System ClockData should be loaded as multibit.  Write 3'b000 : Clock is ungated (multibit 000)Write 3'b111 : Clock is gated (multibit 111)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_SYS_CLK_STATUS" acronym="TOP_RCM_SYS_CLK_STATUS" offset="0x528" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for Sys Clock" range="15 - 8" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_PLL_PER_PWRCTRL" acronym="TOP_RCM_PLL_PER_PWRCTRL" offset="0x800" width="8" description="">
		<bitfield id="PONIN" width="1" begin="5" end="5" resetval="0x1" description="ON/OFF control of the weak power switch digital. For functionalmode it should be 1" range="5" rwaccess="RW"/> 
		<bitfield id="PGOODIN" width="1" begin="4" end="4" resetval="0x1" description="ON/OFF control of the strong power switch digital. For functional mode it should be 1" range="4" rwaccess="RW"/> 
		<bitfield id="RET" width="1" begin="3" end="3" resetval="0x0" description="Save/Restore control for Retention mode. For functional mode itshould be 0" range="3" rwaccess="RW"/> 
		<bitfield id="ISORET" width="1" begin="2" end="2" resetval="0x0" description="Save/Restore control for Isolation of output pins For functional modeit should be 0" range="2" rwaccess="RW"/> 
		<bitfield id="ISOSCAN" width="1" begin="1" end="1" resetval="0x0" description="Save/Restore control for Isolation of the Scanout pins. For functionalmode it should be 0" range="1" rwaccess="RW"/> 
		<bitfield id="OFFMODE" width="1" begin="0" end="0" resetval="0x0" description="Used to switch OFF the logic on VDDA. For functional mode itshould be 0" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_CLKCTRL" acronym="TOP_RCM_PLL_PER_CLKCTRL" offset="0x804" width="32" description="">
		<bitfield id="CYCLESLIPEN" width="1" begin="31" end="31" resetval="0x0" description="FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK." range="31" rwaccess="RW"/> 
		<bitfield id="ENSSC" width="1" begin="30" end="30" resetval="0x0" description="Controls Clock Spreading. SSC is not supported. Should be set to 0x0 to disable clock spreading." range="30" rwaccess="RW"/> 
		<bitfield id="CLKDCOLDOEN" width="1" begin="29" end="29" resetval="0x0" description="Synchronously enables/disables CLKDCOLDO0x0 : synchronously disables CLKDCOLDO0x1 : synchronously enables CLKDCOLDO" range="29" rwaccess="RW"/> 
		<bitfield id="IDLE" width="1" begin="23" end="23" resetval="0x1" description="Sets PLL to Idle mode0x0 : When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go toActive and Locked0x1 : When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go toIdle Bypass low powe" range="23" rwaccess="RW"/> 
		<bitfield id="BYPASSACKZ" width="1" begin="22" end="22" resetval="0x0" description="BYPASSACKZ is a special purpose input to the module. In generalthis input is expected to be tied to static low. For the output clocks ofthe module that do not have an internal bypass mux viz.CLKDCOLDO and CLKOUTLDO, a bypass mux could beimplemented external to the module." range="22" rwaccess="RW"/> 
		<bitfield id="STBYRET" width="1" begin="21" end="21" resetval="0x0" description="Standby retention control0x0 : prepares ADPLLLJ for relock when out of retention byremoving the gating on all internal clocks.0x1 : prepares ADPLLLJ for retention by gating all the internalclocks." range="21" rwaccess="RW"/> 
		<bitfield id="CLKOUTEN" width="1" begin="20" end="20" resetval="0x0" description="CLKOUT enable or disable0x0 : synchronously disables CLKOUT0x1 : synchronously enables CLKOUT" range="20" rwaccess="RW"/> 
		<bitfield id="CLKOUTLDOEN" width="1" begin="19" end="19" resetval="0x1" description="Synchronously enables/disables CLKOUTLDO 0x0 : synchronously disables CLKOUTLDO 0x1 : synchronously enables CLKOUTLDO" range="19" rwaccess="RW"/> 
		<bitfield id="ULOWCLKEN" width="1" begin="18" end="18" resetval="0x0" description="Select CLKOUT source in bypass0x0: When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1)0x1: When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW." range="18" rwaccess="RW"/> 
		<bitfield id="CLKDCOLDOPWDNZ" width="1" begin="17" end="17" resetval="0x0" description="0 Asynchronous power down for CLKDCOLDO o/p." range="17" rwaccess="RW"/> 
		<bitfield id="M2PWDNZ" width="1" begin="16" end="16" resetval="0x1" description="M2 divider power down mode0x0: Asynchronous power down for M2 divider0x1 : M2 divider is functional" range="16" rwaccess="RW"/> 
		<bitfield id="STOPMODE" width="1" begin="14" end="14" resetval="0x1" description="When in Lossclk/Stbyret 0x0 : Limp mode 0x1 : Stopmode" range="14" rwaccess="RW"/> 
		<bitfield id="SELFREQDCO" width="3" begin="12" end="10" resetval="0x4" description="DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency rangeselector.0x0: Reserved0x2: HS2 : DCOCLK range is from 500 MHz to 1000 MHz0x3: Reserved0x4: HS1: DCOCLK range is from 1000 MHz to 2000 MHz0x5: Reserved" range="12 - 10" rwaccess="RW"/> 
		<bitfield id="RELAXED_LOCK" width="1" begin="8" end="8" resetval="0x0" description="Decides when FREQLOCK asserted0x0: FREQLOCK asserted when DC frequency error less than 1%0x1: FREQLOCK asserted when DC frequency error less than 2%" range="8" rwaccess="RW"/> 
		<bitfield id="SSCTYPE" width="1" begin="1" end="1" resetval="0x0" description="SSC Type" range="1" rwaccess="RW"/> 
		<bitfield id="TINTZ" width="1" begin="0" end="0" resetval="0x0" description="PLL core soft reset" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_TENABLE" acronym="TOP_RCM_PLL_PER_TENABLE" offset="0x808" width="0" description="">
		<bitfield id="TENABLE" width="1" begin="0" end="0" resetval="0x0" description="M, N. SD and SELFREQDCO latch (active rise edge)" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_TENABLEDIV" acronym="TOP_RCM_PLL_PER_TENABLEDIV" offset="0x80C" width="0" description="">
		<bitfield id="TENABLEDIV" width="1" begin="0" end="0" resetval="0x0" description="M2 and N2 latch (active rise edge)" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_M2NDIV" acronym="TOP_RCM_PLL_PER_M2NDIV" offset="0x810" width="24" description="">
		<bitfield id="M2" width="7" begin="22" end="16" resetval="0x0" description="Post-divider is REGM2" range="22 - 16" rwaccess="RW"/> 
		<bitfield id="N" width="8" begin="7" end="0" resetval="0x19" description="Pre-divider is REGN+1" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_MN2DIV" acronym="TOP_RCM_PLL_PER_MN2DIV" offset="0x814" width="24" description="">
		<bitfield id="N2" width="4" begin="19" end="16" resetval="0x0" description="Bypass divider is REGN2+1" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="M" width="12" begin="11" end="0" resetval="0x1536" description="Feedback Multiplier is REGM" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_FRACDIV" acronym="TOP_RCM_PLL_PER_FRACDIV" offset="0x818" width="32" description="">
		<bitfield id="REGSD" width="8" begin="31" end="24" resetval="0x8" description="Sigma-Delta DividerShould be set by s/w to provide optimum jitter performance.DPLL_SD_DIV = CEILING ([DPLL_MULT/(DPLL_DIV+1)] * CLKINP/ 250), where CLKINP is the input clock of the DPLL in MHz" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="FRACTIONALM" width="18" begin="17" end="0" resetval="0x0" description="Fractional part of the M divider." range="17 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_BWCTRL" acronym="TOP_RCM_PLL_PER_BWCTRL" offset="0x81C" width="8" description="">
		<bitfield id="BWCONTROL" width="2" begin="2" end="1" resetval="0x0" description="Change Loop Bandwidth" range="2 - 1" rwaccess="RW"/> 
		<bitfield id="BW_INCR_DECRZ" width="1" begin="0" end="0" resetval="0x0" description="Direction of Loop Bandwidth0x0 : decrease BW0x1 : increase BW" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_FRACCTRL" acronym="TOP_RCM_PLL_PER_FRACCTRL" offset="0x820" width="32" description="">
		<bitfield id="DOWNSPREAD" width="1" begin="31" end="31" resetval="0x0" description="Controls frequency spread0x0 : enables both side frequency spread about the programmed frequency.0x1 : enables low frequency spread only" range="31" rwaccess="RW"/> 
		<bitfield id="MODFREQDIVIDEREXPONENT" width="3" begin="30" end="28" resetval="0x0" description="Exponent of the REFCLK divider to define the modulation frequency." range="30 - 28" rwaccess="RW"/> 
		<bitfield id="MODFREQDIVIDERMANTISSA" width="7" begin="27" end="21" resetval="0x0" description="Mantissa of the REFCLK divider to define the modulation frequency" range="27 - 21" rwaccess="RW"/> 
		<bitfield id="DELTAMSTEPINTEGER" width="3" begin="20" end="18" resetval="0x0" description="Integer part of Frequency Spread control" range="20 - 18" rwaccess="RW"/> 
		<bitfield id="DELTAMSTEPFRACTION" width="18" begin="17" end="0" resetval="0x0" description="The fraction part of Frequency Spread control" range="17 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_STATUS" acronym="TOP_RCM_PLL_PER_STATUS" offset="0x824" width="32" description="">
		<bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0x1" description="Status of the weak power-switch0x0 : indicates the/OFF status of the weak power-switch in digital toSOC.0x1 : ndicates the ON status of the weak power-switch in digital toSOC." range="31" rwaccess="RO"/> 
		<bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0x1" description="Status of the strong power-switch0x0 : indicates the/OFF status of the strong power-switch in digital toSOC.0x1 : ndicates the ON status of the strong power-switch in digital toSOC." range="30" rwaccess="RO"/> 
		<bitfield id="LDOPWDN" width="1" begin="29" end="29" resetval="0x1" description="1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT willbe un-defined in this condition" range="29" rwaccess="RO"/> 
		<bitfield id="RECAL_BSTATUS3" width="1" begin="28" end="28" resetval="0x0" description="Recalibration status flag. 1 ADPLLLJ requires recalibration" range="28" rwaccess="RO"/> 
		<bitfield id="RECAL_OPPIN" width="1" begin="27" end="27" resetval="0x0" description="Recalibration status flag. 1 ADPLLLJ requires recalibration" range="27" rwaccess="RO"/> 
		<bitfield id="CLKOUTLDOENACK" width="1" begin="12" end="12" resetval="0x1" description="Indicates the enable/disable condition of CLKOUTLDOEN0x0 = CLKOUTLDO gating completed0x1 = CLKOUTLDO enabling completed" range="12" rwaccess="RO"/> 
		<bitfield id="CLKDCOLDOACK" width="1" begin="11" end="11" resetval="0x0" description="Indicates the enable/disable condition of CLKDCOLDOEN0x0 = CLKDCOLDO gating completed0x1 = CLKDCOLDO enabling completed" range="11" rwaccess="RO"/> 
		<bitfield id="PHASELOCK" width="1" begin="10" end="10" resetval="0x0" description="Status on PHASELOCK output pin" range="10" rwaccess="RO"/> 
		<bitfield id="FREQLOCK" width="1" begin="9" end="9" resetval="0x0" description="Status on FREQLOCK output pin" range="9" rwaccess="RO"/> 
		<bitfield id="BYPASSACK" width="1" begin="8" end="8" resetval="0x1" description="Status of BYPASSACK output pin" range="8" rwaccess="RO"/> 
		<bitfield id="STBYRETACK" width="1" begin="7" end="7" resetval="0x0" description="Standby and retention status0x0: indicates to SOC that all internal clocks in ADPLLLJ are activeand it is starting the relock process.0x1: indicates to SOC that all internal clocks in ADPLLLJ are gatedand it is ready for retention." range="7" rwaccess="RO"/> 
		<bitfield id="LOSSREF" width="1" begin="6" end="6" resetval="0x1" description="Reference input loss" range="6" rwaccess="RO"/> 
		<bitfield id="CLKOUTENACK" width="1" begin="5" end="5" resetval="0x0" description="Indicates the enable/disable condition of CLKOUTEN0x0 = CLKOUT gating completed0x1 = CLKOUT enabling completed" range="5" rwaccess="RO"/> 
		<bitfield id="LOCK2" width="1" begin="4" end="4" resetval="0x0" description="ADPLL internal loop lock status" range="4" rwaccess="RO"/> 
		<bitfield id="M2CHANGEACK" width="1" begin="3" end="3" resetval="0x0" description="Acknowledge for change to M2 divider. Toggles from 1-0 or 0-1(depending on current value) once CLKOUT frequency change hascompleted." range="3" rwaccess="RO"/> 
		<bitfield id="SSCACK" width="1" begin="2" end="2" resetval="0x0" description="Spread Spectrum status0x0 : Spread-spectrum Clocking is disabled on output clocks0x1 : Spread-spectrum Clocking is enabled on output clocks" range="2" rwaccess="RO"/> 
		<bitfield id="HIGHJITTER" width="1" begin="1" end="1" resetval="0x0" description="1 indicates jitter. After PHASELOCK is asserted high, theHIGHJITTER flag is asserted high if phase error between REFCLKand FBCLK greater than 24%." range="1" rwaccess="RO"/> 
		<bitfield id="BYPASS" width="1" begin="0" end="0" resetval="0x1" description="Bypass status signal. 1 CLKOUT in bypass" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_PLL_PER_HSDIVIDER" acronym="TOP_RCM_PLL_PER_HSDIVIDER" offset="0x828" width="24" description="">
		<bitfield id="LDOPWDNACK" width="1" begin="17" end="17" resetval="0x0" description="LDO Power Down Ack" range="17" rwaccess="RO"/> 
		<bitfield id="BYPASSACKZ" width="1" begin="16" end="16" resetval="0x0" description="HSDIVIDER Bypass Ack" range="16" rwaccess="RO"/> 
		<bitfield id="TENABLEDIV" width="1" begin="2" end="2" resetval="0x0" description="Tenable Div" range="2" rwaccess="RW"/> 
		<bitfield id="LDOPWDN" width="1" begin="1" end="1" resetval="0x0" description="LDO Power Down" range="1" rwaccess="RW"/> 
		<bitfield id="BYPASS" width="1" begin="0" end="0" resetval="0x0" description="HSDIVIDER Bypass" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0" acronym="TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT0" offset="0x82C" width="16" description="">
		<bitfield id="PWDN" width="1" begin="12" end="12" resetval="0x0" description="Power down for HSDIVIDER M4 divider and hence CLKOUT0 output0h (R/W) = CLKOUT0 divider active1h (R/W) = CLKOUT0 divider is powered down" range="12" rwaccess="RW"/> 
		<bitfield id="STATUS" width="1" begin="9" end="9" resetval="0x0" description="HSDIVIDER CLKOUT0 status0h (R) = The clock output is gated1h (R) = The clock output is enabled" range="9" rwaccess="RO"/> 
		<bitfield id="GATE_CTRL" width="1" begin="8" end="8" resetval="0x0" description="Control gating of HSDIVIDER CLKOUT00h (R/W) = Automatically gate this clock when there is nodependency for it1h (R/W) = Force this clock to stay enabled even if there is norequest" range="8" rwaccess="RW"/> 
		<bitfield id="DIVCHACK" width="1" begin="5" end="5" resetval="0x0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT0_DIVindicates that the change in divider value has taken effect" range="5" rwaccess="RO"/> 
		<bitfield id="DIV" width="5" begin="4" end="0" resetval="0x11" description="DPLL post-divider factor, M4, for internal clock generation.Divide values from 1 to 31.0h (R/W) = Reserved" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1" acronym="TOP_RCM_PLL_PER_HSDIVIDER_CLKOUT1" offset="0x830" width="16" description="">
		<bitfield id="PWDN" width="1" begin="12" end="12" resetval="0x0" description="Power down for HSDIVIDER M5 divider and hence CLKOUT1 output0h (R/W) = CLKOUT1 divider active1h (R/W) = CLKOUT1 divider is powered down" range="12" rwaccess="RW"/> 
		<bitfield id="STATUS" width="1" begin="9" end="9" resetval="0x0" description="HSDIVIDER CLKOUT1 status0h (R) = The clock output is gated1h (R) = The clock output is enabled" range="9" rwaccess="RO"/> 
		<bitfield id="GATE_CTRL" width="1" begin="8" end="8" resetval="0x0" description="Control gating of HSDIVIDER CLKOUT10h (R/W) = Automatically gate this clock when there is nodependency for it1h (R/W) = Force this clock to stay enabled even if there is norequest" range="8" rwaccess="RW"/> 
		<bitfield id="DIVCHACK" width="1" begin="5" end="5" resetval="0x0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIVindicates that the change in divider value has taken effect" range="5" rwaccess="RO"/> 
		<bitfield id="DIV" width="5" begin="4" end="0" resetval="0x9" description="DPLL post-divider factor, M5, for internal clock generation.Divide values from 1 to 31.0h (R/W) = Reserved" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_RSTCTRL" acronym="TOP_RCM_PLL_PER_RSTCTRL" offset="0x83C" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="SW Reset override for the PLLWrite 3'b111 : Override is enabled and Reset is asserted" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_PLL_PER_HSDIVIDER_RSTCTRL" acronym="TOP_RCM_PLL_PER_HSDIVIDER_RSTCTRL" offset="0x840" width="8" description="">
		<bitfield id="ASSERT" width="3" begin="2" end="0" resetval="0x0" description="SW Reset override for the HSDIVIDERWrite 3'b111 : Override is enabled and Reset is asserted" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_CLKOUT0_CLK_SRC_SEL" acronym="TOP_RCM_CLKOUT0_CLK_SRC_SEL" offset="0xC00" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for MSS CLKOUT .Data should be loaded as multibit.  For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_CLKOUT1_CLK_SRC_SEL" acronym="TOP_RCM_CLKOUT1_CLK_SRC_SEL" offset="0xC04" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for MSS CLKOUT .Data should be loaded as multibit.  For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_CLKOUT0_DIV_VAL" acronym="TOP_RCM_CLKOUT0_DIV_VAL" offset="0xC08" width="16" description="">
		<bitfield id="CLKDIV" width="12" begin="11" end="0" resetval="0x0" description="Divider value for CLKOUT selected clock.Data should be loaded as multibit.  For example: if divider value of 0x5 should be selected then 0x555 should be configured to the register." range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_CLKOUT1_DIV_VAL" acronym="TOP_RCM_CLKOUT1_DIV_VAL" offset="0xC0C" width="16" description="">
		<bitfield id="CLKDIV" width="12" begin="11" end="0" resetval="0x0" description="Divider value for CLKOUT selected clock.Data should be loaded as multibit.  For example: if divider value of 0x5 should be selected then 0x555 should be configured to the register." range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_CLKOUT0_CLK_GATE" acronym="TOP_RCM_CLKOUT0_CLK_GATE" offset="0xC10" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="Only for debug- Functionality not guaranteed Clock gating config for  MSS CLKOUTData should be loaded as multibit.  Write 3'b000 : Clock is ungated (multibit 000)Write 3'b111 : Clock is gated (multibit 111)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_CLKOUT1_CLK_GATE" acronym="TOP_RCM_CLKOUT1_CLK_GATE" offset="0xC14" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="Only for debug- Functionality not guaranteed Clock gating config for  MSS CLKOUTData should be loaded as multibit.  Write 3'b000 : Clock is ungated (multibit 000)Write 3'b111 : Clock is gated (multibit 111)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_CLKOUT0_CLK_STATUS" acronym="TOP_RCM_CLKOUT0_CLK_STATUS" offset="0xC18" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for CLKOUT Clock" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for CLKOUT Clock" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_CLKOUT1_CLK_STATUS" acronym="TOP_RCM_CLKOUT1_CLK_STATUS" offset="0xC1C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for CLKOUT Clock" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for CLKOUT Clock" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_TRCCLKOUT_CLK_SRC_SEL" acronym="TOP_RCM_TRCCLKOUT_CLK_SRC_SEL" offset="0xC20" width="16" description="">
		<bitfield id="CLKSRCSEL" width="12" begin="11" end="0" resetval="0x0" description="Select line for selecting source clock for TRC ClkoutData should be loaded as multibit.  For example: if Clock source 0x5 should be selected then 0x555 should be configured to the register.Refer to AM602 clock spec for source clock reference" range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_TRCCLKOUT_DIV_VAL" acronym="TOP_RCM_TRCCLKOUT_DIV_VAL" offset="0xC24" width="16" description="">
		<bitfield id="CLKDIV" width="12" begin="11" end="0" resetval="0x0" description="Divider value for TRC Clkout selected clock.Data should be loaded as multibit.  For example: if divider value of 0x5 should be selected then 0x555 should be configured to the register." range="11 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_TRCCLKOUT_CLK_GATE" acronym="TOP_RCM_TRCCLKOUT_CLK_GATE" offset="0xC28" width="8" description="">
		<bitfield id="GATED" width="3" begin="2" end="0" resetval="0x0" description="Clock gatring config for TRC ClkoutData should be loaded as multibit.  Write 3'b000 : Clock is ungated (multibit 000)Write 3'b111 : Clock is gated (multibit 111)" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_TRCCLKOUT_CLK_STATUS" acronym="TOP_RCM_TRCCLKOUT_CLK_STATUS" offset="0xC2C" width="16" description="">
		<bitfield id="CURRDIVIDER" width="8" begin="15" end="8" resetval="0x0" description="Status shows the current divider value choosen for PMIC Clkout Clock" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="CLKINUSE" width="8" begin="7" end="0" resetval="0x1" description="Status shows the source clock slected for PMIC Clkout Clock" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_DFT_DMLED_EXEC" acronym="TOP_RCM_DFT_DMLED_EXEC" offset="0xD00" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="SW mapping for DMLED ExecutionBit 0 : HSM CM4 Execution Bit 1 : HWA CM4 Execution Bit 2 : MSS CR5undefined Execution" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_DFT_DMLED_STATUS" acronym="TOP_RCM_DFT_DMLED_STATUS" offset="0xD04" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="SW mapping for DMLED StatusBit 0 : HSM CM4 Status Bit 1 : HWA CM4 Status Bit 2 : MSS CR5undefined Status" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_REG0" acronym="TOP_RCM_HW_REG0" offset="0xE00" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser. Reserved for HW RnD" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_REG1" acronym="TOP_RCM_HW_REG1" offset="0xE04" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser. Reserved for HW RnD" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_REG2" acronym="TOP_RCM_HW_REG2" offset="0xE08" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser. Reserved for HW RnD" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_REG3" acronym="TOP_RCM_HW_REG3" offset="0xE0C" width="32" description="">
		<bitfield id="HWREG" width="32" begin="31" end="0" resetval="0x0" description="HW Reserved regiser. Reserved for HW RnD" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RW0" acronym="TOP_RCM_HW_SPARE_RW0" offset="0xFD0" width="32" description="">
		<bitfield id="HW_SPARE_RW0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RW1" acronym="TOP_RCM_HW_SPARE_RW1" offset="0xFD4" width="32" description="">
		<bitfield id="HW_SPARE_RW1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RW2" acronym="TOP_RCM_HW_SPARE_RW2" offset="0xFD8" width="32" description="">
		<bitfield id="HW_SPARE_RW2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RW3" acronym="TOP_RCM_HW_SPARE_RW3" offset="0xFDC" width="32" description="">
		<bitfield id="HW_SPARE_RW3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RO0" acronym="TOP_RCM_HW_SPARE_RO0" offset="0xFE0" width="32" description="">
		<bitfield id="HW_SPARE_RO0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RO1" acronym="TOP_RCM_HW_SPARE_RO1" offset="0xFE4" width="32" description="">
		<bitfield id="HW_SPARE_RO1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RO2" acronym="TOP_RCM_HW_SPARE_RO2" offset="0xFE8" width="32" description="">
		<bitfield id="HW_SPARE_RO2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_RO3" acronym="TOP_RCM_HW_SPARE_RO3" offset="0xFEC" width="32" description="">
		<bitfield id="HW_SPARE_RO3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_WPH" acronym="TOP_RCM_HW_SPARE_WPH" offset="0xFF0" width="32" description="">
		<bitfield id="HW_SPARE_WPH" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_HW_SPARE_REC" acronym="TOP_RCM_HW_SPARE_REC" offset="0xFF4" width="32" description="">
		<bitfield id="HW_SPARE_REC31" width="1" begin="31" end="31" resetval="0x0" description="Reserved for HW R&#38;D" range="31" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC30" width="1" begin="30" end="30" resetval="0x0" description="Reserved for HW R&#38;D" range="30" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC29" width="1" begin="29" end="29" resetval="0x0" description="Reserved for HW R&#38;D" range="29" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC28" width="1" begin="28" end="28" resetval="0x0" description="Reserved for HW R&#38;D" range="28" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC27" width="1" begin="27" end="27" resetval="0x0" description="Reserved for HW R&#38;D" range="27" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC26" width="1" begin="26" end="26" resetval="0x0" description="Reserved for HW R&#38;D" range="26" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC25" width="1" begin="25" end="25" resetval="0x0" description="Reserved for HW R&#38;D" range="25" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC24" width="1" begin="24" end="24" resetval="0x0" description="Reserved for HW R&#38;D" range="24" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC23" width="1" begin="23" end="23" resetval="0x0" description="Reserved for HW R&#38;D" range="23" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC22" width="1" begin="22" end="22" resetval="0x0" description="Reserved for HW R&#38;D" range="22" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC21" width="1" begin="21" end="21" resetval="0x0" description="Reserved for HW R&#38;D" range="21" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC20" width="1" begin="20" end="20" resetval="0x0" description="Reserved for HW R&#38;D" range="20" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC19" width="1" begin="19" end="19" resetval="0x0" description="Reserved for HW R&#38;D" range="19" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC18" width="1" begin="18" end="18" resetval="0x0" description="Reserved for HW R&#38;D" range="18" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC17" width="1" begin="17" end="17" resetval="0x0" description="Reserved for HW R&#38;D" range="17" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC16" width="1" begin="16" end="16" resetval="0x0" description="Reserved for HW R&#38;D" range="16" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC15" width="1" begin="15" end="15" resetval="0x0" description="Reserved for HW R&#38;D" range="15" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC14" width="1" begin="14" end="14" resetval="0x0" description="Reserved for HW R&#38;D" range="14" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC13" width="1" begin="13" end="13" resetval="0x0" description="Reserved for HW R&#38;D" range="13" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC12" width="1" begin="12" end="12" resetval="0x0" description="Reserved for HW R&#38;D" range="12" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC11" width="1" begin="11" end="11" resetval="0x0" description="Reserved for HW R&#38;D" range="11" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC10" width="1" begin="10" end="10" resetval="0x0" description="Reserved for HW R&#38;D" range="10" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC9" width="1" begin="9" end="9" resetval="0x0" description="Reserved for HW R&#38;D" range="9" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC8" width="1" begin="8" end="8" resetval="0x0" description="Reserved for HW R&#38;D" range="8" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC7" width="1" begin="7" end="7" resetval="0x0" description="Reserved for HW R&#38;D" range="7" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC6" width="1" begin="6" end="6" resetval="0x0" description="Reserved for HW R&#38;D" range="6" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC5" width="1" begin="5" end="5" resetval="0x0" description="Reserved for HW R&#38;D" range="5" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC4" width="1" begin="4" end="4" resetval="0x0" description="Reserved for HW R&#38;D" range="4" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC3" width="1" begin="3" end="3" resetval="0x0" description="Reserved for HW R&#38;D" range="3" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC2" width="1" begin="2" end="2" resetval="0x0" description="Reserved for HW R&#38;D" range="2" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC1" width="1" begin="1" end="1" resetval="0x0" description="Reserved for HW R&#38;D" range="1" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC0" width="1" begin="0" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_LOCK0_KICK0" acronym="TOP_RCM_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description="- KICK0 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_LOCK0_KICK1" acronym="TOP_RCM_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description="- KICK1 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_INTR_RAW_STATUS" acronym="TOP_RCM_INTR_RAW_STATUS" offset="0x1010" width="8" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_INTR_ENABLED_STATUS_CLEAR" acronym="TOP_RCM_INTR_ENABLED_STATUS_CLEAR" offset="0x1014" width="8" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_INTR_ENABLE" acronym="TOP_RCM_INTR_ENABLE" offset="0x1018" width="8" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_INTR_ENABLE_CLEAR" acronym="TOP_RCM_INTR_ENABLE_CLEAR" offset="0x101C" width="8" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_EOI" acronym="TOP_RCM_EOI" offset="0x1020" width="8" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_RCM_FAULT_ADDRESS" acronym="TOP_RCM_FAULT_ADDRESS" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_FAULT_TYPE_STATUS" acronym="TOP_RCM_FAULT_TYPE_STATUS" offset="0x1028" width="8" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="RO"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type  10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1   01_0000 = Supervisor write fault  - priv = 1 dir = 0  00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1  00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1  00_0010 = User write fault - priv = 0 dir = 0  00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1  00_0000 = No fault" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_FAULT_ATTR_STATUS" acronym="TOP_RCM_FAULT_ATTR_STATUS" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="RO"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="RO"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_RCM_FAULT_CLEAR" acronym="TOP_RCM_FAULT_CLEAR" offset="0x1030" width="0" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="WO"/>
	</register>
</module>