Synthesizing design: mersenne_twister.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {flex_stp_sr.sv mersenne_twister.sv}
Running PRESTO HDLC
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/mersenne_twister.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate mersenne_twister -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine mersenne_twister line 68 in file
		'./source/mersenne_twister.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rv_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mersenne_twister'.
Information: Building the design 'flex_stp_sr' instantiated from design 'mersenne_twister' with
	the parameters "NUM_BITS=624,SHIFT_MSB=0". (HDL-193)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS624_SHIFT_MSB0 line 31 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |  624  |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 32 instances of design 'flex_stp_sr_NUM_BITS624_SHIFT_MSB0'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 9
# Step 3: Compile the design
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |           |
============================================================================


Information: There are 19904 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'flex_stp_sr_NUM_BITS624_SHIFT_MSB0_0'
  Processing 'mersenne_twister'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21 44977896.0      0.00       0.0       0.0                          
    0:00:22 44977896.0      0.00       0.0       0.0                          
    0:00:22 44977896.0      0.00       0.0       0.0                          
    0:00:22 44977896.0      0.00       0.0       0.0                          
    0:00:23 44977896.0      0.00       0.0       0.0                          
    0:00:26 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:27 43957800.0      0.00       0.0       0.0                          
    0:00:28 43957800.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28 43957800.0      0.00       0.0       0.0                          
    0:00:28 43957800.0      0.00       0.0       0.0                          
    0:00:41 43956072.0      0.00       0.0       0.0                          
    0:00:42 43954344.0      0.00       0.0       0.0                          
    0:00:43 43952760.0      0.00       0.0       0.0                          
    0:00:44 43951176.0      0.00       0.0       0.0                          
    0:00:44 43949592.0      0.00       0.0       0.0                          
    0:00:45 43948008.0      0.00       0.0       0.0                          
    0:00:46 43946424.0      0.00       0.0       0.0                          
    0:00:46 43944840.0      0.00       0.0       0.0                          
    0:00:48 43943256.0      0.00       0.0       0.0                          
    0:00:49 43941672.0      0.00       0.0       0.0                          
    0:00:49 43940088.0      0.00       0.0       0.0                          
    0:00:50 43938504.0      0.00       0.0       0.0                          
    0:01:03 43936920.0      0.00       0.0       0.0                          
    0:01:03 43935120.0      0.00       0.0       0.0                          
    0:01:03 43933536.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:04 43931952.0      0.00       0.0       0.0                          
    0:01:05 43931952.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mersenne_twister' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genblk1[1].IX/clk': 20000 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/mersenne_twister.rep
report_area >> reports/mersenne_twister.rep
report_power -hier >> reports/mersenne_twister.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/mersenne_twister.v"
Writing verilog file '/home/ecegrid/a/mg123/SoCET/mt_hwi/mapped/mersenne_twister.v'.
Warning: Verilog writer has added 19904 nets to module mersenne_twister using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
quit

Thank you...
Done


