# VivadoProject

* Vivado SystemVerilog project and competible with FPGA (basys3).
* Stores numbers in memory, calculate sum of them and keep time of calculation.
* Number in memory are accessible by user and also changeable.
