
---------- Begin Simulation Statistics ----------
final_tick                                 1053574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67104                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858048                       # Number of bytes of host memory used
host_op_rate                                    70809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.01                       # Real time elapsed on the host
host_tick_rate                               16719942                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4228395                       # Number of instructions simulated
sim_ops                                       4461863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001054                       # Number of seconds simulated
sim_ticks                                  1053574500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.137452                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  336876                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               339807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4613                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            381675                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1154                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2054                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              900                       # Number of indirect misses.
system.cpu.branchPred.lookups                  520506                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       132700                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       221755                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       102550                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       251905                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          417                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          132                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         1742                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1267                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          467                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          214                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1492                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          160                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          104                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          264                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         1173                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          268                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          115                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          138                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15           78                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          107                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17           61                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18           58                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           74                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20           59                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           71                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          111                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26           76                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          103                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          752                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          117                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          428                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       343381                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1645                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          408                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          195                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1422                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          431                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          728                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          179                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1722                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          265                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          171                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          308                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1260                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          151                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          106                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          114                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18           85                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19           48                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20           59                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24           78                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26           77                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          141                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          144                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         6513                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          198                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          509                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   64770                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          303                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    889243                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   886418                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3699                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     487016                       # Number of branches committed
system.cpu.commit.bw_lim_events                371309                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          108568                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4228952                       # Number of instructions committed
system.cpu.commit.committedOps                4462420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1981616                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.251910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.088466                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       939932     47.43%     47.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       281444     14.20%     61.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       259594     13.10%     74.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13530      0.68%     75.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7040      0.36%     75.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53848      2.72%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        31107      1.57%     80.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        23812      1.20%     81.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       371309     18.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1981616                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                63038                       # Number of function calls committed.
system.cpu.commit.int_insts                   2716588                       # Number of committed integer instructions.
system.cpu.commit.loads                        501197                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          165      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2086122     46.75%     46.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3338      0.07%     46.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              459      0.01%     46.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         334068      7.49%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          76968      1.72%     56.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        257002      5.76%     61.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       811455     18.18%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        176468      3.95%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             385      0.01%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             504      0.01%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             460      0.01%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            477      0.01%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501197     11.23%     95.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         213345      4.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4462420                       # Class of committed instruction
system.cpu.commit.refs                         714542                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2111732                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4228395                       # Number of Instructions Simulated
system.cpu.committedOps                       4461863                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.498334                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.498334                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                363050                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   934                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               336059                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4608188                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   656637                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    953848                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4106                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3253                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20068                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      520506                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    715674                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1225431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2459                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4390288                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   10040                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.247019                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             767174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             402800                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.083518                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1997709                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.321836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.918243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   950569     47.58%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   191830      9.60%     57.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   134766      6.75%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   108027      5.41%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   177776      8.90%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    40613      2.03%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   104716      5.24%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4851      0.24%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   284561     14.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1997709                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          109442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4557                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   502342                       # Number of branches executed
system.cpu.iew.exec_nop                           710                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.159643                       # Inst execution rate
system.cpu.iew.exec_refs                       738078                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     224764                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25163                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                513801                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                399                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1426                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               228881                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4576686                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                513314                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6669                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4550693                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    168                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3449                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4106                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3748                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         14156                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2751                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2057                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        12604                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        15536                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2886                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1671                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5863235                       # num instructions consuming a value
system.cpu.iew.wb_count                       4535968                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.605977                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3552985                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.152654                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4544945                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3279159                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1898171                       # number of integer regfile writes
system.cpu.ipc                               2.006688                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.006688                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               185      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2154615     47.28%     47.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3409      0.07%     47.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   489      0.01%     47.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              334085      7.33%     54.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     54.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               76975      1.69%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             257023      5.64%     62.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          811502     17.81%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             176521      3.87%     83.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  436      0.01%     83.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  560      0.01%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  507      0.01%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 538      0.01%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               514698     11.29%     95.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              225811      4.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4557362                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      135324                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.029693                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2488      1.84%      1.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    523      0.39%      2.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                18659     13.79%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             82074     60.65%     76.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                26474     19.56%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1832      1.35%     97.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3272      2.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2452497                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6895831                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2423718                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2575820                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4575577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4557362                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 399                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          114112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               878                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        71086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1997709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.281294                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.078526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              497807     24.92%     24.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              304182     15.23%     40.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              447368     22.39%     62.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              274782     13.75%     76.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              165046      8.26%     84.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              155081      7.76%     92.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               29020      1.45%     93.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70995      3.55%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               53428      2.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1997709                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.162808                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2240004                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4352804                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2112250                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2114374                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2127                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2558                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               513801                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              228881                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7984760                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1480611                       # number of misc regfile writes
system.cpu.numCycles                          2107151                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   32298                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6322780                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2818                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   660961                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    548                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   799                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13696238                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4594735                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6466792                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    969188                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 296077                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4106                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                301975                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   144012                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3332406                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          29181                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1252                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     82171                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            398                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          3741510                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6177109                       # The number of ROB reads
system.cpu.rob.rob_writes                     9158162                       # The number of ROB writes
system.cpu.timesIdled                            1700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3739954                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2150530                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        21732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        44488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1722                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16964                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1722                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1177                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1195904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1195904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19863                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28441500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97917750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17985                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          723                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1232                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        59308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 67243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       327616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2410496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2738112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            22756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000132                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  22753     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           43504000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28678000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4223997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1382                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2837                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1455                       # number of overall hits
system.l2.overall_hits::.cpu.data                1382                       # number of overall hits
system.l2.overall_hits::total                    2837                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17326                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18687                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1361                       # number of overall misses
system.l2.overall_misses::.cpu.data             17326                       # number of overall misses
system.l2.overall_misses::total                 18687                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    105612500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1290978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1396590500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    105612500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1290978000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1396590500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            18708                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21524                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           18708                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21524                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.483310                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.926128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.868194                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.483310                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.926128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.868194                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77599.191771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74511.023895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74735.939423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77599.191771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74511.023895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74735.939423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18687                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18687                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     92012500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1117718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1209730500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92012500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1117718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1209730500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.483310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.926128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.868194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.483310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.926128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.868194                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67606.539309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64511.023895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64736.474555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67606.539309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64511.023895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64736.474555                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18956                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18956                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2303                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2303                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1021                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           16964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16964                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1261704000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1261704000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.943230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74375.383164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74375.383164                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        16964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1092064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1092064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.943230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64375.383164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64375.383164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    105612500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105612500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.483310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.483310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77599.191771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77599.191771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92012500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92012500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.483310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.483310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67606.539309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67606.539309                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.500692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80867.403315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80867.403315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70867.403315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70867.403315                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                55                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1177                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1177                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1232                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1232                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.955357                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.955357                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1177                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1177                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     22648000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22648000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.955357                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.955357                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19242.141037                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19242.141037                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5233.769944                       # Cycle average of tags in use
system.l2.tags.total_refs                       43307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19898                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.176450                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     679.856576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1148.985423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3404.927946                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.035064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.103910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.159722                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          829                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.605560                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    375778                       # Number of tag accesses
system.l2.tags.data_accesses                   375778                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          87040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1108864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1195904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18686                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          82613996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1052478017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1135092013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     82613996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82613996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         82613996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1052478017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1135092013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000582000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37573                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     88249250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               438611750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4722.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23472.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    791.141722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   601.570416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.851574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          143      9.47%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          124      8.21%     17.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           75      4.97%     22.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      2.85%     25.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      1.39%     26.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      1.46%     28.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.59%     29.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.66%     30.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1048     69.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1510                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1195904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1195904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1135.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1135.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1053463000                       # Total gap between requests
system.mem_ctrls.avgGap                      56377.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        87040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1108864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 82613996.447332397103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1052478016.504765391350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36040250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    402571500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26500.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23235.11                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5319300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2808300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            68658240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82976400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        175350810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        256908960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          592022010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.917558                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    662738750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     35100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    355735750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5504940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2922150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            64759800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82976400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        184548330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249163680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          589875300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.880008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    642617500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     35100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    375857000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       712379                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           712379                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       712379                       # number of overall hits
system.cpu.icache.overall_hits::total          712379                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3295                       # number of overall misses
system.cpu.icache.overall_misses::total          3295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150180999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150180999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150180999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150180999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       715674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       715674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       715674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       715674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004604                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004604                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004604                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004604                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45578.451897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45578.451897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45578.451897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45578.451897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1738                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.520000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2304                       # number of writebacks
system.cpu.icache.writebacks::total              2304                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          479                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          479                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          479                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          479                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125308999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125308999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125308999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125308999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003935                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003935                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003935                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003935                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44498.934304                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44498.934304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44498.934304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44498.934304                       # average overall mshr miss latency
system.cpu.icache.replacements                   2304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       712379                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          712379                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150180999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150180999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       715674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       715674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45578.451897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45578.451897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          479                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          479                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125308999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125308999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44498.934304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44498.934304                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.216097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              715194                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            254.065364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.216097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1434163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1434163                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       597090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           597090                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       597441                       # number of overall hits
system.cpu.dcache.overall_hits::total          597441                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       140589                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         140589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       140605                       # number of overall misses
system.cpu.dcache.overall_misses::total        140605                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8610785439                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8610785439                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8610785439                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8610785439                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       737679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       737679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       738046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       738046                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.190583                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.190583                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.190510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.190510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61247.931481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61247.931481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61240.961836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61240.961836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       569150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16179                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.178318                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18956                       # number of writebacks
system.cpu.dcache.writebacks::total             18956                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       120658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       120658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       120658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       120658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19937                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19937                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1379026048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1379026048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1379309548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1379309548                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69190.007927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69190.007927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69183.405126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69183.405126                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19428                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       522269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    126631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    126631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       524592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       524592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54511.838140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54511.838140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47287.114846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47287.114846                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        74778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       137048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8445337378                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8445337378                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.646984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.646984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61623.207767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61623.207767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       119049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       119049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1307663987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1307663987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.084971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.084971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72652.035502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72652.035502                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.043597                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043597                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        47250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        47250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           43                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           43                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1218                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1218                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     38817061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     38817061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.965900                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.965900                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31869.508210                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31869.508210                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1218                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1218                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     37599061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     37599061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.965900                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.965900                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30869.508210                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30869.508210                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       276500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       276500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.025397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 34562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009524                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009524                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        67000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           464.528597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              617966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19940                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.991274                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   464.528597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.907282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.907282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1497218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1497218                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1053574500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1053574500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
