//
// sdram.v
//
// sdram controller implementation for the MiST board
//
// Copyright (c) 2015 Till Harbaum <till@harbaum.org>
//
// This source file is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This source file is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
//

module sdram
(
	// interface to the MT48LC16M16 chip
	output              sd_clk,
	inout wire [15:0]   sd_data,    // 16 bit bidirectional data bus
	output reg [12:0]   sd_addr,    // 13 bit multiplexed address bus
	output     [1:0]    sd_dqm,     // two byte masks
	output reg [1:0]    sd_ba,      // two banks
	output              sd_cs,      // a single chip select
	output              sd_we,      // write enable
	output              sd_ras,     // row address select
	output              sd_cas,     // columns address select

	// cpu/chipset interface
	input               init,       // init signal after FPGA config to initialize RAM
	input               clk_64,     // sdram is accessed at 64MHz
	input               clk_capture,// optional phase-shifted read capture clock
	input               clk_8,      // 8MHz chipset clock to which sdram state machine is synchonized

	input [15:0]        din,        // data input from chipset/cpu
	output reg [15:0]   dout,       // data output to chipset/cpu
	input [25:0]        addr,       // 26 bit word address (bit 24 = col A9, 64MB+
	                                // modules; bit 25 = second chip, 128MB modules)
	input [1:0]         ds,         // upper/lower data strobe
	input               oe,         // cpu/chipset requests read
	input               we,         // cpu/chipset requests write
	output              ram_ready,  // 1 = dout holds valid data for the address on `addr`
	output wire         rd_ready,   // 1 = pulse when read data is captured for this slot
	output wire         wr_ready,   // 1 = pulse when write has finished for this slot
	// A BL2 read also returns the adjacent 16-bit word. The pair is always
	// canonical longword order: [15:0] = even SDRAM word, [31:16] = odd word.
	output wire [31:0]  burst_dout,
	output reg [25:0]   burst_addr,
	output reg          burst_valid
);

localparam RASCAS_DELAY   = 3'd2;   // tRCD=20ns -> 3 cycles@128MHz
`ifdef ENABLE_SDRAM_BL2
localparam BURST_LENGTH   = 3'b001; // BL2: requested word first, adjacent word second
`else
localparam BURST_LENGTH   = 3'b000; // BL1: original single-word controller behavior
`endif
localparam ACCESS_TYPE    = 1'b0;   // 0=sequential, 1=interleaved
localparam CAS_LATENCY    = 3'd2;   // 2/3 allowed
localparam OP_MODE        = 2'b00;  // only 00 (standard operation) allowed
localparam NO_WRITE_BURST = 1'b1;   // 0= write burst enabled, 1=only single access write

localparam MODE = { 3'b000, NO_WRITE_BURST, OP_MODE, CAS_LATENCY, ACCESS_TYPE, BURST_LENGTH};


// ---------------------------------------------------------------------
// ------------------------ cycle state machine ------------------------
// ---------------------------------------------------------------------

// The state machine runs at 128Mhz synchronous to the 8 Mhz chipset clock.
// It wraps from T15 to T0 on the rising edge of clk_8

localparam STATE_FIRST     = 3'd0;   // first state in cycle
localparam STATE_CMD_START = 3'd0;   // state in which a new command can be started
localparam STATE_CMD_CONT  = STATE_CMD_START  + RASCAS_DELAY; // command can be continued
`ifdef SDRAM_CAPTURE_PHASED
`define SDRAM_CAPTURE_LATE_INTERNAL
`elsif SDRAM_CAPTURE_NEGEDGE
`define SDRAM_CAPTURE_LATE_INTERNAL
`endif
`ifdef SDRAM_CAPTURE_LATE_INTERNAL
// Sample DQ immediately before the next external SDRAM rising edge reaches the
// module.  Because sd_clk is an inverted, delayed copy of clk_64, this gives an
// entire SDRAM clock period for each returning word instead of the fragile
// pin-to-I/O-register half-cycle used by the original posedge capture.
localparam STATE_READ      = STATE_CMD_CONT + CAS_LATENCY + 4'd3;
`ifdef SDRAM_DIAG_MASK_SECOND_BEAT
// Keep the normal BL2 publication pipeline for the beat-2 electrical-isolation
// test: preserve beat 1 at state 6, then publish it at state 7.  DQM makes beat
// 2 Hi-Z, while NO_FILL_PAIR below prevents an adjacent word from reaching the
// cache.  This leaves the primary BL2 timing directly comparable to the normal
// pair-producing path and removes the marginal half-cycle sd_data_in->dout arc.
localparam CAPTURE_PRIMARY_EARLY = 1'b0;
`elsif SDRAM_DIAG_ALIGN_BL2_READ
// Aligned BL2 diagnostic: every read starts on the even word and therefore
// needs both captured beats before selecting the requested even/odd primary.
localparam CAPTURE_PRIMARY_EARLY = 1'b0;
`elsif SDRAM_DIAG_NO_FILL_PAIR
// A primary-only diagnostic does not need to carry beat 1 across the final
// half-cycle. Publish it directly while the negedge I/O register is stable.
localparam CAPTURE_PRIMARY_EARLY = 1'b1;
`elsif ENABLE_SDRAM_BL2
localparam CAPTURE_PRIMARY_EARLY = 1'b0;
`else
// BL1 has no second beat to preserve, so publish the I/O-register result in
// state 6. State 7 is too late for the existing CPU bus slot.
localparam CAPTURE_PRIMARY_EARLY = 1'b1;
`endif
localparam STATE_PUBLISH   = CAPTURE_PRIMARY_EARLY ? STATE_READ - 4'd1
                                                   : STATE_READ;
`else
localparam STATE_READ      = STATE_CMD_CONT + CAS_LATENCY + 4'd2;  // +2 for 65MHz margin (was +1)
localparam STATE_PUBLISH   = STATE_READ;
localparam CAPTURE_PRIMARY_EARLY = 1'b0;
`endif
localparam STATE_LAST      = 3'd7;  // last state in cycle

reg [2:0] t;
always @(posedge clk_64) begin
	// 128Mhz counter synchronous to 8 Mhz clock
	// force counter to pass state 0 exactly after the rising edge of clk_8
	if(((t == STATE_LAST)  && ( clk_8 == 0)) ||
		((t == STATE_FIRST) && ( clk_8 == 1)) ||
		((t != STATE_LAST) && (t != STATE_FIRST)))
			t <= t + 3'd1;
end

// ---------------------------------------------------------------------
// --------------------------- startup/reset ---------------------------
// ---------------------------------------------------------------------

// JEDEC SDR-SDRAM init: ~118us of NOPs after the clock starts (the chip
// wants 100us of stable clock before the first command — the FPGA was just
// reconfigured, so the SDRAM clock was dead/floating until now), then
// PRECHARGE ALL -> 8x AUTO REFRESH -> LOAD MODE. The previous sequence
// (31 chipset cycles ~4us, ZERO refreshes; its "wait 1ms" comment was wrong)
// relied on the chip state the PREVIOUS core left behind; whether the mode
// register write took was per-load luck — suspected cause of the cold-load
// flakiness that clears after loading a different core first.
// The ladder is content-preserving (NOPs/refreshes/MRS only), so it is also
// safe to re-run via `init` on a warm user reset while the ROM is in SDRAM.
reg [9:0] reset;
always @(posedge clk_64) begin
	if(init)	reset <= 10'h3ff;
	else if((t == STATE_LAST) && (reset != 0))
		reset <= reset - 10'd1;
end

initial reset = 10'h3FF;

// ---------------------------------------------------------------------
// ------------------ generate ram control signals ---------------------
// ---------------------------------------------------------------------

// all possible commands
localparam CMD_INHIBIT         = 4'b1111;
localparam CMD_NOP             = 4'b0111;
localparam CMD_ACTIVE          = 4'b0011;
localparam CMD_READ            = 4'b0101;
localparam CMD_WRITE           = 4'b0100;
localparam CMD_BURST_TERMINATE = 4'b0110;
localparam CMD_PRECHARGE       = 4'b0010;
localparam CMD_AUTO_REFRESH    = 4'b0001;
localparam CMD_LOAD_MODE       = 4'b0000;

reg [3:0] sd_cmd;   // current command sent to sd ram
reg [15:0] sd_data_out;
reg        sd_data_oe = 1'b0;
assign sd_data = sd_data_oe ? sd_data_out : 16'hzzzz;

// Chip targeting (2026-07-15, 68MB support): nCS is now driven from its own
// register instead of sd_cmd[3]. MiSTer 128MB modules carry TWO 64MB chips
// (2x AS4C32M16SB) and INVERT nCS into the second one (PSX_MiSTer sdram.sv
// precedent: `SDRAM_nCS = chip`), so the nCS LEVEL selects the chip a
// command goes to: 0 = chip 0 (all of a 32/64MB module), 1 = chip 1 (upper
// 64MB of a 128MB module). The idle level stays 1 exactly like the old
// CMD_INHIBIT encoding: chip 0 sees INHIBIT, chip 1 sees NOP — both no-ops.
// On 32/64MB modules a chip-1 command is simply ignored (nCS=1 = deselected);
// the OSD gating in MacIIvi.sv keeps addr[25] at 0 for those modules.
reg sd_cs_r = 1'b1;

// drive control signals according to current command
assign sd_cs  = sd_cs_r;
assign sd_ras = sd_cmd[2];
assign sd_cas = sd_cmd[1];
assign sd_we  = sd_cmd[0];
// DQM shares pins with A12/A11 BY BOARD DESIGN: the SDRAM module PCB shorts
// A12/A11 to DQMH/DQML to save connector pins, and both chips' column space
// stops at A9 (+A10 auto-precharge), so A12/A11 are column don't-cares. The
// row phase uses them as real row bits (DQM is ignored outside data phases).
assign sd_dqm = sd_addr[12:11];

reg oe_latch, we_latch;
reg rfsh_chip = 1'b0;   // idle-slot refresh alternates between the two chips

// Address-capture latch (2026-06-25): the SDRAM column (issued at the CAS phase,
// STATE_CMD_CONT) must use the address sampled at the command slot
// (STATE_CMD_START), NOT a live `addr`. A normal CPU access holds `addr` stable
// across the whole slot, so for it latched == live and this changes nothing. But
// the BORROWED PMMU-walk bus cycle's address is not stable from the slot to the
// CAS phase: taking the column from live `addr` row/column-mismatched and returned
// the WRONG location's data -> bad page-table descriptor -> the 10MB-boot Sad Mac
// / intermittent boot (the failure point shifts with bus phase, so it sometimes
// happens to align and boots). The row is already taken at the slot
// (sd_addr <= {addr[23],addr[19:8]} below), so the access already relies on `addr`
// being valid then; this just makes the column use that same instant. Write DATA
// and byte strobes stay LIVE (valid only at the CAS phase). This replaces the
// 2026-06-24 pending-service latch, whose late re-service path corrupted normal
// SDRAM accesses (gray-stall, builds #13/#14/#16).
reg [25:0] addr_latch;

// Read-data-valid handshake (2026-06-25): a RAM/VRAM READ's DTACK (in MacIIvi.sv)
// must wait for the SDRAM to ACTUALLY finish the read, not fire at slot-start. The
// borrowed PMMU-walk read otherwise gets a slot-start DTACK and the walker latches
// `dout` before the read completes -> it captures stale bus data (the 10MB-boot Sad
// Mac). That the re-read retry boots PROVES the data is in SDRAM and the single read
// was merely mis-timed. dout_addr/dout_valid record which address `dout` currently
// holds; any write invalidates it, so a read can never return pre-write data.
reg [25:0] dout_addr;
reg        dout_valid;
// Capture every SDRAM read beat in the input I/O cell. The selectable negedge
// arm below moves sampling to the far side of the eye; the legacy posedge arm
// remains available for an exact A/B comparison.
`ifdef SDRAM_DIRECT_DOUT_NEGEDGE
// BL1 timing cut: dout itself is the falling-edge input register. The normal
// negedge arm first captures sd_data_in and then copies it to dout on the next
// rising edge, leaving only half a clk_mem cycle for a long core route between
// two equivalent samples. Capturing the same DQ value directly into dout keeps
// the established sampling instant; dout_addr/dout_valid are still published
// at STATE_PUBLISH on the following rising edge.
wire [15:0] sd_data_in = dout;
`else
reg [15:0] sd_data_in;
`endif
reg [15:0] burst_first;
assign ram_ready = dout_valid && (dout_addr == addr);
assign rd_ready  = (t == STATE_PUBLISH) && oe_latch;
assign wr_ready  = (t == STATE_LAST) && we_latch;
assign burst_dout = addr_latch[0] ? {burst_first, sd_data_in}
                                      : {sd_data_in, burst_first};

`ifdef SDRAM_CAPTURE_PHASED
// Sample on the PLL phase selected from constrained post-fit DQ timing. This
// places the input register within the returning data eye instead of on the
// beat-to-beat transition used by the negedge diagnostic.
always @(posedge clk_capture) begin
	sd_data_in <= sd_data;
end
`elsif SDRAM_CAPTURE_NEGEDGE
// The external SDRAM clock rises from this same clk_64 falling edge only after
// the DDR output cell and PCB delay.  Sampling here therefore captures the word
// launched by the PREVIOUS SDRAM edge, near the end of its valid window and
// before the module advances to the next burst word.
always @(negedge clk_64) begin
`ifdef SDRAM_DIRECT_DOUT_NEGEDGE
	dout <= sd_data;
`else
	sd_data_in <= sd_data;
`endif
end
`endif

always @(posedge clk_64) begin
`ifndef SDRAM_CAPTURE_LATE_INTERNAL
	sd_data_in <= sd_data;
`endif
	sd_cmd <= CMD_INHIBIT;  // default: idle (with nCS=1: INHIBIT to chip 0,
	sd_cs_r <= 1'b1;        // NOP to a 128MB module's inverted-nCS chip 1)
	sd_data_oe <= 1'b0;

	if(reset != 0) begin
		dout_valid <= 1'b0;
		burst_valid <= 1'b0;
		// init ladder, one command slot per chipset cycle (~123ns apart), run
		// for BOTH chips of a 128MB module (even slot = chip 0, odd = chip 1;
		// on 32/64MB modules the chip-1 slots land on a deselected nCS and are
		// inert): 1023..67 = NOP wait, 66/65 = PRECHARGE ALL, 58..43 = 8x AUTO
		// REFRESH each, 4/3 = LOAD MODE. Same-chip commands are >=246ns apart,
		// so tRP/tRFC/tMRD are satisfied by orders of magnitude.
		if(t == STATE_CMD_START) begin

			if(reset == 66 || reset == 65) begin
				sd_cmd <= CMD_PRECHARGE;
				sd_cs_r <= reset[0];
				sd_addr[10] <= 1'b1;      // precharge all banks
			end

			if(reset >= 43 && reset <= 58) begin
				sd_cmd <= CMD_AUTO_REFRESH;
				sd_cs_r <= reset[0];
			end

			if(reset == 4 || reset == 3) begin
				sd_cmd <= CMD_LOAD_MODE;
				sd_cs_r <= reset[0];
				sd_addr <= MODE;
			end

		end
	end else begin
		// normal operation

		// RAS phase
		// -------------------  cpu/chipset read/write ----------------------
		if(t == STATE_CMD_START) begin
			{oe_latch, we_latch} <= {oe, we};
			if (we) begin
				dout_valid  <= 1'b0;       // a write invalidates both read-data caches
				burst_valid <= 1'b0;
			end
			if (we || oe) begin
				// Capture the access address NOW for the CAS column (see the
				// addr_latch comment above). A12 = addr[23] (13th row bit);
				// nCS level = addr[25] picks the chip on 128MB modules.
				addr_latch <= addr;
				sd_cmd <= CMD_ACTIVE;
				sd_cs_r <= addr[25];
				sd_addr <= { addr[23], addr[19:8] };
				sd_ba <= addr[21:20];
		// ------------------------ no access --------------------------
			end else begin
				// Idle slot: refresh, alternating chips so BOTH chips of a
				// 128MB module get their full 8192/64ms cadence (a chip-1
				// refresh is inert on 32/64MB modules). The CPU can hold at
				// most 3 of 4 slots, so each chip still refreshes at least
				// every ~1us — an ~8x margin over the 7.8us requirement.
				sd_cmd <= CMD_AUTO_REFRESH;
				sd_cs_r <= rfsh_chip;
				rfsh_chip <= ~rfsh_chip;
			end
		end

		// CAS phase. The column comes from the LATCHED address, so a borrowed
		// walk read's row and column always reference the same location. Write
		// DATA and the byte strobes stay LIVE — they are only valid at CAS.
		if(t == STATE_CMD_CONT && (we_latch || oe_latch)) begin
			sd_cmd <= we_latch?CMD_WRITE:CMD_READ;
			sd_cs_r <= addr_latch[25];   // same chip as the ACTIVE row
			if (we_latch) begin
				sd_data_out <= din;
				sd_data_oe  <= 1'b1;
			end
			// always return both bytes in a read. The cpu may not
			// need it, but the caches need to be able to store everything
			// Column: A10=1 (auto precharge), A9=addr[24] (the 10th column
			// bit on 64MB+ chips; always 0 for accesses below 32MB, so 32MB
			// MT48LC16M16 modules are unaffected).
			sd_addr <= { we_latch ? ~ds : 2'b00, 1'b1, addr_latch[24],
			             addr_latch[22], addr_latch[7:1],
`ifdef SDRAM_DIAG_ALIGN_BL2_READ
			             we_latch ? addr_latch[0] : 1'b0 };  // aligned BL2 read
`else
			             addr_latch[0] };                    // requested word first
`endif
		end

`ifdef SDRAM_DIAG_MASK_SECOND_BEAT
		// BL2 isolation: read DQM has a two-clock latency. The READ edge above
		// presents DQM=00, allowing beat 1; asserting DQM one SDRAM clock later
		// makes only beat 2 Hi-Z. Auto-precharge remains enabled, unlike Burst
		// Stop (which the AS4C32M16SB ignores for auto-precharged bursts).
		if (t == STATE_CMD_CONT + 3'd1 && oe_latch)
			sd_addr[12:11] <= 2'b11;
`endif

		// Preserve beat 1 before the final publication edge. In the negedge arm,
		// state 6 sees the full-cycle capture of beat 1 and state 7 sees beat 2.
		// In the legacy arm this block only withdraws the preceding pair-valid.
		if (t == STATE_READ - 3'd1 && oe_latch) begin
`ifdef ENABLE_SDRAM_BL2
			burst_valid <= 1'b0;
`endif
`ifdef SDRAM_CAPTURE_LATE_INTERNAL
			// A pair-enabled BL2 read must preserve beat 1 while the following
			// falling edge captures beat 2. BL1 and primary-only diagnostics
			// publish directly and synthesize this path away.
			if (!CAPTURE_PRIMARY_EARLY)
				burst_first <= sd_data_in;
`endif
		end

		// Data ready: latch dout AND publish it as valid for addr_latch, so the
		// RAM-read DTACK in MacIIvi.sv only fires once this read has truly completed.
		if (t == STATE_PUBLISH && oe_latch) begin
			// Use the input I/O register for BL1 as well as BL2.  The legacy BL1
			// arm sampled the DQ pins directly into a core register, leaving that
			// external half-cycle path unconstrained and placement-sensitive.
`ifdef SDRAM_CAPTURE_LATE_INTERNAL
			`ifdef SDRAM_DIRECT_DOUT_NEGEDGE
			// dout already captured this word directly at the preceding falling
			// edge; publish only its address/valid metadata here.
			`elsif SDRAM_DIAG_ALIGN_BL2_READ
			dout       <= addr_latch[0] ? sd_data_in : burst_first;
			`else
			dout       <= CAPTURE_PRIMARY_EARLY ? sd_data_in : burst_first;
			`endif
`else
			dout       <= sd_data_in;
`endif
`ifdef ENABLE_SDRAM_BL2
`ifdef SDRAM_DIAG_NO_FILL_PAIR
			burst_valid <= 1'b0;
`else
`ifndef SDRAM_CAPTURE_LATE_INTERNAL
			burst_first <= sd_data_in;
`endif
			burst_addr <= {addr_latch[25:1], 1'b0};
			burst_valid <= 1'b1;
`endif
`else
			burst_valid <= 1'b0;
`endif
			dout_addr  <= addr_latch;
			dout_valid <= 1'b1;
		end

	end
end

`ifdef SDRAM_CAPTURE_LATE_INTERNAL
`undef SDRAM_CAPTURE_LATE_INTERNAL
`endif

`ifdef SIMULATION
assign sd_clk = ~clk_64;
`else
altddio_out
#(
	.extend_oe_disable("OFF"),
	.intended_device_family("Cyclone V"),
	.invert_output("OFF"),
	.lpm_hint("UNUSED"),
	.lpm_type("altddio_out"),
	.oe_reg("UNREGISTERED"),
	.power_up_high("OFF"),
	.width(1)
)
sdramclk_ddr
(
	.datain_h(1'b0),
	.datain_l(1'b1),
	.outclock(clk_64),
	.dataout(sd_clk),
	.aclr(1'b0),
	.aset(1'b0),
	.oe(1'b1),
	.outclocken(1'b1),
	.sclr(1'b0),
	.sset(1'b0)
);
`endif

endmodule
