<stg><name>dut</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="4">
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="2">
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="3">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="7" to="8">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="9">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="10">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="11">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="11" to="12">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="12" to="13">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="13" to="14">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="14" to="15">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="15" to="16">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="16" to="17">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="17" to="18">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="18" to="19">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="19" to="20">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="20" to="21">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="21" to="22">
<condition id="60">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="22" to="21">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="64">
<![CDATA[
:2  %mem_conv1_0 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="64">
<![CDATA[
:3  %mem_conv1_1 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="64">
<![CDATA[
:4  %mem_conv1_2 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="64">
<![CDATA[
:5  %mem_conv1_3 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="64">
<![CDATA[
:6  %mem_conv1_4 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="64">
<![CDATA[
:7  %mem_conv1_5 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="64">
<![CDATA[
:8  %mem_conv1_6 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="64">
<![CDATA[
:9  %mem_conv1_7 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="64">
<![CDATA[
:10  %mem_conv2_0 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="64">
<![CDATA[
:11  %mem_conv2_1 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="64">
<![CDATA[
:12  %mem_conv2_2 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="64">
<![CDATA[
:13  %mem_conv2_3 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="64">
<![CDATA[
:14  %mem_conv2_4 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="64">
<![CDATA[
:15  %mem_conv2_5 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="64">
<![CDATA[
:16  %mem_conv2_6 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="64">
<![CDATA[
:17  %mem_conv2_7 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="64">
<![CDATA[
:21  %input_0 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="64">
<![CDATA[
:22  %input_1 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="64">
<![CDATA[
:23  %input_2 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="64">
<![CDATA[
:24  %input_3 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="64">
<![CDATA[
:25  %input_4 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="64">
<![CDATA[
:26  %input_5 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="64">
<![CDATA[
:27  %input_6 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="64">
<![CDATA[
:28  %input_7 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %i_2 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="3" op_0_bw="4">
<![CDATA[
:1  %tmp = trunc i4 %i to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:0  call fastcc void @dut_pad([648 x i1]* %input_0, [648 x i1]* %input_1, [648 x i1]* %input_2, [648 x i1]* %input_3, [648 x i1]* %input_4, [648 x i1]* %input_5, [648 x i1]* %input_6, [648 x i1]* %input_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %branch0 ]

]]></node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="6">
<![CDATA[
:1  %Hi_assign_cast4 = zext i6 %Hi_assign to i8

]]></node>
<StgValue><ssdm name="Hi_assign_cast4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="6">
<![CDATA[
:2  %Hi_assign_cast3 = zext i6 %Hi_assign to i32

]]></node>
<StgValue><ssdm name="Hi_assign_cast3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond = icmp eq i6 %Hi_assign, -32

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %j = add i6 %Hi_assign, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.loopexit, label %branch0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 %Hi_assign_cast3)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:1  %tmp_7 = add i8 %tmp_s, %Hi_assign_cast4

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="8">
<![CDATA[
branch0:2  %newIndex1 = zext i8 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:3  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch0:4  store i1 %tmp_20, i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch0:5  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:0  call fastcc void @dut_pad([648 x i1]* %input_0, [648 x i1]* %input_1, [648 x i1]* %input_2, [648 x i1]* %input_3, [648 x i1]* %input_4, [648 x i1]* %input_5, [648 x i1]* %input_6, [648 x i1]* %input_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:1  call fastcc void @dut_conv([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i8]* @threshold1_V_0, [648 x i8]* @threshold1_V_1, [648 x i8]* @threshold1_V_2, [648 x i8]* @threshold1_V_3, [648 x i8]* @threshold1_V_4, [648 x i8]* @threshold1_V_5, [648 x i8]* @threshold1_V_6, [648 x i8]* @threshold1_V_7, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:1  call fastcc void @dut_conv([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i8]* @threshold1_V_0, [648 x i8]* @threshold1_V_1, [648 x i8]* @threshold1_V_2, [648 x i8]* @threshold1_V_3, [648 x i8]* @threshold1_V_4, [648 x i8]* @threshold1_V_5, [648 x i8]* @threshold1_V_6, [648 x i8]* @threshold1_V_7, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:3  call fastcc void @dut_pad([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:3  call fastcc void @dut_pad([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:4  call fastcc void @dut_conv([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i8]* @threshold2_V_0, [648 x i8]* @threshold2_V_1, [648 x i8]* @threshold2_V_2, [648 x i8]* @threshold2_V_3, [648 x i8]* @threshold2_V_4, [648 x i8]* @threshold2_V_5, [648 x i8]* @threshold2_V_6, [648 x i8]* @threshold2_V_7, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:4  call fastcc void @dut_conv([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i8]* @threshold2_V_0, [648 x i8]* @threshold2_V_1, [648 x i8]* @threshold2_V_2, [648 x i8]* @threshold2_V_3, [648 x i8]* @threshold2_V_4, [648 x i8]* @threshold2_V_5, [648 x i8]* @threshold2_V_6, [648 x i8]* @threshold2_V_7, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:5  call fastcc void @dut_max_pool([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:5  call fastcc void @dut_max_pool([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call fastcc void @dut_reshape([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call fastcc void @dut_reshape([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  call fastcc void @dut_dense.1([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  call fastcc void @dut_dense.1([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_dense([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="92" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_dense([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="94" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %output_V = phi i32 [ 0, %3 ], [ %phitmp_i, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %max_id_V = phi i4 [ 1, %3 ], [ %i_3, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="max_id_V"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="4">
<![CDATA[
:2  %max_id_V_cast2 = zext i4 %max_id_V to i32

]]></node>
<StgValue><ssdm name="max_id_V_cast2"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_i = icmp eq i4 %max_id_V, -6

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="98" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="99" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %bnn_xcel.exit, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i:0  %newIndex32_i = zext i4 %max_id_V to i64

]]></node>
<StgValue><ssdm name="newIndex32_i"/></StgValue>
</operation>

<operation id="101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:1  %mem_conv1_0_addr = getelementptr [648 x i1]* %mem_conv1_0, i64 0, i64 %newIndex32_i

]]></node>
<StgValue><ssdm name="mem_conv1_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="10">
<![CDATA[
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load"/></StgValue>
</operation>

<operation id="103" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i:4  %i_3 = add i4 %max_id_V, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="104" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bnn_xcel.exit:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0">
<![CDATA[
bnn_xcel.exit:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="106" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="10">
<![CDATA[
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load"/></StgValue>
</operation>

<operation id="107" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:3  %phitmp_i = select i1 %mem_conv1_0_load, i32 %max_id_V_cast2, i32 %output_V

]]></node>
<StgValue><ssdm name="phitmp_i"/></StgValue>
</operation>

<operation id="108" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:5  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
