INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw2/lab2_cw2.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw2/lab2_cw2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw2/lab2_cw2.srcs/sim_1/new/tb_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line
