#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* RTC_PPS_TimerUDB */
RTC_PPS_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
RTC_PPS_TimerUDB_rstSts_stsreg__0__POS EQU 0
RTC_PPS_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
RTC_PPS_TimerUDB_rstSts_stsreg__2__POS EQU 2
RTC_PPS_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
RTC_PPS_TimerUDB_rstSts_stsreg__3__POS EQU 3
RTC_PPS_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
RTC_PPS_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
RTC_PPS_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
RTC_PPS_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
RTC_PPS_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
RTC_PPS_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
RTC_PPS_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
RTC_PPS_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
RTC_PPS_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
RTC_PPS_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
RTC_PPS_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
RTC_PPS_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
RTC_PPS_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
RTC_PPS_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
RTC_PPS_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
RTC_PPS_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
RTC_PPS_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
RTC_PPS_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
RTC_PPS_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
RTC_PPS_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
RTC_PPS_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
RTC_PPS_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
RTC_PPS_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
RTC_PPS_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
RTC_PPS_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
RTC_PPS_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11
RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A02
RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A12
RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D02
RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D12
RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F02
RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F12
RTC_PPS_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A2
RTC_PPS_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A02
RTC_PPS_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A12
RTC_PPS_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D2
RTC_PPS_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D02
RTC_PPS_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D12
RTC_PPS_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
RTC_PPS_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F2
RTC_PPS_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F02
RTC_PPS_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F12
RTC_PPS_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A3
RTC_PPS_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_UDB_W8_A03
RTC_PPS_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_UDB_W8_A13
RTC_PPS_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D3
RTC_PPS_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_UDB_W8_D03
RTC_PPS_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_UDB_W8_D13
RTC_PPS_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
RTC_PPS_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F3
RTC_PPS_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_UDB_W8_F03
RTC_PPS_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_UDB_W8_F13

/* I2CM_SCB */
I2CM_SCB__CTRL EQU CYREG_SCB1_CTRL
I2CM_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2CM_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2CM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2CM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2CM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2CM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2CM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2CM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2CM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2CM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2CM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2CM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2CM_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2CM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2CM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2CM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2CM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2CM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2CM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2CM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2CM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2CM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2CM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2CM_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2CM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2CM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2CM_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2CM_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2CM_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2CM_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2CM_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2CM_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2CM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2CM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2CM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2CM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2CM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2CM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2CM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2CM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2CM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2CM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2CM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2CM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2CM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2CM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2CM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2CM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2CM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2CM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2CM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2CM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2CM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2CM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2CM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2CM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2CM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2CM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2CM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2CM_SCB__SS0_POSISTION EQU 0
I2CM_SCB__SS1_POSISTION EQU 1
I2CM_SCB__SS2_POSISTION EQU 2
I2CM_SCB__SS3_POSISTION EQU 3
I2CM_SCB__STATUS EQU CYREG_SCB1_STATUS
I2CM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2CM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2CM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2CM_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2CM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2CM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2CM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2CM_SCB_IRQ */
I2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CM_SCB_IRQ__INTC_MASK EQU 0x400
I2CM_SCB_IRQ__INTC_NUMBER EQU 10
I2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2CM_SCBCLK */
I2CM_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2CM_SCBCLK__DIV_ID EQU 0x00000040
I2CM_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2CM_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* I2CM_scl */
I2CM_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2CM_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2CM_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2CM_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_scl__0__HSIOM_MASK EQU 0x00F00000
I2CM_scl__0__HSIOM_SHIFT EQU 20
I2CM_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2CM_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2CM_scl__0__MASK EQU 0x20
I2CM_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2CM_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2CM_scl__0__PORT EQU 3
I2CM_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2CM_scl__0__SHIFT EQU 5
I2CM_scl__DR EQU CYREG_GPIO_PRT3_DR
I2CM_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2CM_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2CM_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2CM_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2CM_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2CM_scl__MASK EQU 0x20
I2CM_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__PC EQU CYREG_GPIO_PRT3_PC
I2CM_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2CM_scl__PORT EQU 3
I2CM_scl__PS EQU CYREG_GPIO_PRT3_PS
I2CM_scl__SHIFT EQU 5

/* I2CM_sda */
I2CM_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2CM_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2CM_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2CM_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_sda__0__HSIOM_MASK EQU 0x000F0000
I2CM_sda__0__HSIOM_SHIFT EQU 16
I2CM_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2CM_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2CM_sda__0__MASK EQU 0x10
I2CM_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2CM_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2CM_sda__0__PORT EQU 3
I2CM_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2CM_sda__0__SHIFT EQU 4
I2CM_sda__DR EQU CYREG_GPIO_PRT3_DR
I2CM_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2CM_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2CM_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2CM_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2CM_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2CM_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2CM_sda__MASK EQU 0x10
I2CM_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__PC EQU CYREG_GPIO_PRT3_PC
I2CM_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2CM_sda__PORT EQU 3
I2CM_sda__PS EQU CYREG_GPIO_PRT3_PS
I2CM_sda__SHIFT EQU 4

/* TH_AH */
TH_AH__0__DR EQU CYREG_GPIO_PRT2_DR
TH_AH__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TH_AH__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TH_AH__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TH_AH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TH_AH__0__HSIOM_MASK EQU 0x00F00000
TH_AH__0__HSIOM_SHIFT EQU 20
TH_AH__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AH__0__INTR EQU CYREG_GPIO_PRT2_INTR
TH_AH__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AH__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TH_AH__0__MASK EQU 0x20
TH_AH__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TH_AH__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TH_AH__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TH_AH__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TH_AH__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TH_AH__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TH_AH__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TH_AH__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TH_AH__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TH_AH__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TH_AH__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TH_AH__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TH_AH__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TH_AH__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TH_AH__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TH_AH__0__PC EQU CYREG_GPIO_PRT2_PC
TH_AH__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TH_AH__0__PORT EQU 2
TH_AH__0__PS EQU CYREG_GPIO_PRT2_PS
TH_AH__0__SHIFT EQU 5
TH_AH__DR EQU CYREG_GPIO_PRT2_DR
TH_AH__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TH_AH__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TH_AH__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TH_AH__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AH__INTR EQU CYREG_GPIO_PRT2_INTR
TH_AH__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AH__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TH_AH__MASK EQU 0x20
TH_AH__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TH_AH__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TH_AH__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TH_AH__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TH_AH__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TH_AH__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TH_AH__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TH_AH__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TH_AH__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TH_AH__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TH_AH__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TH_AH__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TH_AH__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TH_AH__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TH_AH__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TH_AH__PC EQU CYREG_GPIO_PRT2_PC
TH_AH__PC2 EQU CYREG_GPIO_PRT2_PC2
TH_AH__PORT EQU 2
TH_AH__PS EQU CYREG_GPIO_PRT2_PS
TH_AH__SHIFT EQU 5

/* TH_AL */
TH_AL__0__DR EQU CYREG_GPIO_PRT2_DR
TH_AL__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TH_AL__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TH_AL__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TH_AL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TH_AL__0__HSIOM_MASK EQU 0x000F0000
TH_AL__0__HSIOM_SHIFT EQU 16
TH_AL__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AL__0__INTR EQU CYREG_GPIO_PRT2_INTR
TH_AL__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AL__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TH_AL__0__MASK EQU 0x10
TH_AL__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TH_AL__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TH_AL__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TH_AL__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TH_AL__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TH_AL__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TH_AL__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TH_AL__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TH_AL__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TH_AL__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TH_AL__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TH_AL__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TH_AL__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TH_AL__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TH_AL__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TH_AL__0__PC EQU CYREG_GPIO_PRT2_PC
TH_AL__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TH_AL__0__PORT EQU 2
TH_AL__0__PS EQU CYREG_GPIO_PRT2_PS
TH_AL__0__SHIFT EQU 4
TH_AL__DR EQU CYREG_GPIO_PRT2_DR
TH_AL__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TH_AL__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TH_AL__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TH_AL__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AL__INTR EQU CYREG_GPIO_PRT2_INTR
TH_AL__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TH_AL__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TH_AL__MASK EQU 0x10
TH_AL__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TH_AL__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TH_AL__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TH_AL__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TH_AL__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TH_AL__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TH_AL__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TH_AL__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TH_AL__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TH_AL__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TH_AL__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TH_AL__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TH_AL__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TH_AL__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TH_AL__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TH_AL__PC EQU CYREG_GPIO_PRT2_PC
TH_AL__PC2 EQU CYREG_GPIO_PRT2_PC2
TH_AL__PORT EQU 2
TH_AL__PS EQU CYREG_GPIO_PRT2_PS
TH_AL__SHIFT EQU 4

/* PPS_ISR */
PPS_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PPS_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PPS_ISR__INTC_MASK EQU 0x02
PPS_ISR__INTC_NUMBER EQU 1
PPS_ISR__INTC_PRIOR_MASK EQU 0xC000
PPS_ISR__INTC_PRIOR_NUM EQU 3
PPS_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
PPS_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PPS_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* RED_LED */
RED_LED__0__DR EQU CYREG_GPIO_PRT2_DR
RED_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RED_LED__0__HSIOM_MASK EQU 0x0F000000
RED_LED__0__HSIOM_SHIFT EQU 24
RED_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
RED_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED_LED__0__MASK EQU 0x40
RED_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED_LED__0__PC EQU CYREG_GPIO_PRT2_PC
RED_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RED_LED__0__PORT EQU 2
RED_LED__0__PS EQU CYREG_GPIO_PRT2_PS
RED_LED__0__SHIFT EQU 6
RED_LED__DR EQU CYREG_GPIO_PRT2_DR
RED_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED_LED__INTR EQU CYREG_GPIO_PRT2_INTR
RED_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED_LED__MASK EQU 0x40
RED_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED_LED__PC EQU CYREG_GPIO_PRT2_PC
RED_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
RED_LED__PORT EQU 2
RED_LED__PS EQU CYREG_GPIO_PRT2_PS
RED_LED__SHIFT EQU 6

/* BLUE_LED */
BLUE_LED__0__DR EQU CYREG_GPIO_PRT3_DR
BLUE_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BLUE_LED__0__HSIOM_MASK EQU 0xF0000000
BLUE_LED__0__HSIOM_SHIFT EQU 28
BLUE_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE_LED__0__MASK EQU 0x80
BLUE_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE_LED__0__PC EQU CYREG_GPIO_PRT3_PC
BLUE_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE_LED__0__PORT EQU 3
BLUE_LED__0__PS EQU CYREG_GPIO_PRT3_PS
BLUE_LED__0__SHIFT EQU 7
BLUE_LED__DR EQU CYREG_GPIO_PRT3_DR
BLUE_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE_LED__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE_LED__MASK EQU 0x80
BLUE_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE_LED__PC EQU CYREG_GPIO_PRT3_PC
BLUE_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE_LED__PORT EQU 3
BLUE_LED__PS EQU CYREG_GPIO_PRT3_PS
BLUE_LED__SHIFT EQU 7

/* GREEN_LED */
GREEN_LED__0__DR EQU CYREG_GPIO_PRT3_DR
GREEN_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GREEN_LED__0__HSIOM_MASK EQU 0x0F000000
GREEN_LED__0__HSIOM_SHIFT EQU 24
GREEN_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN_LED__0__MASK EQU 0x40
GREEN_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN_LED__0__PC EQU CYREG_GPIO_PRT3_PC
GREEN_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN_LED__0__PORT EQU 3
GREEN_LED__0__PS EQU CYREG_GPIO_PRT3_PS
GREEN_LED__0__SHIFT EQU 6
GREEN_LED__DR EQU CYREG_GPIO_PRT3_DR
GREEN_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN_LED__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN_LED__MASK EQU 0x40
GREEN_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN_LED__PC EQU CYREG_GPIO_PRT3_PC
GREEN_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN_LED__PORT EQU 3
GREEN_LED__PS EQU CYREG_GPIO_PRT3_PS
GREEN_LED__SHIFT EQU 6

/* MAG_SW_IN */
MAG_SW_IN__0__DR EQU CYREG_GPIO_PRT0_DR
MAG_SW_IN__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MAG_SW_IN__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MAG_SW_IN__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MAG_SW_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MAG_SW_IN__0__HSIOM_MASK EQU 0x0000F000
MAG_SW_IN__0__HSIOM_SHIFT EQU 12
MAG_SW_IN__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MAG_SW_IN__0__INTR EQU CYREG_GPIO_PRT0_INTR
MAG_SW_IN__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MAG_SW_IN__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MAG_SW_IN__0__MASK EQU 0x08
MAG_SW_IN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MAG_SW_IN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MAG_SW_IN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MAG_SW_IN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MAG_SW_IN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MAG_SW_IN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MAG_SW_IN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MAG_SW_IN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MAG_SW_IN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MAG_SW_IN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MAG_SW_IN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MAG_SW_IN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MAG_SW_IN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MAG_SW_IN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MAG_SW_IN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MAG_SW_IN__0__PC EQU CYREG_GPIO_PRT0_PC
MAG_SW_IN__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MAG_SW_IN__0__PORT EQU 0
MAG_SW_IN__0__PS EQU CYREG_GPIO_PRT0_PS
MAG_SW_IN__0__SHIFT EQU 3
MAG_SW_IN__DR EQU CYREG_GPIO_PRT0_DR
MAG_SW_IN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MAG_SW_IN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MAG_SW_IN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MAG_SW_IN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MAG_SW_IN__INTR EQU CYREG_GPIO_PRT0_INTR
MAG_SW_IN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MAG_SW_IN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MAG_SW_IN__MASK EQU 0x08
MAG_SW_IN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MAG_SW_IN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MAG_SW_IN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MAG_SW_IN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MAG_SW_IN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MAG_SW_IN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MAG_SW_IN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MAG_SW_IN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MAG_SW_IN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MAG_SW_IN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MAG_SW_IN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MAG_SW_IN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MAG_SW_IN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MAG_SW_IN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MAG_SW_IN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MAG_SW_IN__PC EQU CYREG_GPIO_PRT0_PC
MAG_SW_IN__PC2 EQU CYREG_GPIO_PRT0_PC2
MAG_SW_IN__PORT EQU 0
MAG_SW_IN__PS EQU CYREG_GPIO_PRT0_PS
MAG_SW_IN__SHIFT EQU 3

/* SHD_LED_1 */
SHD_LED_1__0__DR EQU CYREG_GPIO_PRT2_DR
SHD_LED_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SHD_LED_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SHD_LED_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SHD_LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SHD_LED_1__0__HSIOM_MASK EQU 0x0000000F
SHD_LED_1__0__HSIOM_SHIFT EQU 0
SHD_LED_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
SHD_LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SHD_LED_1__0__MASK EQU 0x01
SHD_LED_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SHD_LED_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SHD_LED_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SHD_LED_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SHD_LED_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SHD_LED_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SHD_LED_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SHD_LED_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SHD_LED_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SHD_LED_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SHD_LED_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SHD_LED_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SHD_LED_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SHD_LED_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SHD_LED_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SHD_LED_1__0__PC EQU CYREG_GPIO_PRT2_PC
SHD_LED_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SHD_LED_1__0__PORT EQU 2
SHD_LED_1__0__PS EQU CYREG_GPIO_PRT2_PS
SHD_LED_1__0__SHIFT EQU 0
SHD_LED_1__DR EQU CYREG_GPIO_PRT2_DR
SHD_LED_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SHD_LED_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SHD_LED_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SHD_LED_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_1__INTR EQU CYREG_GPIO_PRT2_INTR
SHD_LED_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SHD_LED_1__MASK EQU 0x01
SHD_LED_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SHD_LED_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SHD_LED_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SHD_LED_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SHD_LED_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SHD_LED_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SHD_LED_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SHD_LED_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SHD_LED_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SHD_LED_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SHD_LED_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SHD_LED_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SHD_LED_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SHD_LED_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SHD_LED_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SHD_LED_1__PC EQU CYREG_GPIO_PRT2_PC
SHD_LED_1__PC2 EQU CYREG_GPIO_PRT2_PC2
SHD_LED_1__PORT EQU 2
SHD_LED_1__PS EQU CYREG_GPIO_PRT2_PS
SHD_LED_1__SHIFT EQU 0

/* SHD_LED_2 */
SHD_LED_2__0__DR EQU CYREG_GPIO_PRT2_DR
SHD_LED_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SHD_LED_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SHD_LED_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SHD_LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SHD_LED_2__0__HSIOM_MASK EQU 0x000000F0
SHD_LED_2__0__HSIOM_SHIFT EQU 4
SHD_LED_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
SHD_LED_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SHD_LED_2__0__MASK EQU 0x02
SHD_LED_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SHD_LED_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SHD_LED_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SHD_LED_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SHD_LED_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SHD_LED_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SHD_LED_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SHD_LED_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SHD_LED_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SHD_LED_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SHD_LED_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SHD_LED_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SHD_LED_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SHD_LED_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SHD_LED_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SHD_LED_2__0__PC EQU CYREG_GPIO_PRT2_PC
SHD_LED_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SHD_LED_2__0__PORT EQU 2
SHD_LED_2__0__PS EQU CYREG_GPIO_PRT2_PS
SHD_LED_2__0__SHIFT EQU 1
SHD_LED_2__DR EQU CYREG_GPIO_PRT2_DR
SHD_LED_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SHD_LED_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SHD_LED_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SHD_LED_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_2__INTR EQU CYREG_GPIO_PRT2_INTR
SHD_LED_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SHD_LED_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SHD_LED_2__MASK EQU 0x02
SHD_LED_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SHD_LED_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SHD_LED_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SHD_LED_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SHD_LED_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SHD_LED_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SHD_LED_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SHD_LED_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SHD_LED_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SHD_LED_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SHD_LED_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SHD_LED_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SHD_LED_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SHD_LED_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SHD_LED_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SHD_LED_2__PC EQU CYREG_GPIO_PRT2_PC
SHD_LED_2__PC2 EQU CYREG_GPIO_PRT2_PC2
SHD_LED_2__PORT EQU 2
SHD_LED_2__PS EQU CYREG_GPIO_PRT2_PS
SHD_LED_2__SHIFT EQU 1

/* SW_Tx_UART_1_tx */
SW_Tx_UART_1_tx__0__DR EQU CYREG_GPIO_PRT1_DR
SW_Tx_UART_1_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_Tx_UART_1_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_Tx_UART_1_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_Tx_UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW_Tx_UART_1_tx__0__HSIOM_MASK EQU 0x00F00000
SW_Tx_UART_1_tx__0__HSIOM_SHIFT EQU 20
SW_Tx_UART_1_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_1_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_1_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_1_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_1_tx__0__MASK EQU 0x20
SW_Tx_UART_1_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_Tx_UART_1_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_Tx_UART_1_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_Tx_UART_1_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_Tx_UART_1_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_Tx_UART_1_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_Tx_UART_1_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_Tx_UART_1_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_Tx_UART_1_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_Tx_UART_1_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_Tx_UART_1_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_Tx_UART_1_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_Tx_UART_1_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_Tx_UART_1_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_Tx_UART_1_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_Tx_UART_1_tx__0__PC EQU CYREG_GPIO_PRT1_PC
SW_Tx_UART_1_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_Tx_UART_1_tx__0__PORT EQU 1
SW_Tx_UART_1_tx__0__PS EQU CYREG_GPIO_PRT1_PS
SW_Tx_UART_1_tx__0__SHIFT EQU 5
SW_Tx_UART_1_tx__DR EQU CYREG_GPIO_PRT1_DR
SW_Tx_UART_1_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_Tx_UART_1_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_Tx_UART_1_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_Tx_UART_1_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_1_tx__INTR EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_1_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_1_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_1_tx__MASK EQU 0x20
SW_Tx_UART_1_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_Tx_UART_1_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_Tx_UART_1_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_Tx_UART_1_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_Tx_UART_1_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_Tx_UART_1_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_Tx_UART_1_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_Tx_UART_1_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_Tx_UART_1_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_Tx_UART_1_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_Tx_UART_1_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_Tx_UART_1_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_Tx_UART_1_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_Tx_UART_1_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_Tx_UART_1_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_Tx_UART_1_tx__PC EQU CYREG_GPIO_PRT1_PC
SW_Tx_UART_1_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_Tx_UART_1_tx__PORT EQU 1
SW_Tx_UART_1_tx__PS EQU CYREG_GPIO_PRT1_PS
SW_Tx_UART_1_tx__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x1800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
