<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/admin/.cargo/registry/src/github.com-1ecc6299db9ec823/rp2040-pac-0.4.0/src/clocks.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>clocks.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../rp2040_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
</pre><pre class="rust"><code><span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout0_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout0_ctrl::CLK_GPOUT0_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout0_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout0_div::CLK_GPOUT0_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout0_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout0_selected::CLK_GPOUT0_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0c - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout1_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout1_ctrl::CLK_GPOUT1_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout1_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout1_div::CLK_GPOUT1_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout1_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout1_selected::CLK_GPOUT1_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18 - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout2_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout2_ctrl::CLK_GPOUT2_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout2_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout2_div::CLK_GPOUT2_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x20 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout2_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout2_selected::CLK_GPOUT2_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x24 - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout3_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout3_ctrl::CLK_GPOUT3_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x28 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout3_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout3_div::CLK_GPOUT3_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2c - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_gpout3_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout3_selected::CLK_GPOUT3_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x30 - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_ref_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_ref_ctrl::CLK_REF_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x34 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_ref_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_ref_div::CLK_REF_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x38 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_ref_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_ref_selected::CLK_REF_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x3c - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_sys_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_ctrl::CLK_SYS_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x40 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_sys_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_div::CLK_SYS_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x44 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_sys_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_selected::CLK_SYS_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x48 - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_peri_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_peri_ctrl::CLK_PERI_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved19</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x50 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_peri_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_peri_selected::CLK_PERI_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x54 - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_usb_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_usb_ctrl::CLK_USB_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x58 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_usb_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_usb_div::CLK_USB_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x5c - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_usb_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_usb_selected::CLK_USB_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x60 - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_adc_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_adc_ctrl::CLK_ADC_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x64 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_adc_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_adc_div::CLK_ADC_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x68 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_adc_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_adc_selected::CLK_ADC_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x6c - Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_rtc_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_rtc_ctrl::CLK_RTC_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x70 - Clock divisor, can be changed on-the-fly&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_rtc_div</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_rtc_div::CLK_RTC_DIV_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x74 - Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_rtc_selected</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_rtc_selected::CLK_RTC_SELECTED_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x78 - &quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_sys_resus_ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_resus_ctrl::CLK_SYS_RESUS_CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x7c - &quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_sys_resus_status</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_resus_status::CLK_SYS_RESUS_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x80 - Reference clock frequency in kHz&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_ref_khz</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_ref_khz::FC0_REF_KHZ_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x84 - Minimum pass frequency in kHz. This is optional. Set to 0 if you are not using the pass/fail flags&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_min_khz</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_min_khz::FC0_MIN_KHZ_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x88 - Maximum pass frequency in kHz. This is optional. Set to 0x1ffffff if you are not using the pass/fail flags&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_max_khz</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_max_khz::FC0_MAX_KHZ_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x8c - Delays the start of frequency counting to allow the mux to settle  
 Delay is measured in multiples of the reference clock period&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_delay</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_delay::FC0_DELAY_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x90 - The test interval is 0.98us * 2**interval, but let&#39;s call it 1us * 2**interval  
 The default gives a test interval of 250us&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_interval</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_interval::FC0_INTERVAL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x94 - Clock sent to frequency counter, set to 0 when not required  
 Writing to this register initiates the frequency count&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_src</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_src::FC0_SRC_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x98 - Frequency counter status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_status</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_status::FC0_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x9c - Result of frequency measurement, only valid when status_done=1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">fc0_result</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_result::FC0_RESULT_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xa0 - enable clock in wake mode&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">wake_en0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">wake_en0::WAKE_EN0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xa4 - enable clock in wake mode&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">wake_en1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">wake_en1::WAKE_EN1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xa8 - enable clock in sleep mode&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sleep_en0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">sleep_en0::SLEEP_EN0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xac - enable clock in sleep mode&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sleep_en1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">sleep_en1::SLEEP_EN1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xb0 - indicates the state of the clock enable&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">enabled0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">enabled0::ENABLED0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xb4 - indicates the state of the clock enable&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">enabled1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">enabled1::ENABLED1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xb8 - Raw Interrupts&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">intr</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">intr::INTR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xbc - Interrupt Enable&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">inte</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">inte::INTE_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xc0 - Interrupt Force&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">intf</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">intf::INTF_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xc4 - Interrupt status after masking &amp; forcing&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ints</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ints::INTS_SPEC</span><span class="op">&gt;</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT0_CTRL register accessor: an alias for `Reg&lt;CLK_GPOUT0_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT0_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout0_ctrl::CLK_GPOUT0_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout0_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT0_DIV register accessor: an alias for `Reg&lt;CLK_GPOUT0_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT0_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout0_div::CLK_GPOUT0_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout0_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT0_SELECTED register accessor: an alias for `Reg&lt;CLK_GPOUT0_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT0_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout0_selected::CLK_GPOUT0_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout0_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT1_CTRL register accessor: an alias for `Reg&lt;CLK_GPOUT1_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT1_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout1_ctrl::CLK_GPOUT1_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout1_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT1_DIV register accessor: an alias for `Reg&lt;CLK_GPOUT1_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT1_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout1_div::CLK_GPOUT1_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout1_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT1_SELECTED register accessor: an alias for `Reg&lt;CLK_GPOUT1_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT1_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout1_selected::CLK_GPOUT1_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout1_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT2_CTRL register accessor: an alias for `Reg&lt;CLK_GPOUT2_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT2_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout2_ctrl::CLK_GPOUT2_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout2_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT2_DIV register accessor: an alias for `Reg&lt;CLK_GPOUT2_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT2_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout2_div::CLK_GPOUT2_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout2_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT2_SELECTED register accessor: an alias for `Reg&lt;CLK_GPOUT2_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT2_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout2_selected::CLK_GPOUT2_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout2_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT3_CTRL register accessor: an alias for `Reg&lt;CLK_GPOUT3_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT3_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout3_ctrl::CLK_GPOUT3_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout3_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT3_DIV register accessor: an alias for `Reg&lt;CLK_GPOUT3_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT3_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout3_div::CLK_GPOUT3_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout3_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_GPOUT3_SELECTED register accessor: an alias for `Reg&lt;CLK_GPOUT3_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_GPOUT3_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_gpout3_selected::CLK_GPOUT3_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_gpout3_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_REF_CTRL register accessor: an alias for `Reg&lt;CLK_REF_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_REF_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_ref_ctrl::CLK_REF_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_ref_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_REF_DIV register accessor: an alias for `Reg&lt;CLK_REF_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_REF_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_ref_div::CLK_REF_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_ref_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_REF_SELECTED register accessor: an alias for `Reg&lt;CLK_REF_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_REF_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_ref_selected::CLK_REF_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_ref_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_SYS_CTRL register accessor: an alias for `Reg&lt;CLK_SYS_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_SYS_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_ctrl::CLK_SYS_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_sys_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_SYS_DIV register accessor: an alias for `Reg&lt;CLK_SYS_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_SYS_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_div::CLK_SYS_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_sys_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_SYS_SELECTED register accessor: an alias for `Reg&lt;CLK_SYS_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_SYS_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_selected::CLK_SYS_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_sys_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_PERI_CTRL register accessor: an alias for `Reg&lt;CLK_PERI_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_PERI_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_peri_ctrl::CLK_PERI_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_peri_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_PERI_SELECTED register accessor: an alias for `Reg&lt;CLK_PERI_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_PERI_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_peri_selected::CLK_PERI_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_peri_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_USB_CTRL register accessor: an alias for `Reg&lt;CLK_USB_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_USB_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_usb_ctrl::CLK_USB_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_usb_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_USB_DIV register accessor: an alias for `Reg&lt;CLK_USB_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_USB_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_usb_div::CLK_USB_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_usb_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_USB_SELECTED register accessor: an alias for `Reg&lt;CLK_USB_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_USB_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_usb_selected::CLK_USB_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_usb_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_ADC_CTRL register accessor: an alias for `Reg&lt;CLK_ADC_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_ADC_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_adc_ctrl::CLK_ADC_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_adc_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_ADC_DIV register accessor: an alias for `Reg&lt;CLK_ADC_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_ADC_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_adc_div::CLK_ADC_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_adc_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_ADC_SELECTED register accessor: an alias for `Reg&lt;CLK_ADC_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_ADC_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_adc_selected::CLK_ADC_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_adc_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_RTC_CTRL register accessor: an alias for `Reg&lt;CLK_RTC_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_RTC_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_rtc_ctrl::CLK_RTC_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock control, can be changed on-the-fly (except for auxsrc)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_rtc_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_RTC_DIV register accessor: an alias for `Reg&lt;CLK_RTC_DIV_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_RTC_DIV</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_rtc_div::CLK_RTC_DIV_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock divisor, can be changed on-the-fly&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_rtc_div</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_RTC_SELECTED register accessor: an alias for `Reg&lt;CLK_RTC_SELECTED_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_RTC_SELECTED</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_rtc_selected::CLK_RTC_SELECTED_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Indicates which SRC is currently selected by the glitchless mux (one-hot).  
 This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_rtc_selected</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_SYS_RESUS_CTRL register accessor: an alias for `Reg&lt;CLK_SYS_RESUS_CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_SYS_RESUS_CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_resus_ctrl::CLK_SYS_RESUS_CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_sys_resus_ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CLK_SYS_RESUS_STATUS register accessor: an alias for `Reg&lt;CLK_SYS_RESUS_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CLK_SYS_RESUS_STATUS</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">clk_sys_resus_status::CLK_SYS_RESUS_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">clk_sys_resus_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_REF_KHZ register accessor: an alias for `Reg&lt;FC0_REF_KHZ_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_REF_KHZ</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_ref_khz::FC0_REF_KHZ_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Reference clock frequency in kHz&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_ref_khz</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_MIN_KHZ register accessor: an alias for `Reg&lt;FC0_MIN_KHZ_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_MIN_KHZ</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_min_khz::FC0_MIN_KHZ_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Minimum pass frequency in kHz. This is optional. Set to 0 if you are not using the pass/fail flags&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_min_khz</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_MAX_KHZ register accessor: an alias for `Reg&lt;FC0_MAX_KHZ_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_MAX_KHZ</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_max_khz::FC0_MAX_KHZ_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Maximum pass frequency in kHz. This is optional. Set to 0x1ffffff if you are not using the pass/fail flags&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_max_khz</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_DELAY register accessor: an alias for `Reg&lt;FC0_DELAY_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_DELAY</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_delay::FC0_DELAY_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Delays the start of frequency counting to allow the mux to settle  
 Delay is measured in multiples of the reference clock period&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_delay</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_INTERVAL register accessor: an alias for `Reg&lt;FC0_INTERVAL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_INTERVAL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_interval::FC0_INTERVAL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;The test interval is 0.98us * 2**interval, but let&#39;s call it 1us * 2**interval  
 The default gives a test interval of 250us&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_interval</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_SRC register accessor: an alias for `Reg&lt;FC0_SRC_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_SRC</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_src::FC0_SRC_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Clock sent to frequency counter, set to 0 when not required  
 Writing to this register initiates the frequency count&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_src</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_STATUS register accessor: an alias for `Reg&lt;FC0_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_STATUS</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_status::FC0_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Frequency counter status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FC0_RESULT register accessor: an alias for `Reg&lt;FC0_RESULT_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FC0_RESULT</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">fc0_result::FC0_RESULT_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Result of frequency measurement, only valid when status_done=1&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">fc0_result</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;WAKE_EN0 register accessor: an alias for `Reg&lt;WAKE_EN0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">WAKE_EN0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">wake_en0::WAKE_EN0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;enable clock in wake mode&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">wake_en0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;WAKE_EN1 register accessor: an alias for `Reg&lt;WAKE_EN1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">WAKE_EN1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">wake_en1::WAKE_EN1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;enable clock in wake mode&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">wake_en1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;SLEEP_EN0 register accessor: an alias for `Reg&lt;SLEEP_EN0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">SLEEP_EN0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">sleep_en0::SLEEP_EN0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;enable clock in sleep mode&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sleep_en0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;SLEEP_EN1 register accessor: an alias for `Reg&lt;SLEEP_EN1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">SLEEP_EN1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">sleep_en1::SLEEP_EN1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;enable clock in sleep mode&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">sleep_en1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ENABLED0 register accessor: an alias for `Reg&lt;ENABLED0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">ENABLED0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">enabled0::ENABLED0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;indicates the state of the clock enable&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">enabled0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ENABLED1 register accessor: an alias for `Reg&lt;ENABLED1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">ENABLED1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">enabled1::ENABLED1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;indicates the state of the clock enable&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">enabled1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;INTR register accessor: an alias for `Reg&lt;INTR_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">INTR</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">intr::INTR_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Raw Interrupts&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">intr</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;INTE register accessor: an alias for `Reg&lt;INTE_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">INTE</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">inte::INTE_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Interrupt Enable&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">inte</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;INTF register accessor: an alias for `Reg&lt;INTF_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">INTF</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">intf::INTF_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Interrupt Force&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">intf</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;INTS register accessor: an alias for `Reg&lt;INTS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">INTS</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ints::INTS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Interrupt status after masking &amp; forcing&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ints</span>;
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>