

================================================================
== Vivado HLS Report for 'Conv2D'
================================================================
* Date:           Tue Oct 15 13:26:23 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   16|    ?|   16|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+--------------------+------------------------+-----------+-----------+-----------+----------+
        |                             |          Latency         |        Iteration       |  Initiation Interval  |    Trip   |          |
        |          Loop Name          | min |         max        |         Latency        |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+-----+--------------------+------------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |    0|                   ?| 3 ~ 196751030195601411 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |    0|  196751030195601408|   8 ~ 96069838962696   |          -|          -|  0 ~ 2048 |    no    |
        |  ++ Loop 1.1.1              |    0|      96069838962688|    11 ~ 46909101056    |          -|          -|  0 ~ 2048 |    no    |
        |   +++ Loop 1.1.1.1          |    0|         46909101045|       2 ~ 715787       |          -|          -| 0 ~ 65535 |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|              715785|        2 ~ 2807        |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|                2805|         2 ~ 11         |          -|          -|  0 ~ 255  |    no    |
        +-----------------------------+-----+--------------------+------------------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      6|       0|    782|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1147|   1291|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     89|
|Register         |        -|      -|    1573|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     11|    2720|   2162|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      5|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Conv2D_AXILiteS_s_axi_U  |Conv2D_AXILiteS_s_axi  |        0|      0|  302|  440|
    |Conv2D_gmem_m_axi_U      |Conv2D_gmem_m_axi      |        2|      0|  537|  677|
    |Conv2D_sdiv_12s_9bkb_U1  |Conv2D_sdiv_12s_9bkb   |        0|      0|  154|   87|
    |Conv2D_sdiv_12s_9bkb_U2  |Conv2D_sdiv_12s_9bkb   |        0|      0|  154|   87|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        2|      0| 1147| 1291|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |Conv2D_mac_muladdeOg_U5  |Conv2D_mac_muladdeOg  | i0 + i1 * i2 |
    |Conv2D_mac_muladdfYi_U6  |Conv2D_mac_muladdfYi  | i0 * i1 + i2 |
    |Conv2D_mac_muladdg8j_U7  |Conv2D_mac_muladdg8j  | i0 + i1 * i2 |
    |Conv2D_mul_mul_16cud_U3  |Conv2D_mul_mul_16cud  |    i0 * i1   |
    |Conv2D_mul_mul_24dEe_U4  |Conv2D_mul_mul_24dEe  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ret_V_3_fu_681_p2          |     *    |      2|  0|  21|           8|          32|
    |ret_V_4_fu_689_p2          |     *    |      2|  0|  29|           8|          40|
    |tmp_7_fu_731_p2            |     *    |      2|  0|  37|          13|          28|
    |addconv_fu_1001_p2         |     +    |      0|  0|  16|          16|          16|
    |biases_V6_sum_fu_662_p2    |     +    |      0|  0|  32|          32|          32|
    |ic_fu_802_p2               |     +    |      0|  0|  16|          16|           1|
    |ih_fu_839_p2               |     +    |      0|  0|  20|          20|          20|
    |in_data_V2_sum_fu_947_p2   |     +    |      0|  0|  33|          33|          33|
    |iw_fu_876_p2               |     +    |      0|  0|  20|          20|          20|
    |kh_fu_833_p2               |     +    |      0|  0|   8|           8|           1|
    |kw_fu_870_p2               |     +    |      0|  0|   8|           8|           1|
    |next_mul1_fu_638_p2        |     +    |      0|  0|  32|          32|          32|
    |next_mul2_fu_698_p2        |     +    |      0|  0|  19|          19|          19|
    |next_mul3_fu_762_p2        |     +    |      0|  0|  19|          19|          19|
    |next_mul4_fu_787_p2        |     +    |      0|  0|  24|          24|          24|
    |next_mul5_fu_792_p2        |     +    |      0|  0|  24|          24|          24|
    |next_mul_fu_819_p2         |     +    |      0|  0|  16|          16|          16|
    |oc_fu_652_p2               |     +    |      0|  0|  16|          16|           1|
    |oh_fu_716_p2               |     +    |      0|  0|  12|          12|           1|
    |out_data_V8_sum_fu_739_p2  |     +    |      0|  0|  33|          33|          33|
    |output_height_fu_585_p2    |     +    |      0|  0|  13|          13|           1|
    |output_width_fu_571_p2     |     +    |      0|  0|  13|          13|           1|
    |ow_fu_776_p2               |     +    |      0|  0|  12|          12|           1|
    |ret_V_2_tr_fu_505_p2       |     +    |      0|  0|  11|          11|          11|
    |ret_V_5_tr_fu_539_p2       |     +    |      0|  0|  11|          11|          11|
    |ret_V_9_fu_919_p2          |     +    |      0|  0|  33|          33|          33|
    |tmp3_fu_928_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp_17_fu_938_p2           |     +    |      0|  0|  48|          48|          48|
    |tmp_5_fu_722_p2            |     +    |      0|  0|  28|          28|          28|
    |weights_V4_sum_fu_962_p2   |     +    |      0|  0|  49|          49|          49|
    |ret_V_2_fu_529_p2          |     -    |      0|  0|   9|           9|           9|
    |ret_V_fu_483_p2            |     -    |      0|  0|   9|           9|           9|
    |tmp_12_fu_782_p2           |     -    |      0|  0|  20|          20|          20|
    |tmp_4_fu_754_p2            |     -    |      0|  0|  20|          20|          20|
    |ap_block_state23_io        |    and   |      0|  0|   1|           1|           1|
    |or_cond5_fu_910_p2         |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_904_p2             |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_797_p2        |   icmp   |      0|  0|   7|          16|          16|
    |exitcond2_fu_828_p2        |   icmp   |      0|  0|   4|           8|           8|
    |exitcond3_fu_647_p2        |   icmp   |      0|  0|   7|          16|          16|
    |exitcond_fu_865_p2         |   icmp   |      0|  0|   4|           8|           8|
    |tmp_11_fu_771_p2           |   icmp   |      0|  0|   6|          13|          13|
    |tmp_14_fu_852_p2           |   icmp   |      0|  0|   8|          20|          20|
    |tmp_16_fu_899_p2           |   icmp   |      0|  0|   8|          20|          20|
    |tmp_2_fu_711_p2            |   icmp   |      0|  0|   6|          13|          13|
    |rev_fu_893_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      6|  0| 782|         787|         769|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  11|         49|    1|         49|
    |ap_phi_mux_p_Val2_2_be_phi_fu_424_p6  |   3|          2|   16|         32|
    |ap_sig_ioackin_gmem_ARREADY           |   3|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY           |   3|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY            |   3|          2|    1|          2|
    |gmem_ARADDR                           |   3|          4|   32|        128|
    |gmem_blk_n_AR                         |   3|          2|    1|          2|
    |gmem_blk_n_AW                         |   3|          2|    1|          2|
    |gmem_blk_n_B                          |   3|          2|    1|          2|
    |gmem_blk_n_R                          |   3|          2|    1|          2|
    |gmem_blk_n_W                          |   3|          2|    1|          2|
    |i_op_assign_1_reg_329                 |   3|          2|   16|         32|
    |i_op_assign_2_reg_374                 |   3|          2|    8|         16|
    |i_op_assign_3_reg_409                 |   3|          2|    8|         16|
    |i_op_assign_4_reg_273                 |   3|          2|   12|         24|
    |i_op_assign_5_reg_295                 |   3|          2|   12|         24|
    |i_op_assign_reg_251                   |   3|          2|   16|         32|
    |p_0367_2_reg_362                      |   3|          2|   16|         32|
    |p_Val2_2_be_reg_420                   |   3|          2|   16|         32|
    |p_Val2_2_reg_397                      |   3|          2|   16|         32|
    |p_Val2_s_reg_317                      |   3|          2|   16|         32|
    |phi_mul2_reg_284                      |   3|          2|   19|         38|
    |phi_mul3_reg_306                      |   3|          2|   19|         38|
    |ret_V_10_reg_262                      |   3|          2|   32|         64|
    |ret_V_11_reg_351                      |   3|          2|   24|         48|
    |ret_V_12_reg_385                      |   3|          2|   16|         32|
    |ret_V_5_reg_340                       |   3|          2|   24|         48|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  89|        103|  327|        765|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |addconv_reg_1411               |  16|   0|   16|          0|
    |ap_CS_fsm                      |  48|   0|   48|          0|
    |ap_reg_ioackin_gmem_ARREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY     |   1|   0|    1|          0|
    |gmem_addr_1_reg_1288           |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1396      |  16|   0|   16|          0|
    |gmem_addr_2_reg_1384           |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1401      |  16|   0|   16|          0|
    |gmem_addr_3_reg_1390           |  32|   0|   32|          0|
    |gmem_addr_reg_1249             |  32|   0|   32|          0|
    |i_op_assign_1_reg_329          |  16|   0|   16|          0|
    |i_op_assign_2_reg_374          |   8|   0|    8|          0|
    |i_op_assign_3_reg_409          |   8|   0|    8|          0|
    |i_op_assign_4_reg_273          |  12|   0|   12|          0|
    |i_op_assign_5_reg_295          |  12|   0|   12|          0|
    |i_op_assign_reg_251            |  16|   0|   16|          0|
    |ic_reg_1330                    |  16|   0|   16|          0|
    |in_channel_V_read_reg_1077     |  16|   0|   16|          0|
    |input_height_V_read_reg_1038   |   8|   0|    8|          0|
    |input_width_V_read_reg_1044    |   8|   0|    8|          0|
    |kernel_size_V_read_reg_1061    |   8|   0|    8|          0|
    |kh_reg_1353                    |   8|   0|    8|          0|
    |kw_reg_1375                    |   8|   0|    8|          0|
    |lhs_V_7_cast_reg_1335          |  32|   0|   33|          1|
    |next_mul1_reg_1231             |  32|   0|   32|          0|
    |next_mul2_reg_1270             |  19|   0|   19|          0|
    |next_mul3_reg_1299             |  19|   0|   19|          0|
    |next_mul4_reg_1317             |  24|   0|   24|          0|
    |next_mul5_reg_1322             |  24|   0|   24|          0|
    |next_mul_reg_1345              |  16|   0|   16|          0|
    |oc_reg_1239                    |  16|   0|   16|          0|
    |oh_reg_1278                    |  12|   0|   12|          0|
    |or_cond5_reg_1380              |   1|   0|    1|          0|
    |out_channel_V_read_reg_1072    |  16|   0|   16|          0|
    |output_height_cast_c_reg_1154  |  28|   0|   28|          0|
    |output_height_reg_1149         |  13|   0|   13|          0|
    |output_width_cast_reg_1144     |  32|   0|   32|          0|
    |output_width_reg_1139          |  13|   0|   13|          0|
    |ow_reg_1307                    |  12|   0|   12|          0|
    |p_0367_2_reg_362               |  16|   0|   16|          0|
    |p_Val2_1_reg_1406              |  16|   0|   16|          0|
    |p_Val2_2_be_reg_420            |  16|   0|   16|          0|
    |p_Val2_2_reg_397               |  16|   0|   16|          0|
    |p_Val2_s_reg_317               |  16|   0|   16|          0|
    |padding_V_read_reg_1051        |   8|   0|    8|          0|
    |phi_mul20_cast_reg_1265        |  19|   0|   20|          1|
    |phi_mul2_reg_284               |  19|   0|   19|          0|
    |phi_mul3_reg_306               |  19|   0|   19|          0|
    |ret_V_10_reg_262               |  32|   0|   32|          0|
    |ret_V_11_reg_351               |  24|   0|   24|          0|
    |ret_V_12_reg_385               |  16|   0|   16|          0|
    |ret_V_3_reg_1255               |  40|   0|   40|          0|
    |ret_V_4_reg_1260               |  48|   0|   48|          0|
    |ret_V_5_reg_340                |  24|   0|   24|          0|
    |ret_V_s_reg_1367               |  33|   0|   33|          0|
    |rhs_V_10_cast_reg_1216         |   8|   0|   32|         24|
    |rhs_V_11_cast_reg_1201         |   8|   0|   48|         40|
    |rhs_V_2_cast1_reg_1206         |   8|   0|   16|          8|
    |rhs_V_2_cast_reg_1211          |   8|   0|   24|         16|
    |rhs_V_3_cast_reg_1181          |   8|   0|   24|         16|
    |rhs_V_4_cast_reg_1186          |   8|   0|   32|         24|
    |rhs_V_5_cast_cast_reg_1191     |   8|   0|   28|         20|
    |rhs_V_8_cast_reg_1221          |  16|   0|   32|         16|
    |rhs_V_9_cast_reg_1196          |   8|   0|   40|         32|
    |stride_V_read_reg_1056         |   8|   0|    8|          0|
    |tmp2_reg_1340                  |  48|   0|   48|          0|
    |tmp_10_reg_1226                |  13|   0|   32|         19|
    |tmp_12_reg_1312                |  20|   0|   20|          0|
    |tmp_13_reg_1358                |   1|   0|    1|          0|
    |tmp_14_reg_1362                |   1|   0|    1|          0|
    |tmp_1_cast_reg_1165            |   8|   0|   20|         12|
    |tmp_1_reg_1088                 |  31|   0|   31|          0|
    |tmp_24_cast_reg_1129           |  31|   0|   49|         18|
    |tmp_25_cast_reg_1134           |  31|   0|   33|          2|
    |tmp_3_cast_reg_1171            |   8|   0|   20|         12|
    |tmp_3_reg_1093                 |  31|   0|   31|          0|
    |tmp_4_cast_reg_1176            |   8|   0|   20|         12|
    |tmp_4_reg_1294                 |  20|   0|   20|          0|
    |tmp_7_reg_1283                 |  32|   0|   32|          0|
    |tmp_8_reg_1244                 |  28|   0|   28|          0|
    |tmp_9_cast1_reg_1124           |  31|   0|   32|          1|
    |tmp_9_reg_1098                 |  31|   0|   31|          0|
    |tmp_cast1_reg_1119             |  31|   0|   33|          2|
    |tmp_cast_cast_reg_1159         |   8|   0|   19|         11|
    |tmp_reg_1083                   |  31|   0|   31|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1573|   0| 1860|        287|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    Conv2D    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    Conv2D    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    Conv2D    | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond3)
18 --> 
	19  / true
19 --> 
	20  / (tmp_2)
	17  / (!tmp_2)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	45  / (!tmp_11)
	23  / (tmp_11)
23 --> 
	36  / (exitcond1)
	24  / (!exitcond1)
24 --> 
	25  / (!exitcond2)
	23  / (exitcond2)
25 --> 
	35  / (!exitcond & !or_cond5) | (!exitcond & tmp_13)
	26  / (!exitcond & !tmp_13 & or_cond5)
	24  / (exitcond)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	25  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	22  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.56>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%out_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_data_V)"   --->   Operation 49 'read' 'out_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%biases_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %biases_V)"   --->   Operation 50 'read' 'biases_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%weights_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_V)"   --->   Operation 51 'read' 'weights_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%in_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_data_V)"   --->   Operation 52 'read' 'in_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%input_height_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %input_height_V)"   --->   Operation 53 'read' 'input_height_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%input_width_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %input_width_V)"   --->   Operation 54 'read' 'input_width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%padding_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %padding_V)"   --->   Operation 55 'read' 'padding_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%stride_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %stride_V)"   --->   Operation 56 'read' 'stride_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%kernel_size_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %kernel_size_V)"   --->   Operation 57 'read' 'kernel_size_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%out_channel_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %out_channel_V)"   --->   Operation 58 'read' 'out_channel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%in_channel_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %in_channel_V)"   --->   Operation 59 'read' 'in_channel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_data_V_read, i32 1, i32 31)"   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %biases_V_read, i32 1, i32 31)"   --->   Operation 61 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weights_V_read, i32 1, i32 31)"   --->   Operation 62 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_data_V_read, i32 1, i32 31)"   --->   Operation 63 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %input_width_V_read to i9" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 64 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %kernel_size_V_read to i9" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 65 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.30ns)   --->   "%ret_V = sub i9 %lhs_V, %rhs_V" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 66 'sub' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %padding_V_read, i1 false)"   --->   Operation 67 'bitconcatenate' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_V_1_cast = zext i9 %ret_V_1 to i11"   --->   Operation 68 'zext' 'ret_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %ret_V to i11" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 69 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.36ns)   --->   "%ret_V_2_tr = add i11 %ret_V_1_cast, %tmp_cast" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 70 'add' 'ret_V_2_tr' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_V_2_tr_cast = sext i11 %ret_V_2_tr to i12" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 71 'sext' 'ret_V_2_tr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_tr4 = zext i8 %stride_V_read to i12" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 72 'zext' 'tmp_tr4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [16/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 73 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i8 %input_height_V_read to i9" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 74 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.30ns)   --->   "%ret_V_2 = sub i9 %lhs_V_1, %rhs_V" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 75 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i9 %ret_V_2 to i11" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 76 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.36ns)   --->   "%ret_V_5_tr = add i11 %ret_V_1_cast, %tmp_7_cast" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 77 'add' 'ret_V_5_tr' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ret_V_5_tr_cast = sext i11 %ret_V_5_tr to i12" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 78 'sext' 'ret_V_5_tr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [16/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 79 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 80 [15/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 80 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [15/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 81 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 82 [14/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 82 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [14/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 83 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 84 [13/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 84 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [13/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 85 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 86 [12/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 86 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [12/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 87 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 88 [11/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 88 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [11/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 89 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 90 [10/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 90 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [10/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 91 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 92 [9/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 92 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [9/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 93 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 94 [8/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 94 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [8/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 95 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 96 [7/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 96 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [7/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 97 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 98 [6/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 98 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [6/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 99 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 100 [5/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 100 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [5/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 101 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 102 [4/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 102 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [4/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 103 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 104 [3/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 104 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [3/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 105 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 106 [2/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 106 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [2/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 107 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.43>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i31 %tmp to i33"   --->   Operation 108 'zext' 'tmp_cast1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9_cast1 = zext i31 %tmp_1 to i32"   --->   Operation 109 'zext' 'tmp_9_cast1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i31 %tmp_3 to i49"   --->   Operation 110 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i31 %tmp_9 to i33"   --->   Operation 111 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !127"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %in_channel_V), !map !134"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %out_channel_V), !map !140"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %kernel_size_V), !map !144"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %stride_V), !map !148"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %padding_V), !map !152"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %input_width_V), !map !156"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %input_height_V), !map !160"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Conv2D_str) nounwind"   --->   Operation 120 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:15]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_data_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:15]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:16]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %biases_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:17]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_data_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:18]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %in_channel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:19]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %out_channel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:20]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %kernel_size_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:21]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %stride_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:22]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %padding_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:23]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %input_width_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:24]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %input_height_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:25]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:26]   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 134 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i12 %tmp_6 to i13" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 135 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.54ns)   --->   "%output_width = add i13 %tmp_2_cast, 1" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 136 'add' 'output_width' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%output_width_cast = sext i13 %output_width to i32" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 137 'sext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 138 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i12 %tmp_s to i13" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 139 'sext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (1.54ns)   --->   "%output_height = add i13 %tmp_9_cast, 1" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 140 'add' 'output_height' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%output_height_cast_c = sext i13 %output_height to i28" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 141 'sext' 'output_height_cast_c' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i8 %stride_V_read to i19" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 142 'zext' 'tmp_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i8 %padding_V_read to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 143 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i8 %input_height_V_read to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 144 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %input_width_V_read to i20" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 145 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i8 %input_height_V_read to i24" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 146 'zext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i8 %input_width_V_read to i32" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 147 'zext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V_5_cast_cast = zext i8 %input_width_V_read to i28" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 148 'zext' 'rhs_V_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = zext i8 %kernel_size_V_read to i40" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 149 'zext' 'rhs_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%rhs_V_11_cast = zext i8 %kernel_size_V_read to i48" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 150 'zext' 'rhs_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_2_cast1 = zext i8 %kernel_size_V_read to i16" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 151 'zext' 'rhs_V_2_cast1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i8 %kernel_size_V_read to i24" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 152 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V_10_cast = zext i8 %kernel_size_V_read to i32"   --->   Operation 153 'zext' 'rhs_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = zext i16 %in_channel_V_read to i32"   --->   Operation 154 'zext' 'rhs_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_10 = zext i13 %output_width to i32" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 155 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.46ns)   --->   "br label %.loopexit" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.46>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %0 ], [ %oc, %.loopexit.loopexit ]"   --->   Operation 157 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%ret_V_10 = phi i32 [ 0, %0 ], [ %next_mul1, %.loopexit.loopexit ]"   --->   Operation 158 'phi' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (1.89ns)   --->   "%next_mul1 = add i32 %ret_V_10, %rhs_V_8_cast"   --->   Operation 159 'add' 'next_mul1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%i_op_assign_cast14_c = zext i16 %i_op_assign to i28" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 160 'zext' 'i_op_assign_cast14_c' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (2.13ns)   --->   "%exitcond3 = icmp eq i16 %i_op_assign, %out_channel_V_read" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 161 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 162 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (1.54ns)   --->   "%oc = add i16 %i_op_assign, 1" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 163 'add' 'oc' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader1335.preheader" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_8 = mul i28 %i_op_assign_cast14_c, %output_height_cast_c" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 165 'mul' 'tmp_8' <Predicate = (!exitcond3)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_1_cast1 = zext i16 %i_op_assign to i32" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 166 'zext' 'tmp_1_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.87ns)   --->   "%biases_V6_sum = add i32 %tmp_1_cast1, %tmp_9_cast1" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 167 'add' 'biases_V6_sum' <Predicate = (!exitcond3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%biases_V6_sum_cast = zext i32 %biases_V6_sum to i64" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 168 'zext' 'biases_V6_sum_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %biases_V6_sum_cast" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 169 'getelementptr' 'gmem_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_V_11_cast = zext i32 %ret_V_10 to i40" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 170 'zext' 'lhs_V_11_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (7.05ns)   --->   "%ret_V_3 = mul i40 %rhs_V_9_cast, %lhs_V_11_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 171 'mul' 'ret_V_3' <Predicate = (!exitcond3)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [../src/Conv2d/Conv2d.cpp:55]   --->   Operation 172 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.36>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%lhs_V_2_cast = zext i40 %ret_V_3 to i48" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 173 'zext' 'lhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (7.36ns)   --->   "%ret_V_4 = mul i48 %rhs_V_11_cast, %lhs_V_2_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 174 'mul' 'ret_V_4' <Predicate = true> <Delay = 7.36> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.46ns)   --->   "br label %.preheader1335" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.46>

State 19 <SV = 18> <Delay = 7.95>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%i_op_assign_4 = phi i12 [ %oh, %3 ], [ 0, %.preheader1335.preheader ]"   --->   Operation 176 'phi' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i19 [ %next_mul2, %3 ], [ 0, %.preheader1335.preheader ]" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 177 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%phi_mul20_cast = zext i19 %phi_mul2 to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 178 'zext' 'phi_mul20_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (1.57ns)   --->   "%next_mul2 = add i19 %phi_mul2, %tmp_cast_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 179 'add' 'next_mul2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%i_op_assign_4_cast1 = zext i12 %i_op_assign_4 to i28" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 180 'zext' 'i_op_assign_4_cast1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%i_op_assign_4_cast = zext i12 %i_op_assign_4 to i13" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 181 'zext' 'i_op_assign_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (1.90ns)   --->   "%tmp_2 = icmp slt i13 %i_op_assign_4_cast, %output_height" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 182 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2048, i64 0)"   --->   Operation 183 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (1.54ns)   --->   "%oh = add i12 %i_op_assign_4, 1" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 184 'add' 'oh' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader1334.preheader, label %.loopexit.loopexit" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (1.79ns)   --->   "%tmp_5 = add i28 %tmp_8, %i_op_assign_4_cast1" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 186 'add' 'tmp_5' <Predicate = (tmp_2)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i28 %tmp_5 to i32" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 187 'sext' 'tmp_14_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (6.15ns)   --->   "%tmp_7 = mul i32 %output_width_cast, %tmp_14_cast" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 188 'mul' 'tmp_7' <Predicate = (tmp_2)> <Delay = 6.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 189 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.89>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i32 %tmp_7 to i33" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 190 'sext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (1.89ns)   --->   "%out_data_V8_sum = add i33 %tmp_10_cast, %tmp_cast1" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 191 'add' 'out_data_V8_sum' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%out_data_V8_sum_cast = sext i33 %out_data_V8_sum to i64" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 192 'sext' 'out_data_V8_sum_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %out_data_V8_sum_cast" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 193 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 194 [1/1] (1.57ns)   --->   "%tmp_4 = sub i20 %phi_mul20_cast, %tmp_1_cast" [../src/Conv2d/Conv2d.cpp:39]   --->   Operation 194 'sub' 'tmp_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (8.75ns)   --->   "%gmem_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_1, i32 %tmp_10)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 195 'writereq' 'gmem_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 196 [1/1] (0.46ns)   --->   "br label %.preheader1334" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.46>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%i_op_assign_5 = phi i12 [ %ow, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader1334.preheader ]"   --->   Operation 197 'phi' 'i_op_assign_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i19 [ %next_mul3, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader1334.preheader ]" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 198 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%phi_mul17_cast = zext i19 %phi_mul3 to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 199 'zext' 'phi_mul17_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (1.57ns)   --->   "%next_mul3 = add i19 %phi_mul3, %tmp_cast_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 200 'add' 'next_mul3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%i_op_assign_5_cast = zext i12 %i_op_assign_5 to i13" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 201 'zext' 'i_op_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (1.90ns)   --->   "%tmp_11 = icmp slt i13 %i_op_assign_5_cast, %output_width" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 202 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2048, i64 0)"   --->   Operation 203 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (1.54ns)   --->   "%ow = add i12 %i_op_assign_5, 1" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 204 'add' 'ow' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader, label %3" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (1.57ns)   --->   "%tmp_12 = sub i20 %phi_mul17_cast, %tmp_1_cast" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 206 'sub' 'tmp_12' <Predicate = (tmp_11)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.46ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 207 'br' <Predicate = (tmp_11)> <Delay = 0.46>
ST_22 : Operation 208 [5/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 208 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (!tmp_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %p_0367_2, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 209 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %ic, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]"   --->   Operation 210 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%ret_V_5 = phi i24 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %next_mul5, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 211 'phi' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%ret_V_11 = phi i24 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %next_mul4, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 212 'phi' 'ret_V_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (1.68ns)   --->   "%next_mul4 = add i24 %ret_V_11, %rhs_V_2_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 213 'add' 'next_mul4' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (1.68ns)   --->   "%next_mul5 = add i24 %ret_V_5, %rhs_V_3_cast" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 214 'add' 'next_mul5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (2.13ns)   --->   "%exitcond1 = icmp eq i16 %i_op_assign_1, %in_channel_V_read" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 215 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 216 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (1.54ns)   --->   "%ic = add i16 %i_op_assign_1, 1" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 217 'add' 'ic' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %.preheader1333.preheader" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_V_5_cast = zext i24 %ret_V_5 to i32" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 219 'zext' 'lhs_V_5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (5.55ns) (root node of the DSP)   --->   "%ret_V_7 = mul i32 %lhs_V_5_cast, %rhs_V_4_cast" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 220 'mul' 'ret_V_7' <Predicate = (!exitcond1)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%lhs_V_7_cast = zext i32 %ret_V_7 to i33" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 221 'zext' 'lhs_V_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i24 %ret_V_11 to i32" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 222 'zext' 'lhs_V_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (2.82ns) (grouped into DSP with root node tmp2)   --->   "%ret_V_6 = mul i32 %lhs_V_3_cast, %rhs_V_10_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 223 'mul' 'ret_V_6' <Predicate = (!exitcond1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%ret_V_6_cast = zext i32 %ret_V_6 to i48" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 224 'zext' 'ret_V_6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp2 = add i48 %ret_V_4, %ret_V_6_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 225 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 226 [1/1] (0.46ns)   --->   "br label %.preheader1333" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 226 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_23 : Operation 227 [7/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 227 'readreq' 'p_Val2_1_req' <Predicate = (exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.13>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%p_0367_2 = phi i16 [ %p_Val2_s, %.preheader1333.preheader ], [ %p_Val2_2, %.preheader1333.loopexit ]"   --->   Operation 228 'phi' 'p_0367_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i8 [ 0, %.preheader1333.preheader ], [ %kh, %.preheader1333.loopexit ]"   --->   Operation 229 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%ret_V_12 = phi i16 [ 0, %.preheader1333.preheader ], [ %next_mul, %.preheader1333.loopexit ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 230 'phi' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (1.54ns)   --->   "%next_mul = add i16 %ret_V_12, %rhs_V_2_cast1" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 231 'add' 'next_mul' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%i_op_assign_2_cast7 = zext i8 %i_op_assign_2 to i20" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 232 'zext' 'i_op_assign_2_cast7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (1.31ns)   --->   "%exitcond2 = icmp eq i8 %i_op_assign_2, %kernel_size_V_read" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 233 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 234 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (1.30ns)   --->   "%kh = add i8 %i_op_assign_2, 1" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 235 'add' 'kh' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit, label %.preheader.preheader" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (1.58ns)   --->   "%ih = add i20 %i_op_assign_2_cast7, %tmp_4" [../src/Conv2d/Conv2d.cpp:39]   --->   Operation 237 'add' 'ih' <Predicate = (!exitcond2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ih, i32 19)" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 238 'bitselect' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (2.02ns)   --->   "%tmp_14 = icmp slt i20 %ih, %tmp_3_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 239 'icmp' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%lhs_V_6_cast_cast = sext i20 %ih to i28" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 240 'sext' 'lhs_V_6_cast_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (2.82ns) (grouped into DSP with root node ret_V_s)   --->   "%ret_V_8 = mul i28 %rhs_V_5_cast_cast, %lhs_V_6_cast_cast" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 241 'mul' 'ret_V_8' <Predicate = (!exitcond2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node ret_V_s)   --->   "%rhs_V_6_cast = sext i28 %ret_V_8 to i33" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 242 'sext' 'rhs_V_6_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_s = add i33 %rhs_V_6_cast, %lhs_V_7_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 243 'add' 'ret_V_s' <Predicate = (!exitcond2)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 244 [1/1] (0.46ns)   --->   "br label %.preheader" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 244 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit"   --->   Operation 245 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.13>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i16 [ %p_0367_2, %.preheader.preheader ], [ %p_Val2_2_be, %.preheader.backedge ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 246 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i8 [ 0, %.preheader.preheader ], [ %kw, %.preheader.backedge ]"   --->   Operation 247 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%i_op_assign_3_cast5 = zext i8 %i_op_assign_3 to i20" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 248 'zext' 'i_op_assign_3_cast5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (1.31ns)   --->   "%exitcond = icmp eq i8 %i_op_assign_3, %kernel_size_V_read" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 249 'icmp' 'exitcond' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 250 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (1.30ns)   --->   "%kw = add i8 %i_op_assign_3, 1" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 251 'add' 'kw' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1333.loopexit, label %1" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (1.58ns)   --->   "%iw = add i20 %i_op_assign_3_cast5, %tmp_12" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 253 'add' 'iw' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%iw_cast = sext i20 %iw to i32" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 254 'sext' 'iw_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.46ns)   --->   "br i1 %tmp_13, label %.preheader.backedge, label %2" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 255 'br' <Predicate = (!exitcond)> <Delay = 0.46>
ST_25 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %iw, i32 19)" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 256 'bitselect' 'tmp_15' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%rev = xor i1 %tmp_15, true" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 257 'xor' 'rev' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (2.02ns)   --->   "%tmp_16 = icmp slt i20 %iw, %tmp_4_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 258 'icmp' 'tmp_16' <Predicate = (!exitcond & !tmp_13)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp1 = and i1 %tmp_16, %rev" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 259 'and' 'tmp1' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond5 = and i1 %tmp1, %tmp_14" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 260 'and' 'or_cond5' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (0.46ns)   --->   "br i1 %or_cond5, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, label %.preheader.backedge" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 261 'br' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.46>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%rhs_V_7_cast = zext i32 %iw_cast to i33" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 262 'zext' 'rhs_V_7_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = add i33 %ret_V_s, %rhs_V_7_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 263 'add' 'ret_V_9' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.80> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i8 %i_op_assign_3 to i16" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 264 'zext' 'tmp_29_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (1.54ns)   --->   "%tmp3 = add i16 %ret_V_12, %tmp_29_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 265 'add' 'tmp3' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i16 %tmp3 to i48" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 266 'zext' 'tmp3_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (2.29ns)   --->   "%tmp_17 = add i48 %tmp3_cast, %tmp2" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 267 'add' 'tmp_17' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_32_cast_cast = zext i48 %tmp_17 to i49" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 268 'zext' 'tmp_32_cast_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (3.61ns) (root node of TernaryAdder)   --->   "%in_data_V2_sum = add i33 %ret_V_9, %tmp_25_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 269 'add' 'in_data_V2_sum' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 3.61> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.80> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%in_data_V2_sum_cast = zext i33 %in_data_V2_sum to i64" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 270 'zext' 'in_data_V2_sum_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %in_data_V2_sum_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 271 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (2.29ns)   --->   "%weights_V4_sum = add i49 %tmp_32_cast_cast, %tmp_24_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 272 'add' 'weights_V4_sum' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%weights_V4_sum_cast = zext i49 %weights_V4_sum to i64" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 273 'zext' 'weights_V4_sum_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %weights_V4_sum_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 274 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader1333"   --->   Operation 275 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 276 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 277 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 278 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 278 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 279 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 280 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 280 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 281 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 281 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 282 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 282 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 283 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 284 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 284 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 285 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 285 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 286 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 286 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 287 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 287 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 288 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 288 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 289 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 289 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 290 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 290 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 291 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 291 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 6.01>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "%r_V = sext i16 %gmem_addr_2_read to i24" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 292 'sext' 'r_V' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_18 = sext i16 %gmem_addr_3_read to i24" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 293 'sext' 'tmp_18' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (2.82ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_2 = mul i24 %r_V, %tmp_18" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 294 'mul' 'r_V_2' <Predicate = (!tmp_13 & or_cond5)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_2, i8 0)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 295 'bitconcatenate' 'lhs_V_2' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 296 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_14 = add i24 %lhs_V_2, %r_V_2" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 296 'add' 'ret_V_14' <Predicate = (!tmp_13 & or_cond5)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%sum_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_14, i32 8, i32 23)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 297 'partselect' 'sum_V' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.46ns)   --->   "br label %.preheader.backedge" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 298 'br' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.46>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%p_Val2_2_be = phi i16 [ %sum_V, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %p_Val2_2, %1 ], [ %p_Val2_2, %2 ]"   --->   Operation 299 'phi' 'p_Val2_2_be' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 23> <Delay = 8.75>
ST_36 : Operation 301 [6/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 301 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 24> <Delay = 8.75>
ST_37 : Operation 302 [5/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 302 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 25> <Delay = 8.75>
ST_38 : Operation 303 [4/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 303 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 26> <Delay = 8.75>
ST_39 : Operation 304 [3/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 304 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 27> <Delay = 8.75>
ST_40 : Operation 305 [2/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 305 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 28> <Delay = 8.75>
ST_41 : Operation 306 [1/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 306 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 29> <Delay = 8.75>
ST_42 : Operation 307 [1/1] (8.75ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 307 'read' 'p_Val2_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 30> <Delay = 1.54>
ST_43 : Operation 308 [1/1] (1.54ns)   --->   "%addconv = add i16 %p_Val2_1, %p_Val2_s" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 308 'add' 'addconv' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 8.75>
ST_44 : Operation 309 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_1, i16 %addconv, i2 -1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 309 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 310 [1/1] (0.00ns)   --->   "br label %.preheader1334" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 22> <Delay = 8.75>
ST_45 : Operation 311 [4/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 311 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 23> <Delay = 8.75>
ST_46 : Operation 312 [3/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 312 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 24> <Delay = 8.75>
ST_47 : Operation 313 [2/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 313 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 25> <Delay = 8.75>
ST_48 : Operation 314 [1/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 314 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader1335" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_channel_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channel_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_data_V_read      (read             ) [ 0000000000000000000000000000000000000000000000000]
biases_V_read        (read             ) [ 0000000000000000000000000000000000000000000000000]
weights_V_read       (read             ) [ 0000000000000000000000000000000000000000000000000]
in_data_V_read       (read             ) [ 0000000000000000000000000000000000000000000000000]
input_height_V_read  (read             ) [ 0011111111111111100000000000000000000000000000000]
input_width_V_read   (read             ) [ 0011111111111111100000000000000000000000000000000]
padding_V_read       (read             ) [ 0011111111111111100000000000000000000000000000000]
stride_V_read        (read             ) [ 0011111111111111100000000000000000000000000000000]
kernel_size_V_read   (read             ) [ 0011111111111111111111111111111111111111111111111]
out_channel_V_read   (read             ) [ 0011111111111111111111111111111111111111111111111]
in_channel_V_read    (read             ) [ 0011111111111111111111111111111111111111111111111]
tmp                  (partselect       ) [ 0011111111111111100000000000000000000000000000000]
tmp_1                (partselect       ) [ 0011111111111111100000000000000000000000000000000]
tmp_3                (partselect       ) [ 0011111111111111100000000000000000000000000000000]
tmp_9                (partselect       ) [ 0011111111111111100000000000000000000000000000000]
lhs_V                (zext             ) [ 0000000000000000000000000000000000000000000000000]
rhs_V                (zext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V                (sub              ) [ 0000000000000000000000000000000000000000000000000]
ret_V_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
ret_V_1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_cast             (sext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_2_tr           (add              ) [ 0000000000000000000000000000000000000000000000000]
ret_V_2_tr_cast      (sext             ) [ 0011111111111111100000000000000000000000000000000]
tmp_tr4              (zext             ) [ 0011111111111111100000000000000000000000000000000]
lhs_V_1              (zext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_2              (sub              ) [ 0000000000000000000000000000000000000000000000000]
tmp_7_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_5_tr           (add              ) [ 0000000000000000000000000000000000000000000000000]
ret_V_5_tr_cast      (sext             ) [ 0011111111111111100000000000000000000000000000000]
tmp_cast1            (zext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_9_cast1          (zext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_24_cast          (zext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_25_cast          (zext             ) [ 0000000000000000011111111111111111111111111111111]
StgValue_112         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_113         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_114         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_115         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_116         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_117         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_118         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_119         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
StgValue_120         (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_121         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_122         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_123         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_124         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_125         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_126         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_127         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_128         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_129         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_130         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_131         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_132         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
StgValue_133         (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
tmp_6                (sdiv             ) [ 0000000000000000000000000000000000000000000000000]
tmp_2_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000]
output_width         (add              ) [ 0000000000000000011111111111111111111111111111111]
output_width_cast    (sext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_s                (sdiv             ) [ 0000000000000000000000000000000000000000000000000]
tmp_9_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000]
output_height        (add              ) [ 0000000000000000011111111111111111111111111111111]
output_height_cast_c (sext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_cast_cast        (zext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_1_cast           (zext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_3_cast           (zext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_4_cast           (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_3_cast         (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_4_cast         (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_5_cast_cast    (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_9_cast         (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_11_cast        (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_2_cast1        (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_2_cast         (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_10_cast        (zext             ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_8_cast         (zext             ) [ 0000000000000000011111111111111111111111111111111]
tmp_10               (zext             ) [ 0000000000000000011111111111111111111111111111111]
StgValue_156         (br               ) [ 0000000000000000111111111111111111111111111111111]
i_op_assign          (phi              ) [ 0000000000000000010000000000000000000000000000000]
ret_V_10             (phi              ) [ 0000000000000000010000000000000000000000000000000]
next_mul1            (add              ) [ 0000000000000000111111111111111111111111111111111]
i_op_assign_cast14_c (zext             ) [ 0000000000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 0000000000000000011111111111111111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
oc                   (add              ) [ 0000000000000000111111111111111111111111111111111]
StgValue_164         (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_8                (mul              ) [ 0000000000000000001111111111111111111111111111111]
tmp_1_cast1          (zext             ) [ 0000000000000000000000000000000000000000000000000]
biases_V6_sum        (add              ) [ 0000000000000000000000000000000000000000000000000]
biases_V6_sum_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 0000000000000000001111111111111111111111111111111]
lhs_V_11_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_3              (mul              ) [ 0000000000000000001000000000000000000000000000000]
StgValue_172         (ret              ) [ 0000000000000000000000000000000000000000000000000]
lhs_V_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_4              (mul              ) [ 0000000000000000000111111111111111111111111111111]
StgValue_175         (br               ) [ 0000000000000000011111111111111111111111111111111]
i_op_assign_4        (phi              ) [ 0000000000000000000100000000000000000000000000000]
phi_mul2             (phi              ) [ 0000000000000000000100000000000000000000000000000]
phi_mul20_cast       (zext             ) [ 0000000000000000000011000000000000000000000000000]
next_mul2            (add              ) [ 0000000000000000011111111111111111111111111111111]
i_op_assign_4_cast1  (zext             ) [ 0000000000000000000000000000000000000000000000000]
i_op_assign_4_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_2                (icmp             ) [ 0000000000000000011111111111111111111111111111111]
empty_17             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
oh                   (add              ) [ 0000000000000000011111111111111111111111111111111]
StgValue_185         (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_5                (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp_14_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_7                (mul              ) [ 0000000000000000000010000000000000000000000000000]
StgValue_189         (br               ) [ 0000000000000000111111111111111111111111111111111]
tmp_10_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000]
out_data_V8_sum      (add              ) [ 0000000000000000000000000000000000000000000000000]
out_data_V8_sum_cast (sext             ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 0000000000000000000001111111111111111111111111111]
tmp_4                (sub              ) [ 0000000000000000000000111111111111111111111110000]
gmem_addr_1_wr_req   (writereq         ) [ 0000000000000000000000000000000000000000000000000]
StgValue_196         (br               ) [ 0000000000000000011111111111111111111111111111111]
i_op_assign_5        (phi              ) [ 0000000000000000000000100000000000000000000000000]
phi_mul3             (phi              ) [ 0000000000000000000000100000000000000000000000000]
phi_mul17_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000]
next_mul3            (add              ) [ 0000000000000000011111111111111111111111111111111]
i_op_assign_5_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_11               (icmp             ) [ 0000000000000000011111111111111111111111111111111]
empty_18             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
ow                   (add              ) [ 0000000000000000011111111111111111111111111111111]
StgValue_205         (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_12               (sub              ) [ 0000000000000000000000011111111111110000000000000]
StgValue_207         (br               ) [ 0000000000000000011111111111111111111111111111111]
p_Val2_s             (phi              ) [ 0000000000000000000000011111111111111111111100000]
i_op_assign_1        (phi              ) [ 0000000000000000000000010000000000000000000000000]
ret_V_5              (phi              ) [ 0000000000000000000000010000000000000000000000000]
ret_V_11             (phi              ) [ 0000000000000000000000010000000000000000000000000]
next_mul4            (add              ) [ 0000000000000000011111111111111111111111111111111]
next_mul5            (add              ) [ 0000000000000000011111111111111111111111111111111]
exitcond1            (icmp             ) [ 0000000000000000011111111111111111111111111111111]
empty_19             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
ic                   (add              ) [ 0000000000000000011111111111111111111111111111111]
StgValue_218         (br               ) [ 0000000000000000000000000000000000000000000000000]
lhs_V_5_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_7              (mul              ) [ 0000000000000000000000000000000000000000000000000]
lhs_V_7_cast         (zext             ) [ 0000000000000000000000001111111111110000000000000]
lhs_V_3_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_6              (mul              ) [ 0000000000000000000000000000000000000000000000000]
ret_V_6_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp2                 (add              ) [ 0000000000000000000000001111111111110000000000000]
StgValue_226         (br               ) [ 0000000000000000011111111111111111111111111111111]
p_0367_2             (phi              ) [ 0000000000000000011111111111111111111111111111111]
i_op_assign_2        (phi              ) [ 0000000000000000000000001000000000000000000000000]
ret_V_12             (phi              ) [ 0000000000000000000000001111111111110000000000000]
next_mul             (add              ) [ 0000000000000000011111111111111111111111111111111]
i_op_assign_2_cast7  (zext             ) [ 0000000000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 0000000000000000011111111111111111111111111111111]
empty_20             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
kh                   (add              ) [ 0000000000000000011111111111111111111111111111111]
StgValue_236         (br               ) [ 0000000000000000000000000000000000000000000000000]
ih                   (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp_13               (bitselect        ) [ 0000000000000000000000000111111111110000000000000]
tmp_14               (icmp             ) [ 0000000000000000000000000111111111110000000000000]
lhs_V_6_cast_cast    (sext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_8              (mul              ) [ 0000000000000000000000000000000000000000000000000]
rhs_V_6_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_s              (add              ) [ 0000000000000000000000000111111111110000000000000]
StgValue_244         (br               ) [ 0000000000000000011111111111111111111111111111111]
StgValue_245         (br               ) [ 0000000000000000011111111111111111111111111111111]
p_Val2_2             (phi              ) [ 0000000000000000011111111111111111111111111111111]
i_op_assign_3        (phi              ) [ 0000000000000000000000000100000000000000000000000]
i_op_assign_3_cast5  (zext             ) [ 0000000000000000000000000000000000000000000000000]
exitcond             (icmp             ) [ 0000000000000000011111111111111111111111111111111]
empty_21             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
kw                   (add              ) [ 0000000000000000011111111111111111111111111111111]
StgValue_252         (br               ) [ 0000000000000000000000000000000000000000000000000]
iw                   (add              ) [ 0000000000000000000000000000000000000000000000000]
iw_cast              (sext             ) [ 0000000000000000000000000000000000000000000000000]
StgValue_255         (br               ) [ 0000000000000000011111111111111111111111111111111]
tmp_15               (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
rev                  (xor              ) [ 0000000000000000000000000000000000000000000000000]
tmp_16               (icmp             ) [ 0000000000000000000000000000000000000000000000000]
tmp1                 (and              ) [ 0000000000000000000000000000000000000000000000000]
or_cond5             (and              ) [ 0000000000000000011111111111111111111111111111111]
StgValue_261         (br               ) [ 0000000000000000011111111111111111111111111111111]
rhs_V_7_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000]
ret_V_9              (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp_29_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp3                 (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp3_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_17               (add              ) [ 0000000000000000000000000000000000000000000000000]
tmp_32_cast_cast     (zext             ) [ 0000000000000000000000000000000000000000000000000]
in_data_V2_sum       (add              ) [ 0000000000000000000000000000000000000000000000000]
in_data_V2_sum_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 0000000000000000000000000011111111000000000000000]
weights_V4_sum       (add              ) [ 0000000000000000000000000000000000000000000000000]
weights_V4_sum_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 0000000000000000000000000011111111100000000000000]
StgValue_275         (br               ) [ 0000000000000000011111111111111111111111111111111]
gmem_load_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_2_read     (read             ) [ 0000000000000000011111111100000000111111111111111]
gmem_load_1_req      (readreq          ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_3_read     (read             ) [ 0000000000000000011111111100000000011111111111111]
r_V                  (sext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_18               (sext             ) [ 0000000000000000000000000000000000000000000000000]
r_V_2                (mul              ) [ 0000000000000000000000000000000000000000000000000]
lhs_V_2              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
ret_V_14             (add              ) [ 0000000000000000000000000000000000000000000000000]
sum_V                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
StgValue_298         (br               ) [ 0000000000000000000000000000000000000000000000000]
p_Val2_2_be          (phi              ) [ 0000000000000000011111111111111111111111111111111]
StgValue_300         (br               ) [ 0000000000000000011111111111111111111111111111111]
p_Val2_1_req         (readreq          ) [ 0000000000000000000000000000000000000000000000000]
p_Val2_1             (read             ) [ 0000000000000000000000000000000000000000000100000]
addconv              (add              ) [ 0000000000000000000000000000000000000000000010000]
StgValue_309         (write            ) [ 0000000000000000000000000000000000000000000000000]
StgValue_310         (br               ) [ 0000000000000000011111111111111111111111111111111]
gmem_addr_1_wr_resp  (writeresp        ) [ 0000000000000000000000000000000000000000000000000]
StgValue_315         (br               ) [ 0000000000000000011111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channel_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channel_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_channel_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channel_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_size_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stride_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="padding_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_width_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_height_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="biases_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="out_data_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_data_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="biases_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="weights_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_V_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_data_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_V_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_height_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_V_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_width_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="padding_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stride_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_V_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kernel_size_V_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_V_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_channel_V_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channel_V_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="in_channel_V_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channel_V_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_writeresp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="1"/>
<pin id="203" dir="0" index="2" bw="13" slack="5"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_wr_req/21 gmem_addr_1_wr_resp/22 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_readreq_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="6"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_Val2_1_req/23 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="1"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/26 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_readreq_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="2"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/27 "/>
</bind>
</comp>

<comp id="228" class="1004" name="gmem_addr_2_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="8"/>
<pin id="231" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/33 "/>
</bind>
</comp>

<comp id="233" class="1004" name="gmem_addr_3_read_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="9"/>
<pin id="236" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/34 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Val2_1_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="13"/>
<pin id="241" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_1/42 "/>
</bind>
</comp>

<comp id="243" class="1004" name="StgValue_309_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="12"/>
<pin id="246" dir="0" index="2" bw="16" slack="1"/>
<pin id="247" dir="0" index="3" bw="1" slack="0"/>
<pin id="248" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_309/44 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_op_assign_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_op_assign_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="16" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/17 "/>
</bind>
</comp>

<comp id="262" class="1005" name="ret_V_10_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="ret_V_10_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_V_10/17 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_op_assign_4_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="1"/>
<pin id="275" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_4 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_op_assign_4_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_4/19 "/>
</bind>
</comp>

<comp id="284" class="1005" name="phi_mul2_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="19" slack="1"/>
<pin id="286" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="phi_mul2_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="19" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/19 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_op_assign_5_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="1"/>
<pin id="297" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_5 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_op_assign_5_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_5/22 "/>
</bind>
</comp>

<comp id="306" class="1005" name="phi_mul3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="19" slack="1"/>
<pin id="308" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="phi_mul3_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="19" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/22 "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_Val2_s_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Val2_s_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="16" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/23 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_op_assign_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_op_assign_1_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="16" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/23 "/>
</bind>
</comp>

<comp id="340" class="1005" name="ret_V_5_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="24" slack="1"/>
<pin id="342" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="ret_V_5_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="24" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_V_5/23 "/>
</bind>
</comp>

<comp id="351" class="1005" name="ret_V_11_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="24" slack="1"/>
<pin id="353" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="ret_V_11_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="24" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_V_11/23 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_0367_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0367_2 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_0367_2_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="16" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0367_2/24 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_op_assign_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_op_assign_2_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/24 "/>
</bind>
</comp>

<comp id="385" class="1005" name="ret_V_12_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="ret_V_12_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="16" slack="0"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_V_12/24 "/>
</bind>
</comp>

<comp id="397" class="1005" name="p_Val2_2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Val2_2_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="16" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/25 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_op_assign_3_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_op_assign_3_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/25 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_Val2_2_be_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_be (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_2_be_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="16" slack="10"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="16" slack="10"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2_be/35 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="31" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_9_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="lhs_V_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="rhs_V_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="ret_V_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="ret_V_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ret_V_1_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_1_cast/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="ret_V_2_tr_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2_tr/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="ret_V_2_tr_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_2_tr_cast/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_tr4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_tr4/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="9" slack="0"/>
<pin id="522" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="lhs_V_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="ret_V_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_7_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="0"/>
<pin id="537" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="ret_V_5_tr_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="0" index="1" bw="9" slack="0"/>
<pin id="542" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5_tr/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="ret_V_5_tr_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_5_tr_cast/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="0" index="1" bw="9" slack="0"/>
<pin id="552" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_cast1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="15"/>
<pin id="557" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/16 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_9_cast1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="15"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast1/16 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_24_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="31" slack="15"/>
<pin id="563" dir="1" index="1" bw="49" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/16 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_25_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="31" slack="15"/>
<pin id="566" dir="1" index="1" bw="33" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/16 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_2_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="0"/>
<pin id="569" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/16 "/>
</bind>
</comp>

<comp id="571" class="1004" name="output_width_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_width/16 "/>
</bind>
</comp>

<comp id="577" class="1004" name="output_width_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_width_cast/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_9_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="0"/>
<pin id="583" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/16 "/>
</bind>
</comp>

<comp id="585" class="1004" name="output_height_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_height/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="output_height_cast_c_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_height_cast_c/16 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_cast_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="15"/>
<pin id="597" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/16 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_1_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="15"/>
<pin id="600" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/16 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_3_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="15"/>
<pin id="603" dir="1" index="1" bw="20" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/16 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_4_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="15"/>
<pin id="606" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/16 "/>
</bind>
</comp>

<comp id="607" class="1004" name="rhs_V_3_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="15"/>
<pin id="609" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3_cast/16 "/>
</bind>
</comp>

<comp id="610" class="1004" name="rhs_V_4_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="15"/>
<pin id="612" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4_cast/16 "/>
</bind>
</comp>

<comp id="613" class="1004" name="rhs_V_5_cast_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="15"/>
<pin id="615" dir="1" index="1" bw="28" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_cast_cast/16 "/>
</bind>
</comp>

<comp id="616" class="1004" name="rhs_V_9_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="15"/>
<pin id="618" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_9_cast/16 "/>
</bind>
</comp>

<comp id="619" class="1004" name="rhs_V_11_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="15"/>
<pin id="621" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_11_cast/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="rhs_V_2_cast1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="15"/>
<pin id="624" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast1/16 "/>
</bind>
</comp>

<comp id="625" class="1004" name="rhs_V_2_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="15"/>
<pin id="627" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/16 "/>
</bind>
</comp>

<comp id="628" class="1004" name="rhs_V_10_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="15"/>
<pin id="630" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_10_cast/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="rhs_V_8_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="15"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_8_cast/16 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_10_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="13" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="638" class="1004" name="next_mul1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/17 "/>
</bind>
</comp>

<comp id="643" class="1004" name="i_op_assign_cast14_c_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_cast14_c/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exitcond3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="16" slack="16"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/17 "/>
</bind>
</comp>

<comp id="652" class="1004" name="oc_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="oc/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_1_cast1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast1/17 "/>
</bind>
</comp>

<comp id="662" class="1004" name="biases_V6_sum_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="31" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="biases_V6_sum/17 "/>
</bind>
</comp>

<comp id="667" class="1004" name="biases_V6_sum_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="biases_V6_sum_cast/17 "/>
</bind>
</comp>

<comp id="671" class="1004" name="gmem_addr_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/17 "/>
</bind>
</comp>

<comp id="677" class="1004" name="lhs_V_11_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_11_cast/17 "/>
</bind>
</comp>

<comp id="681" class="1004" name="ret_V_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_3/17 "/>
</bind>
</comp>

<comp id="686" class="1004" name="lhs_V_2_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="40" slack="1"/>
<pin id="688" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_cast/18 "/>
</bind>
</comp>

<comp id="689" class="1004" name="ret_V_4_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="2"/>
<pin id="691" dir="0" index="1" bw="40" slack="0"/>
<pin id="692" dir="1" index="2" bw="48" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_4/18 "/>
</bind>
</comp>

<comp id="694" class="1004" name="phi_mul20_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="19" slack="0"/>
<pin id="696" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul20_cast/19 "/>
</bind>
</comp>

<comp id="698" class="1004" name="next_mul2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="19" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="3"/>
<pin id="701" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/19 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_op_assign_4_cast1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="0"/>
<pin id="705" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_4_cast1/19 "/>
</bind>
</comp>

<comp id="707" class="1004" name="i_op_assign_4_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="0"/>
<pin id="709" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_4_cast/19 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="13" slack="0"/>
<pin id="713" dir="0" index="1" bw="13" slack="3"/>
<pin id="714" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="716" class="1004" name="oh_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="oh/19 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="28" slack="2"/>
<pin id="724" dir="0" index="1" bw="12" slack="0"/>
<pin id="725" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_14_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="28" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/19 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_7_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="13" slack="3"/>
<pin id="733" dir="0" index="1" bw="28" slack="0"/>
<pin id="734" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/19 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_10_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/20 "/>
</bind>
</comp>

<comp id="739" class="1004" name="out_data_V8_sum_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="31" slack="4"/>
<pin id="742" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_data_V8_sum/20 "/>
</bind>
</comp>

<comp id="744" class="1004" name="out_data_V8_sum_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="33" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="out_data_V8_sum_cast/20 "/>
</bind>
</comp>

<comp id="748" class="1004" name="gmem_addr_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/20 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_4_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="19" slack="2"/>
<pin id="756" dir="0" index="1" bw="8" slack="5"/>
<pin id="757" dir="1" index="2" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="758" class="1004" name="phi_mul17_cast_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="0"/>
<pin id="760" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul17_cast/22 "/>
</bind>
</comp>

<comp id="762" class="1004" name="next_mul3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="19" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="6"/>
<pin id="765" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/22 "/>
</bind>
</comp>

<comp id="767" class="1004" name="i_op_assign_5_cast_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="12" slack="0"/>
<pin id="769" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_5_cast/22 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_11_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="0"/>
<pin id="773" dir="0" index="1" bw="13" slack="6"/>
<pin id="774" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/22 "/>
</bind>
</comp>

<comp id="776" class="1004" name="ow_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ow/22 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_12_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="19" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="6"/>
<pin id="785" dir="1" index="2" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/22 "/>
</bind>
</comp>

<comp id="787" class="1004" name="next_mul4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="24" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="7"/>
<pin id="790" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/23 "/>
</bind>
</comp>

<comp id="792" class="1004" name="next_mul5_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="24" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="7"/>
<pin id="795" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/23 "/>
</bind>
</comp>

<comp id="797" class="1004" name="exitcond1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="22"/>
<pin id="800" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/23 "/>
</bind>
</comp>

<comp id="802" class="1004" name="ic_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ic/23 "/>
</bind>
</comp>

<comp id="808" class="1004" name="lhs_V_5_cast_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="24" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_5_cast/23 "/>
</bind>
</comp>

<comp id="812" class="1004" name="lhs_V_7_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_7_cast/23 "/>
</bind>
</comp>

<comp id="815" class="1004" name="lhs_V_3_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="24" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/23 "/>
</bind>
</comp>

<comp id="819" class="1004" name="next_mul_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="8"/>
<pin id="822" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/24 "/>
</bind>
</comp>

<comp id="824" class="1004" name="i_op_assign_2_cast7_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_2_cast7/24 "/>
</bind>
</comp>

<comp id="828" class="1004" name="exitcond2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="23"/>
<pin id="831" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/24 "/>
</bind>
</comp>

<comp id="833" class="1004" name="kh_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kh/24 "/>
</bind>
</comp>

<comp id="839" class="1004" name="ih_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="20" slack="3"/>
<pin id="842" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ih/24 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_13_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="20" slack="0"/>
<pin id="847" dir="0" index="2" bw="6" slack="0"/>
<pin id="848" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/24 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_14_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="20" slack="0"/>
<pin id="854" dir="0" index="1" bw="20" slack="8"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/24 "/>
</bind>
</comp>

<comp id="857" class="1004" name="lhs_V_6_cast_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="20" slack="0"/>
<pin id="859" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_6_cast_cast/24 "/>
</bind>
</comp>

<comp id="861" class="1004" name="i_op_assign_3_cast5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_3_cast5/25 "/>
</bind>
</comp>

<comp id="865" class="1004" name="exitcond_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="24"/>
<pin id="868" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/25 "/>
</bind>
</comp>

<comp id="870" class="1004" name="kw_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kw/25 "/>
</bind>
</comp>

<comp id="876" class="1004" name="iw_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="20" slack="3"/>
<pin id="879" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iw/25 "/>
</bind>
</comp>

<comp id="881" class="1004" name="iw_cast_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="20" slack="0"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="iw_cast/25 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_15_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="20" slack="0"/>
<pin id="888" dir="0" index="2" bw="6" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/25 "/>
</bind>
</comp>

<comp id="893" class="1004" name="rev_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/25 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_16_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="20" slack="0"/>
<pin id="901" dir="0" index="1" bw="20" slack="9"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/25 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/25 "/>
</bind>
</comp>

<comp id="910" class="1004" name="or_cond5_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="1"/>
<pin id="913" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/25 "/>
</bind>
</comp>

<comp id="915" class="1004" name="rhs_V_7_cast_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="20" slack="0"/>
<pin id="917" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_7_cast/25 "/>
</bind>
</comp>

<comp id="919" class="1004" name="ret_V_9_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="33" slack="1"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/25 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_29_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/25 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="1"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/25 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp3_cast_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="0"/>
<pin id="936" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/25 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_17_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="0" index="1" bw="48" slack="2"/>
<pin id="941" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/25 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_32_cast_cast_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="48" slack="0"/>
<pin id="945" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast_cast/25 "/>
</bind>
</comp>

<comp id="947" class="1004" name="in_data_V2_sum_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="33" slack="0"/>
<pin id="949" dir="0" index="1" bw="31" slack="9"/>
<pin id="950" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_data_V2_sum/25 "/>
</bind>
</comp>

<comp id="952" class="1004" name="in_data_V2_sum_cast_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="33" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_data_V2_sum_cast/25 "/>
</bind>
</comp>

<comp id="956" class="1004" name="gmem_addr_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/25 "/>
</bind>
</comp>

<comp id="962" class="1004" name="weights_V4_sum_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="48" slack="0"/>
<pin id="964" dir="0" index="1" bw="31" slack="9"/>
<pin id="965" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="weights_V4_sum/25 "/>
</bind>
</comp>

<comp id="967" class="1004" name="weights_V4_sum_cast_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="49" slack="0"/>
<pin id="969" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="weights_V4_sum_cast/25 "/>
</bind>
</comp>

<comp id="971" class="1004" name="gmem_addr_3_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/25 "/>
</bind>
</comp>

<comp id="977" class="1004" name="r_V_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="2"/>
<pin id="979" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/35 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_18_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="1"/>
<pin id="982" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/35 "/>
</bind>
</comp>

<comp id="983" class="1004" name="lhs_V_2_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="24" slack="0"/>
<pin id="985" dir="0" index="1" bw="16" slack="10"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/35 "/>
</bind>
</comp>

<comp id="991" class="1004" name="sum_V_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="0"/>
<pin id="993" dir="0" index="1" bw="24" slack="0"/>
<pin id="994" dir="0" index="2" bw="5" slack="0"/>
<pin id="995" dir="0" index="3" bw="6" slack="0"/>
<pin id="996" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/35 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="addconv_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="1"/>
<pin id="1003" dir="0" index="1" bw="16" slack="8"/>
<pin id="1004" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv/43 "/>
</bind>
</comp>

<comp id="1006" class="1007" name="tmp_8_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="0" index="1" bw="13" slack="1"/>
<pin id="1009" dir="1" index="2" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="1011" class="1007" name="ret_V_7_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="24" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="7"/>
<pin id="1014" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_7/23 "/>
</bind>
</comp>

<comp id="1017" class="1007" name="grp_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="24" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="7"/>
<pin id="1020" dir="0" index="2" bw="48" slack="2147483647"/>
<pin id="1021" dir="1" index="3" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_6/23 ret_V_6_cast/23 tmp2/23 "/>
</bind>
</comp>

<comp id="1023" class="1007" name="grp_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="8"/>
<pin id="1025" dir="0" index="1" bw="20" slack="0"/>
<pin id="1026" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1027" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_8/24 rhs_V_6_cast/24 ret_V_s/24 "/>
</bind>
</comp>

<comp id="1029" class="1007" name="grp_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="0"/>
<pin id="1031" dir="0" index="1" bw="16" slack="0"/>
<pin id="1032" dir="0" index="2" bw="24" slack="0"/>
<pin id="1033" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/35 ret_V_14/35 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="input_height_V_read_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="15"/>
<pin id="1040" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="input_height_V_read "/>
</bind>
</comp>

<comp id="1044" class="1005" name="input_width_V_read_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="15"/>
<pin id="1046" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="input_width_V_read "/>
</bind>
</comp>

<comp id="1051" class="1005" name="padding_V_read_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="15"/>
<pin id="1053" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="padding_V_read "/>
</bind>
</comp>

<comp id="1056" class="1005" name="stride_V_read_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="15"/>
<pin id="1058" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="stride_V_read "/>
</bind>
</comp>

<comp id="1061" class="1005" name="kernel_size_V_read_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="15"/>
<pin id="1063" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="kernel_size_V_read "/>
</bind>
</comp>

<comp id="1072" class="1005" name="out_channel_V_read_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="16"/>
<pin id="1074" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="out_channel_V_read "/>
</bind>
</comp>

<comp id="1077" class="1005" name="in_channel_V_read_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="15"/>
<pin id="1079" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="in_channel_V_read "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="31" slack="15"/>
<pin id="1085" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="31" slack="15"/>
<pin id="1090" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_3_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="31" slack="15"/>
<pin id="1095" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_9_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="31" slack="15"/>
<pin id="1100" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="ret_V_2_tr_cast_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="12" slack="1"/>
<pin id="1105" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2_tr_cast "/>
</bind>
</comp>

<comp id="1108" class="1005" name="tmp_tr4_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="12" slack="1"/>
<pin id="1110" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tr4 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="ret_V_5_tr_cast_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="12" slack="1"/>
<pin id="1116" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5_tr_cast "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp_cast1_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="33" slack="4"/>
<pin id="1121" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="tmp_9_cast1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="1"/>
<pin id="1126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_24_cast_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="49" slack="9"/>
<pin id="1131" dir="1" index="1" bw="49" slack="9"/>
</pin_list>
<bind>
<opset="tmp_24_cast "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_25_cast_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="33" slack="9"/>
<pin id="1136" dir="1" index="1" bw="33" slack="9"/>
</pin_list>
<bind>
<opset="tmp_25_cast "/>
</bind>
</comp>

<comp id="1139" class="1005" name="output_width_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="13" slack="6"/>
<pin id="1141" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="output_width "/>
</bind>
</comp>

<comp id="1144" class="1005" name="output_width_cast_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="3"/>
<pin id="1146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_width_cast "/>
</bind>
</comp>

<comp id="1149" class="1005" name="output_height_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="13" slack="3"/>
<pin id="1151" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="output_height "/>
</bind>
</comp>

<comp id="1154" class="1005" name="output_height_cast_c_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="28" slack="1"/>
<pin id="1156" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="output_height_cast_c "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_cast_cast_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="19" slack="3"/>
<pin id="1161" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_1_cast_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="20" slack="5"/>
<pin id="1167" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="1171" class="1005" name="tmp_3_cast_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="20" slack="8"/>
<pin id="1173" dir="1" index="1" bw="20" slack="8"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_4_cast_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="20" slack="9"/>
<pin id="1178" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="1181" class="1005" name="rhs_V_3_cast_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="24" slack="7"/>
<pin id="1183" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="rhs_V_3_cast "/>
</bind>
</comp>

<comp id="1186" class="1005" name="rhs_V_4_cast_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="7"/>
<pin id="1188" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="rhs_V_4_cast "/>
</bind>
</comp>

<comp id="1191" class="1005" name="rhs_V_5_cast_cast_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="28" slack="8"/>
<pin id="1193" dir="1" index="1" bw="28" slack="8"/>
</pin_list>
<bind>
<opset="rhs_V_5_cast_cast "/>
</bind>
</comp>

<comp id="1196" class="1005" name="rhs_V_9_cast_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="40" slack="1"/>
<pin id="1198" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_9_cast "/>
</bind>
</comp>

<comp id="1201" class="1005" name="rhs_V_11_cast_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="48" slack="2"/>
<pin id="1203" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_11_cast "/>
</bind>
</comp>

<comp id="1206" class="1005" name="rhs_V_2_cast1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="16" slack="8"/>
<pin id="1208" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="rhs_V_2_cast1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="rhs_V_2_cast_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="24" slack="7"/>
<pin id="1213" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="rhs_V_2_cast "/>
</bind>
</comp>

<comp id="1216" class="1005" name="rhs_V_10_cast_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="7"/>
<pin id="1218" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="rhs_V_10_cast "/>
</bind>
</comp>

<comp id="1221" class="1005" name="rhs_V_8_cast_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_8_cast "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_10_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="5"/>
<pin id="1228" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="next_mul1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="oc_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="0"/>
<pin id="1241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp_8_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="28" slack="2"/>
<pin id="1246" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="gmem_addr_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="6"/>
<pin id="1251" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1255" class="1005" name="ret_V_3_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="40" slack="1"/>
<pin id="1257" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="ret_V_4_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="48" slack="5"/>
<pin id="1262" dir="1" index="1" bw="48" slack="5"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="phi_mul20_cast_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="20" slack="2"/>
<pin id="1267" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul20_cast "/>
</bind>
</comp>

<comp id="1270" class="1005" name="next_mul2_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="19" slack="0"/>
<pin id="1272" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="oh_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="12" slack="0"/>
<pin id="1280" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="oh "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_7_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="1"/>
<pin id="1285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="gmem_addr_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="16" slack="1"/>
<pin id="1290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_4_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="20" slack="3"/>
<pin id="1296" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="next_mul3_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="19" slack="0"/>
<pin id="1301" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="ow_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="12" slack="0"/>
<pin id="1309" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="ow "/>
</bind>
</comp>

<comp id="1312" class="1005" name="tmp_12_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="20" slack="3"/>
<pin id="1314" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="next_mul4_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="24" slack="0"/>
<pin id="1319" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="next_mul5_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="24" slack="0"/>
<pin id="1324" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="ic_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="16" slack="0"/>
<pin id="1332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="1335" class="1005" name="lhs_V_7_cast_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="33" slack="1"/>
<pin id="1337" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_7_cast "/>
</bind>
</comp>

<comp id="1340" class="1005" name="tmp2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="48" slack="2"/>
<pin id="1342" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="next_mul_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="16" slack="0"/>
<pin id="1347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1353" class="1005" name="kh_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="0"/>
<pin id="1355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_13_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_14_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="ret_V_s_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="33" slack="1"/>
<pin id="1369" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_s "/>
</bind>
</comp>

<comp id="1375" class="1005" name="kw_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="8" slack="0"/>
<pin id="1377" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="1380" class="1005" name="or_cond5_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="10"/>
<pin id="1382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond5 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="gmem_addr_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="1"/>
<pin id="1386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="gmem_addr_3_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="2"/>
<pin id="1392" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="gmem_addr_2_read_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="16" slack="2"/>
<pin id="1398" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1401" class="1005" name="gmem_addr_3_read_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="1"/>
<pin id="1403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1406" class="1005" name="p_Val2_1_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="16" slack="1"/>
<pin id="1408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="addconv_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="16" slack="1"/>
<pin id="1413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="addconv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="100" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="102" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="106" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="106" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="106" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="120" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="120" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="120" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="130" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="132" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="254"><net_src comp="82" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="94" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="92" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="94" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="82" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="104" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="104" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="372"><net_src comp="317" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="108" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="82" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="407"><net_src comp="362" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="401" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="412"><net_src comp="108" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="432"><net_src comp="397" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="397" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="434"><net_src comp="424" pin="6"/><net_sink comp="420" pin=0"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="134" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="32" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="140" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="461"><net_src comp="30" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="146" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="34" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="152" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="164" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="182" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="475" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="170" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="483" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="176" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="511" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="158" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="479" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="497" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="515" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="570"><net_src comp="519" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="80" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="549" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="80" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="637"><net_src comp="571" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="266" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="255" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="255" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="255" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="90" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="255" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="0" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="266" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="288" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="288" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="277" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="277" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="277" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="98" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="703" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="0" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="761"><net_src comp="310" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="310" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="299" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="299" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="758" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="355" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="344" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="333" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="333" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="90" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="344" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="818"><net_src comp="355" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="389" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="378" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="378" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="378" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="112" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="824" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="849"><net_src comp="114" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="116" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="839" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="839" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="413" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="413" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="413" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="112" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="861" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="114" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="876" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="116" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="897"><net_src comp="885" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="118" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="876" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="899" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="893" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="881" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="413" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="385" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="924" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="937"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="919" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="947" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="960"><net_src comp="0" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="952" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="943" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="0" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="967" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="988"><net_src comp="122" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="397" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="108" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="997"><net_src comp="124" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="126" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="999"><net_src comp="128" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1000"><net_src comp="991" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="1005"><net_src comp="317" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="643" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1015"><net_src comp="808" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="1022"><net_src comp="815" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1028"><net_src comp="857" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="977" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="980" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="983" pin="3"/><net_sink comp="1029" pin=2"/></net>

<net id="1037"><net_src comp="1029" pin="3"/><net_sink comp="991" pin=1"/></net>

<net id="1041"><net_src comp="158" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1047"><net_src comp="164" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1054"><net_src comp="170" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1059"><net_src comp="176" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1064"><net_src comp="182" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1067"><net_src comp="1061" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1068"><net_src comp="1061" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1069"><net_src comp="1061" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1070"><net_src comp="1061" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1071"><net_src comp="1061" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1075"><net_src comp="188" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1080"><net_src comp="194" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1086"><net_src comp="435" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1091"><net_src comp="445" pin="4"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1096"><net_src comp="455" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1101"><net_src comp="465" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1106"><net_src comp="511" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1111"><net_src comp="515" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1117"><net_src comp="545" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1122"><net_src comp="555" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1127"><net_src comp="558" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1132"><net_src comp="561" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1137"><net_src comp="564" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1142"><net_src comp="571" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1147"><net_src comp="577" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1152"><net_src comp="585" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1157"><net_src comp="591" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1162"><net_src comp="595" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1168"><net_src comp="598" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1174"><net_src comp="601" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1179"><net_src comp="604" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1184"><net_src comp="607" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1189"><net_src comp="610" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1194"><net_src comp="613" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1199"><net_src comp="616" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1204"><net_src comp="619" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1209"><net_src comp="622" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1214"><net_src comp="625" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1219"><net_src comp="628" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1224"><net_src comp="631" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1229"><net_src comp="634" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1234"><net_src comp="638" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1242"><net_src comp="652" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1247"><net_src comp="1006" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1252"><net_src comp="671" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1258"><net_src comp="681" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1263"><net_src comp="689" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1268"><net_src comp="694" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1273"><net_src comp="698" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1281"><net_src comp="716" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1286"><net_src comp="731" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1291"><net_src comp="748" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1297"><net_src comp="754" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1302"><net_src comp="762" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1310"><net_src comp="776" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1315"><net_src comp="782" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1320"><net_src comp="787" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1325"><net_src comp="792" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1333"><net_src comp="802" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1338"><net_src comp="812" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1343"><net_src comp="1017" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1348"><net_src comp="819" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1356"><net_src comp="833" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1361"><net_src comp="844" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="852" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1370"><net_src comp="1023" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1378"><net_src comp="870" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1383"><net_src comp="910" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="956" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1393"><net_src comp="971" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1399"><net_src comp="228" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1404"><net_src comp="233" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1409"><net_src comp="238" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1414"><net_src comp="1001" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="243" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {21 22 44 45 46 47 48 }
 - Input state : 
	Port: Conv2D : gmem | {23 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 }
	Port: Conv2D : in_channel_V | {1 }
	Port: Conv2D : out_channel_V | {1 }
	Port: Conv2D : kernel_size_V | {1 }
	Port: Conv2D : stride_V | {1 }
	Port: Conv2D : padding_V | {1 }
	Port: Conv2D : input_width_V | {1 }
	Port: Conv2D : input_height_V | {1 }
	Port: Conv2D : in_data_V | {1 }
	Port: Conv2D : weights_V | {1 }
	Port: Conv2D : biases_V | {1 }
	Port: Conv2D : out_data_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		ret_V_1_cast : 1
		tmp_cast : 2
		ret_V_2_tr : 3
		ret_V_2_tr_cast : 4
		tmp_6 : 5
		ret_V_2 : 1
		tmp_7_cast : 2
		ret_V_5_tr : 3
		ret_V_5_tr_cast : 4
		tmp_s : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_2_cast : 1
		output_width : 2
		output_width_cast : 3
		tmp_9_cast : 1
		output_height : 2
		output_height_cast_c : 3
		tmp_10 : 3
	State 17
		next_mul1 : 1
		i_op_assign_cast14_c : 1
		exitcond3 : 1
		oc : 1
		StgValue_164 : 2
		tmp_8 : 2
		tmp_1_cast1 : 1
		biases_V6_sum : 2
		biases_V6_sum_cast : 3
		gmem_addr : 4
		lhs_V_11_cast : 1
		ret_V_3 : 2
	State 18
		ret_V_4 : 1
	State 19
		phi_mul20_cast : 1
		next_mul2 : 1
		i_op_assign_4_cast1 : 1
		i_op_assign_4_cast : 1
		tmp_2 : 2
		oh : 1
		StgValue_185 : 3
		tmp_5 : 2
		tmp_14_cast : 3
		tmp_7 : 4
	State 20
		out_data_V8_sum : 1
		out_data_V8_sum_cast : 2
		gmem_addr_1 : 3
	State 21
	State 22
		phi_mul17_cast : 1
		next_mul3 : 1
		i_op_assign_5_cast : 1
		tmp_11 : 2
		ow : 1
		StgValue_205 : 3
		tmp_12 : 2
	State 23
		next_mul4 : 1
		next_mul5 : 1
		exitcond1 : 1
		ic : 1
		StgValue_218 : 2
		lhs_V_5_cast : 1
		ret_V_7 : 2
		lhs_V_7_cast : 3
		lhs_V_3_cast : 1
		ret_V_6 : 2
		ret_V_6_cast : 3
		tmp2 : 4
	State 24
		next_mul : 1
		i_op_assign_2_cast7 : 1
		exitcond2 : 1
		kh : 1
		StgValue_236 : 2
		ih : 2
		tmp_13 : 3
		tmp_14 : 3
		lhs_V_6_cast_cast : 3
		ret_V_8 : 4
		rhs_V_6_cast : 5
		ret_V_s : 6
	State 25
		i_op_assign_3_cast5 : 1
		exitcond : 1
		kw : 1
		StgValue_252 : 2
		iw : 2
		iw_cast : 3
		tmp_15 : 3
		rev : 4
		tmp_16 : 3
		tmp1 : 4
		or_cond5 : 4
		StgValue_261 : 4
		rhs_V_7_cast : 4
		ret_V_9 : 5
		tmp_29_cast : 1
		tmp3 : 2
		tmp3_cast : 3
		tmp_17 : 4
		tmp_32_cast_cast : 5
		in_data_V2_sum : 6
		in_data_V2_sum_cast : 7
		gmem_addr_2 : 8
		weights_V4_sum : 6
		weights_V4_sum_cast : 7
		gmem_addr_3 : 8
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		r_V_2 : 1
		ret_V_14 : 2
		sum_V : 3
		p_Val2_2_be : 4
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |        ret_V_2_tr_fu_505        |    0    |    0    |    9    |
|          |        ret_V_5_tr_fu_539        |    0    |    0    |    9    |
|          |       output_width_fu_571       |    0    |    0    |    12   |
|          |       output_height_fu_585      |    0    |    0    |    12   |
|          |         next_mul1_fu_638        |    0    |    0    |    32   |
|          |            oc_fu_652            |    0    |    0    |    16   |
|          |       biases_V6_sum_fu_662      |    0    |    0    |    31   |
|          |         next_mul2_fu_698        |    0    |    0    |    19   |
|          |            oh_fu_716            |    0    |    0    |    12   |
|          |           tmp_5_fu_722          |    0    |    0    |    28   |
|          |      out_data_V8_sum_fu_739     |    0    |    0    |    32   |
|          |         next_mul3_fu_762        |    0    |    0    |    19   |
|          |            ow_fu_776            |    0    |    0    |    12   |
|    add   |         next_mul4_fu_787        |    0    |    0    |    24   |
|          |         next_mul5_fu_792        |    0    |    0    |    24   |
|          |            ic_fu_802            |    0    |    0    |    16   |
|          |         next_mul_fu_819         |    0    |    0    |    16   |
|          |            kh_fu_833            |    0    |    0    |    8    |
|          |            ih_fu_839            |    0    |    0    |    20   |
|          |            kw_fu_870            |    0    |    0    |    8    |
|          |            iw_fu_876            |    0    |    0    |    20   |
|          |          ret_V_9_fu_919         |    0    |    0    |    33   |
|          |           tmp3_fu_928           |    0    |    0    |    16   |
|          |          tmp_17_fu_938          |    0    |    0    |    48   |
|          |      in_data_V2_sum_fu_947      |    0    |    0    |    33   |
|          |      weights_V4_sum_fu_962      |    0    |    0    |    48   |
|          |         addconv_fu_1001         |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|   sdiv   |            grp_fu_519           |    0    |   154   |    87   |
|          |            grp_fu_549           |    0    |   154   |    87   |
|----------|---------------------------------|---------|---------|---------|
|          |          ret_V_3_fu_681         |    2    |    0    |    21   |
|          |          ret_V_4_fu_689         |    2    |    0    |    29   |
|    mul   |           tmp_7_fu_731          |    2    |    0    |    37   |
|          |          tmp_8_fu_1006          |    1    |    0    |    0    |
|          |         ret_V_7_fu_1011         |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           ret_V_fu_483          |    0    |    0    |    8    |
|    sub   |          ret_V_2_fu_529         |    0    |    0    |    8    |
|          |           tmp_4_fu_754          |    0    |    0    |    19   |
|          |          tmp_12_fu_782          |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond3_fu_647        |    0    |    0    |    7    |
|          |           tmp_2_fu_711          |    0    |    0    |    6    |
|          |          tmp_11_fu_771          |    0    |    0    |    6    |
|   icmp   |         exitcond1_fu_797        |    0    |    0    |    7    |
|          |         exitcond2_fu_828        |    0    |    0    |    4    |
|          |          tmp_14_fu_852          |    0    |    0    |    8    |
|          |         exitcond_fu_865         |    0    |    0    |    4    |
|          |          tmp_16_fu_899          |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1017           |    1    |    0    |    0    |
|  muladd  |           grp_fu_1023           |    1    |    0    |    0    |
|          |           grp_fu_1029           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    and   |           tmp1_fu_904           |    0    |    0    |    1    |
|          |         or_cond5_fu_910         |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |            rev_fu_893           |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|          |   out_data_V_read_read_fu_134   |    0    |    0    |    0    |
|          |    biases_V_read_read_fu_140    |    0    |    0    |    0    |
|          |    weights_V_read_read_fu_146   |    0    |    0    |    0    |
|          |    in_data_V_read_read_fu_152   |    0    |    0    |    0    |
|          | input_height_V_read_read_fu_158 |    0    |    0    |    0    |
|          |  input_width_V_read_read_fu_164 |    0    |    0    |    0    |
|   read   |    padding_V_read_read_fu_170   |    0    |    0    |    0    |
|          |    stride_V_read_read_fu_176    |    0    |    0    |    0    |
|          |  kernel_size_V_read_read_fu_182 |    0    |    0    |    0    |
|          |  out_channel_V_read_read_fu_188 |    0    |    0    |    0    |
|          |  in_channel_V_read_read_fu_194  |    0    |    0    |    0    |
|          |   gmem_addr_2_read_read_fu_228  |    0    |    0    |    0    |
|          |   gmem_addr_3_read_read_fu_233  |    0    |    0    |    0    |
|          |       p_Val2_1_read_fu_238      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_200      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        grp_readreq_fu_207       |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_214       |    0    |    0    |    0    |
|          |        grp_readreq_fu_221       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |    StgValue_309_write_fu_243    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_435           |    0    |    0    |    0    |
|          |           tmp_1_fu_445          |    0    |    0    |    0    |
|partselect|           tmp_3_fu_455          |    0    |    0    |    0    |
|          |           tmp_9_fu_465          |    0    |    0    |    0    |
|          |           sum_V_fu_991          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           lhs_V_fu_475          |    0    |    0    |    0    |
|          |           rhs_V_fu_479          |    0    |    0    |    0    |
|          |       ret_V_1_cast_fu_497       |    0    |    0    |    0    |
|          |          tmp_tr4_fu_515         |    0    |    0    |    0    |
|          |          lhs_V_1_fu_525         |    0    |    0    |    0    |
|          |         tmp_cast1_fu_555        |    0    |    0    |    0    |
|          |        tmp_9_cast1_fu_558       |    0    |    0    |    0    |
|          |        tmp_24_cast_fu_561       |    0    |    0    |    0    |
|          |        tmp_25_cast_fu_564       |    0    |    0    |    0    |
|          |       tmp_cast_cast_fu_595      |    0    |    0    |    0    |
|          |        tmp_1_cast_fu_598        |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_601        |    0    |    0    |    0    |
|          |        tmp_4_cast_fu_604        |    0    |    0    |    0    |
|          |       rhs_V_3_cast_fu_607       |    0    |    0    |    0    |
|          |       rhs_V_4_cast_fu_610       |    0    |    0    |    0    |
|          |     rhs_V_5_cast_cast_fu_613    |    0    |    0    |    0    |
|          |       rhs_V_9_cast_fu_616       |    0    |    0    |    0    |
|          |       rhs_V_11_cast_fu_619      |    0    |    0    |    0    |
|          |       rhs_V_2_cast1_fu_622      |    0    |    0    |    0    |
|          |       rhs_V_2_cast_fu_625       |    0    |    0    |    0    |
|          |       rhs_V_10_cast_fu_628      |    0    |    0    |    0    |
|   zext   |       rhs_V_8_cast_fu_631       |    0    |    0    |    0    |
|          |          tmp_10_fu_634          |    0    |    0    |    0    |
|          |   i_op_assign_cast14_c_fu_643   |    0    |    0    |    0    |
|          |        tmp_1_cast1_fu_658       |    0    |    0    |    0    |
|          |    biases_V6_sum_cast_fu_667    |    0    |    0    |    0    |
|          |       lhs_V_11_cast_fu_677      |    0    |    0    |    0    |
|          |       lhs_V_2_cast_fu_686       |    0    |    0    |    0    |
|          |      phi_mul20_cast_fu_694      |    0    |    0    |    0    |
|          |    i_op_assign_4_cast1_fu_703   |    0    |    0    |    0    |
|          |    i_op_assign_4_cast_fu_707    |    0    |    0    |    0    |
|          |      phi_mul17_cast_fu_758      |    0    |    0    |    0    |
|          |    i_op_assign_5_cast_fu_767    |    0    |    0    |    0    |
|          |       lhs_V_5_cast_fu_808       |    0    |    0    |    0    |
|          |       lhs_V_7_cast_fu_812       |    0    |    0    |    0    |
|          |       lhs_V_3_cast_fu_815       |    0    |    0    |    0    |
|          |    i_op_assign_2_cast7_fu_824   |    0    |    0    |    0    |
|          |    i_op_assign_3_cast5_fu_861   |    0    |    0    |    0    |
|          |       rhs_V_7_cast_fu_915       |    0    |    0    |    0    |
|          |        tmp_29_cast_fu_924       |    0    |    0    |    0    |
|          |         tmp3_cast_fu_934        |    0    |    0    |    0    |
|          |     tmp_32_cast_cast_fu_943     |    0    |    0    |    0    |
|          |    in_data_V2_sum_cast_fu_952   |    0    |    0    |    0    |
|          |    weights_V4_sum_cast_fu_967   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|          ret_V_1_fu_489         |    0    |    0    |    0    |
|          |          lhs_V_2_fu_983         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         tmp_cast_fu_501         |    0    |    0    |    0    |
|          |      ret_V_2_tr_cast_fu_511     |    0    |    0    |    0    |
|          |        tmp_7_cast_fu_535        |    0    |    0    |    0    |
|          |      ret_V_5_tr_cast_fu_545     |    0    |    0    |    0    |
|          |        tmp_2_cast_fu_567        |    0    |    0    |    0    |
|          |     output_width_cast_fu_577    |    0    |    0    |    0    |
|          |        tmp_9_cast_fu_581        |    0    |    0    |    0    |
|   sext   |   output_height_cast_c_fu_591   |    0    |    0    |    0    |
|          |        tmp_14_cast_fu_727       |    0    |    0    |    0    |
|          |        tmp_10_cast_fu_736       |    0    |    0    |    0    |
|          |   out_data_V8_sum_cast_fu_744   |    0    |    0    |    0    |
|          |     lhs_V_6_cast_cast_fu_857    |    0    |    0    |    0    |
|          |          iw_cast_fu_881         |    0    |    0    |    0    |
|          |            r_V_fu_977           |    0    |    0    |    0    |
|          |          tmp_18_fu_980          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_13_fu_844          |    0    |    0    |    0    |
|          |          tmp_15_fu_885          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    11   |   308   |   941   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       addconv_reg_1411      |   16   |
|     gmem_addr_1_reg_1288    |   16   |
|  gmem_addr_2_read_reg_1396  |   16   |
|     gmem_addr_2_reg_1384    |   16   |
|  gmem_addr_3_read_reg_1401  |   16   |
|     gmem_addr_3_reg_1390    |   16   |
|      gmem_addr_reg_1249     |   16   |
|    i_op_assign_1_reg_329    |   16   |
|    i_op_assign_2_reg_374    |    8   |
|    i_op_assign_3_reg_409    |    8   |
|    i_op_assign_4_reg_273    |   12   |
|    i_op_assign_5_reg_295    |   12   |
|     i_op_assign_reg_251     |   16   |
|         ic_reg_1330         |   16   |
|  in_channel_V_read_reg_1077 |   16   |
| input_height_V_read_reg_1038|    8   |
| input_width_V_read_reg_1044 |    8   |
| kernel_size_V_read_reg_1061 |    8   |
|         kh_reg_1353         |    8   |
|         kw_reg_1375         |    8   |
|    lhs_V_7_cast_reg_1335    |   33   |
|      next_mul1_reg_1231     |   32   |
|      next_mul2_reg_1270     |   19   |
|      next_mul3_reg_1299     |   19   |
|      next_mul4_reg_1317     |   24   |
|      next_mul5_reg_1322     |   24   |
|      next_mul_reg_1345      |   16   |
|         oc_reg_1239         |   16   |
|         oh_reg_1278         |   12   |
|      or_cond5_reg_1380      |    1   |
| out_channel_V_read_reg_1072 |   16   |
|output_height_cast_c_reg_1154|   28   |
|    output_height_reg_1149   |   13   |
|  output_width_cast_reg_1144 |   32   |
|    output_width_reg_1139    |   13   |
|         ow_reg_1307         |   12   |
|       p_0367_2_reg_362      |   16   |
|      p_Val2_1_reg_1406      |   16   |
|     p_Val2_2_be_reg_420     |   16   |
|       p_Val2_2_reg_397      |   16   |
|       p_Val2_s_reg_317      |   16   |
|   padding_V_read_reg_1051   |    8   |
|   phi_mul20_cast_reg_1265   |   20   |
|       phi_mul2_reg_284      |   19   |
|       phi_mul3_reg_306      |   19   |
|       ret_V_10_reg_262      |   32   |
|       ret_V_11_reg_351      |   24   |
|       ret_V_12_reg_385      |   16   |
|   ret_V_2_tr_cast_reg_1103  |   12   |
|       ret_V_3_reg_1255      |   40   |
|       ret_V_4_reg_1260      |   48   |
|       ret_V_5_reg_340       |   24   |
|   ret_V_5_tr_cast_reg_1114  |   12   |
|       ret_V_s_reg_1367      |   33   |
|    rhs_V_10_cast_reg_1216   |   32   |
|    rhs_V_11_cast_reg_1201   |   48   |
|    rhs_V_2_cast1_reg_1206   |   16   |
|    rhs_V_2_cast_reg_1211    |   24   |
|    rhs_V_3_cast_reg_1181    |   24   |
|    rhs_V_4_cast_reg_1186    |   32   |
|  rhs_V_5_cast_cast_reg_1191 |   28   |
|    rhs_V_8_cast_reg_1221    |   32   |
|    rhs_V_9_cast_reg_1196    |   40   |
|    stride_V_read_reg_1056   |    8   |
|        tmp2_reg_1340        |   48   |
|       tmp_10_reg_1226       |   32   |
|       tmp_12_reg_1312       |   20   |
|       tmp_13_reg_1358       |    1   |
|       tmp_14_reg_1362       |    1   |
|     tmp_1_cast_reg_1165     |   20   |
|        tmp_1_reg_1088       |   31   |
|     tmp_24_cast_reg_1129    |   49   |
|     tmp_25_cast_reg_1134    |   33   |
|     tmp_3_cast_reg_1171     |   20   |
|        tmp_3_reg_1093       |   31   |
|     tmp_4_cast_reg_1176     |   20   |
|        tmp_4_reg_1294       |   20   |
|        tmp_7_reg_1283       |   32   |
|        tmp_8_reg_1244       |   28   |
|     tmp_9_cast1_reg_1124    |   32   |
|        tmp_9_reg_1098       |   31   |
|      tmp_cast1_reg_1119     |   33   |
|    tmp_cast_cast_reg_1159   |   19   |
|         tmp_reg_1083        |   31   |
|       tmp_tr4_reg_1108      |   12   |
+-----------------------------+--------+
|            Total            |  1781  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_200 |  p0  |   2  |   1  |    2   |
|   p_Val2_s_reg_317   |  p0  |   2  |  16  |   32   ||    3    |
|   ret_V_12_reg_385   |  p0  |   2  |  16  |   32   ||    3    |
|      grp_fu_519      |  p0  |   2  |  12  |   24   ||    3    |
|      grp_fu_519      |  p1  |   2  |   9  |   18   ||    3    |
|      grp_fu_549      |  p0  |   2  |  12  |   24   ||    3    |
|      grp_fu_549      |  p1  |   2  |   9  |   18   ||    3    |
|      grp_fu_1017     |  p0  |   2  |  24  |   48   ||    3    |
|      grp_fu_1023     |  p1  |   2  |  20  |   40   ||    3    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   238  ||  4.194  ||    24   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   308  |   941  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   24   |
|  Register |    -   |    -   |  1781  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    4   |  2089  |   965  |
+-----------+--------+--------+--------+--------+
