// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _master_ip_HH_
#define _master_ip_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "master_ip_mainFunction.h"
#include "master_ip_dadd_64ns_64ns_64_4_full_dsp.h"
#include "master_ip_dmul_64ns_64ns_64_4_max_dsp.h"
#include "master_ip_sitodp_32ns_64_3.h"
#include "master_ip_dsqrt_64ns_64ns_64_17.h"
#include "master_ip_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct master_ip : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<1> > uart1_V;
    sc_in< sc_lv<1> > uart2_V;
    sc_out< sc_lv<1> > alert_V;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;


    // Module declarations
    master_ip(sc_module_name name);
    SC_HAS_PROCESS(master_ip);

    ~master_ip();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    master_ip_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* master_ip_AXILiteS_s_axi_U;
    master_ip_mainFunction* grp_master_ip_mainFunction_fu_143;
    master_ip_dadd_64ns_64ns_64_4_full_dsp<1,4,64,64,64>* master_ip_dadd_64ns_64ns_64_4_full_dsp_U31;
    master_ip_dmul_64ns_64ns_64_4_max_dsp<1,4,64,64,64>* master_ip_dmul_64ns_64ns_64_4_max_dsp_U32;
    master_ip_dmul_64ns_64ns_64_4_max_dsp<1,4,64,64,64>* master_ip_dmul_64ns_64ns_64_4_max_dsp_U33;
    master_ip_sitodp_32ns_64_3<1,3,32,64>* master_ip_sitodp_32ns_64_3_U34;
    master_ip_sitodp_32ns_64_3<1,3,32,64>* master_ip_sitodp_32ns_64_3_U35;
    master_ip_dsqrt_64ns_64ns_64_17<1,17,64,64,64>* master_ip_dsqrt_64ns_64ns_64_17_U36;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<8> > axi_byte_V;
    sc_signal< sc_lv<8> > signal1_ck_a_V;
    sc_signal< sc_lv<8> > signal1_ck_b_V;
    sc_signal< sc_lv<8> > signal1_current_out_byte_V;
    sc_signal< sc_lv<6> > signal1_gnss_state_V;
    sc_signal< sc_lv<32> > coordinates1_0;
    sc_signal< sc_lv<32> > coordinates1_1;
    sc_signal< sc_lv<32> > coordinates1_2;
    sc_signal< sc_lv<16> > signal1_count_V;
    sc_signal< sc_lv<1> > signal1_previous_input_V;
    sc_signal< sc_lv<4> > signal1_uart_state_V;
    sc_signal< sc_lv<8> > signal1_next_out_byte_V;
    sc_signal< sc_lv<32> > signal1_tempCoordinates_0;
    sc_signal< sc_lv<32> > signal1_tempCoordinates_1;
    sc_signal< sc_lv<32> > signal1_tempCoordinates_2;
    sc_signal< sc_lv<8> > signal2_ck_a_V;
    sc_signal< sc_lv<8> > signal2_ck_b_V;
    sc_signal< sc_lv<8> > signal2_current_out_byte_V;
    sc_signal< sc_lv<6> > signal2_gnss_state_V;
    sc_signal< sc_lv<32> > coordinates2_0;
    sc_signal< sc_lv<32> > coordinates2_1;
    sc_signal< sc_lv<32> > coordinates2_2;
    sc_signal< sc_lv<16> > signal2_count_V;
    sc_signal< sc_lv<1> > signal2_previous_input_V;
    sc_signal< sc_lv<4> > signal2_uart_state_V;
    sc_signal< sc_lv<8> > signal2_next_out_byte_V;
    sc_signal< sc_lv<32> > signal2_tempCoordinates_0;
    sc_signal< sc_lv<32> > signal2_tempCoordinates_1;
    sc_signal< sc_lv<32> > signal2_tempCoordinates_2;
    sc_signal< sc_logic > master_ip_AXILiteS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > newret7_reg_541;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_1;
    sc_signal< bool > ap_sig_bdd_93;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_lv<32> > newret8_reg_546;
    sc_signal< sc_lv<32> > newret9_reg_551;
    sc_signal< sc_lv<32> > tmp_i_fu_383_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_556;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_0;
    sc_signal< bool > ap_sig_bdd_145;
    sc_signal< sc_lv<32> > tmp_96_i_fu_388_p2;
    sc_signal< sc_lv<32> > tmp_96_i_reg_561;
    sc_signal< sc_lv<32> > tmp_100_i_fu_393_p2;
    sc_signal< sc_lv<32> > tmp_100_i_reg_566;
    sc_signal< sc_lv<64> > grp_fu_190_p1;
    sc_signal< sc_lv<64> > tmp_i_12_reg_571;
    sc_signal< sc_lv<64> > grp_fu_193_p1;
    sc_signal< sc_lv<64> > tmp_97_i_reg_577;
    sc_signal< sc_lv<64> > tmp_101_i_reg_583;
    sc_signal< sc_lv<64> > grp_fu_182_p2;
    sc_signal< sc_lv<64> > tmp_95_i_reg_589;
    sc_signal< sc_lv<64> > grp_fu_186_p2;
    sc_signal< sc_lv<64> > tmp_98_i_reg_594;
    sc_signal< sc_lv<64> > tmp_102_i_reg_599;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_102_i_reg_599_pp0_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_102_i_reg_599_pp0_it7;
    sc_signal< sc_lv<64> > grp_fu_178_p2;
    sc_signal< sc_lv<64> > tmp_99_i_reg_604;
    sc_signal< sc_lv<64> > tmp_103_i_reg_609;
    sc_signal< sc_lv<64> > grp_fu_196_p2;
    sc_signal< sc_lv<64> > x_assign_reg_614;
    sc_signal< sc_lv<1> > p_Result_s_reg_619;
    sc_signal< sc_lv<53> > p_Result_1_fu_423_p3;
    sc_signal< sc_lv<53> > p_Result_1_reg_624;
    sc_signal< sc_lv<1> > isNeg_fu_441_p3;
    sc_signal< sc_lv<1> > isNeg_reg_629;
    sc_signal< sc_lv<32> > sh_assign_1_cast_fu_467_p1;
    sc_signal< sc_lv<32> > sh_assign_1_cast_reg_634;
    sc_signal< sc_lv<1> > tmp_reg_639;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_ap_start;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_ap_done;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_ap_idle;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_ap_ready;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_ap_ce;
    sc_signal< sc_lv<16> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_count_V_i;
    sc_signal< sc_lv<16> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_count_V_o;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_count_V_o_ap_vld;
    sc_signal< sc_lv<1> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_previous_input_V_i;
    sc_signal< sc_lv<1> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_previous_input_V_o;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_previous_input_V_o_ap_vld;
    sc_signal< sc_lv<4> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_uart_state_V_i;
    sc_signal< sc_lv<4> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_uart_state_V_o;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_uart_state_V_o_ap_vld;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_next_out_byte_V_i;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_next_out_byte_V_o;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_next_out_byte_V_o_ap_vld;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_current_out_byte_V_read;
    sc_signal< sc_lv<6> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_gnss_state_V_read;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_ck_a_V_read;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_ck_b_V_read;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_0_i;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_0_o;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_0_o_ap_vld;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_1_i;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_1_o;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_1_o_ap_vld;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_2_i;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_2_o;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_2_o_ap_vld;
    sc_signal< sc_lv<1> > grp_master_ip_mainFunction_fu_143_input_V_read;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_p_read;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_p_read2;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_p_read5;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_ap_return_0;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_ap_return_1;
    sc_signal< sc_lv<8> > grp_master_ip_mainFunction_fu_143_ap_return_2;
    sc_signal< sc_lv<6> > grp_master_ip_mainFunction_fu_143_ap_return_3;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_ap_return_4;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_ap_return_5;
    sc_signal< sc_lv<32> > grp_master_ip_mainFunction_fu_143_ap_return_6;
    sc_signal< sc_logic > grp_master_ip_mainFunction_fu_143_ap_start_ap_start_reg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_sig_start_in_grp_master_ip_mainFunction_fu_143_ap_start;
    sc_signal< sc_lv<64> > grp_fu_178_p0;
    sc_signal< sc_lv<64> > grp_fu_178_p1;
    sc_signal< sc_lv<64> > grp_fu_182_p0;
    sc_signal< sc_lv<64> > grp_fu_182_p1;
    sc_signal< sc_lv<32> > grp_fu_190_p0;
    sc_signal< sc_lv<64> > p_Val2_s_fu_398_p1;
    sc_signal< sc_lv<52> > loc_V_1_fu_419_p1;
    sc_signal< sc_lv<11> > loc_V_fu_409_p4;
    sc_signal< sc_lv<12> > tmp_i_i_i_i_cast1_fu_431_p1;
    sc_signal< sc_lv<12> > sh_assign_fu_435_p2;
    sc_signal< sc_lv<11> > tmp_i_i_i_13_fu_449_p2;
    sc_signal< sc_lv<12> > tmp_i_i_i_cast_fu_455_p1;
    sc_signal< sc_lv<12> > sh_assign_1_fu_459_p3;
    sc_signal< sc_lv<53> > tmp_88_i_i_i_cast_fu_471_p1;
    sc_signal< sc_lv<53> > tmp_89_i_i_i_fu_475_p2;
    sc_signal< sc_lv<136> > tmp_i_i_i_fu_489_p1;
    sc_signal< sc_lv<136> > tmp_88_i_i_i_fu_492_p1;
    sc_signal< sc_lv<136> > tmp_91_i_i_i_fu_495_p2;
    sc_signal< sc_lv<32> > tmp_3_fu_501_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_504_p4;
    sc_signal< sc_lv<32> > p_Val2_3_fu_514_p3;
    sc_signal< sc_lv<32> > p_Val2_7_i_i_i_fu_521_p2;
    sc_signal< sc_lv<32> > p_Val2_5_fu_527_p3;
    sc_signal< sc_logic > grp_fu_178_ce;
    sc_signal< sc_logic > grp_fu_182_ce;
    sc_signal< sc_logic > grp_fu_186_ce;
    sc_signal< sc_logic > grp_fu_190_ce;
    sc_signal< sc_logic > grp_fu_193_ce;
    sc_signal< sc_logic > grp_fu_196_ce;
    sc_signal< sc_logic > ap_sig_pprstidle_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_pp0_stg0_fsm_0;
    static const sc_lv<2> ap_ST_pp0_stg1_fsm_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_3E8;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_alert_V();
    void thread_ap_reg_ppiten_pp0_it0();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_145();
    void thread_ap_sig_bdd_93();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_0();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_1();
    void thread_ap_sig_pprstidle_pp0();
    void thread_ap_sig_start_in_grp_master_ip_mainFunction_fu_143_ap_start();
    void thread_grp_fu_178_ce();
    void thread_grp_fu_178_p0();
    void thread_grp_fu_178_p1();
    void thread_grp_fu_182_ce();
    void thread_grp_fu_182_p0();
    void thread_grp_fu_182_p1();
    void thread_grp_fu_186_ce();
    void thread_grp_fu_190_ce();
    void thread_grp_fu_190_p0();
    void thread_grp_fu_193_ce();
    void thread_grp_fu_196_ce();
    void thread_grp_master_ip_mainFunction_fu_143_ap_ce();
    void thread_grp_master_ip_mainFunction_fu_143_ap_start();
    void thread_grp_master_ip_mainFunction_fu_143_input_V_read();
    void thread_grp_master_ip_mainFunction_fu_143_p_read();
    void thread_grp_master_ip_mainFunction_fu_143_p_read2();
    void thread_grp_master_ip_mainFunction_fu_143_p_read5();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_ck_a_V_read();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_ck_b_V_read();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_count_V_i();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_current_out_byte_V_read();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_gnss_state_V_read();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_next_out_byte_V_i();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_previous_input_V_i();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_0_i();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_1_i();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_tempCoordinates_2_i();
    void thread_grp_master_ip_mainFunction_fu_143_uart_to_coordinates_uart_state_V_i();
    void thread_isNeg_fu_441_p3();
    void thread_loc_V_1_fu_419_p1();
    void thread_loc_V_fu_409_p4();
    void thread_master_ip_AXILiteS_s_axi_U_ap_dummy_ce();
    void thread_p_Result_1_fu_423_p3();
    void thread_p_Val2_3_fu_514_p3();
    void thread_p_Val2_5_fu_527_p3();
    void thread_p_Val2_7_i_i_i_fu_521_p2();
    void thread_p_Val2_s_fu_398_p1();
    void thread_sh_assign_1_cast_fu_467_p1();
    void thread_sh_assign_1_fu_459_p3();
    void thread_sh_assign_fu_435_p2();
    void thread_tmp_100_i_fu_393_p2();
    void thread_tmp_3_fu_501_p1();
    void thread_tmp_4_fu_504_p4();
    void thread_tmp_88_i_i_i_cast_fu_471_p1();
    void thread_tmp_88_i_i_i_fu_492_p1();
    void thread_tmp_89_i_i_i_fu_475_p2();
    void thread_tmp_91_i_i_i_fu_495_p2();
    void thread_tmp_96_i_fu_388_p2();
    void thread_tmp_i_fu_383_p2();
    void thread_tmp_i_i_i_13_fu_449_p2();
    void thread_tmp_i_i_i_cast_fu_455_p1();
    void thread_tmp_i_i_i_fu_489_p1();
    void thread_tmp_i_i_i_i_cast1_fu_431_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
