[2025-10-28 16:23:49,321] Running step: step_qonnx_to_finn [1/10]
[2025-10-28 16:23:49,322] Running step: step_tidy_up [2/10]
[2025-10-28 16:23:49,335] Running step: step_streamline [3/10]
[2025-10-28 16:23:49,682] /home/changhong/prj/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:136: UserWarning: Assuming 2D input is NC
[2025-10-28 16:23:49,682]   warnings.warn("Assuming 2D input is NC")
[2025-10-28 16:23:49,683] Running step: step_convert_to_hw [4/10]
[2025-10-28 16:23:49,686] Running step: step_create_dataflow_partition [5/10]
[2025-10-28 16:23:49,687] Running step: step_specialize_layers [6/10]
[2025-10-28 16:23:49,689] Running step: step_target_fps_parallelization [7/10]
[2025-10-28 16:23:49,692] Running step: step_apply_folding_config [8/10]
[2025-10-28 16:23:49,693] Running step: step_minimize_bit_width [9/10]
[2025-10-28 16:23:49,694] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:513: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-10-28 16:23:49,694]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-28 16:23:49,695] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:513: UserWarning: Clipping some thresholds in MVAU_hls_1
[2025-10-28 16:23:49,695]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-28 16:23:49,696] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:513: UserWarning: Clipping some thresholds in MVAU_hls_2
[2025-10-28 16:23:49,696]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-28 16:23:49,698] Running step: step_generate_estimate_reports [10/10]
[2025-10-28 16:23:49,709] Running step: step_qonnx_to_finn [1/19]
[2025-10-28 16:23:49,709] Running step: step_tidy_up [2/19]
[2025-10-28 16:23:49,723] Running step: step_streamline [3/19]
[2025-10-28 16:23:50,068] Running step: step_convert_to_hw [4/19]
[2025-10-28 16:23:50,071] Running step: step_create_dataflow_partition [5/19]
[2025-10-28 16:23:50,073] Running step: step_specialize_layers [6/19]
[2025-10-28 16:23:50,074] Running step: step_target_fps_parallelization [7/19]
[2025-10-28 16:23:50,078] Running step: step_apply_folding_config [8/19]
[2025-10-28 16:23:50,078] Running step: step_minimize_bit_width [9/19]
[2025-10-28 16:23:50,083] Running step: step_generate_estimate_reports [10/19]
[2025-10-28 16:23:50,083] Running step: step_hw_codegen [11/19]
[2025-10-28 16:23:50,315] Running step: step_hw_ipgen [12/19]
[2025-10-28 16:24:46,575] Running step: step_set_fifo_depths [13/19]
[2025-10-28 16:24:46,583] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-28 16:24:46,583]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:24:46,584] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-28 16:24:46,584]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:24:46,585] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-10-28 16:24:46,585]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:24:46,585] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-10-28 16:24:46,585]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:24:46,611] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-10-28 16:24:46,611]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:24:46,612] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-10-28 16:24:46,612]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:24:46,612] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-28 16:24:46,613]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:24:46,614] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-28 16:24:46,614]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:25:24,637] Vivado Simulator v2022.2
[2025-10-28 16:25:24,637] Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-28 16:25:24,637] Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab work.glbl work.finn_design_wrapper -relax -prj rtlsim.prj -dll -s finn_design_wrapper -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 -L floating_point_v7_1_18 -L floating_point_v7_1_15 -L floating_point_v7_1_19
[2025-10-28 16:25:24,637] Multi-threading is on. Using 18 slave threads.
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module glbl
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_0_0
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_flow_control_loop_pipe_sequential_init
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx0_monitor
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx1_monitor
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_mux_42_9_1_1.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mux_42_9_1_1
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_mux_154_40_1_1.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mux_154_40_1_1
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_regslice_both.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both_w1
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_0
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_0
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_wstrm_0
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_1_0
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_2_0
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_flow_control_loop_pipe_sequential_init
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx0_monitor
[2025-10-28 16:25:24,637] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-10-28 16:25:24,637] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx1_monitor
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_mul_2ns_2s_4_1_1.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mul_2ns_2s_4_1_1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_regslice_both.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both_w1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_wstrm_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_3_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_4_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_flow_control_loop_pipe_sequential_init
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx0_monitor
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx1_monitor
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_mul_2ns_2s_4_1_1.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mul_2ns_2s_4_1_1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_regslice_both.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both_w1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_wstrm_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_5_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_flow_control_loop_pipe_no_ap_cont
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx0_monitor
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_mul_2ns_2s_4_1_1.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mul_2ns_2s_4_1_1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_regslice_both.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both_w1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_3
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_wstrm_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_6_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_imp_7OH4JA
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_imp_ZIW0NT
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_imp_1WP2WTL
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_imp_U0RWZQ
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module finn_design
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_epq0zwzq/Q_srl.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_epq0zwzq/StreamingFIFO_rtl_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_memstream_wrapper
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:33]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:34]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:112]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:34]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:36]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:34]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:36]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_k7z7fl7a/Q_srl.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_k7z7fl7a/Q_srl.v:72]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_k7z7fl7a/StreamingFIFO_rtl_1.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc_axi.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc_axi.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc_axi.sv:36]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module dwc
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc.sv:36]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/StreamingDataWidthConverter_rtl_0.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_0
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_evhru1ok/Q_srl.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_evhru1ok/Q_srl.v:72]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_evhru1ok/StreamingFIFO_rtl_2.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_2
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_memstream_wrapper
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:33]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:34]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:112]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axilite' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:32]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:34]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:36]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:33]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:34]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:36]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:33]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_8eeae8wk/Q_srl.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_8eeae8wk/Q_srl.v:72]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_8eeae8wk/StreamingFIFO_rtl_3.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv:36]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv:34]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module dwc
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv:35]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv:36]
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv:34]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/StreamingDataWidthConverter_rtl_1.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_1
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_ukm5unie/Q_srl.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:25:24,638] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_ukm5unie/Q_srl.v:72]
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_ukm5unie/StreamingFIFO_rtl_4.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_4
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_memstream_wrapper
[2025-10-28 16:25:24,638] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv" into library work
[2025-10-28 16:25:24,638] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:33]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:34]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:35]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:112]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axilite' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:32]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:34]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:35]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:36]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:33]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:34]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:35]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:36]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:33]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_lzvdde2a/Q_srl.v" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_lzvdde2a/Q_srl.v:72]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_lzvdde2a/StreamingFIFO_rtl_5.v" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_5
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_memstream_wrapper
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:33]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:34]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:35]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:112]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axilite' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:32]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:34]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:35]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:36]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:33]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:34]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:35]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:36]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:33]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v:72]
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/StreamingFIFO_rtl_6.v" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_6
[2025-10-28 16:25:24,639] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" into library work
[2025-10-28 16:25:24,639] INFO: [VRFC 10-311] analyzing module finn_design_wrapper
[2025-10-28 16:25:24,639] Starting static elaboration
[2025-10-28 16:25:24,639] Pass Through NonSizing Optimizer
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'config_address' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:164]
[2025-10-28 16:25:24,639] WARNING: [VRFC 10-3091] actual bit length 1280 differs from formal bit length 1 for port 'sidx' [/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:171]
[2025-10-28 16:25:24,639] Completed static elaboration
[2025-10-28 16:25:24,639] Starting simulation data flow analysis
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_0_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" Line 32. Module MVAU_hls_0_memstream_wrapper(AXILITE_ADDR_WIDTH=14,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01110,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010100000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_1_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" Line 32. Module MVAU_hls_1_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_2_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" Line 32. Module MVAU_hls_2_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_3_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" Line 32. Module MVAU_hls_3_memstream_wrapper(AXILITE_ADDR_WIDTH=8,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01000,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/StreamingDataWidthConverter_rtl_0.v" Line 32. Module StreamingDataWidthConverter_rtl_0(AXI_IBITS=32,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/StreamingDataWidthConverter_rtl_1.v" Line 32. Module StreamingDataWidthConverter_rtl_1(AXI_IBITS=8,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_epq0zwzq/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=15,width=40) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_k7z7fl7a/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=15,width=32) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_evhru1ok/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_8eeae8wk/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_ukm5unie/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_5_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_lzvdde2a/StreamingFIFO_rtl_5.v" Line 32. Module StreamingFIFO_rtl_5 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=64,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_6_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/StreamingFIFO_rtl_6.v" Line 32. Module StreamingFIFO_rtl_6 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=64,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_0_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" Line 32. Module MVAU_hls_0_memstream_wrapper(AXILITE_ADDR_WIDTH=14,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01110,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010100000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_1_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" Line 32. Module MVAU_hls_1_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_2_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" Line 32. Module MVAU_hls_2_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_3_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" Line 32. Module MVAU_hls_3_memstream_wrapper(AXILITE_ADDR_WIDTH=8,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01000,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/StreamingDataWidthConverter_rtl_0.v" Line 32. Module StreamingDataWidthConverter_rtl_0(AXI_IBITS=32,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/StreamingDataWidthConverter_rtl_1.v" Line 32. Module StreamingDataWidthConverter_rtl_1(AXI_IBITS=8,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_epq0zwzq/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=15,width=40) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_k7z7fl7a/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=15,width=32) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_evhru1ok/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_8eeae8wk/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_ukm5unie/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_5_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_lzvdde2a/StreamingFIFO_rtl_5.v" Line 32. Module StreamingFIFO_rtl_5 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_ylni6nzw/Q_srl.v" Line 72. Module Q_srl(depth=64,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_liftml1r/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_6_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:25:24,639] INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2025-10-28 16:25:24,639] Completed simulation data flow analysis
[2025-10-28 16:25:24,639] Time Resolution for simulation is 1ps
[2025-10-28 16:25:24,639] Compiling module work.glbl
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_mux_154_40_1_1(ID=1,d...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_mux_42_9_1_1(ID=1,din...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_flow_control_loop_pip...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_regslice_both
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0
[2025-10-28 16:25:24,639] Compiling module work.finn_design_MVAU_hls_0_0
[2025-10-28 16:25:24,639] Compiling module work.axilite(ADDR_WIDTH=32'b01110,DAT...
[2025-10-28 16:25:24,639] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:25:24,639] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_memstream_wrapper(AXI...
[2025-10-28 16:25:24,639] Compiling module work.finn_design_MVAU_hls_0_wstrm_0
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_0_imp_7OH4JA
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_mul_2ns_2s_4_1_1(NUM_...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_flow_control_loop_pip...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1
[2025-10-28 16:25:24,639] Compiling module work.finn_design_MVAU_hls_1_0
[2025-10-28 16:25:24,639] Compiling module work.axilite(ADDR_WIDTH=32'b01010,DAT...
[2025-10-28 16:25:24,639] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:25:24,639] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_memstream_wrapper(AXI...
[2025-10-28 16:25:24,639] Compiling module work.finn_design_MVAU_hls_1_wstrm_0
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_1_imp_ZIW0NT
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:25:24,639] Compiling module work.MVAU_hls_2_mul_2ns_2s_4_1_1(NUM_...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_2_flow_control_loop_pip...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_2
[2025-10-28 16:25:24,640] Compiling module work.finn_design_MVAU_hls_2_0
[2025-10-28 16:25:24,640] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:25:24,640] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_2_memstream_wrapper(AXI...
[2025-10-28 16:25:24,640] Compiling module work.finn_design_MVAU_hls_2_wstrm_0
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_2_imp_1WP2WTL
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_3_mul_2ns_2s_4_1_1(NUM_...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_3_flow_control_loop_pip...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_3
[2025-10-28 16:25:24,640] Compiling module work.finn_design_MVAU_hls_3_0
[2025-10-28 16:25:24,640] Compiling module work.axilite(ADDR_WIDTH=32'b01000,DAT...
[2025-10-28 16:25:24,640] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:25:24,640] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_3_memstream_wrapper(AXI...
[2025-10-28 16:25:24,640] Compiling module work.finn_design_MVAU_hls_3_wstrm_0
[2025-10-28 16:25:24,640] Compiling module work.MVAU_hls_3_imp_U0RWZQ
[2025-10-28 16:25:24,640] Compiling module work.dwc(IBITS=32'b0100000,OBITS=32'b...
[2025-10-28 16:25:24,640] Compiling module work.dwc_axi(IBITS=32'b0100000,OBITS=...
[2025-10-28 16:25:24,640] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-10-28 16:25:24,640] Compiling module work.dwc(IBITS=32'b010,OBITS=32'b0100...
[2025-10-28 16:25:24,640] Compiling module work.dwc_axi(IBITS=32'b010,OBITS=32'b...
[2025-10-28 16:25:24,640] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-10-28 16:25:24,640] Compiling module work.Q_srl(depth=15,width=40)
[2025-10-28 16:25:24,640] Compiling module work.StreamingFIFO_rtl_0
[2025-10-28 16:25:24,640] Compiling module work.finn_design_StreamingFIFO_rtl_0_...
[2025-10-28 16:25:24,640] Compiling module work.Q_srl(depth=15,width=32)
[2025-10-28 16:25:24,640] Compiling module work.StreamingFIFO_rtl_1
[2025-10-28 16:25:24,640] Compiling module work.finn_design_StreamingFIFO_rtl_1_...
[2025-10-28 16:25:24,640] Compiling module work.Q_srl(depth=2,width=128)
[2025-10-28 16:25:24,640] Compiling module work.StreamingFIFO_rtl_2
[2025-10-28 16:25:24,640] Compiling module work.finn_design_StreamingFIFO_rtl_2_...
[2025-10-28 16:25:24,640] Compiling module work.Q_srl(depth=2,width=8)
[2025-10-28 16:25:24,640] Compiling module work.StreamingFIFO_rtl_3
[2025-10-28 16:25:24,640] Compiling module work.finn_design_StreamingFIFO_rtl_3_...
[2025-10-28 16:25:24,640] Compiling module work.StreamingFIFO_rtl_4
[2025-10-28 16:25:24,640] Compiling module work.finn_design_StreamingFIFO_rtl_4_...
[2025-10-28 16:25:24,640] Compiling module work.Q_srl(depth=64,width=8)
[2025-10-28 16:25:24,640] Compiling module work.StreamingFIFO_rtl_5
[2025-10-28 16:25:24,640] Compiling module work.finn_design_StreamingFIFO_rtl_5_...
[2025-10-28 16:25:24,640] Compiling module work.StreamingFIFO_rtl_6
[2025-10-28 16:25:24,640] Compiling module work.finn_design_StreamingFIFO_rtl_6_...
[2025-10-28 16:25:24,640] Compiling module work.finn_design
[2025-10-28 16:25:24,640] Compiling module work.finn_design_wrapper
[2025-10-28 16:25:24,640] Built XSI simulation shared library xsim.dir/finn_design_wrapper/xsimk.so
[2025-10-28 16:25:25,326] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-28 16:25:25,326]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:25:25,326] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-10-28 16:25:25,326]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:25:25,326] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-28 16:25:25,326]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:25:25,327] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-10-28 16:25:25,327]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:25:25,327] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-10-28 16:25:25,327]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:25:25,327] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-10-28 16:25:25,327]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-28 16:25:25,351] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-10-28 16:25:25,351]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:25:25,353] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-10-28 16:25:25,353]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:25:25,354] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-28 16:25:25,354]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:25:25,355] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-28 16:25:25,355]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-28 16:25:25,370] Running step: step_create_stitched_ip [14/19]
[2025-10-28 16:25:59,677] Vivado stitched IP written into output/unsw/output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-28 16:25:59,678] Running step: step_measure_rtlsim_performance [15/19]
[2025-10-28 16:26:03,016] Vivado Simulator v2022.2
[2025-10-28 16:26:03,016] Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-28 16:26:03,016] Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab work.glbl work.finn_design_wrapper -relax -prj rtlsim.prj -dll -s finn_design_wrapper -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 -L floating_point_v7_1_18 -L floating_point_v7_1_15 -L floating_point_v7_1_19
[2025-10-28 16:26:03,016] Multi-threading is on. Using 18 slave threads.
[2025-10-28 16:26:03,016] INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" into library work
[2025-10-28 16:26:03,016] INFO: [VRFC 10-311] analyzing module glbl
[2025-10-28 16:26:03,016] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" into library work
[2025-10-28 16:26:03,016] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_0_0
[2025-10-28 16:26:03,016] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-10-28 16:26:03,016] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_flow_control_loop_pipe_sequential_init
[2025-10-28 16:26:03,016] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:26:03,016] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx0_monitor
[2025-10-28 16:26:03,016] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-10-28 16:26:03,016] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx1_monitor
[2025-10-28 16:26:03,016] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-10-28 16:26:03,016] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_mux_42_9_1_1.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mux_42_9_1_1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_mux_154_40_1_1.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mux_154_40_1_1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0_regslice_both.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both_w1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a2cc/hdl/verilog/MVAU_hls_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_wstrm_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_1_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_2_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_flow_control_loop_pipe_sequential_init
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx0_monitor
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx1_monitor
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_mul_2ns_2s_4_1_1.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mul_2ns_2s_4_1_1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1_regslice_both.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both_w1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ae8b/hdl/verilog/MVAU_hls_1.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_wstrm_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_3_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_4_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_flow_control_loop_pipe_sequential_init
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx0_monitor
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx1_monitor
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_mul_2ns_2s_4_1_1.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mul_2ns_2s_4_1_1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2_regslice_both.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both_w1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/00a8/hdl/verilog/MVAU_hls_2.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_wstrm_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_5_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_flow_control_loop_pipe_no_ap_cont
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx0_monitor
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_mul_2ns_2s_4_1_1.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mul_2ns_2s_4_1_1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3_regslice_both.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both_w1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/aed4/hdl/verilog/MVAU_hls_3.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_3
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_wstrm_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_6_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_imp_7OH4JA
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_imp_ZIW0NT
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_imp_1WP2WTL
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_imp_U0RWZQ
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module finn_design
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_jc5i55s5/Q_srl.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_jc5i55s5/StreamingFIFO_rtl_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_memstream_wrapper
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:33]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:34]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:35]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/axilite.sv:112]
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:34]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:35]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:36]
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:34]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:35]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:36]
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_h7_6bclh/Q_srl.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_h7_6bclh/Q_srl.v:72]
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_h7_6bclh/StreamingFIFO_rtl_1.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc_axi.sv" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc_axi.sv:35]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc_axi.sv:36]
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc.sv" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module dwc
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc.sv:35]
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/dwc.sv:36]
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/StreamingDataWidthConverter_rtl_0.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_0
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_t2_zi2h0/Q_srl.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:26:03,017] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_t2_zi2h0/Q_srl.v:72]
[2025-10-28 16:26:03,017] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_t2_zi2h0/StreamingFIFO_rtl_2.v" into library work
[2025-10-28 16:26:03,017] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_2
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_memstream_wrapper
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:33]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:112]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axilite' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/axilite.sv:32]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:33]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:33]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_1urdxw48/Q_srl.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_1urdxw48/Q_srl.v:72]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_1urdxw48/StreamingFIFO_rtl_3.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv:34]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module dwc
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv:34]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/StreamingDataWidthConverter_rtl_1.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_1
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_k9bkzc9a/Q_srl.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_k9bkzc9a/Q_srl.v:72]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_k9bkzc9a/StreamingFIFO_rtl_4.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_4
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_memstream_wrapper
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:33]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:112]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axilite' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/axilite.sv:32]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:33]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:33]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_xad21znl/Q_srl.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_xad21znl/Q_srl.v:72]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_xad21znl/StreamingFIFO_rtl_5.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_5
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_memstream_wrapper
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module axilite
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'ADDR_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:33]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'IP_DATA_WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3380] identifier 'snk_re' is used before its declaration [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:112]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axilite' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv:32]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:33]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module memstream
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'SETS' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:34]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:35]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:36]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:33]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v:72]
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/StreamingFIFO_rtl_6.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_6
[2025-10-28 16:26:03,018] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" into library work
[2025-10-28 16:26:03,018] INFO: [VRFC 10-311] analyzing module finn_design_wrapper
[2025-10-28 16:26:03,018] Starting static elaboration
[2025-10-28 16:26:03,018] Pass Through NonSizing Optimizer
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'config_address' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:164]
[2025-10-28 16:26:03,018] WARNING: [VRFC 10-3091] actual bit length 1280 differs from formal bit length 1 for port 'sidx' [/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:171]
[2025-10-28 16:26:03,018] Completed static elaboration
[2025-10-28 16:26:03,018] Starting simulation data flow analysis
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_0_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" Line 32. Module MVAU_hls_0_memstream_wrapper(AXILITE_ADDR_WIDTH=14,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01110,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010100000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_1_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" Line 32. Module MVAU_hls_1_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_2_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" Line 32. Module MVAU_hls_2_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_3_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" Line 32. Module MVAU_hls_3_memstream_wrapper(AXILITE_ADDR_WIDTH=8,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01000,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/StreamingDataWidthConverter_rtl_0.v" Line 32. Module StreamingDataWidthConverter_rtl_0(AXI_IBITS=32,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/StreamingDataWidthConverter_rtl_1.v" Line 32. Module StreamingDataWidthConverter_rtl_1(AXI_IBITS=8,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_jc5i55s5/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=32,width=40) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_h7_6bclh/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=32) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_t2_zi2h0/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_1urdxw48/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_k9bkzc9a/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_5_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_xad21znl/StreamingFIFO_rtl_5.v" Line 32. Module StreamingFIFO_rtl_5 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_6_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/StreamingFIFO_rtl_6.v" Line 32. Module StreamingFIFO_rtl_6 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_0_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" Line 32. Module MVAU_hls_0_memstream_wrapper(AXILITE_ADDR_WIDTH=14,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01110,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010100000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b0111100,WIDTH=32'b010100000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_1_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" Line 32. Module MVAU_hls_1_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_2_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" Line 32. Module MVAU_hls_2_memstream_wrapper(AXILITE_ADDR_WIDTH=10,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b010000000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" Line 53. Module finn_design_MVAU_hls_3_wstrm_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" Line 32. Module MVAU_hls_3_memstream_wrapper(AXILITE_ADDR_WIDTH=8,SET_BITS=1) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" Line 33. Module memstream_axi(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat",PUMPED_MEMORY=1'b0) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/axilite.sv" Line 32. Module axilite(ADDR_WIDTH=32'b01000,DATA_WIDTH=32'b0100000,IP_DATA_WIDTH=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" Line 33. Module memstream(SETS=32'b01,DEPTH=32'b01000000,WIDTH=32'b01000,INIT_FILE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat") doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_tt9rbta6/StreamingDataWidthConverter_rtl_0.v" Line 32. Module StreamingDataWidthConverter_rtl_0(AXI_IBITS=32,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b0100000,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/StreamingDataWidthConverter_rtl_1.v" Line 32. Module StreamingDataWidthConverter_rtl_1(AXI_IBITS=8,AXI_OBITS=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc_axi.sv" Line 34. Module dwc_axi(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qngqboae/dwc.sv" Line 34. Module dwc(IBITS=32'b010,OBITS=32'b010000000) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_0_jc5i55s5/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=32,width=40) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_1_h7_6bclh/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=32) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,018] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_2_t2_zi2h0/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_3_1urdxw48/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_4_k9bkzc9a/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=128) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_5_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_5_xad21znl/StreamingFIFO_rtl_5.v" Line 32. Module StreamingFIFO_rtl_5 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/code_gen_ipgen_StreamingFIFO_rtl_6_0gtyxkjf/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] WARNING: [XSIM 43-4099] "/tmp/finn_dev_changhong/vivado_stitch_proj_008s7qic/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_6_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-10-28 16:26:03,019] INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2025-10-28 16:26:03,019] Completed simulation data flow analysis
[2025-10-28 16:26:03,019] Time Resolution for simulation is 1ps
[2025-10-28 16:26:03,019] Compiling module work.glbl
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_mux_154_40_1_1(ID=1,d...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_mux_42_9_1_1(ID=1,din...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_flow_control_loop_pip...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_regslice_both
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_0_0
[2025-10-28 16:26:03,019] Compiling module work.axilite(ADDR_WIDTH=32'b01110,DAT...
[2025-10-28 16:26:03,019] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:26:03,019] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_memstream_wrapper(AXI...
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_0_wstrm_0
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_0_imp_7OH4JA
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_mul_2ns_2s_4_1_1(NUM_...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_flow_control_loop_pip...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_1_0
[2025-10-28 16:26:03,019] Compiling module work.axilite(ADDR_WIDTH=32'b01010,DAT...
[2025-10-28 16:26:03,019] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:26:03,019] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_memstream_wrapper(AXI...
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_1_wstrm_0
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_1_imp_ZIW0NT
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_mul_2ns_2s_4_1_1(NUM_...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_flow_control_loop_pip...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_2_0
[2025-10-28 16:26:03,019] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:26:03,019] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_memstream_wrapper(AXI...
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_2_wstrm_0
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_2_imp_1WP2WTL
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_3_mul_2ns_2s_4_1_1(NUM_...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_3_flow_control_loop_pip...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_3
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_3_0
[2025-10-28 16:26:03,019] Compiling module work.axilite(ADDR_WIDTH=32'b01000,DAT...
[2025-10-28 16:26:03,019] Compiling module work.memstream(SETS=32'b01,DEPTH=32'b...
[2025-10-28 16:26:03,019] Compiling module work.memstream_axi(SETS=32'b01,DEPTH=...
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_3_memstream_wrapper(AXI...
[2025-10-28 16:26:03,019] Compiling module work.finn_design_MVAU_hls_3_wstrm_0
[2025-10-28 16:26:03,019] Compiling module work.MVAU_hls_3_imp_U0RWZQ
[2025-10-28 16:26:03,019] Compiling module work.dwc(IBITS=32'b0100000,OBITS=32'b...
[2025-10-28 16:26:03,019] Compiling module work.dwc_axi(IBITS=32'b0100000,OBITS=...
[2025-10-28 16:26:03,019] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-10-28 16:26:03,019] Compiling module work.dwc(IBITS=32'b010,OBITS=32'b0100...
[2025-10-28 16:26:03,019] Compiling module work.dwc_axi(IBITS=32'b010,OBITS=32'b...
[2025-10-28 16:26:03,019] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-10-28 16:26:03,019] Compiling module work.Q_srl(depth=32,width=40)
[2025-10-28 16:26:03,019] Compiling module work.StreamingFIFO_rtl_0
[2025-10-28 16:26:03,019] Compiling module work.finn_design_StreamingFIFO_rtl_0_...
[2025-10-28 16:26:03,019] Compiling module work.Q_srl(depth=2,width=32)
[2025-10-28 16:26:03,019] Compiling module work.StreamingFIFO_rtl_1
[2025-10-28 16:26:03,019] Compiling module work.finn_design_StreamingFIFO_rtl_1_...
[2025-10-28 16:26:03,019] Compiling module work.Q_srl(depth=2,width=128)
[2025-10-28 16:26:03,019] Compiling module work.StreamingFIFO_rtl_2
[2025-10-28 16:26:03,019] Compiling module work.finn_design_StreamingFIFO_rtl_2_...
[2025-10-28 16:26:03,019] Compiling module work.Q_srl(depth=2,width=8)
[2025-10-28 16:26:03,019] Compiling module work.StreamingFIFO_rtl_3
[2025-10-28 16:26:03,019] Compiling module work.finn_design_StreamingFIFO_rtl_3_...
[2025-10-28 16:26:03,019] Compiling module work.StreamingFIFO_rtl_4
[2025-10-28 16:26:03,019] Compiling module work.finn_design_StreamingFIFO_rtl_4_...
[2025-10-28 16:26:03,019] Compiling module work.StreamingFIFO_rtl_5
[2025-10-28 16:26:03,019] Compiling module work.finn_design_StreamingFIFO_rtl_5_...
[2025-10-28 16:26:03,019] Compiling module work.StreamingFIFO_rtl_6
[2025-10-28 16:26:03,019] Compiling module work.finn_design_StreamingFIFO_rtl_6_...
[2025-10-28 16:26:03,019] Compiling module work.finn_design
[2025-10-28 16:26:03,019] Compiling module work.finn_design_wrapper
[2025-10-28 16:26:03,019] Built XSI simulation shared library xsim.dir/finn_design_wrapper/xsimk.so
[2025-10-28 16:26:03,678] Running step: step_out_of_context_synthesis [16/19]
[2025-10-28 16:28:33,517] ap_clk
[2025-10-28 16:28:33,518] xc7z020clg400-1
[2025-10-28 16:28:33,518] 10.000000
[2025-10-28 16:28:33,518] 0
[2025-10-28 16:28:33,518] 
[2025-10-28 16:28:33,518] ****** Vivado v2022.2 (64-bit)
[2025-10-28 16:28:33,518]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-28 16:28:33,518]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-28 16:28:33,518]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-28 16:28:33,518] 
[2025-10-28 16:28:33,518] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-10-28 16:28:33,518] source finn_design_wrapper.tcl
[2025-10-28 16:28:33,518] # set fpga_part "xc7z020clg400-1"
[2025-10-28 16:28:33,518] # set origin_dir "."
[2025-10-28 16:28:33,518] # if { [info exists ::origin_dir_loc] } {
[2025-10-28 16:28:33,518] #   set origin_dir $::origin_dir_loc
[2025-10-28 16:28:33,518] # }
[2025-10-28 16:28:33,518] # variable script_file
[2025-10-28 16:28:33,518] # set script_file "vivadocompile.tcl"
[2025-10-28 16:28:33,518] # proc help {} {
[2025-10-28 16:28:33,518] #   variable script_file
[2025-10-28 16:28:33,518] #   puts "\nDescription:"
[2025-10-28 16:28:33,518] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-10-28 16:28:33,518] #   puts "functionally equivalent to the original project for which this script was"
[2025-10-28 16:28:33,518] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-10-28 16:28:33,518] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-10-28 16:28:33,518] #   puts "Syntax:"
[2025-10-28 16:28:33,518] #   puts "$script_file"
[2025-10-28 16:28:33,518] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-10-28 16:28:33,518] #   puts "$script_file -tclargs \[--help\]\n"
[2025-10-28 16:28:33,518] #   puts "Usage:"
[2025-10-28 16:28:33,518] #   puts "Name                   Description"
[2025-10-28 16:28:33,518] #   puts "-------------------------------------------------------------------------"
[2025-10-28 16:28:33,518] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-10-28 16:28:33,518] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-10-28 16:28:33,518] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-10-28 16:28:33,518] #   puts "                       when this script was generated.\n"
[2025-10-28 16:28:33,518] #   puts "\[--help\]               Print help information for this script"
[2025-10-28 16:28:33,518] #   puts "-------------------------------------------------------------------------\n"
[2025-10-28 16:28:33,518] #   exit 0
[2025-10-28 16:28:33,518] # }
[2025-10-28 16:28:33,518] # if { $::argc > 0 } {
[2025-10-28 16:28:33,518] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-10-28 16:28:33,518] #     set option [string trim [lindex $::argv $i]]
[2025-10-28 16:28:33,518] #     switch -regexp -- $option {
[2025-10-28 16:28:33,518] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-10-28 16:28:33,518] #       "--help"       { help }
[2025-10-28 16:28:33,518] #       default {
[2025-10-28 16:28:33,518] #         if { [regexp {^-} $option] } {
[2025-10-28 16:28:33,518] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-10-28 16:28:33,518] #           return 1
[2025-10-28 16:28:33,518] #         }
[2025-10-28 16:28:33,518] #       }
[2025-10-28 16:28:33,518] #     }
[2025-10-28 16:28:33,518] #   }
[2025-10-28 16:28:33,518] # }
[2025-10-28 16:28:33,518] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-10-28 16:28:33,518] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-10-28 16:28:33,518] # set proj_dir [get_property directory [current_project]]
[2025-10-28 16:28:33,518] # set obj [get_projects vivadocompile]
[2025-10-28 16:28:33,518] # set_property "default_lib" "xil_defaultlib" $obj
[2025-10-28 16:28:33,518] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-10-28 16:28:33,518] # set_property "simulator_language" "Mixed" $obj
[2025-10-28 16:28:33,518] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-10-28 16:28:33,518] #   create_fileset -srcset sources_1
[2025-10-28 16:28:33,518] # }
[2025-10-28 16:28:33,518] # set obj [get_filesets sources_1]
[2025-10-28 16:28:33,518] # source sources.tcl
[2025-10-28 16:28:33,518] ## set files [list \
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_wstrm_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_wstrm_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/MVAU_hls_0_memstream_wrapper.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_154_40_1_1.v"]"\
[2025-10-28 16:28:33,518] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_42_9_1_1.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_memstream_wrapper.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_2ns_2s_4_1_1.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_memstream_wrapper.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_mul_2ns_2s_4_1_1.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_3_memstream_wrapper.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_3_mul_2ns_2s_4_1_1.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/axilite.sv"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-10-28 16:28:33,519] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-10-28 16:28:33,519] ## ]
[2025-10-28 16:28:33,519] ## add_files -norecurse -fileset $obj $files
[2025-10-28 16:28:33,519] # add_files -norecurse -fileset $obj $files
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_memstream_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_mux_154_40_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_mux_42_9_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_memstream_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_mul_2ns_2s_4_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_memstream_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_mul_2ns_2s_4_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_3_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_3_memstream_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_3_mul_2ns_2s_4_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_3_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/MVAU_hls_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/Q_srl.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingFIFO_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingFIFO_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingFIFO_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingFIFO_rtl_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingFIFO_rtl_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingFIFO_rtl_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/StreamingFIFO_rtl_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/axilite.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/dummy_sv_file.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/dwc_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/dwc.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/memstream_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/memstream.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/dummy_vhdl_file.vhd' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-28 16:28:33,519] # source headers.tcl
[2025-10-28 16:28:33,519] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-10-28 16:28:33,519] ## set file [file normalize $file]
[2025-10-28 16:28:33,519] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-10-28 16:28:33,519] ## set_property "file_type" "Verilog Header" $file_obj
[2025-10-28 16:28:33,519] # set obj [get_filesets sources_1]
[2025-10-28 16:28:33,519] # set_property "top" "$argv" $obj
[2025-10-28 16:28:33,519] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-10-28 16:28:33,519] #   create_fileset -constrset constrs_1
[2025-10-28 16:28:33,519] # }
[2025-10-28 16:28:33,519] # set obj [get_filesets constrs_1]
[2025-10-28 16:28:33,519] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-10-28 16:28:33,519] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-10-28 16:28:33,519] # set file "$origin_dir/$argv.xdc"
[2025-10-28 16:28:33,519] # set file [file normalize $file]
[2025-10-28 16:28:33,519] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-10-28 16:28:33,519] # set_property "file_type" "XDC" $file_obj
[2025-10-28 16:28:33,519] # set obj [get_filesets constrs_1]
[2025-10-28 16:28:33,519] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-10-28 16:28:33,519] #   create_fileset -simset sim_1
[2025-10-28 16:28:33,519] # }
[2025-10-28 16:28:33,519] # set obj [get_filesets sim_1]
[2025-10-28 16:28:33,519] # set obj [get_filesets sim_1]
[2025-10-28 16:28:33,519] # set_property "top" "$argv" $obj
[2025-10-28 16:28:33,519] # set_property "xelab.nosort" "1" $obj
[2025-10-28 16:28:33,519] # set_property "xelab.unifast" "" $obj
[2025-10-28 16:28:33,519] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-10-28 16:28:33,519] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-10-28 16:28:33,519] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-10-28 16:28:33,519] # set obj [get_runs synth_1]
[2025-10-28 16:28:33,519] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-10-28 16:28:33,519] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-10-28 16:28:33,519] # current_run -synthesis [get_runs synth_1]
[2025-10-28 16:28:33,519] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-10-28 16:28:33,519] # current_run -implementation [get_runs impl_1]
[2025-10-28 16:28:33,519] # puts "INFO: Project created:vivadocompile"
[2025-10-28 16:28:33,519] INFO: Project created:vivadocompile
[2025-10-28 16:28:33,519] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-10-28 16:28:33,519] [Tue Oct 28 16:26:09 2025] Launched synth_1...
[2025-10-28 16:28:33,519] Run output will be captured here: /tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-10-28 16:28:33,519] [Tue Oct 28 16:26:09 2025] Launched impl_1...
[2025-10-28 16:28:33,519] Run output will be captured here: /tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-10-28 16:28:33,519] # wait_on_run impl_1
[2025-10-28 16:28:33,519] [Tue Oct 28 16:26:09 2025] Waiting for impl_1 to finish...
[2025-10-28 16:28:33,519] 
[2025-10-28 16:28:33,519] *** Running vivado
[2025-10-28 16:28:33,519]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-10-28 16:28:33,519] 
[2025-10-28 16:28:33,519] 
[2025-10-28 16:28:33,519] ****** Vivado v2022.2 (64-bit)
[2025-10-28 16:28:33,519]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-28 16:28:33,519]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-28 16:28:33,519]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-28 16:28:33,519] 
[2025-10-28 16:28:33,519] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-10-28 16:28:33,519] source finn_design_wrapper.tcl -notrace
[2025-10-28 16:28:33,519] Command: link_design -top finn_design_wrapper -part xc7z020clg400-1
[2025-10-28 16:28:33,519] Design is defaulting to srcset: sources_1
[2025-10-28 16:28:33,519] Design is defaulting to constrset: constrs_1
[2025-10-28 16:28:33,519] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-10-28 16:28:33,519] Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2370.910 ; gain = 0.000 ; free physical = 4667 ; free virtual = 48862
[2025-10-28 16:28:33,519] INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
[2025-10-28 16:28:33,519] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-10-28 16:28:33,519] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-28 16:28:33,519] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-28 16:28:33,519] Parsing XDC File [/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-28 16:28:33,519] Finished Parsing XDC File [/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-28 16:28:33,519] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-28 16:28:33,519] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.250 ; gain = 0.000 ; free physical = 4587 ; free virtual = 48781
[2025-10-28 16:28:33,519] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-28 16:28:33,519]   A total of 2 instances were transformed.
[2025-10-28 16:28:33,519]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-10-28 16:28:33,519] 
[2025-10-28 16:28:33,520] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-28 16:28:33,520] link_design completed successfully
[2025-10-28 16:28:33,520] Command: opt_design
[2025-10-28 16:28:33,520] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,520] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,520] Running DRC as a precondition to command opt_design
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting DRC Task
[2025-10-28 16:28:33,520] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-28 16:28:33,520] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-10-28 16:28:33,520] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2652.094 ; gain = 86.844 ; free physical = 4573 ; free virtual = 48764
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting Cache Timing Information Task
[2025-10-28 16:28:33,520] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-28 16:28:33,520] Ending Cache Timing Information Task | Checksum: 8774d19a
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3106.953 ; gain = 454.859 ; free physical = 4246 ; free virtual = 48453
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting Logic Optimization Task
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 1 Retarget
[2025-10-28 16:28:33,520] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-28 16:28:33,520] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-10-28 16:28:33,520] Phase 1 Retarget | Checksum: 8774d19a
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3386.812 ; gain = 0.000 ; free physical = 4006 ; free virtual = 48213
[2025-10-28 16:28:33,520] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2 Constant propagation
[2025-10-28 16:28:33,520] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-28 16:28:33,520] Phase 2 Constant propagation | Checksum: d16367b5
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3386.812 ; gain = 0.000 ; free physical = 4006 ; free virtual = 48211
[2025-10-28 16:28:33,520] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 3 Sweep
[2025-10-28 16:28:33,520] Phase 3 Sweep | Checksum: 8b7de8fa
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3386.812 ; gain = 0.000 ; free physical = 4006 ; free virtual = 48211
[2025-10-28 16:28:33,520] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 4 BUFG optimization
[2025-10-28 16:28:33,520] Phase 4 BUFG optimization | Checksum: 8b7de8fa
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3418.828 ; gain = 32.016 ; free physical = 4006 ; free virtual = 48211
[2025-10-28 16:28:33,520] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 5 Shift Register Optimization
[2025-10-28 16:28:33,520] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-10-28 16:28:33,520] Phase 5 Shift Register Optimization | Checksum: 8b7de8fa
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3418.828 ; gain = 32.016 ; free physical = 4006 ; free virtual = 48211
[2025-10-28 16:28:33,520] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 6 Post Processing Netlist
[2025-10-28 16:28:33,520] Phase 6 Post Processing Netlist | Checksum: 8b7de8fa
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3418.828 ; gain = 32.016 ; free physical = 4006 ; free virtual = 48211
[2025-10-28 16:28:33,520] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-10-28 16:28:33,520] Opt_design Change Summary
[2025-10-28 16:28:33,520] =========================
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] -------------------------------------------------------------------------------------------------------------------------
[2025-10-28 16:28:33,520] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-10-28 16:28:33,520] -------------------------------------------------------------------------------------------------------------------------
[2025-10-28 16:28:33,520] |  Retarget                     |               0  |               0  |                                              0  |
[2025-10-28 16:28:33,520] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-10-28 16:28:33,520] |  Sweep                        |               0  |               0  |                                              0  |
[2025-10-28 16:28:33,520] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-10-28 16:28:33,520] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-10-28 16:28:33,520] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-10-28 16:28:33,520] -------------------------------------------------------------------------------------------------------------------------
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting Connectivity Check Task
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3418.828 ; gain = 0.000 ; free physical = 4006 ; free virtual = 48211
[2025-10-28 16:28:33,520] Ending Logic Optimization Task | Checksum: 10cbfc68b
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3418.828 ; gain = 32.016 ; free physical = 4006 ; free virtual = 48211
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting Power Optimization Task
[2025-10-28 16:28:33,520] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-10-28 16:28:33,520] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-28 16:28:33,520] Running Vector-less Activity Propagation...
[2025-10-28 16:28:33,520] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2025-10-28 16:28:33,520] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Finished Running Vector-less Activity Propagation
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting PowerOpt Patch Enables Task
[2025-10-28 16:28:33,520] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2025-10-28 16:28:33,520] INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
[2025-10-28 16:28:33,520] Number of BRAM Ports augmented: 0 newly gated: 44 Total Ports: 44
[2025-10-28 16:28:33,520] Number of Flops added for Enable Generation: 4
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Ending PowerOpt Patch Enables Task | Checksum: fd730e08
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3818 ; free virtual = 48027
[2025-10-28 16:28:33,520] Ending Power Optimization Task | Checksum: fd730e08
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3666.789 ; gain = 247.961 ; free physical = 3818 ; free virtual = 48027
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting Final Cleanup Task
[2025-10-28 16:28:33,520] Ending Final Cleanup Task | Checksum: fd730e08
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3818 ; free virtual = 48027
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting Netlist Obfuscation Task
[2025-10-28 16:28:33,520] Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3818 ; free virtual = 48027
[2025-10-28 16:28:33,520] Ending Netlist Obfuscation Task | Checksum: ec1722a8
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3818 ; free virtual = 48027
[2025-10-28 16:28:33,520] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-28 16:28:33,520] 29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-28 16:28:33,520] opt_design completed successfully
[2025-10-28 16:28:33,520] opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.789 ; gain = 1101.539 ; free physical = 3818 ; free virtual = 48027
[2025-10-28 16:28:33,520] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-28 16:28:33,520] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-28 16:28:33,520] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-10-28 16:28:33,520] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-28 16:28:33,520] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-28 16:28:33,520] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-10-28 16:28:33,520] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-10-28 16:28:33,520] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-10-28 16:28:33,520] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-28 16:28:33,520] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-10-28 16:28:33,520] report_drc completed successfully
[2025-10-28 16:28:33,520] Command: place_design
[2025-10-28 16:28:33,520] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,520] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,520] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-28 16:28:33,520] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-28 16:28:33,520] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-28 16:28:33,520] Running DRC as a precondition to command place_design
[2025-10-28 16:28:33,520] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-28 16:28:33,520] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-28 16:28:33,520] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Starting Placer Task
[2025-10-28 16:28:33,520] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 1 Placer Initialization
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 1.1 Placer Initialization Netlist Sorting
[2025-10-28 16:28:33,520] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3751 ; free virtual = 47968
[2025-10-28 16:28:33,520] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 20310b35
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3751 ; free virtual = 47968
[2025-10-28 16:28:33,520] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3751 ; free virtual = 47968
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-10-28 16:28:33,520] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cde41603
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3749 ; free virtual = 47964
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 1.3 Build Placer Netlist Model
[2025-10-28 16:28:33,520] Phase 1.3 Build Placer Netlist Model | Checksum: 14a8be994
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3770 ; free virtual = 47987
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 1.4 Constrain Clocks/Macros
[2025-10-28 16:28:33,520] Phase 1.4 Constrain Clocks/Macros | Checksum: 14a8be994
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3770 ; free virtual = 47987
[2025-10-28 16:28:33,520] Phase 1 Placer Initialization | Checksum: 14a8be994
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3770 ; free virtual = 47987
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2 Global Placement
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2.1 Floorplanning
[2025-10-28 16:28:33,520] Phase 2.1 Floorplanning | Checksum: f606926b
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3799 ; free virtual = 48017
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2.2 Update Timing before SLR Path Opt
[2025-10-28 16:28:33,520] Phase 2.2 Update Timing before SLR Path Opt | Checksum: e014cd7e
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3797 ; free virtual = 48013
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2.3 Post-Processing in Floorplanning
[2025-10-28 16:28:33,520] Phase 2.3 Post-Processing in Floorplanning | Checksum: e014cd7e
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3797 ; free virtual = 48013
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2.4 Global Placement Core
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[2025-10-28 16:28:33,520] Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20b438525
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3845 ; free virtual = 48053
[2025-10-28 16:28:33,520] 
[2025-10-28 16:28:33,520] Phase 2.4.2 Physical Synthesis In Placer
[2025-10-28 16:28:33,520] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3224 LUT instances to create LUTNM shape
[2025-10-28 16:28:33,520] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-10-28 16:28:33,520] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1467 nets or LUTs. Breaked 0 LUT, combined 1467 existing LUTs and moved 0 existing LUT
[2025-10-28 16:28:33,520] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-10-28 16:28:33,520] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-10-28 16:28:33,520] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-28 16:28:33,520] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-10-28 16:28:33,520] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-10-28 16:28:33,520] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-10-28 16:28:33,520] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-10-28 16:28:33,520] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-10-28 16:28:33,520] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-10-28 16:28:33,520] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-28 16:28:33,521] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3845 ; free virtual = 48053
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Summary of Physical Synthesis Optimizations
[2025-10-28 16:28:33,521] ============================================
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-28 16:28:33,521] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-10-28 16:28:33,521] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-28 16:28:33,521] |  LUT Combining                                    |            0  |           1467  |                  1467  |           0  |           1  |  00:00:00  |
[2025-10-28 16:28:33,521] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-28 16:28:33,521] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-28 16:28:33,521] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-28 16:28:33,521] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-28 16:28:33,521] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-28 16:28:33,521] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-28 16:28:33,521] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-28 16:28:33,521] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-28 16:28:33,521] |  Total                                            |            0  |           1467  |                  1467  |           0  |           4  |  00:00:00  |
[2025-10-28 16:28:33,521] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18cc9f585
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3844 ; free virtual = 48053
[2025-10-28 16:28:33,521] Phase 2.4 Global Placement Core | Checksum: 12cb3eced
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3843 ; free virtual = 48051
[2025-10-28 16:28:33,521] Phase 2 Global Placement | Checksum: 12cb3eced
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3843 ; free virtual = 48051
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3 Detail Placement
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3.1 Commit Multi Column Macros
[2025-10-28 16:28:33,521] Phase 3.1 Commit Multi Column Macros | Checksum: 143d5dd6a
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3845 ; free virtual = 48051
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-10-28 16:28:33,521] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b95a123
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3867 ; free virtual = 48070
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3.3 Area Swap Optimization
[2025-10-28 16:28:33,521] Phase 3.3 Area Swap Optimization | Checksum: 1e94ca725
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3879 ; free virtual = 48082
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3.4 Pipeline Register Optimization
[2025-10-28 16:28:33,521] Phase 3.4 Pipeline Register Optimization | Checksum: 16b11769e
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3879 ; free virtual = 48082
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3.5 Small Shape Detail Placement
[2025-10-28 16:28:33,521] Phase 3.5 Small Shape Detail Placement | Checksum: faefd276
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3870 ; free virtual = 48070
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3.6 Re-assign LUT pins
[2025-10-28 16:28:33,521] Phase 3.6 Re-assign LUT pins | Checksum: f804edc8
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3869 ; free virtual = 48069
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 3.7 Pipeline Register Optimization
[2025-10-28 16:28:33,521] Phase 3.7 Pipeline Register Optimization | Checksum: 18e962a95
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3869 ; free virtual = 48069
[2025-10-28 16:28:33,521] Phase 3 Detail Placement | Checksum: 18e962a95
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3869 ; free virtual = 48069
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4 Post Placement Optimization and Clean-Up
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.1 Post Commit Optimization
[2025-10-28 16:28:33,521] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.1.1 Post Placement Optimization
[2025-10-28 16:28:33,521] Post Placement Optimization Initialization | Checksum: 176c2d907
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.1.1.1 BUFG Insertion
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Starting Physical Synthesis Task
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 1 Physical Synthesis Initialization
[2025-10-28 16:28:33,521] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-10-28 16:28:33,521] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.360 | TNS=0.000 |
[2025-10-28 16:28:33,521] Phase 1 Physical Synthesis Initialization | Checksum: 1943eb0ec
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3861 ; free virtual = 48065
[2025-10-28 16:28:33,521] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_in1_V_U/blkStreamOut.oload, BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-28 16:28:33,521] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_in1_V_U/B_V_data_1_load_B, BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-28 16:28:33,521] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/i___192_n_3, BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-28 16:28:33,521] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/E[0], BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-28 16:28:33,521] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_10_fu_27960, BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-28 16:28:33,521] INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-10-28 16:28:33,521] Ending Physical Synthesis Task | Checksum: 1d5eee211
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] Phase 4.1.1.1 BUFG Insertion | Checksum: 176c2d907
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.1.1.2 Post Placement Timing Optimization
[2025-10-28 16:28:33,521] INFO: [Place 30-746] Post Placement Timing Summary WNS=0.596. For the most accurate timing information please run report_timing.
[2025-10-28 16:28:33,521] Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13f81c55e
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] Phase 4.1 Post Commit Optimization | Checksum: 13f81c55e
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.2 Post Placement Cleanup
[2025-10-28 16:28:33,521] Phase 4.2 Post Placement Cleanup | Checksum: 13f81c55e
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.3 Placer Reporting
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.3.1 Print Estimated Congestion
[2025-10-28 16:28:33,521] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-10-28 16:28:33,521]  ____________________________________________________
[2025-10-28 16:28:33,521] |           | Global Congestion | Short Congestion  |
[2025-10-28 16:28:33,521] | Direction | Region Size       | Region Size       |
[2025-10-28 16:28:33,521] |___________|___________________|___________________|
[2025-10-28 16:28:33,521] |      North|                1x1|                2x2|
[2025-10-28 16:28:33,521] |___________|___________________|___________________|
[2025-10-28 16:28:33,521] |      South|                1x1|                1x1|
[2025-10-28 16:28:33,521] |___________|___________________|___________________|
[2025-10-28 16:28:33,521] |       East|                1x1|                1x1|
[2025-10-28 16:28:33,521] |___________|___________________|___________________|
[2025-10-28 16:28:33,521] |       West|                1x1|                1x1|
[2025-10-28 16:28:33,521] |___________|___________________|___________________|
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.3.1 Print Estimated Congestion | Checksum: 13f81c55e
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] Phase 4.3 Placer Reporting | Checksum: 13f81c55e
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48065
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 4.4 Final Placement Cleanup
[2025-10-28 16:28:33,521] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3861 ; free virtual = 48065
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3861 ; free virtual = 48065
[2025-10-28 16:28:33,521] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1db1c30a4
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48064
[2025-10-28 16:28:33,521] Ending Placer Task | Checksum: 1bab38951
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48064
[2025-10-28 16:28:33,521] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-28 16:28:33,521] 71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-28 16:28:33,521] place_design completed successfully
[2025-10-28 16:28:33,521] place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3860 ; free virtual = 48064
[2025-10-28 16:28:33,521] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-28 16:28:33,521] Writing XDEF routing.
[2025-10-28 16:28:33,521] Writing XDEF routing logical nets.
[2025-10-28 16:28:33,521] Writing XDEF routing special nets.
[2025-10-28 16:28:33,521] Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3861 ; free virtual = 48087
[2025-10-28 16:28:33,521] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-10-28 16:28:33,521] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-10-28 16:28:33,521] report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3879 ; free virtual = 48087
[2025-10-28 16:28:33,521] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-10-28 16:28:33,521] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-10-28 16:28:33,521] report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3891 ; free virtual = 48099
[2025-10-28 16:28:33,521] Command: phys_opt_design
[2025-10-28 16:28:33,521] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,521] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Starting Initial Update Timing Task
[2025-10-28 16:28:33,521] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-28 16:28:33,521] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3888 ; free virtual = 48098
[2025-10-28 16:28:33,521] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-10-28 16:28:33,521] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-10-28 16:28:33,521] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-28 16:28:33,521] 80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-28 16:28:33,521] phys_opt_design completed successfully
[2025-10-28 16:28:33,521] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-28 16:28:33,521] Writing XDEF routing.
[2025-10-28 16:28:33,521] Writing XDEF routing logical nets.
[2025-10-28 16:28:33,521] Writing XDEF routing special nets.
[2025-10-28 16:28:33,521] Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3666.789 ; gain = 0.000 ; free physical = 3865 ; free virtual = 48100
[2025-10-28 16:28:33,521] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-10-28 16:28:33,521] Command: route_design
[2025-10-28 16:28:33,521] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,521] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-28 16:28:33,521] Running DRC as a precondition to command route_design
[2025-10-28 16:28:33,521] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-28 16:28:33,521] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-28 16:28:33,521] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Starting Routing Task
[2025-10-28 16:28:33,521] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-10-28 16:28:33,521] 
[2025-10-28 16:28:33,521] Phase 1 Build RT Design
[2025-10-28 16:28:33,521] Checksum: PlaceDB: c37a92fb ConstDB: 0 ShapeSum: f738f656 RouteDB: 0
[2025-10-28 16:28:33,521] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-10-28 16:28:33,521] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,521] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,521] WARNING: [Route 35-198] Port "s_axis_0_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,521] WARNING: [Route 35-198] Port "s_axis_0_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] WARNING: [Route 35-198] Port "s_axis_0_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-28 16:28:33,522] Post Restoration Checksum: NetGraph: a21d9a81 NumContArr: a4d8babd Constraints: 0 Timing: 0
[2025-10-28 16:28:33,522] Phase 1 Build RT Design | Checksum: 146f6553e
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3695.504 ; gain = 28.715 ; free physical = 3837 ; free virtual = 48052
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 2 Router Initialization
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 2.1 Fix Topology Constraints
[2025-10-28 16:28:33,522] Phase 2.1 Fix Topology Constraints | Checksum: 146f6553e
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3704.504 ; gain = 37.715 ; free physical = 3837 ; free virtual = 48052
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 2.2 Pre Route Cleanup
[2025-10-28 16:28:33,522] Phase 2.2 Pre Route Cleanup | Checksum: 146f6553e
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3704.504 ; gain = 37.715 ; free physical = 3837 ; free virtual = 48052
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 0
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 2.3 Update Timing
[2025-10-28 16:28:33,522] Phase 2.3 Update Timing | Checksum: 151d21cce
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3721.387 ; gain = 54.598 ; free physical = 3816 ; free virtual = 48030
[2025-10-28 16:28:33,522] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.734  | TNS=0.000  | WHS=0.007  | THS=0.000  |
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Router Utilization Summary
[2025-10-28 16:28:33,522]   Global Vertical Routing Utilization    = 0 %
[2025-10-28 16:28:33,522]   Global Horizontal Routing Utilization  = 0 %
[2025-10-28 16:28:33,522]   Routable Net Status*
[2025-10-28 16:28:33,522]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-28 16:28:33,522]   Run report_route_status for detailed report.
[2025-10-28 16:28:33,522]   Number of Failed Nets               = 19993
[2025-10-28 16:28:33,522]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-28 16:28:33,522]   Number of Unrouted Nets             = 19993
[2025-10-28 16:28:33,522]   Number of Partially Routed Nets     = 0
[2025-10-28 16:28:33,522]   Number of Node Overlaps             = 0
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 2 Router Initialization | Checksum: 1cf633b58
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3731.918 ; gain = 65.129 ; free physical = 3808 ; free virtual = 48026
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 3 Initial Routing
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 3.1 Global Routing
[2025-10-28 16:28:33,522] Phase 3.1 Global Routing | Checksum: 1cf633b58
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3731.918 ; gain = 65.129 ; free physical = 3808 ; free virtual = 48026
[2025-10-28 16:28:33,522] Phase 3 Initial Routing | Checksum: 1a70e930f
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3810 ; free virtual = 48028
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 4 Rip-up And Reroute
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 4.1 Global Iteration 0
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 3203
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 701
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 260
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 78
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 38
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 11
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 7
[2025-10-28 16:28:33,522]  Number of Nodes with overlaps = 0
[2025-10-28 16:28:33,522] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.782  | TNS=0.000  | WHS=N/A    | THS=N/A    |
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 4.1 Global Iteration 0 | Checksum: 1c34ffc72
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3509 ; free virtual = 47650
[2025-10-28 16:28:33,522] Phase 4 Rip-up And Reroute | Checksum: 1c34ffc72
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3509 ; free virtual = 47650
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 5 Delay and Skew Optimization
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 5.1 Delay CleanUp
[2025-10-28 16:28:33,522] Phase 5.1 Delay CleanUp | Checksum: 1c34ffc72
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3509 ; free virtual = 47650
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 5.2 Clock Skew Optimization
[2025-10-28 16:28:33,522] Phase 5.2 Clock Skew Optimization | Checksum: 1c34ffc72
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3509 ; free virtual = 47650
[2025-10-28 16:28:33,522] Phase 5 Delay and Skew Optimization | Checksum: 1c34ffc72
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3509 ; free virtual = 47650
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 6 Post Hold Fix
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 6.1 Hold Fix Iter
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 6.1.1 Update Timing
[2025-10-28 16:28:33,522] Phase 6.1.1 Update Timing | Checksum: 2144045f5
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3513 ; free virtual = 47653
[2025-10-28 16:28:33,522] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.782  | TNS=0.000  | WHS=0.015  | THS=0.000  |
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 6.1 Hold Fix Iter | Checksum: 1be1c277d
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3513 ; free virtual = 47654
[2025-10-28 16:28:33,522] Phase 6 Post Hold Fix | Checksum: 1be1c277d
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3513 ; free virtual = 47654
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 7 Route finalize
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Router Utilization Summary
[2025-10-28 16:28:33,522]   Global Vertical Routing Utilization    = 3.82111 %
[2025-10-28 16:28:33,522]   Global Horizontal Routing Utilization  = 4.35852 %
[2025-10-28 16:28:33,522]   Routable Net Status*
[2025-10-28 16:28:33,522]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-28 16:28:33,522]   Run report_route_status for detailed report.
[2025-10-28 16:28:33,522]   Number of Failed Nets               = 0
[2025-10-28 16:28:33,522]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-28 16:28:33,522]   Number of Unrouted Nets             = 0
[2025-10-28 16:28:33,522]   Number of Partially Routed Nets     = 0
[2025-10-28 16:28:33,522]   Number of Node Overlaps             = 0
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 7 Route finalize | Checksum: 172998d92
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3513 ; free virtual = 47653
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 8 Verifying routed nets
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522]  Verification completed successfully
[2025-10-28 16:28:33,522] Phase 8 Verifying routed nets | Checksum: 172998d92
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3748.918 ; gain = 82.129 ; free physical = 3513 ; free virtual = 47653
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 9 Depositing Routes
[2025-10-28 16:28:33,522] Phase 9 Depositing Routes | Checksum: 11a79d89c
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3764.926 ; gain = 98.137 ; free physical = 3520 ; free virtual = 47660
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Phase 10 Post Router Timing
[2025-10-28 16:28:33,522] INFO: [Route 35-57] Estimated Timing Summary | WNS=0.782  | TNS=0.000  | WHS=0.015  | THS=0.000  |
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-10-28 16:28:33,522] Phase 10 Post Router Timing | Checksum: 11a79d89c
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3764.926 ; gain = 98.137 ; free physical = 3533 ; free virtual = 47673
[2025-10-28 16:28:33,522] INFO: [Route 35-16] Router Completed Successfully
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3764.926 ; gain = 98.137 ; free physical = 3573 ; free virtual = 47713
[2025-10-28 16:28:33,522] 
[2025-10-28 16:28:33,522] Routing Is Done.
[2025-10-28 16:28:33,522] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-28 16:28:33,522] 94 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-28 16:28:33,522] route_design completed successfully
[2025-10-28 16:28:33,522] route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3764.926 ; gain = 98.137 ; free physical = 3574 ; free virtual = 47714
[2025-10-28 16:28:33,522] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-28 16:28:33,522] Writing XDEF routing.
[2025-10-28 16:28:33,522] Writing XDEF routing logical nets.
[2025-10-28 16:28:33,522] Writing XDEF routing special nets.
[2025-10-28 16:28:33,522] Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3764.926 ; gain = 0.000 ; free physical = 3666 ; free virtual = 47832
[2025-10-28 16:28:33,522] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-10-28 16:28:33,522] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-28 16:28:33,522] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-28 16:28:33,522] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-10-28 16:28:33,523] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-28 16:28:33,523] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-10-28 16:28:33,523] report_drc completed successfully
[2025-10-28 16:28:33,523] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-28 16:28:33,523] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-28 16:28:33,523] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-28 16:28:33,523] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-28 16:28:33,523] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-28 16:28:33,523] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-10-28 16:28:33,523] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_changhong/synth_out_of_context_tbv3z_mh/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-10-28 16:28:33,523] report_methodology completed successfully
[2025-10-28 16:28:33,523] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-28 16:28:33,523] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-28 16:28:33,523] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-28 16:28:33,523] Running Vector-less Activity Propagation...
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] Finished Running Vector-less Activity Propagation
[2025-10-28 16:28:33,523] 106 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-28 16:28:33,523] report_power completed successfully
[2025-10-28 16:28:33,523] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-10-28 16:28:33,523] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-10-28 16:28:33,523] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-10-28 16:28:33,523] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-28 16:28:33,523] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-10-28 16:28:33,523] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-10-28 16:28:33,523] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-10-28 16:28:33,523] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-10-28 16:28:33,523] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-10-28 16:28:33,523] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-28 16:28:33,523] INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 16:28:02 2025...
[2025-10-28 16:28:33,523] [Tue Oct 28 16:28:13 2025] impl_1 finished
[2025-10-28 16:28:33,523] wait_on_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:02:04 . Memory (MB): peak = 2026.367 ; gain = 0.000 ; free physical = 6170 ; free virtual = 50339
[2025-10-28 16:28:33,523] # open_run impl_1
[2025-10-28 16:28:33,523] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-10-28 16:28:33,523] Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2372.938 ; gain = 0.000 ; free physical = 5835 ; free virtual = 50004
[2025-10-28 16:28:33,523] INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
[2025-10-28 16:28:33,523] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-10-28 16:28:33,523] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-28 16:28:33,523] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-28 16:28:33,523] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-10-28 16:28:33,523] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-10-28 16:28:33,523] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-10-28 16:28:33,523] INFO: [Project 1-853] Binary constraint restore complete.
[2025-10-28 16:28:33,523] Reading XDEF placement.
[2025-10-28 16:28:33,523] Reading placer database...
[2025-10-28 16:28:33,523] Reading XDEF routing.
[2025-10-28 16:28:33,523] Read XDEF Files: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3061.039 ; gain = 12.898 ; free physical = 5229 ; free virtual = 49400
[2025-10-28 16:28:33,523] Restored from archive | CPU: 0.640000 secs | Memory: 23.404945 MB |
[2025-10-28 16:28:33,523] Finished XDEF File Restore: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3061.039 ; gain = 12.898 ; free physical = 5229 ; free virtual = 49400
[2025-10-28 16:28:33,523] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.039 ; gain = 0.000 ; free physical = 5306 ; free virtual = 49477
[2025-10-28 16:28:33,523] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-28 16:28:33,523]   A total of 2 instances were transformed.
[2025-10-28 16:28:33,523]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.039 ; gain = 1034.672 ; free physical = 5306 ; free virtual = 49477
[2025-10-28 16:28:33,523] # report_utilization
[2025-10-28 16:28:33,523] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-28 16:28:33,523] ------------------------------------------------------------------------------------
[2025-10-28 16:28:33,523] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-28 16:28:33,523] | Date         : Tue Oct 28 16:28:20 2025
[2025-10-28 16:28:33,523] | Host         : finn_dev_changhong running 64-bit Ubuntu 22.04.1 LTS
[2025-10-28 16:28:33,523] | Command      : report_utilization
[2025-10-28 16:28:33,523] | Design       : finn_design_wrapper
[2025-10-28 16:28:33,523] | Device       : xc7z020clg400-1
[2025-10-28 16:28:33,523] | Speed File   : -1
[2025-10-28 16:28:33,523] | Design State : Routed
[2025-10-28 16:28:33,523] ------------------------------------------------------------------------------------
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] Utilization Design Information
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] Table of Contents
[2025-10-28 16:28:33,523] -----------------
[2025-10-28 16:28:33,523] 1. Slice Logic
[2025-10-28 16:28:33,523] 1.1 Summary of Registers by Type
[2025-10-28 16:28:33,523] 2. Slice Logic Distribution
[2025-10-28 16:28:33,523] 3. Memory
[2025-10-28 16:28:33,523] 4. DSP
[2025-10-28 16:28:33,523] 5. IO and GT Specific
[2025-10-28 16:28:33,523] 6. Clocking
[2025-10-28 16:28:33,523] 7. Specific Feature
[2025-10-28 16:28:33,523] 8. Primitives
[2025-10-28 16:28:33,523] 9. Black Boxes
[2025-10-28 16:28:33,523] 10. Instantiated Netlists
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 1. Slice Logic
[2025-10-28 16:28:33,523] --------------
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2025-10-28 16:28:33,523] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] | Slice LUTs                 |  8451 |     0 |          0 |     53200 | 15.89 |
[2025-10-28 16:28:33,523] |   LUT as Logic             |  7481 |     0 |          0 |     53200 | 14.06 |
[2025-10-28 16:28:33,523] |   LUT as Memory            |   970 |     0 |          0 |     17400 |  5.57 |
[2025-10-28 16:28:33,523] |     LUT as Distributed RAM |     2 |     0 |            |           |       |
[2025-10-28 16:28:33,523] |     LUT as Shift Register  |   968 |     0 |            |           |       |
[2025-10-28 16:28:33,523] | Slice Registers            | 11975 |     0 |          0 |    106400 | 11.25 |
[2025-10-28 16:28:33,523] |   Register as Flip Flop    | 11975 |     0 |          0 |    106400 | 11.25 |
[2025-10-28 16:28:33,523] |   Register as Latch        |     0 |     0 |          0 |    106400 |  0.00 |
[2025-10-28 16:28:33,523] | F7 Muxes                   |    80 |     0 |          0 |     26600 |  0.30 |
[2025-10-28 16:28:33,523] | F8 Muxes                   |    20 |     0 |          0 |     13300 |  0.15 |
[2025-10-28 16:28:33,523] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] * Warning! LUT value is adjusted to account for LUT combining.
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 1.1 Summary of Registers by Type
[2025-10-28 16:28:33,523] --------------------------------
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] +-------+--------------+-------------+--------------+
[2025-10-28 16:28:33,523] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-10-28 16:28:33,523] +-------+--------------+-------------+--------------+
[2025-10-28 16:28:33,523] | 0     |            _ |           - |            - |
[2025-10-28 16:28:33,523] | 0     |            _ |           - |          Set |
[2025-10-28 16:28:33,523] | 0     |            _ |           - |        Reset |
[2025-10-28 16:28:33,523] | 0     |            _ |         Set |            - |
[2025-10-28 16:28:33,523] | 0     |            _ |       Reset |            - |
[2025-10-28 16:28:33,523] | 0     |          Yes |           - |            - |
[2025-10-28 16:28:33,523] | 0     |          Yes |           - |          Set |
[2025-10-28 16:28:33,523] | 4     |          Yes |           - |        Reset |
[2025-10-28 16:28:33,523] | 70    |          Yes |         Set |            - |
[2025-10-28 16:28:33,523] | 11901 |          Yes |       Reset |            - |
[2025-10-28 16:28:33,523] +-------+--------------+-------------+--------------+
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 2. Slice Logic Distribution
[2025-10-28 16:28:33,523] ---------------------------
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2025-10-28 16:28:33,523] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] | Slice                                      |  3776 |     0 |          0 |     13300 | 28.39 |
[2025-10-28 16:28:33,523] |   SLICEL                                   |  2584 |     0 |            |           |       |
[2025-10-28 16:28:33,523] |   SLICEM                                   |  1192 |     0 |            |           |       |
[2025-10-28 16:28:33,523] | LUT as Logic                               |  7481 |     0 |          0 |     53200 | 14.06 |
[2025-10-28 16:28:33,523] |   using O5 output only                     |     0 |       |            |           |       |
[2025-10-28 16:28:33,523] |   using O6 output only                     |  5804 |       |            |           |       |
[2025-10-28 16:28:33,523] |   using O5 and O6                          |  1677 |       |            |           |       |
[2025-10-28 16:28:33,523] | LUT as Memory                              |   970 |     0 |          0 |     17400 |  5.57 |
[2025-10-28 16:28:33,523] |   LUT as Distributed RAM                   |     2 |     0 |            |           |       |
[2025-10-28 16:28:33,523] |     using O5 output only                   |     0 |       |            |           |       |
[2025-10-28 16:28:33,523] |     using O6 output only                   |     2 |       |            |           |       |
[2025-10-28 16:28:33,523] |     using O5 and O6                        |     0 |       |            |           |       |
[2025-10-28 16:28:33,523] |   LUT as Shift Register                    |   968 |     0 |            |           |       |
[2025-10-28 16:28:33,523] |     using O5 output only                   |     0 |       |            |           |       |
[2025-10-28 16:28:33,523] |     using O6 output only                   |   358 |       |            |           |       |
[2025-10-28 16:28:33,523] |     using O5 and O6                        |   610 |       |            |           |       |
[2025-10-28 16:28:33,523] | Slice Registers                            | 11975 |     0 |          0 |    106400 | 11.25 |
[2025-10-28 16:28:33,523] |   Register driven from within the Slice    |  4530 |       |            |           |       |
[2025-10-28 16:28:33,523] |   Register driven from outside the Slice   |  7445 |       |            |           |       |
[2025-10-28 16:28:33,523] |     LUT in front of the register is unused |  4736 |       |            |           |       |
[2025-10-28 16:28:33,523] |     LUT in front of the register is used   |  2709 |       |            |           |       |
[2025-10-28 16:28:33,523] | Unique Control Sets                        |    79 |       |          0 |     13300 |  0.59 |
[2025-10-28 16:28:33,523] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] * * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 3. Memory
[2025-10-28 16:28:33,523] ---------
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] +-------------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2025-10-28 16:28:33,523] +-------------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] | Block RAM Tile    |   22 |     0 |          0 |       140 | 15.71 |
[2025-10-28 16:28:33,523] |   RAMB36/FIFO*    |   22 |     0 |          0 |       140 | 15.71 |
[2025-10-28 16:28:33,523] |     RAMB36E1 only |   22 |       |            |           |       |
[2025-10-28 16:28:33,523] |   RAMB18          |    0 |     0 |          0 |       280 |  0.00 |
[2025-10-28 16:28:33,523] +-------------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 4. DSP
[2025-10-28 16:28:33,523] ------
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] +-----------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] | Site Type | Used | Fixed | Prohibited | Available | Util% |
[2025-10-28 16:28:33,523] +-----------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] | DSPs      |    0 |     0 |          0 |       220 |  0.00 |
[2025-10-28 16:28:33,523] +-----------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 5. IO and GT Specific
[2025-10-28 16:28:33,523] ---------------------
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] +-----------------------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] |          Site Type          | Used | Fixed | Prohibited | Available | Util% |
[2025-10-28 16:28:33,523] +-----------------------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] | Bonded IOB                  |    0 |     0 |          0 |       125 |  0.00 |
[2025-10-28 16:28:33,523] | Bonded IPADs                |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-28 16:28:33,523] | Bonded IOPADs               |    0 |     0 |          0 |       130 |  0.00 |
[2025-10-28 16:28:33,523] | PHY_CONTROL                 |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-28 16:28:33,523] | PHASER_REF                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-28 16:28:33,523] | OUT_FIFO                    |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-28 16:28:33,523] | IN_FIFO                     |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-28 16:28:33,523] | IDELAYCTRL                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-28 16:28:33,523] | IBUFDS                      |    0 |     0 |          0 |       121 |  0.00 |
[2025-10-28 16:28:33,523] | PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-28 16:28:33,523] | PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-28 16:28:33,523] | IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       200 |  0.00 |
[2025-10-28 16:28:33,523] | ILOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-10-28 16:28:33,523] | OLOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-10-28 16:28:33,523] +-----------------------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 
[2025-10-28 16:28:33,523] 6. Clocking
[2025-10-28 16:28:33,524] -----------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] +------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,524] |  Site Type | Used | Fixed | Prohibited | Available | Util% |
[2025-10-28 16:28:33,524] +------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,524] | BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
[2025-10-28 16:28:33,524] | BUFIO      |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-28 16:28:33,524] | MMCME2_ADV |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-28 16:28:33,524] | PLLE2_ADV  |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-28 16:28:33,524] | BUFMRCE    |    0 |     0 |          0 |         8 |  0.00 |
[2025-10-28 16:28:33,524] | BUFHCE     |    0 |     0 |          0 |        72 |  0.00 |
[2025-10-28 16:28:33,524] | BUFR       |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-28 16:28:33,524] +------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 7. Specific Feature
[2025-10-28 16:28:33,524] -------------------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] +-------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,524] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-10-28 16:28:33,524] +-------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,524] | BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-28 16:28:33,524] | CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-28 16:28:33,524] | DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-28 16:28:33,524] | EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-28 16:28:33,524] | FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-28 16:28:33,524] | ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-28 16:28:33,524] | STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-28 16:28:33,524] | XADC        |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-28 16:28:33,524] +-------------+------+-------+------------+-----------+-------+
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 8. Primitives
[2025-10-28 16:28:33,524] -------------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] +----------+-------+---------------------+
[2025-10-28 16:28:33,524] | Ref Name |  Used | Functional Category |
[2025-10-28 16:28:33,524] +----------+-------+---------------------+
[2025-10-28 16:28:33,524] | FDRE     | 11901 |        Flop & Latch |
[2025-10-28 16:28:33,524] | LUT6     |  2908 |                 LUT |
[2025-10-28 16:28:33,524] | LUT3     |  2760 |                 LUT |
[2025-10-28 16:28:33,524] | LUT5     |  2116 |                 LUT |
[2025-10-28 16:28:33,524] | SRL16E   |  1538 |  Distributed Memory |
[2025-10-28 16:28:33,524] | LUT4     |  1045 |                 LUT |
[2025-10-28 16:28:33,524] | CARRY4   |   288 |          CarryLogic |
[2025-10-28 16:28:33,524] | LUT2     |   273 |                 LUT |
[2025-10-28 16:28:33,524] | MUXF7    |    80 |               MuxFx |
[2025-10-28 16:28:33,524] | FDSE     |    70 |        Flop & Latch |
[2025-10-28 16:28:33,524] | LUT1     |    56 |                 LUT |
[2025-10-28 16:28:33,524] | SRLC32E  |    40 |  Distributed Memory |
[2025-10-28 16:28:33,524] | RAMB36E1 |    22 |        Block Memory |
[2025-10-28 16:28:33,524] | MUXF8    |    20 |               MuxFx |
[2025-10-28 16:28:33,524] | FDCE     |     4 |        Flop & Latch |
[2025-10-28 16:28:33,524] | RAMS64E  |     2 |  Distributed Memory |
[2025-10-28 16:28:33,524] +----------+-------+---------------------+
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 9. Black Boxes
[2025-10-28 16:28:33,524] --------------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] +----------+------+
[2025-10-28 16:28:33,524] | Ref Name | Used |
[2025-10-28 16:28:33,524] +----------+------+
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 10. Instantiated Netlists
[2025-10-28 16:28:33,524] -------------------------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] +----------+------+
[2025-10-28 16:28:33,524] | Ref Name | Used |
[2025-10-28 16:28:33,524] +----------+------+
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] # report_timing
[2025-10-28 16:28:33,524] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
[2025-10-28 16:28:33,524] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-28 16:28:33,524] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-28 16:28:33,524] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-28 16:28:33,524] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-10-28 16:28:33,524] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-28 16:28:33,524] ------------------------------------------------------------------------------------
[2025-10-28 16:28:33,524] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-28 16:28:33,524] | Date         : Tue Oct 28 16:28:20 2025
[2025-10-28 16:28:33,524] | Host         : finn_dev_changhong running 64-bit Ubuntu 22.04.1 LTS
[2025-10-28 16:28:33,524] | Command      : report_timing
[2025-10-28 16:28:33,524] | Design       : finn_design_wrapper
[2025-10-28 16:28:33,524] | Device       : 7z020-clg400
[2025-10-28 16:28:33,524] | Speed File   : -1  PRODUCTION 1.12 2019-11-22
[2025-10-28 16:28:33,524] ------------------------------------------------------------------------------------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] Timing Report
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] Slack (MET) :             0.797ns  (required time - arrival time)
[2025-10-28 16:28:33,524]   Source:                 finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
[2025-10-28 16:28:33,524]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-28 16:28:33,524]   Destination:            finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[1]_fret/D
[2025-10-28 16:28:33,524]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-28 16:28:33,524]   Path Group:             ap_clk
[2025-10-28 16:28:33,524]   Path Type:              Setup (Max at Slow Process Corner)
[2025-10-28 16:28:33,524]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-10-28 16:28:33,524]   Data Path Delay:        9.148ns  (logic 1.786ns (19.523%)  route 7.362ns (80.477%))
[2025-10-28 16:28:33,524]   Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
[2025-10-28 16:28:33,524]   Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
[2025-10-28 16:28:33,524]     Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 )
[2025-10-28 16:28:33,524]     Source Clock Delay      (SCD):    0.973ns
[2025-10-28 16:28:33,524]     Clock Pessimism Removal (CPR):    0.000ns
[2025-10-28 16:28:33,524]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-10-28 16:28:33,524]     Total System Jitter     (TSJ):    0.071ns
[2025-10-28 16:28:33,524]     Total Input Jitter      (TIJ):    0.000ns
[2025-10-28 16:28:33,524]     Discrete Jitter          (DJ):    0.000ns
[2025-10-28 16:28:33,524]     Phase Error              (PE):    0.000ns
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-10-28 16:28:33,524]   -------------------------------------------------------------------    -------------------
[2025-10-28 16:28:33,524]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-10-28 16:28:33,524]                                                       0.000     0.000 r  ap_clk (IN)
[2025-10-28 16:28:33,524]                          net (fo=13598, unset)        0.973     0.973    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_clk
[2025-10-28 16:28:33,524]     SLICE_X64Y86         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
[2025-10-28 16:28:33,524]   -------------------------------------------------------------------    -------------------
[2025-10-28 16:28:33,524]     SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
[2025-10-28 16:28:33,524]                          net (fo=93, routed)          1.120     2.549    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
[2025-10-28 16:28:33,524]     SLICE_X67Y81         LUT2 (Prop_lut2_I1_O)        0.150     2.699 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i___109_i_4/O
[2025-10-28 16:28:33,524]                          net (fo=44, routed)          0.613     3.312    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg
[2025-10-28 16:28:33,524]     SLICE_X66Y81         LUT6 (Prop_lut6_I1_O)        0.332     3.644 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i___12_i_9/O
[2025-10-28 16:28:33,524]                          net (fo=5, routed)           0.875     4.519    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i___12_i_9_n_3
[2025-10-28 16:28:33,524]     SLICE_X66Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.643 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i___42_i_2/O
[2025-10-28 16:28:33,524]                          net (fo=103, routed)         1.120     5.763    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i_fu_2752_reg[5]_1
[2025-10-28 16:28:33,524]     SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.887 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/i___44_i_2/O
[2025-10-28 16:28:33,524]                          net (fo=75, routed)          2.572     8.459    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_in1_V_U/add_ln840_633_reg_32653_reg[2]_3
[2025-10-28 16:28:33,524]     SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.150     8.609 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_in1_V_U/i___47_i_3/O
[2025-10-28 16:28:33,524]                          net (fo=1, routed)           0.293     8.902    finn_design_i/MVAU_hls_0/MVAU_hls_0_n_505
[2025-10-28 16:28:33,524]     SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.326     9.228 r  finn_design_i/MVAU_hls_0/i___47/O
[2025-10-28 16:28:33,524]                          net (fo=2, routed)           0.769     9.997    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_in1_V_U/add_ln840_153_reg_31633_reg[1]_fret_0[0]
[2025-10-28 16:28:33,524]     SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.121 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_in1_V_U/add_ln840_153_reg_31633[1]_fret_i_1/O
[2025-10-28 16:28:33,524]                          net (fo=1, routed)           0.000    10.121    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[1]_fret_0
[2025-10-28 16:28:33,524]     SLICE_X51Y46         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[1]_fret/D
[2025-10-28 16:28:33,524]   -------------------------------------------------------------------    -------------------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-10-28 16:28:33,524]                                                       0.000    10.000 r  ap_clk (IN)
[2025-10-28 16:28:33,524]                          net (fo=13598, unset)        0.924    10.924    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-10-28 16:28:33,524]     SLICE_X51Y46         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[1]_fret/C
[2025-10-28 16:28:33,524]                          clock pessimism              0.000    10.924
[2025-10-28 16:28:33,524]                          clock uncertainty           -0.035    10.889
[2025-10-28 16:28:33,524]     SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.029    10.918    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[1]_fret
[2025-10-28 16:28:33,524]   -------------------------------------------------------------------
[2025-10-28 16:28:33,524]                          required time                         10.918
[2025-10-28 16:28:33,524]                          arrival time                         -10.121
[2025-10-28 16:28:33,524]   -------------------------------------------------------------------
[2025-10-28 16:28:33,524]                          slack                                  0.797
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] # report_power
[2025-10-28 16:28:33,524] Command: report_power
[2025-10-28 16:28:33,524] Running Vector-less Activity Propagation...
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] Finished Running Vector-less Activity Propagation
[2025-10-28 16:28:33,524] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-28 16:28:33,524] ----------------------------------------------------------------------------------------
[2025-10-28 16:28:33,524] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-28 16:28:33,524] | Date             : Tue Oct 28 16:28:21 2025
[2025-10-28 16:28:33,524] | Host             : finn_dev_changhong running 64-bit Ubuntu 22.04.1 LTS
[2025-10-28 16:28:33,524] | Command          : report_power
[2025-10-28 16:28:33,524] | Design           : finn_design_wrapper
[2025-10-28 16:28:33,524] | Device           : xc7z020clg400-1
[2025-10-28 16:28:33,524] | Design State     : routed
[2025-10-28 16:28:33,524] | Grade            : commercial
[2025-10-28 16:28:33,524] | Process          : typical
[2025-10-28 16:28:33,524] | Characterization : Production
[2025-10-28 16:28:33,524] ----------------------------------------------------------------------------------------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] Power Report
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] Table of Contents
[2025-10-28 16:28:33,524] -----------------
[2025-10-28 16:28:33,524] 1. Summary
[2025-10-28 16:28:33,524] 1.1 On-Chip Components
[2025-10-28 16:28:33,524] 1.2 Power Supply Summary
[2025-10-28 16:28:33,524] 1.3 Confidence Level
[2025-10-28 16:28:33,524] 2. Settings
[2025-10-28 16:28:33,524] 2.1 Environment
[2025-10-28 16:28:33,524] 2.2 Clock Constraints
[2025-10-28 16:28:33,524] 3. Detailed Reports
[2025-10-28 16:28:33,524] 3.1 By Hierarchy
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] 1. Summary
[2025-10-28 16:28:33,524] ----------
[2025-10-28 16:28:33,524] 
[2025-10-28 16:28:33,524] +--------------------------+--------------+
[2025-10-28 16:28:33,524] | Total On-Chip Power (W)  | 0.310        |
[2025-10-28 16:28:33,524] | Design Power Budget (W)  | Unspecified* |
[2025-10-28 16:28:33,524] | Power Budget Margin (W)  | NA           |
[2025-10-28 16:28:33,524] | Dynamic (W)              | 0.203        |
[2025-10-28 16:28:33,524] | Device Static (W)        | 0.107        |
[2025-10-28 16:28:33,524] | Effective TJA (C/W)      | 11.5         |
[2025-10-28 16:28:33,524] | Max Ambient (C)          | 81.4         |
[2025-10-28 16:28:33,524] | Junction Temperature (C) | 28.6         |
[2025-10-28 16:28:33,524] | Confidence Level         | Medium       |
[2025-10-28 16:28:33,524] | Setting File             | ---          |
[2025-10-28 16:28:33,524] | Simulation Activity File | ---          |
[2025-10-28 16:28:33,524] | Design Nets Matched      | NA           |
[2025-10-28 16:28:33,524] +--------------------------+--------------+
[2025-10-28 16:28:33,525] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 1.1 On-Chip Components
[2025-10-28 16:28:33,525] ----------------------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-28 16:28:33,525] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-10-28 16:28:33,525] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-28 16:28:33,525] | Clocks                   |     0.051 |        3 |       --- |             --- |
[2025-10-28 16:28:33,525] | Slice Logic              |     0.053 |    23182 |       --- |             --- |
[2025-10-28 16:28:33,525] |   LUT as Logic           |     0.049 |     7481 |     53200 |           14.06 |
[2025-10-28 16:28:33,525] |   Register               |     0.002 |    11975 |    106400 |           11.25 |
[2025-10-28 16:28:33,525] |   CARRY4                 |     0.001 |      288 |     13300 |            2.17 |
[2025-10-28 16:28:33,525] |   LUT as Shift Register  |     0.001 |      968 |     17400 |            5.56 |
[2025-10-28 16:28:33,525] |   Others                 |     0.000 |       81 |       --- |             --- |
[2025-10-28 16:28:33,525] |   F7/F8 Muxes            |     0.000 |      100 |     53200 |            0.19 |
[2025-10-28 16:28:33,525] |   LUT as Distributed RAM |     0.000 |        2 |     17400 |            0.01 |
[2025-10-28 16:28:33,525] | Signals                  |     0.062 |    19993 |       --- |             --- |
[2025-10-28 16:28:33,525] | Block RAM                |     0.037 |       22 |       140 |           15.71 |
[2025-10-28 16:28:33,525] | Static Power             |     0.107 |          |           |                 |
[2025-10-28 16:28:33,525] | Total                    |     0.310 |          |           |                 |
[2025-10-28 16:28:33,525] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 1.2 Power Supply Summary
[2025-10-28 16:28:33,525] ------------------------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-28 16:28:33,525] | Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-10-28 16:28:33,525] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-28 16:28:33,525] | Vccint    |       1.000 |     0.209 |       0.200 |      0.009 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] | Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
[2025-10-28 16:28:33,525] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 1.3 Confidence Level
[2025-10-28 16:28:33,525] --------------------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-28 16:28:33,525] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-10-28 16:28:33,525] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-28 16:28:33,525] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-10-28 16:28:33,525] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-10-28 16:28:33,525] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-10-28 16:28:33,525] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-10-28 16:28:33,525] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-10-28 16:28:33,525] |                             |            |                                                |                                                                                                            |
[2025-10-28 16:28:33,525] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-10-28 16:28:33,525] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 2. Settings
[2025-10-28 16:28:33,525] -----------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 2.1 Environment
[2025-10-28 16:28:33,525] ---------------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] +-----------------------+------------------------+
[2025-10-28 16:28:33,525] | Ambient Temp (C)      | 25.0                   |
[2025-10-28 16:28:33,525] | ThetaJA (C/W)         | 11.5                   |
[2025-10-28 16:28:33,525] | Airflow (LFM)         | 250                    |
[2025-10-28 16:28:33,525] | Heat Sink             | none                   |
[2025-10-28 16:28:33,525] | ThetaSA (C/W)         | 0.0                    |
[2025-10-28 16:28:33,525] | Board Selection       | medium (10"x10")       |
[2025-10-28 16:28:33,525] | # of Board Layers     | 8to11 (8 to 11 Layers) |
[2025-10-28 16:28:33,525] | Board Temperature (C) | 25.0                   |
[2025-10-28 16:28:33,525] +-----------------------+------------------------+
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 2.2 Clock Constraints
[2025-10-28 16:28:33,525] ---------------------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] +--------+--------+-----------------+
[2025-10-28 16:28:33,525] | Clock  | Domain | Constraint (ns) |
[2025-10-28 16:28:33,525] +--------+--------+-----------------+
[2025-10-28 16:28:33,525] | ap_clk | ap_clk |            10.0 |
[2025-10-28 16:28:33,525] +--------+--------+-----------------+
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 3. Detailed Reports
[2025-10-28 16:28:33,525] -------------------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 3.1 By Hierarchy
[2025-10-28 16:28:33,525] ----------------
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] +------------------------+-----------+
[2025-10-28 16:28:33,525] | Name                   | Power (W) |
[2025-10-28 16:28:33,525] +------------------------+-----------+
[2025-10-28 16:28:33,525] | finn_design_wrapper    |     0.203 |
[2025-10-28 16:28:33,525] |   finn_design_i        |     0.203 |
[2025-10-28 16:28:33,525] |     MVAU_hls_0         |     0.159 |
[2025-10-28 16:28:33,525] |       MVAU_hls_0       |     0.102 |
[2025-10-28 16:28:33,525] |       MVAU_hls_0_wstrm |     0.053 |
[2025-10-28 16:28:33,525] |     MVAU_hls_1         |     0.020 |
[2025-10-28 16:28:33,525] |       MVAU_hls_1       |     0.012 |
[2025-10-28 16:28:33,525] |       MVAU_hls_1_wstrm |     0.009 |
[2025-10-28 16:28:33,525] |     MVAU_hls_2         |     0.018 |
[2025-10-28 16:28:33,525] |       MVAU_hls_2       |     0.010 |
[2025-10-28 16:28:33,525] |       MVAU_hls_2_wstrm |     0.008 |
[2025-10-28 16:28:33,525] |     MVAU_hls_3         |     0.001 |
[2025-10-28 16:28:33,525] +------------------------+-----------+
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 
[2025-10-28 16:28:33,525] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-28 16:28:33,525] report_power completed successfully
[2025-10-28 16:28:33,525] # set util [report_utilization -return_string]
[2025-10-28 16:28:33,525] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-10-28 16:28:33,525] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-10-28 16:28:33,525] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-10-28 16:28:33,525] # set util_dsp [exec echo $util | grep DSP | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-10-28 16:28:33,525] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-10-28 16:28:33,525] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}'.
[2025-10-28 16:28:33,525] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-10-28 16:28:33,525] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-10-28 16:28:33,525] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-10-28 16:28:33,525] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-10-28 16:28:33,525] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-10-28 16:28:33,525] # set vivado_version [version -short]
[2025-10-28 16:28:33,525] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-10-28 16:28:33,525] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-10-28 16:28:33,525] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-10-28 16:28:33,525] LUT: 8451 FF: 11975 DSP: 4.DSP BRAM: 22
[2025-10-28 16:28:33,525] # set fp [open res.txt w]
[2025-10-28 16:28:33,525] # puts $fp "LUT=$util_lut"
[2025-10-28 16:28:33,525] # puts $fp "LUTRAM=$util_lutram"
[2025-10-28 16:28:33,525] # puts $fp "FF=$util_ff"
[2025-10-28 16:28:33,525] # puts $fp "DSP=$util_dsp"
[2025-10-28 16:28:33,525] # puts $fp "BRAM=$util_bram"
[2025-10-28 16:28:33,525] # puts $fp "BRAM_18K=$util_bram18"
[2025-10-28 16:28:33,525] # puts $fp "BRAM_36K=$util_bram36"
[2025-10-28 16:28:33,525] # puts $fp "URAM=$util_uram"
[2025-10-28 16:28:33,525] # puts $fp "Carry=$util_carry"
[2025-10-28 16:28:33,525] # puts $fp "WNS=$time_wns"
[2025-10-28 16:28:33,525] # puts $fp "Delay=$time_wns"
[2025-10-28 16:28:33,525] # puts $fp "vivado_version=$vivado_version"
[2025-10-28 16:28:33,525] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-10-28 16:28:33,525] # close $fp
[2025-10-28 16:28:33,525] # exit
[2025-10-28 16:28:33,525] INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 16:28:23 2025...
[2025-10-28 16:28:33,525] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:37: no matches found: ../*.vhd
[2025-10-28 16:28:33,525] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:39: no matches found: ../*.h
[2025-10-28 16:28:33,525] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:40: no matches found: ../*.xdc
[2025-10-28 16:28:33,525] cat: finn_design_wrapper.xdc: input file is output file
[2025-10-28 16:28:33,525] ['LUT', '8451']
[2025-10-28 16:28:33,525] ['LUTRAM', '970']
[2025-10-28 16:28:33,525] ['FF', '11975']
[2025-10-28 16:28:33,525] ['DSP', '4.DSP']
[2025-10-28 16:28:33,525] ['BRAM', '22']
[2025-10-28 16:28:33,525] ['BRAM_18K', '0']
[2025-10-28 16:28:33,525] ['BRAM_36K', '22']
[2025-10-28 16:28:33,525] ['URAM', '0']
[2025-10-28 16:28:33,525] ['Carry', '288']
[2025-10-28 16:28:33,525] ['WNS', '0.797']
[2025-10-28 16:28:33,525] ['Delay', '0.797']
[2025-10-28 16:28:33,525] ['vivado_version', '2022.2']
[2025-10-28 16:28:33,525] ['vivado_build_no', '3671981']
[2025-10-28 16:28:33,525] ['']
[2025-10-28 16:28:33,527] Running step: step_synthesize_bitfile [17/19]
[2025-10-28 16:28:33,527] Running step: step_make_driver [18/19]
[2025-10-28 16:28:33,528] /home/changhong/prj/finn/src/finn/builder/build_dataflow_steps.py:767: UserWarning: The step step_make_driver is in the build list but will not be executed since no driver is selected in generate_outputs in your build.py file!
[2025-10-28 16:28:33,528]   warnings.warn(
[2025-10-28 16:28:33,528] Running step: step_deployment_package [19/19]
