Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bb1d6e2d59a74239b373469fecc9f7cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Dreg_IF_ID
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.ID_control
Compiling module xil_defaultlib.GPR
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.Ereg_ID_EX
Compiling module xil_defaultlib.EX_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mult_A_Div
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.Mreg_EX_DM
Compiling module xil_defaultlib.DM_control
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.DMF
Compiling module xil_defaultlib.Wreg_DM_RF
Compiling module xil_defaultlib.WB_control
Compiling module xil_defaultlib.DR_ext
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.hazard_decoder_spford
Compiling module xil_defaultlib.hazard_decoder
Compiling module xil_defaultlib.forward_control
Compiling module xil_defaultlib.hazard_control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
