Startpoint: addr[0] (input port clocked by clk)
Endpoint: _418385_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 v input external delay
   0.06    2.06 v addr[0] (in)
   0.27    2.32 v _196000_/X (sky130_fd_sc_hd__buf_2)
   0.28    2.61 v _199174_/X (sky130_fd_sc_hd__buf_2)
   0.29    2.90 v _199175_/X (sky130_fd_sc_hd__buf_2)
   0.30    3.20 v _199176_/X (sky130_fd_sc_hd__buf_2)
   0.32    3.52 v _199177_/X (sky130_fd_sc_hd__buf_2)
   0.35    3.88 v _199178_/X (sky130_fd_sc_hd__buf_2)
   0.43    4.31 v _199179_/X (sky130_fd_sc_hd__buf_2)
   0.61    4.92 ^ _200592_/Y (sky130_fd_sc_hd__nor4_4)
   0.39    5.31 ^ _203881_/X (sky130_fd_sc_hd__buf_2)
   0.36    5.68 ^ _210931_/X (sky130_fd_sc_hd__buf_2)
   0.62    6.30 ^ _217597_/X (sky130_fd_sc_hd__buf_2)
   0.50    6.81 v _217623_/Y (sky130_fd_sc_hd__nand3_4)
   0.39    7.20 v _217624_/X (sky130_fd_sc_hd__buf_2)
   0.40    7.59 v _217626_/X (sky130_fd_sc_hd__a21o_4)
   0.00    7.59 v _418385_/D (sky130_fd_sc_hd__dfxtp_4)
           7.59   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _418385_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.28    9.72   library setup time
           9.72   data required time
---------------------------------------------------------
           9.72   data required time
          -7.59   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


