#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan  3 12:39:46 2022
# Process ID: 5992
# Current directory: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11792 D:\yingzong\pipeline_5level_CPU\MyCPU\pipeline_5level_CPU\pipeline_5level_CPU.xpr
# Log file: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/vivado.log
# Journal file: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 714.910 ; gain = 88.219
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 762.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 789.590 ; gain = 26.930
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 789.590 ; gain = 28.246
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 833.324 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/m/dp/mux12}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/m/dp/mm1}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 880.621 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/m/dp/mux1/A}} {{/testbench/dut/m/dp/mux1/B}} {{/testbench/dut/m/dp/mux1/choose}} {{/testbench/dut/m/dp/mux1/C}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 889.305 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/m/dp/mux1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/m/dp/mux11/choose}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 889.305 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp/pc1/pc_new}} {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp/rf/ra1}} {{/testbench/dut/m/dp/rf/ra2}} {{/testbench/dut/m/dp/rf/wa3}} {{/testbench/dut/m/dp/rf/wd3}} {{/testbench/dut/m/dp/rf/rd1}} {{/testbench/dut/m/dp/rf/rd2}} {{/testbench/dut/m/dp/rf/rf}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp/rf/we3}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp/alu1/A}} {{/testbench/dut/m/dp/alu1/B}} {{/testbench/dut/m/dp/alu1/result}} {{/testbench/dut/m/dp/alu1/zero}} {{/testbench/dut/m/dp/alu1/op}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp/m32}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp/m31}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.117 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/m/dp/rf/rf}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/m/dp/rf/ra1}} {{/testbench/dut/m/dp/rf/ra2}} {{/testbench/dut/m/dp/rf/wa3}} {{/testbench/dut/m/dp/rf/wd3}} {{/testbench/dut/m/dp/rf/rd1}} {{/testbench/dut/m/dp/rf/rd2}} {{/testbench/dut/m/dp/rf/rf}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/m/dp/m31}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.117 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/testbench/dut/m/dp/mux12}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1531.098 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/m/dp/mm1}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1531.098 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan  3 14:36:47 2022. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.137 ; gain = 17.590
INFO: [Common 17-206] Exiting Webtalk at Mon Jan  3 14:36:47 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1531.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1531.098 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.098 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/m/dp/mux12}} 
