{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638287156762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638287156762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 12:45:56 2021 " "Processing started: Tue Nov 30 12:45:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638287156762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287156762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287156762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638287156852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638287156852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/pedro/projetos quartus/Processador/ProgramCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file Registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.v" "" { Text "/home/pedro/projetos quartus/Processador/Registrador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipFlopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.v" "" { Text "/home/pedro/projetos quartus/Processador/FlipFlopD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorInstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file DecodificadorInstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorInstrucoes " "Found entity 1: DecodificadorInstrucoes" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos quartus/Processador/DecodificadorInstrucoes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/pedro/projetos quartus/Processador/ULA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "/home/pedro/projetos quartus/Processador/MUX2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.v" "" { Text "/home/pedro/projetos quartus/Processador/MUX4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 UnidadeControle.v(40) " "Verilog HDL Declaration information at UnidadeControle.v(40): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 UnidadeControle.v(41) " "Verilog HDL Declaration information at UnidadeControle.v(41): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 UnidadeControle.v(42) " "Verilog HDL Declaration information at UnidadeControle.v(42): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T3 t3 UnidadeControle.v(43) " "Verilog HDL Declaration information at UnidadeControle.v(43): object \"T3\" differs only in case from object \"t3\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T4 t4 UnidadeControle.v(44) " "Verilog HDL Declaration information at UnidadeControle.v(44): object \"T4\" differs only in case from object \"t4\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T5 t5 UnidadeControle.v(45) " "Verilog HDL Declaration information at UnidadeControle.v(45): object \"T5\" differs only in case from object \"t5\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T6 t6 UnidadeControle.v(46) " "Verilog HDL Declaration information at UnidadeControle.v(46): object \"T6\" differs only in case from object \"t6\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T7 t7 UnidadeControle.v(47) " "Verilog HDL Declaration information at UnidadeControle.v(47): object \"T7\" differs only in case from object \"t7\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T8 t8 UnidadeControle.v(48) " "Verilog HDL Declaration information at UnidadeControle.v(48): object \"T8\" differs only in case from object \"t8\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T9 t9 UnidadeControle.v(49) " "Verilog HDL Declaration information at UnidadeControle.v(49): object \"T9\" differs only in case from object \"t9\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file UnidadeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complemento2SinalMag.v 1 1 " "Found 1 design units, including 1 entities, in source file Complemento2SinalMag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2SinalMag " "Found entity 1: Complemento2SinalMag" {  } { { "Complemento2SinalMag.v" "" { Text "/home/pedro/projetos quartus/Processador/Complemento2SinalMag.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Bin2BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.v" "" { Text "/home/pedro/projetos quartus/Processador/Bin2BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg " "Found entity 1: BCD7seg" {  } { { "BCD7seg.v" "" { Text "/home/pedro/projetos quartus/Processador/BCD7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sinal7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file Sinal7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sinal7seg " "Found entity 1: Sinal7seg" {  } { { "Sinal7seg.v" "" { Text "/home/pedro/projetos quartus/Processador/Sinal7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file Debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "/home/pedro/projetos quartus/Processador/Debouncer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeProcessamento.v 1 1 " "Found 1 design units, including 1 entities, in source file UnidadeProcessamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeProcessamento " "Found entity 1: UnidadeProcessamento" {  } { { "UnidadeProcessamento.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeProcessamento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_lab.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU_lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_lab " "Found entity 1: CPU_lab" {  } { { "CPU_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/CPU_lab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160648 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(16) " "Verilog HDL error at Memoria_lab.v(16): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 16 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160648 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(18) " "Verilog HDL error at Memoria_lab.v(18): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 18 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160648 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(20) " "Verilog HDL error at Memoria_lab.v(20): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 20 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160648 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(22) " "Verilog HDL error at Memoria_lab.v(22): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 22 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(24) " "Verilog HDL error at Memoria_lab.v(24): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 24 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(26) " "Verilog HDL error at Memoria_lab.v(26): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 26 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(28) " "Verilog HDL error at Memoria_lab.v(28): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 28 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(30) " "Verilog HDL error at Memoria_lab.v(30): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Memoria_lab.v(32) " "Verilog HDL error at Memoria_lab.v(32): constant value overflow" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 32 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria_lab.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria_lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_lab " "Found entity 1: Memoria_lab" {  } { { "Memoria_lab.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria_lab.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFreq_100Hz.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorFreq_100Hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFreq_100Hz " "Found entity 1: divisorFreq_100Hz" {  } { { "divisorFreq_100Hz.v" "" { Text "/home/pedro/projetos quartus/Processador/divisorFreq_100Hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFreq_1kHz.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorFreq_1kHz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFreq_1kHz " "Found entity 1: divisorFreq_1kHz" {  } { { "divisorFreq_1kHz.v" "" { Text "/home/pedro/projetos quartus/Processador/divisorFreq_1kHz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638287160649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638287160675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFreq_100Hz divisorFreq_100Hz:div100Hz " "Elaborating entity \"divisorFreq_100Hz\" for hierarchy \"divisorFreq_100Hz:div100Hz\"" {  } { { "CPU.v" "div100Hz" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFreq_1kHz divisorFreq_1kHz:div1kHz " "Elaborating entity \"divisorFreq_1kHz\" for hierarchy \"divisorFreq_1kHz:div1kHz\"" {  } { { "CPU.v" "div1kHz" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:DEB " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:DEB\"" {  } { { "CPU.v" "DEB" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "CPU.v" "PC" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:muxREM " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:muxREM\"" {  } { { "CPU.v" "muxREM" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:REM " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:REM\"" {  } { { "CPU.v" "REM" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MEM " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:MEM\"" {  } { { "CPU.v" "MEM" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160678 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 65535 Memoria.v(16) " "Verilog HDL warning at Memoria.v(16): number of words (17) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "Memoria.v" "" { Text "/home/pedro/projetos quartus/Processador/Memoria.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638287160679 "|CPU_lab|CPU:cpu|Memoria:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:muxRDM " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:muxRDM\"" {  } { { "CPU.v" "muxRDM" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2SinalMag Complemento2SinalMag:CompSinMag " "Elaborating entity \"Complemento2SinalMag\" for hierarchy \"Complemento2SinalMag:CompSinMag\"" {  } { { "CPU.v" "CompSinMag" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Bin2BCD:B2BCD " "Elaborating entity \"Bin2BCD\" for hierarchy \"Bin2BCD:B2BCD\"" {  } { { "CPU.v" "B2BCD" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 Bin2BCD.v(83) " "Verilog HDL assignment warning at Bin2BCD.v(83): truncated value with size 20 to match size of target (4)" {  } { { "Bin2BCD.v" "" { Text "/home/pedro/projetos quartus/Processador/Bin2BCD.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638287160680 "|CPU|Bin2BCD:B2BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sinal7seg Sinal7seg:SEG5 " "Elaborating entity \"Sinal7seg\" for hierarchy \"Sinal7seg:SEG5\"" {  } { { "CPU.v" "SEG5" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7seg BCD7seg:SEG4 " "Elaborating entity \"BCD7seg\" for hierarchy \"BCD7seg:SEG4\"" {  } { { "CPU.v" "SEG4" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorInstrucoes DecodificadorInstrucoes:DECOD " "Elaborating entity \"DecodificadorInstrucoes\" for hierarchy \"DecodificadorInstrucoes:DECOD\"" {  } { { "CPU.v" "DECOD" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160682 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Rread UnidadeControle.v(162) " "Can't resolve multiple constant drivers for net \"Rread\" at UnidadeControle.v(162)" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 162 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160685 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "UnidadeControle.v(97) " "Constant driver at UnidadeControle.v(97)" {  } { { "UnidadeControle.v" "" { Text "/home/pedro/projetos quartus/Processador/UnidadeControle.v" 97 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160685 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "UnidadeControle:UC " "Can't elaborate user hierarchy \"UnidadeControle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/pedro/projetos quartus/Processador/CPU.v" 169 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638287160686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638287160711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 30 12:46:00 2021 " "Processing ended: Tue Nov 30 12:46:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638287160711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638287160711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638287160711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160711 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638287160780 ""}
