//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.05"
//Thu Jul 14 20:14:01 2022

//Source file index table:
//file0 "\G:/Git/oscilloscope-fpga/fpga_project/src/adc_controller.vhd"
//file1 "\G:/Git/oscilloscope-fpga/fpga_project/src/dual_adc_bram/dual_adc_bram.vhd"
//file2 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_dcs/clock_sel.vhd"
//file3 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_osc/gowin_osc.vhd"
//file4 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_rpll/gowin_rpll.vhd"
//file5 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_sdpb/dual_bram.vhd"
//file6 "\G:/Git/oscilloscope-fpga/fpga_project/src/line_drawer.vhd"
//file7 "\G:/Git/oscilloscope-fpga/fpga_project/src/top_level.vhd"
//file8 "\G:/Git/oscilloscope-fpga/fpga_project/src/vga_controller.vhd"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  CLOCK_IN_d,
  LCD_CLOCK_d,
  sys_clock
)
;
input CLOCK_IN_d;
output LCD_CLOCK_d;
output sys_clock;
wire main_clock;
wire clkoutp_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(main_clock),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(LCD_CLOCK_d),
    .CLKOUTD3(sys_clock),
    .LOCK(lock_o),
    .CLKIN(CLOCK_IN_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1N-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=12;
defparam rpll_inst.FBDIV_SEL=49;
defparam rpll_inst.FCLKIN="24";
defparam rpll_inst.IDIV_SEL=2;
defparam rpll_inst.ODIV_SEL=2;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module dual_bram (
  sys_clock,
  LCD_CLOCK_d,
  bram_wr_clk_en,
  bram_rd_clk_en,
  bram_din,
  bram_wr_addr,
  bram_rd_addr,
  bram_qout
)
;
input sys_clock;
input LCD_CLOCK_d;
input bram_wr_clk_en;
input bram_rd_clk_en;
input [0:0] bram_din;
input [14:0] bram_wr_addr;
input [14:0] bram_rd_addr;
output [0:0] bram_qout;
wire dff_q_0;
wire [0:0] sdpb_inst_0_DO_o;
wire [0:0] sdpb_inst_1_DO_o;
wire [31:1] DO;
wire [31:1] DO_0;
wire VCC;
wire GND;
  DFFE dff_inst_0 (
    .Q(dff_q_0),
    .D(bram_rd_addr[14]),
    .CLK(LCD_CLOCK_d),
    .CE(bram_rd_clk_en) 
);
  SDPB sdpb_inst_0 (
    .DO({DO[31:1],sdpb_inst_0_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,bram_din[0]}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(bram_wr_clk_en),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=1;
defparam sdpb_inst_0.BIT_WIDTH_1=1;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:1],sdpb_inst_1_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,bram_din[0]}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(bram_wr_clk_en),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=1;
defparam sdpb_inst_1.BIT_WIDTH_1=1;
defparam sdpb_inst_1.BLK_SEL_0=3'b001;
defparam sdpb_inst_1.BLK_SEL_1=3'b001;
defparam sdpb_inst_1.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  MUX2 mux_inst_0 (
    .O(bram_qout[0]),
    .I0(sdpb_inst_0_DO_o[0]),
    .I1(sdpb_inst_1_DO_o[0]),
    .S0(dff_q_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_bram */
module vga_controller (
  LCD_CLOCK_d,
  sys_clock,
  frame_bram_din,
  rst_bram_start_Z,
  frame_bram_addr_Z,
  rst_bram_complete_Z,
  LCD_DEN_d,
  lcd_r_1_3,
  sig_hsync_5,
  sig_vsync_5,
  bram_qout
)
;
input LCD_CLOCK_d;
input sys_clock;
input frame_bram_din;
input rst_bram_start_Z;
input [14:0] frame_bram_addr_Z;
output rst_bram_complete_Z;
output LCD_DEN_d;
output lcd_r_1_3;
output sig_hsync_5;
output sig_vsync_5;
output [0:0] bram_qout;
wire bram_wr_clk_en;
wire bram_rd_clk_en;
wire n549_3;
wire y_Count_9_6;
wire n71_5;
wire n69_5;
wire n68_5;
wire n66_5;
wire n65_5;
wire n64_5;
wire n139_16;
wire n328_64;
wire LCD_DEN_d_6;
wire LCD_DEN_d_7;
wire LCD_DEN_d_8;
wire n549_4;
wire n549_5;
wire n53_5;
wire n53_6;
wire n53_7;
wire x_Pixel_3_9;
wire n70_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n64_6;
wire n63_6;
wire LCD_G_d_1_4;
wire LCD_G_d_1_5;
wire LCD_G_d_1_6;
wire bram_rd_addr_0_6;
wire sig_hsync_7;
wire sig_vsync_6;
wire sig_vsync_7;
wire n328_65;
wire x_Pixel_6_11;
wire LCD_DEN_d_9;
wire LCD_DEN_d_10;
wire LCD_DEN_d_11;
wire LCD_DEN_d_12;
wire n549_7;
wire n549_8;
wire n549_9;
wire n53_8;
wire n53_9;
wire n53_10;
wire LCD_G_d_1_7;
wire LCD_G_d_1_8;
wire LCD_G_d_1_9;
wire LCD_G_d_1_10;
wire LCD_G_d_1_11;
wire LCD_G_d_1_12;
wire sig_vsync_8;
wire sig_hsync_9;
wire n549_11;
wire n67_8;
wire n70_8;
wire bram_rd_addr_2_8;
wire bram_rd_addr_1_8;
wire n63_8;
wire n72_7;
wire n395_7;
wire n40_11;
wire rst_data_wren;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_0_COUT;
wire n262_1;
wire n262_2;
wire n261_1;
wire n261_2;
wire n260_1;
wire n260_2;
wire n259_1;
wire n259_2;
wire n258_1;
wire n258_2;
wire n257_1;
wire n257_2;
wire n256_1;
wire n256_2;
wire n255_1;
wire n255_2;
wire n254_1;
wire n254_2;
wire n253_1;
wire n253_2;
wire n252_1;
wire n252_2;
wire n251_1;
wire n251_0_COUT;
wire n343_1;
wire n343_2;
wire n342_1;
wire n342_2;
wire n341_1;
wire n341_2;
wire n340_1;
wire n340_2;
wire n339_1;
wire n339_2;
wire n338_1;
wire n338_2;
wire n337_1;
wire n337_2;
wire n336_1;
wire n336_2;
wire n335_1;
wire n335_2;
wire n334_1;
wire n334_2;
wire n333_1;
wire n333_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_0_COUT;
wire y_Pixel_6_4;
wire mult_1252_DOUT_1_1;
wire mult_1252_DOUT_1_2;
wire mult_1252_DOUT_2_1;
wire mult_1252_DOUT_2_2;
wire mult_1252_DOUT_3_1;
wire mult_1252_DOUT_3_2;
wire mult_1252_DOUT_4_1;
wire mult_1252_DOUT_4_2;
wire mult_1252_DOUT_5_1;
wire mult_1252_DOUT_5_2;
wire mult_1252_DOUT_6_1;
wire mult_1252_DOUT_6_2;
wire mult_1252_DOUT_7_1;
wire mult_1252_DOUT_8_3;
wire y_Pixel_7_4;
wire y_Pixel_8_4;
wire y_Pixel_9_4;
wire y_Pixel_10_4;
wire y_Pixel_11_4;
wire y_Pixel_12_4;
wire y_Pixel_13_4;
wire mult_1253_DOUT_8_3;
wire n394_5;
wire n344_6;
wire n84_7;
wire [14:0] bram_wr_addr;
wire [8:3] x_Pixel;
wire [0:0] bram_din;
wire [14:0] bram_rd_addr;
wire [10:0] x_Count;
wire [9:0] y_Count;
wire [14:3] y_Pixel;
wire [14:0] rst_data_addr;
wire [14:0] rst_frame_buffer_count;
wire VCC;
wire GND;
  LUT3 LCD_DEN_d_s (
    .F(LCD_DEN_d),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(LCD_DEN_d_8) 
);
defparam LCD_DEN_d_s.INIT=8'h10;
  LUT3 bram_wr_addr_14_s0 (
    .F(bram_wr_addr[14]),
    .I0(rst_data_addr[14]),
    .I1(frame_bram_addr_Z[14]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_14_s0.INIT=8'hAC;
  LUT3 bram_wr_addr_13_s0 (
    .F(bram_wr_addr[13]),
    .I0(frame_bram_addr_Z[13]),
    .I1(rst_data_addr[13]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_13_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_12_s0 (
    .F(bram_wr_addr[12]),
    .I0(frame_bram_addr_Z[12]),
    .I1(rst_data_addr[12]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_12_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_11_s0 (
    .F(bram_wr_addr[11]),
    .I0(frame_bram_addr_Z[11]),
    .I1(rst_data_addr[11]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_11_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_10_s0 (
    .F(bram_wr_addr[10]),
    .I0(frame_bram_addr_Z[10]),
    .I1(rst_data_addr[10]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_10_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_9_s0 (
    .F(bram_wr_addr[9]),
    .I0(frame_bram_addr_Z[9]),
    .I1(rst_data_addr[9]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_9_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_8_s0 (
    .F(bram_wr_addr[8]),
    .I0(frame_bram_addr_Z[8]),
    .I1(rst_data_addr[8]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_8_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_7_s0 (
    .F(bram_wr_addr[7]),
    .I0(frame_bram_addr_Z[7]),
    .I1(rst_data_addr[7]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_7_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_6_s0 (
    .F(bram_wr_addr[6]),
    .I0(frame_bram_addr_Z[6]),
    .I1(rst_data_addr[6]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_6_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_5_s0 (
    .F(bram_wr_addr[5]),
    .I0(frame_bram_addr_Z[5]),
    .I1(rst_data_addr[5]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_5_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_4_s0 (
    .F(bram_wr_addr[4]),
    .I0(frame_bram_addr_Z[4]),
    .I1(rst_data_addr[4]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_4_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_3_s0 (
    .F(bram_wr_addr[3]),
    .I0(frame_bram_addr_Z[3]),
    .I1(rst_data_addr[3]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_3_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_2_s0 (
    .F(bram_wr_addr[2]),
    .I0(frame_bram_addr_Z[2]),
    .I1(rst_data_addr[2]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_2_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_1_s0 (
    .F(bram_wr_addr[1]),
    .I0(frame_bram_addr_Z[1]),
    .I1(rst_data_addr[1]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_1_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_0_s0 (
    .F(bram_wr_addr[0]),
    .I0(frame_bram_addr_Z[0]),
    .I1(rst_data_addr[0]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_0_s0.INIT=8'hCA;
  LUT2 bram_wr_clk_en_s0 (
    .F(bram_wr_clk_en),
    .I0(rst_data_wren),
    .I1(frame_bram_din) 
);
defparam bram_wr_clk_en_s0.INIT=4'hE;
  LUT4 bram_rd_clk_en_s1 (
    .F(bram_rd_clk_en),
    .I0(frame_bram_din),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_clk_en_s1.INIT=16'h0100;
  LUT4 n549_s0 (
    .F(n549_3),
    .I0(n549_4),
    .I1(rst_frame_buffer_count[9]),
    .I2(n549_5),
    .I3(n549_11) 
);
defparam n549_s0.INIT=16'h1F00;
  LUT4 n53_s1 (
    .F(y_Count_9_6),
    .I0(n53_5),
    .I1(n53_6),
    .I2(n53_7),
    .I3(frame_bram_din) 
);
defparam n53_s1.INIT=16'h00F8;
  LUT2 x_Pixel_3_s3 (
    .F(x_Pixel[3]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9) 
);
defparam x_Pixel_3_s3.INIT=4'h6;
  LUT4 x_Pixel_5_s3 (
    .F(x_Pixel[5]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam x_Pixel_5_s3.INIT=16'h07F8;
  LUT2 bram_din_0_s1 (
    .F(bram_din[0]),
    .I0(rst_data_wren),
    .I1(frame_bram_din) 
);
defparam bram_din_0_s1.INIT=4'h4;
  LUT3 n71_s1 (
    .F(n71_5),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(n53_7) 
);
defparam n71_s1.INIT=8'h60;
  LUT4 n69_s1 (
    .F(n69_5),
    .I0(y_Pixel[3]),
    .I1(n70_6),
    .I2(y_Pixel[4]),
    .I3(n53_7) 
);
defparam n69_s1.INIT=16'h7800;
  LUT3 n68_s1 (
    .F(n68_5),
    .I0(y_Pixel[5]),
    .I1(n68_6),
    .I2(n53_7) 
);
defparam n68_s1.INIT=8'h60;
  LUT3 n66_s1 (
    .F(n66_5),
    .I0(y_Count[6]),
    .I1(n66_6),
    .I2(n53_7) 
);
defparam n66_s1.INIT=8'h60;
  LUT4 n65_s1 (
    .F(n65_5),
    .I0(y_Count[6]),
    .I1(n66_6),
    .I2(y_Count[7]),
    .I3(n53_7) 
);
defparam n65_s1.INIT=16'h7800;
  LUT4 n64_s1 (
    .F(n64_5),
    .I0(n64_6),
    .I1(n67_6),
    .I2(y_Count[8]),
    .I3(n53_7) 
);
defparam n64_s1.INIT=16'h7800;
  LUT4 LCD_G_d_1_s (
    .F(lcd_r_1_3),
    .I0(LCD_G_d_1_4),
    .I1(LCD_G_d_1_5),
    .I2(LCD_G_d_1_6),
    .I3(bram_qout[0]) 
);
defparam LCD_G_d_1_s.INIT=16'h00F4;
  LUT4 bram_rd_addr_0_s1 (
    .F(bram_rd_addr[0]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(bram_rd_addr_0_6),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_0_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_1_s1 (
    .F(bram_rd_addr[1]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(LCD_DEN_d_8),
    .I3(bram_rd_addr_1_8) 
);
defparam bram_rd_addr_1_s1.INIT=16'h0010;
  LUT4 bram_rd_addr_2_s1 (
    .F(bram_rd_addr[2]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(LCD_DEN_d_8),
    .I3(bram_rd_addr_2_8) 
);
defparam bram_rd_addr_2_s1.INIT=16'h0010;
  LUT4 bram_rd_addr_3_s1 (
    .F(bram_rd_addr[3]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n262_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_3_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_4_s1 (
    .F(bram_rd_addr[4]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n261_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_4_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_5_s1 (
    .F(bram_rd_addr[5]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n260_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_5_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_6_s1 (
    .F(bram_rd_addr[6]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n259_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_6_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_7_s1 (
    .F(bram_rd_addr[7]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n258_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_7_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_8_s1 (
    .F(bram_rd_addr[8]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n257_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_8_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_9_s1 (
    .F(bram_rd_addr[9]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n256_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_9_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_10_s1 (
    .F(bram_rd_addr[10]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n255_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_10_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_11_s1 (
    .F(bram_rd_addr[11]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n254_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_11_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_12_s1 (
    .F(bram_rd_addr[12]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n253_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_12_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_13_s1 (
    .F(bram_rd_addr[13]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n252_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_13_s1.INIT=16'h1000;
  LUT4 bram_rd_addr_14_s1 (
    .F(bram_rd_addr[14]),
    .I0(LCD_DEN_d_6),
    .I1(LCD_DEN_d_7),
    .I2(n251_1),
    .I3(LCD_DEN_d_8) 
);
defparam bram_rd_addr_14_s1.INIT=16'h1000;
  LUT4 sig_hsync_s2 (
    .F(sig_hsync_5),
    .I0(sig_hsync_9),
    .I1(sig_hsync_7),
    .I2(x_Count[10]),
    .I3(LCD_DEN_d_7) 
);
defparam sig_hsync_s2.INIT=16'hFFF8;
  LUT4 sig_vsync_s2 (
    .F(sig_vsync_5),
    .I0(sig_vsync_6),
    .I1(n53_5),
    .I2(y_Count[9]),
    .I3(sig_vsync_7) 
);
defparam sig_vsync_s2.INIT=16'hBBB0;
  LUT2 n139_s10 (
    .F(n139_16),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_6) 
);
defparam n139_s10.INIT=4'h4;
  LUT4 n328_s45 (
    .F(n328_64),
    .I0(n549_4),
    .I1(rst_frame_buffer_count[9]),
    .I2(n549_5),
    .I3(n328_65) 
);
defparam n328_s45.INIT=16'h001F;
  LUT3 x_Pixel_4_s4 (
    .F(x_Pixel[4]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]) 
);
defparam x_Pixel_4_s4.INIT=8'h87;
  LUT2 x_Pixel_6_s4 (
    .F(x_Pixel[6]),
    .I0(x_Count[8]),
    .I1(x_Pixel_6_11) 
);
defparam x_Pixel_6_s4.INIT=4'h9;
  LUT3 x_Pixel_7_s4 (
    .F(x_Pixel[7]),
    .I0(x_Count[8]),
    .I1(x_Pixel_6_11),
    .I2(x_Count[9]) 
);
defparam x_Pixel_7_s4.INIT=8'hE1;
  LUT2 x_Pixel_8_s4 (
    .F(x_Pixel[8]),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_6) 
);
defparam x_Pixel_8_s4.INIT=4'h6;
  LUT4 LCD_DEN_d_s0 (
    .F(LCD_DEN_d_6),
    .I0(x_Count[7]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[5]),
    .I3(LCD_DEN_d_9) 
);
defparam LCD_DEN_d_s0.INIT=16'h7F00;
  LUT4 LCD_DEN_d_s1 (
    .F(LCD_DEN_d_7),
    .I0(LCD_DEN_d_10),
    .I1(x_Pixel_3_9),
    .I2(x_Count[5]),
    .I3(LCD_DEN_d_11) 
);
defparam LCD_DEN_d_s1.INIT=16'hF400;
  LUT3 LCD_DEN_d_s2 (
    .F(LCD_DEN_d_8),
    .I0(x_Count[10]),
    .I1(y_Count[9]),
    .I2(LCD_DEN_d_12) 
);
defparam LCD_DEN_d_s2.INIT=8'h01;
  LUT4 n549_s1 (
    .F(n549_4),
    .I0(n549_7),
    .I1(n549_8),
    .I2(rst_frame_buffer_count[6]),
    .I3(n549_9) 
);
defparam n549_s1.INIT=16'hF800;
  LUT4 n549_s2 (
    .F(n549_5),
    .I0(rst_frame_buffer_count[14]),
    .I1(rst_frame_buffer_count[12]),
    .I2(rst_frame_buffer_count[11]),
    .I3(rst_frame_buffer_count[10]) 
);
defparam n549_s2.INIT=16'h8000;
  LUT3 n53_s2 (
    .F(n53_5),
    .I0(y_Count[7]),
    .I1(y_Count[9]),
    .I2(n53_8) 
);
defparam n53_s2.INIT=8'h40;
  LUT4 n53_s3 (
    .F(n53_6),
    .I0(y_Count[1]),
    .I1(y_Count[0]),
    .I2(y_Pixel[3]),
    .I3(y_Pixel[4]) 
);
defparam n53_s3.INIT=16'h4000;
  LUT3 n53_s4 (
    .F(n53_7),
    .I0(n53_9),
    .I1(sig_hsync_7),
    .I2(n53_10) 
);
defparam n53_s4.INIT=8'h80;
  LUT4 x_Pixel_3_s4 (
    .F(x_Pixel_3_9),
    .I0(x_Count[2]),
    .I1(x_Count[1]),
    .I2(x_Count[3]),
    .I3(x_Count[4]) 
);
defparam x_Pixel_3_s4.INIT=16'hF800;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]) 
);
defparam n70_s2.INIT=4'h8;
  LUT4 n68_s2 (
    .F(n68_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(y_Pixel[3]),
    .I3(y_Pixel[4]) 
);
defparam n68_s2.INIT=16'h8000;
  LUT2 n67_s2 (
    .F(n67_6),
    .I0(y_Pixel[5]),
    .I1(n68_6) 
);
defparam n67_s2.INIT=4'h8;
  LUT3 n66_s2 (
    .F(n66_6),
    .I0(y_Pixel[5]),
    .I1(y_Count[5]),
    .I2(n68_6) 
);
defparam n66_s2.INIT=8'h80;
  LUT3 n64_s2 (
    .F(n64_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]) 
);
defparam n64_s2.INIT=8'h80;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(y_Pixel[5]),
    .I1(LCD_DEN_d_12),
    .I2(n68_6),
    .I3(y_Count[9]) 
);
defparam n63_s2.INIT=16'h7F80;
  LUT4 LCD_G_d_1_s0 (
    .F(LCD_G_d_1_4),
    .I0(x_Count[6]),
    .I1(x_Count[8]),
    .I2(LCD_G_d_1_7),
    .I3(x_Count[4]) 
);
defparam LCD_G_d_1_s0.INIT=16'hF78F;
  LUT4 LCD_G_d_1_s1 (
    .F(LCD_G_d_1_5),
    .I0(x_Count[10]),
    .I1(LCD_G_d_1_8),
    .I2(LCD_G_d_1_9),
    .I3(LCD_G_d_1_10) 
);
defparam LCD_G_d_1_s1.INIT=16'h0010;
  LUT3 LCD_G_d_1_s2 (
    .F(LCD_G_d_1_6),
    .I0(y_Count[1]),
    .I1(LCD_G_d_1_11),
    .I2(LCD_G_d_1_12) 
);
defparam LCD_G_d_1_s2.INIT=8'h40;
  LUT2 bram_rd_addr_0_s2 (
    .F(bram_rd_addr_0_6),
    .I0(x_Count[1]),
    .I1(x_Count[2]) 
);
defparam bram_rd_addr_0_s2.INIT=4'h6;
  LUT4 sig_hsync_s4 (
    .F(sig_hsync_7),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam sig_hsync_s4.INIT=16'h0001;
  LUT3 sig_vsync_s3 (
    .F(sig_vsync_6),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]) 
);
defparam sig_vsync_s3.INIT=8'h80;
  LUT4 sig_vsync_s4 (
    .F(sig_vsync_7),
    .I0(y_Pixel[4]),
    .I1(y_Count[7]),
    .I2(sig_vsync_8),
    .I3(n53_8) 
);
defparam sig_vsync_s4.INIT=16'h0100;
  LUT2 n328_s46 (
    .F(n328_65),
    .I0(rst_frame_buffer_count[13]),
    .I1(rst_frame_buffer_count[14]) 
);
defparam n328_s46.INIT=4'h8;
  LUT4 x_Pixel_6_s5 (
    .F(x_Pixel_6_11),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam x_Pixel_6_s5.INIT=16'hF800;
  LUT4 LCD_DEN_d_s3 (
    .F(LCD_DEN_d_9),
    .I0(x_Count[7]),
    .I1(x_Count[6]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam LCD_DEN_d_s3.INIT=16'h0007;
  LUT2 LCD_DEN_d_s4 (
    .F(LCD_DEN_d_10),
    .I0(x_Count[0]),
    .I1(x_Count[3]) 
);
defparam LCD_DEN_d_s4.INIT=4'h1;
  LUT4 LCD_DEN_d_s5 (
    .F(LCD_DEN_d_11),
    .I0(x_Count[6]),
    .I1(x_Count[7]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam LCD_DEN_d_s5.INIT=16'h8000;
  LUT4 LCD_DEN_d_s6 (
    .F(LCD_DEN_d_12),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam LCD_DEN_d_s6.INIT=16'h8000;
  LUT2 n549_s4 (
    .F(n549_7),
    .I0(rst_frame_buffer_count[5]),
    .I1(rst_frame_buffer_count[4]) 
);
defparam n549_s4.INIT=4'h8;
  LUT4 n549_s5 (
    .F(n549_8),
    .I0(rst_frame_buffer_count[3]),
    .I1(rst_frame_buffer_count[2]),
    .I2(rst_frame_buffer_count[1]),
    .I3(rst_frame_buffer_count[0]) 
);
defparam n549_s5.INIT=16'h8000;
  LUT2 n549_s6 (
    .F(n549_9),
    .I0(rst_frame_buffer_count[8]),
    .I1(rst_frame_buffer_count[7]) 
);
defparam n549_s6.INIT=4'h8;
  LUT4 n53_s5 (
    .F(n53_8),
    .I0(y_Pixel[5]),
    .I1(y_Count[5]),
    .I2(y_Count[6]),
    .I3(y_Count[8]) 
);
defparam n53_s5.INIT=16'h0001;
  LUT3 n53_s6 (
    .F(n53_9),
    .I0(x_Count[0]),
    .I1(x_Count[4]),
    .I2(x_Count[6]) 
);
defparam n53_s6.INIT=8'h01;
  LUT4 n53_s7 (
    .F(n53_10),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[7]),
    .I3(x_Count[10]) 
);
defparam n53_s7.INIT=16'h8000;
  LUT2 LCD_G_d_1_s3 (
    .F(LCD_G_d_1_7),
    .I0(x_Count[5]),
    .I1(x_Count[7]) 
);
defparam LCD_G_d_1_s3.INIT=4'h1;
  LUT4 LCD_G_d_1_s4 (
    .F(LCD_G_d_1_8),
    .I0(x_Count[7]),
    .I1(x_Count[3]),
    .I2(x_Count[9]),
    .I3(x_Count[5]) 
);
defparam LCD_G_d_1_s4.INIT=16'hFB0F;
  LUT2 LCD_G_d_1_s5 (
    .F(LCD_G_d_1_9),
    .I0(x_Count[1]),
    .I1(x_Count[2]) 
);
defparam LCD_G_d_1_s5.INIT=4'h8;
  LUT4 LCD_G_d_1_s6 (
    .F(LCD_G_d_1_10),
    .I0(x_Count[8]),
    .I1(x_Count[5]),
    .I2(x_Count[3]),
    .I3(x_Count[6]) 
);
defparam LCD_G_d_1_s6.INIT=16'h305F;
  LUT4 LCD_G_d_1_s7 (
    .F(LCD_G_d_1_11),
    .I0(y_Count[9]),
    .I1(y_Pixel[3]),
    .I2(y_Count[6]),
    .I3(y_Count[5]) 
);
defparam LCD_G_d_1_s7.INIT=16'h1400;
  LUT4 LCD_G_d_1_s8 (
    .F(LCD_G_d_1_12),
    .I0(y_Pixel[4]),
    .I1(y_Pixel[5]),
    .I2(y_Count[8]),
    .I3(y_Count[7]) 
);
defparam LCD_G_d_1_s8.INIT=16'h1428;
  LUT3 sig_vsync_s5 (
    .F(sig_vsync_8),
    .I0(y_Count[1]),
    .I1(y_Count[0]),
    .I2(y_Pixel[3]) 
);
defparam sig_vsync_s5.INIT=8'hE0;
  LUT4 sig_hsync_s5 (
    .F(sig_hsync_9),
    .I0(x_Count[3]),
    .I1(n53_9),
    .I2(x_Count[5]),
    .I3(x_Count[7]) 
);
defparam sig_hsync_s5.INIT=16'h0004;
  LUT3 n549_s7 (
    .F(n549_11),
    .I0(rst_frame_buffer_count[13]),
    .I1(rst_frame_buffer_count[14]),
    .I2(rst_bram_start_Z) 
);
defparam n549_s7.INIT=8'h70;
  LUT4 n67_s3 (
    .F(n67_8),
    .I0(y_Count[5]),
    .I1(y_Pixel[5]),
    .I2(n68_6),
    .I3(n53_7) 
);
defparam n67_s3.INIT=16'h6A00;
  LUT4 n70_s3 (
    .F(n70_8),
    .I0(y_Pixel[3]),
    .I1(y_Count[0]),
    .I2(y_Count[1]),
    .I3(n53_7) 
);
defparam n70_s3.INIT=16'h6A00;
  LUT4 bram_rd_addr_2_s3 (
    .F(bram_rd_addr_2_8),
    .I0(x_Count[3]),
    .I1(x_Count[1]),
    .I2(x_Count[2]),
    .I3(x_Count[4]) 
);
defparam bram_rd_addr_2_s3.INIT=16'hEA15;
  LUT3 bram_rd_addr_1_s3 (
    .F(bram_rd_addr_1_8),
    .I0(x_Count[3]),
    .I1(x_Count[1]),
    .I2(x_Count[2]) 
);
defparam bram_rd_addr_1_s3.INIT=8'h6A;
  LUT4 n63_s3 (
    .F(n63_8),
    .I0(n63_6),
    .I1(n53_9),
    .I2(sig_hsync_7),
    .I3(n53_10) 
);
defparam n63_s3.INIT=16'h8000;
  LUT4 n72_s2 (
    .F(n72_7),
    .I0(y_Count[0]),
    .I1(n53_9),
    .I2(sig_hsync_7),
    .I3(n53_10) 
);
defparam n72_s2.INIT=16'h4000;
  LUT4 n395_s3 (
    .F(n395_7),
    .I0(n549_4),
    .I1(rst_frame_buffer_count[9]),
    .I2(n549_5),
    .I3(n328_65) 
);
defparam n395_s3.INIT=16'hFFE0;
  LUT2 n40_s3 (
    .F(n40_11),
    .I0(x_Count[0]),
    .I1(frame_bram_din) 
);
defparam n40_s3.INIT=4'h9;
  DFFRE x_Count_9_s0 (
    .Q(x_Count[9]),
    .D(n31_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_9_s0.INIT=1'b0;
  DFFRE x_Count_8_s0 (
    .Q(x_Count[8]),
    .D(n32_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_8_s0.INIT=1'b0;
  DFFRE x_Count_7_s0 (
    .Q(x_Count[7]),
    .D(n33_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_7_s0.INIT=1'b0;
  DFFRE x_Count_6_s0 (
    .Q(x_Count[6]),
    .D(n34_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_6_s0.INIT=1'b0;
  DFFRE x_Count_5_s0 (
    .Q(x_Count[5]),
    .D(n35_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_5_s0.INIT=1'b0;
  DFFRE x_Count_4_s0 (
    .Q(x_Count[4]),
    .D(n36_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_4_s0.INIT=1'b0;
  DFFRE x_Count_3_s0 (
    .Q(x_Count[3]),
    .D(n37_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_3_s0.INIT=1'b0;
  DFFRE x_Count_2_s0 (
    .Q(x_Count[2]),
    .D(n38_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_2_s0.INIT=1'b0;
  DFFRE x_Count_1_s0 (
    .Q(x_Count[1]),
    .D(n39_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_1_s0.INIT=1'b0;
  DFFE y_Count_9_s0 (
    .Q(y_Count[9]),
    .D(n63_8),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_9_s0.INIT=1'b0;
  DFFE y_Count_8_s0 (
    .Q(y_Count[8]),
    .D(n64_5),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_8_s0.INIT=1'b0;
  DFFE y_Count_7_s0 (
    .Q(y_Count[7]),
    .D(n65_5),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_7_s0.INIT=1'b0;
  DFFE y_Count_6_s0 (
    .Q(y_Count[6]),
    .D(n66_5),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_6_s0.INIT=1'b0;
  DFFE y_Count_5_s0 (
    .Q(y_Count[5]),
    .D(n67_8),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_5_s0.INIT=1'b0;
  DFFE y_Count_4_s0 (
    .Q(y_Pixel[5]),
    .D(n68_5),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_4_s0.INIT=1'b0;
  DFFE y_Count_3_s0 (
    .Q(y_Pixel[4]),
    .D(n69_5),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_3_s0.INIT=1'b0;
  DFFE y_Count_2_s0 (
    .Q(y_Pixel[3]),
    .D(n70_8),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_2_s0.INIT=1'b0;
  DFFE y_Count_1_s0 (
    .Q(y_Count[1]),
    .D(n71_5),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_1_s0.INIT=1'b0;
  DFFE y_Count_0_s0 (
    .Q(y_Count[0]),
    .D(n72_7),
    .CLK(LCD_CLOCK_d),
    .CE(y_Count_9_6) 
);
defparam y_Count_0_s0.INIT=1'b0;
  DFFE rst_data_addr_14_s0 (
    .Q(rst_data_addr[14]),
    .D(rst_frame_buffer_count[14]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_14_s0.INIT=1'b0;
  DFFE rst_data_addr_13_s0 (
    .Q(rst_data_addr[13]),
    .D(rst_frame_buffer_count[13]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_13_s0.INIT=1'b0;
  DFFE rst_data_addr_12_s0 (
    .Q(rst_data_addr[12]),
    .D(rst_frame_buffer_count[12]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_12_s0.INIT=1'b0;
  DFFE rst_data_addr_11_s0 (
    .Q(rst_data_addr[11]),
    .D(rst_frame_buffer_count[11]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_11_s0.INIT=1'b0;
  DFFE rst_data_addr_10_s0 (
    .Q(rst_data_addr[10]),
    .D(rst_frame_buffer_count[10]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_10_s0.INIT=1'b0;
  DFFE rst_data_addr_9_s0 (
    .Q(rst_data_addr[9]),
    .D(rst_frame_buffer_count[9]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_9_s0.INIT=1'b0;
  DFFE rst_data_addr_8_s0 (
    .Q(rst_data_addr[8]),
    .D(rst_frame_buffer_count[8]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_8_s0.INIT=1'b0;
  DFFE rst_data_addr_7_s0 (
    .Q(rst_data_addr[7]),
    .D(rst_frame_buffer_count[7]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_7_s0.INIT=1'b0;
  DFFE rst_data_addr_6_s0 (
    .Q(rst_data_addr[6]),
    .D(rst_frame_buffer_count[6]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_6_s0.INIT=1'b0;
  DFFE rst_data_addr_5_s0 (
    .Q(rst_data_addr[5]),
    .D(rst_frame_buffer_count[5]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_5_s0.INIT=1'b0;
  DFFE rst_data_addr_4_s0 (
    .Q(rst_data_addr[4]),
    .D(rst_frame_buffer_count[4]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_4_s0.INIT=1'b0;
  DFFE rst_data_addr_3_s0 (
    .Q(rst_data_addr[3]),
    .D(rst_frame_buffer_count[3]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_3_s0.INIT=1'b0;
  DFFE rst_data_addr_2_s0 (
    .Q(rst_data_addr[2]),
    .D(rst_frame_buffer_count[2]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_2_s0.INIT=1'b0;
  DFFE rst_data_addr_1_s0 (
    .Q(rst_data_addr[1]),
    .D(rst_frame_buffer_count[1]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_1_s0.INIT=1'b0;
  DFFE rst_data_addr_0_s0 (
    .Q(rst_data_addr[0]),
    .D(rst_frame_buffer_count[0]),
    .CLK(sys_clock),
    .CE(n549_3) 
);
defparam rst_data_addr_0_s0.INIT=1'b0;
  DFFR rst_data_wren_s0 (
    .Q(rst_data_wren),
    .D(n328_64),
    .CLK(sys_clock),
    .RESET(n394_5) 
);
defparam rst_data_wren_s0.INIT=1'b0;
  DFFR rst_bram_complete_s0 (
    .Q(rst_bram_complete_Z),
    .D(n395_7),
    .CLK(sys_clock),
    .RESET(n394_5) 
);
  DFFRE rst_frame_buffer_count_14_s0 (
    .Q(rst_frame_buffer_count[14]),
    .D(n330_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_14_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_13_s0 (
    .Q(rst_frame_buffer_count[13]),
    .D(n331_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_13_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_12_s0 (
    .Q(rst_frame_buffer_count[12]),
    .D(n332_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_12_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_11_s0 (
    .Q(rst_frame_buffer_count[11]),
    .D(n333_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_11_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_10_s0 (
    .Q(rst_frame_buffer_count[10]),
    .D(n334_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_10_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_9_s0 (
    .Q(rst_frame_buffer_count[9]),
    .D(n335_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_9_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_8_s0 (
    .Q(rst_frame_buffer_count[8]),
    .D(n336_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_8_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_7_s0 (
    .Q(rst_frame_buffer_count[7]),
    .D(n337_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_7_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_6_s0 (
    .Q(rst_frame_buffer_count[6]),
    .D(n338_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_6_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_5_s0 (
    .Q(rst_frame_buffer_count[5]),
    .D(n339_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_5_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_4_s0 (
    .Q(rst_frame_buffer_count[4]),
    .D(n340_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_4_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_3_s0 (
    .Q(rst_frame_buffer_count[3]),
    .D(n341_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_3_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_2_s0 (
    .Q(rst_frame_buffer_count[2]),
    .D(n342_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_2_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_1_s0 (
    .Q(rst_frame_buffer_count[1]),
    .D(n343_1),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_1_s0.INIT=1'b0;
  DFFRE rst_frame_buffer_count_0_s0 (
    .Q(rst_frame_buffer_count[0]),
    .D(n344_6),
    .CLK(sys_clock),
    .CE(n328_64),
    .RESET(n394_5) 
);
defparam rst_frame_buffer_count_0_s0.INIT=1'b0;
  DFFRE x_Count_10_s0 (
    .Q(x_Count[10]),
    .D(n30_1),
    .CLK(LCD_CLOCK_d),
    .CE(n84_7),
    .RESET(y_Count_9_6) 
);
defparam x_Count_10_s0.INIT=1'b0;
  DFFR x_Count_0_s1 (
    .Q(x_Count[0]),
    .D(n40_11),
    .CLK(LCD_CLOCK_d),
    .RESET(y_Count_9_6) 
);
defparam x_Count_0_s1.INIT=1'b0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(x_Count[1]),
    .I1(x_Count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(x_Count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(x_Count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(x_Count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(x_Count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(x_Count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(x_Count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(x_Count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(x_Count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_0_COUT),
    .I0(x_Count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n262_s (
    .SUM(n262_1),
    .COUT(n262_2),
    .I0(x_Pixel[3]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n262_s.ALU_MODE=0;
  ALU n261_s (
    .SUM(n261_1),
    .COUT(n261_2),
    .I0(x_Pixel[4]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(n262_2) 
);
defparam n261_s.ALU_MODE=0;
  ALU n260_s (
    .SUM(n260_1),
    .COUT(n260_2),
    .I0(x_Pixel[5]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(n261_2) 
);
defparam n260_s.ALU_MODE=0;
  ALU n259_s (
    .SUM(n259_1),
    .COUT(n259_2),
    .I0(x_Pixel[6]),
    .I1(y_Pixel[6]),
    .I3(GND),
    .CIN(n260_2) 
);
defparam n259_s.ALU_MODE=0;
  ALU n258_s (
    .SUM(n258_1),
    .COUT(n258_2),
    .I0(x_Pixel[7]),
    .I1(y_Pixel[7]),
    .I3(GND),
    .CIN(n259_2) 
);
defparam n258_s.ALU_MODE=0;
  ALU n257_s (
    .SUM(n257_1),
    .COUT(n257_2),
    .I0(x_Pixel[8]),
    .I1(y_Pixel[8]),
    .I3(GND),
    .CIN(n258_2) 
);
defparam n257_s.ALU_MODE=0;
  ALU n256_s (
    .SUM(n256_1),
    .COUT(n256_2),
    .I0(n139_16),
    .I1(y_Pixel[9]),
    .I3(GND),
    .CIN(n257_2) 
);
defparam n256_s.ALU_MODE=0;
  ALU n255_s (
    .SUM(n255_1),
    .COUT(n255_2),
    .I0(GND),
    .I1(y_Pixel[10]),
    .I3(GND),
    .CIN(n256_2) 
);
defparam n255_s.ALU_MODE=0;
  ALU n254_s (
    .SUM(n254_1),
    .COUT(n254_2),
    .I0(GND),
    .I1(y_Pixel[11]),
    .I3(GND),
    .CIN(n255_2) 
);
defparam n254_s.ALU_MODE=0;
  ALU n253_s (
    .SUM(n253_1),
    .COUT(n253_2),
    .I0(GND),
    .I1(y_Pixel[12]),
    .I3(GND),
    .CIN(n254_2) 
);
defparam n253_s.ALU_MODE=0;
  ALU n252_s (
    .SUM(n252_1),
    .COUT(n252_2),
    .I0(GND),
    .I1(y_Pixel[13]),
    .I3(GND),
    .CIN(n253_2) 
);
defparam n252_s.ALU_MODE=0;
  ALU n251_s (
    .SUM(n251_1),
    .COUT(n251_0_COUT),
    .I0(GND),
    .I1(y_Pixel[14]),
    .I3(GND),
    .CIN(n252_2) 
);
defparam n251_s.ALU_MODE=0;
  ALU n343_s (
    .SUM(n343_1),
    .COUT(n343_2),
    .I0(rst_frame_buffer_count[1]),
    .I1(rst_frame_buffer_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n343_s.ALU_MODE=0;
  ALU n342_s (
    .SUM(n342_1),
    .COUT(n342_2),
    .I0(rst_frame_buffer_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n343_2) 
);
defparam n342_s.ALU_MODE=0;
  ALU n341_s (
    .SUM(n341_1),
    .COUT(n341_2),
    .I0(rst_frame_buffer_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n342_2) 
);
defparam n341_s.ALU_MODE=0;
  ALU n340_s (
    .SUM(n340_1),
    .COUT(n340_2),
    .I0(rst_frame_buffer_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n341_2) 
);
defparam n340_s.ALU_MODE=0;
  ALU n339_s (
    .SUM(n339_1),
    .COUT(n339_2),
    .I0(rst_frame_buffer_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n340_2) 
);
defparam n339_s.ALU_MODE=0;
  ALU n338_s (
    .SUM(n338_1),
    .COUT(n338_2),
    .I0(rst_frame_buffer_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n339_2) 
);
defparam n338_s.ALU_MODE=0;
  ALU n337_s (
    .SUM(n337_1),
    .COUT(n337_2),
    .I0(rst_frame_buffer_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n338_2) 
);
defparam n337_s.ALU_MODE=0;
  ALU n336_s (
    .SUM(n336_1),
    .COUT(n336_2),
    .I0(rst_frame_buffer_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n337_2) 
);
defparam n336_s.ALU_MODE=0;
  ALU n335_s (
    .SUM(n335_1),
    .COUT(n335_2),
    .I0(rst_frame_buffer_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n336_2) 
);
defparam n335_s.ALU_MODE=0;
  ALU n334_s (
    .SUM(n334_1),
    .COUT(n334_2),
    .I0(rst_frame_buffer_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n335_2) 
);
defparam n334_s.ALU_MODE=0;
  ALU n333_s (
    .SUM(n333_1),
    .COUT(n333_2),
    .I0(rst_frame_buffer_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n334_2) 
);
defparam n333_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(rst_frame_buffer_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n333_2) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(rst_frame_buffer_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_0_COUT),
    .I0(rst_frame_buffer_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU y_Pixel_6_s (
    .SUM(y_Pixel[6]),
    .COUT(y_Pixel_6_4),
    .I0(y_Count[5]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_6_s.ALU_MODE=0;
  ALU mult_1252_DOUT_1_s (
    .SUM(mult_1252_DOUT_1_1),
    .COUT(mult_1252_DOUT_1_2),
    .I0(y_Count[6]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_6_4) 
);
defparam mult_1252_DOUT_1_s.ALU_MODE=0;
  ALU mult_1252_DOUT_2_s (
    .SUM(mult_1252_DOUT_2_1),
    .COUT(mult_1252_DOUT_2_2),
    .I0(y_Count[7]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(mult_1252_DOUT_1_2) 
);
defparam mult_1252_DOUT_2_s.ALU_MODE=0;
  ALU mult_1252_DOUT_3_s (
    .SUM(mult_1252_DOUT_3_1),
    .COUT(mult_1252_DOUT_3_2),
    .I0(y_Count[8]),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(mult_1252_DOUT_2_2) 
);
defparam mult_1252_DOUT_3_s.ALU_MODE=0;
  ALU mult_1252_DOUT_4_s (
    .SUM(mult_1252_DOUT_4_1),
    .COUT(mult_1252_DOUT_4_2),
    .I0(y_Count[9]),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(mult_1252_DOUT_3_2) 
);
defparam mult_1252_DOUT_4_s.ALU_MODE=0;
  ALU mult_1252_DOUT_5_s (
    .SUM(mult_1252_DOUT_5_1),
    .COUT(mult_1252_DOUT_5_2),
    .I0(GND),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(mult_1252_DOUT_4_2) 
);
defparam mult_1252_DOUT_5_s.ALU_MODE=0;
  ALU mult_1252_DOUT_6_s (
    .SUM(mult_1252_DOUT_6_1),
    .COUT(mult_1252_DOUT_6_2),
    .I0(GND),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(mult_1252_DOUT_5_2) 
);
defparam mult_1252_DOUT_6_s.ALU_MODE=0;
  ALU mult_1252_DOUT_7_s (
    .SUM(mult_1252_DOUT_7_1),
    .COUT(mult_1252_DOUT_8_3),
    .I0(GND),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(mult_1252_DOUT_6_2) 
);
defparam mult_1252_DOUT_7_s.ALU_MODE=0;
  ALU y_Pixel_7_s (
    .SUM(y_Pixel[7]),
    .COUT(y_Pixel_7_4),
    .I0(mult_1252_DOUT_1_1),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_7_s.ALU_MODE=0;
  ALU y_Pixel_8_s (
    .SUM(y_Pixel[8]),
    .COUT(y_Pixel_8_4),
    .I0(mult_1252_DOUT_2_1),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_7_4) 
);
defparam y_Pixel_8_s.ALU_MODE=0;
  ALU y_Pixel_9_s (
    .SUM(y_Pixel[9]),
    .COUT(y_Pixel_9_4),
    .I0(mult_1252_DOUT_3_1),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(y_Pixel_8_4) 
);
defparam y_Pixel_9_s.ALU_MODE=0;
  ALU y_Pixel_10_s (
    .SUM(y_Pixel[10]),
    .COUT(y_Pixel_10_4),
    .I0(mult_1252_DOUT_4_1),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(y_Pixel_9_4) 
);
defparam y_Pixel_10_s.ALU_MODE=0;
  ALU y_Pixel_11_s (
    .SUM(y_Pixel[11]),
    .COUT(y_Pixel_11_4),
    .I0(mult_1252_DOUT_5_1),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(y_Pixel_10_4) 
);
defparam y_Pixel_11_s.ALU_MODE=0;
  ALU y_Pixel_12_s (
    .SUM(y_Pixel[12]),
    .COUT(y_Pixel_12_4),
    .I0(mult_1252_DOUT_6_1),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(y_Pixel_11_4) 
);
defparam y_Pixel_12_s.ALU_MODE=0;
  ALU y_Pixel_13_s (
    .SUM(y_Pixel[13]),
    .COUT(y_Pixel_13_4),
    .I0(mult_1252_DOUT_7_1),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(y_Pixel_12_4) 
);
defparam y_Pixel_13_s.ALU_MODE=0;
  ALU y_Pixel_14_s (
    .SUM(y_Pixel[14]),
    .COUT(mult_1253_DOUT_8_3),
    .I0(mult_1252_DOUT_8_3),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(y_Pixel_13_4) 
);
defparam y_Pixel_14_s.ALU_MODE=0;
  INV n394_s2 (
    .O(n394_5),
    .I(rst_bram_start_Z) 
);
  INV n344_s2 (
    .O(n344_6),
    .I(rst_frame_buffer_count[0]) 
);
  INV n84_s3 (
    .O(n84_7),
    .I(frame_bram_din) 
);
  dual_bram dual_port_ram (
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .bram_wr_clk_en(bram_wr_clk_en),
    .bram_rd_clk_en(bram_rd_clk_en),
    .bram_din(bram_din[0]),
    .bram_wr_addr(bram_wr_addr[14:0]),
    .bram_rd_addr(bram_rd_addr[14:0]),
    .bram_qout(bram_qout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vga_controller */
module dual_adc_bram (
  sys_clock,
  adc_bram_wr_clk_en,
  adc_data_wren_Z,
  adc_bram_din,
  adc_bram_wr_addr,
  adc_data_addr_Z,
  adc_data_out
)
;
input sys_clock;
input adc_bram_wr_clk_en;
input adc_data_wren_Z;
input [6:0] adc_bram_din;
input [7:0] adc_bram_wr_addr;
input [7:0] adc_data_addr_Z;
output [6:0] adc_data_out;
wire [31:7] DO;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({DO[31:7],adc_data_out[6:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_bram_din[6:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,adc_bram_wr_addr[7:0],GND,GND,GND}),
    .ADB({GND,GND,GND,adc_data_addr_Z[7:0],GND,GND,GND}),
    .CLKA(sys_clock),
    .CLKB(sys_clock),
    .CEA(adc_bram_wr_clk_en),
    .CEB(adc_data_wren_Z),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=8;
defparam sdpb_inst_0.BIT_WIDTH_1=8;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_adc_bram */
module adc_controller (
  sys_clock,
  finished_drawing_Z,
  adc_interrupt_Z,
  rst_bram_complete_Z,
  adc_data_wren_Z,
  ADC_DATA_d,
  adc_data_addr_Z,
  rst_bram_start_Z,
  start_drawing_Z,
  ADC_RD_d,
  adc_data_out
)
;
input sys_clock;
input finished_drawing_Z;
input adc_interrupt_Z;
input rst_bram_complete_Z;
input adc_data_wren_Z;
input [7:0] ADC_DATA_d;
input [7:0] adc_data_addr_Z;
output rst_bram_start_Z;
output start_drawing_Z;
output ADC_RD_d;
output [6:0] adc_data_out;
wire n140_19;
wire n151_9;
wire adc_mem_addr_count_7_6;
wire adc_state_2_9;
wire n141_32;
wire n167_9;
wire n166_9;
wire n165_9;
wire n164_9;
wire n163_9;
wire n162_9;
wire n161_9;
wire n160_9;
wire n168_10;
wire n150_10;
wire n149_10;
wire n148_10;
wire n147_10;
wire n146_10;
wire n145_10;
wire n144_12;
wire n141_34;
wire n142_30;
wire n143_30;
wire n121_5;
wire n121_6;
wire disp_state_1_9;
wire adc_state_2_10;
wire adc_state_2_11;
wire n141_35;
wire n141_36;
wire n141_37;
wire n164_10;
wire n161_10;
wire n121_7;
wire n121_8;
wire adc_state_2_12;
wire n121_10;
wire adc_mem_addr_count_7_9;
wire n160_12;
wire n245_19;
wire n246_19;
wire adc_bram_wr_clk_en;
wire start_disp_draw;
wire finished_disp_draw;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_0_COUT;
wire n391_DOUT_0_1_SUM;
wire n391_DOUT_0_4;
wire n391_DOUT_1_5;
wire n391_DOUT_1_4;
wire n391_DOUT_2_5;
wire n391_DOUT_2_4;
wire n391_DOUT_3_5;
wire n391_DOUT_3_4;
wire n391_DOUT_4_5;
wire n391_DOUT_4_4;
wire n391_DOUT_5_5;
wire n391_DOUT_5_4;
wire n391_DOUT_6_5;
wire n391_DOUT_6_4;
wire n391_DOUT_7_4;
wire n391_DOUT_8_4;
wire n392_DOUT_0_1_SUM;
wire n392_DOUT_0_4;
wire n392_DOUT_1_5;
wire n392_DOUT_1_4;
wire n392_DOUT_2_5;
wire n392_DOUT_2_4;
wire n392_DOUT_3_5;
wire n392_DOUT_3_4;
wire n392_DOUT_4_5;
wire n392_DOUT_4_4;
wire n392_DOUT_5_5;
wire n392_DOUT_5_4;
wire n392_DOUT_6_5;
wire n392_DOUT_6_4;
wire n392_DOUT_7_4;
wire n392_DOUT_8_4;
wire n393_DOUT_0_1_SUM;
wire n393_DOUT_0_4;
wire n393_DOUT_1_1_SUM;
wire n393_DOUT_1_4;
wire n45_6;
wire n45_5;
wire n44_6;
wire n44_5;
wire n43_6;
wire n43_5;
wire n42_6;
wire n42_5;
wire n41_6;
wire n41_5;
wire n40_5;
wire n39_9;
wire n31_6;
wire n32_6;
wire n33_6;
wire n34_6;
wire n35_6;
wire n36_6;
wire n37_6;
wire n144_13;
wire n247_8;
wire n247_9;
wire n248_8;
wire n248_9;
wire n120_6;
wire [6:0] adc_bram_din;
wire [7:0] adc_bram_wr_addr;
wire [7:0] adc_mem_addr_count;
wire [15:0] waiting_state_count;
wire [2:0] adc_state;
wire [1:0] disp_state;
wire VCC;
wire GND;
  LUT4 n140_s11 (
    .F(n140_19),
    .I0(adc_interrupt_Z),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n140_s11.INIT=16'h03DC;
  LUT2 n151_s5 (
    .F(n151_9),
    .I0(adc_state[1]),
    .I1(n141_32) 
);
defparam n151_s5.INIT=4'h8;
  LUT4 adc_mem_addr_count_7_s2 (
    .F(adc_mem_addr_count_7_6),
    .I0(adc_mem_addr_count_7_9),
    .I1(finished_disp_draw),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam adc_mem_addr_count_7_s2.INIT=16'hC500;
  LUT4 adc_state_2_s4 (
    .F(adc_state_2_9),
    .I0(n121_5),
    .I1(n121_6),
    .I2(adc_state_2_10),
    .I3(adc_state_2_11) 
);
defparam adc_state_2_s4.INIT=16'h004F;
  LUT4 n141_s22 (
    .F(n141_32),
    .I0(n141_35),
    .I1(n141_36),
    .I2(n141_37),
    .I3(adc_state[0]) 
);
defparam n141_s22.INIT=16'h008F;
  LUT2 n167_s4 (
    .F(n167_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[0]) 
);
defparam n167_s4.INIT=4'h1;
  LUT3 n166_s4 (
    .F(n166_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[1]),
    .I2(adc_mem_addr_count[0]) 
);
defparam n166_s4.INIT=8'h14;
  LUT4 n165_s4 (
    .F(n165_9),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I2(adc_state[0]),
    .I3(adc_mem_addr_count[2]) 
);
defparam n165_s4.INIT=16'h0708;
  LUT3 n164_s4 (
    .F(n164_9),
    .I0(adc_state[0]),
    .I1(n141_36),
    .I2(n164_10) 
);
defparam n164_s4.INIT=8'h01;
  LUT3 n163_s4 (
    .F(n163_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[4]),
    .I2(n164_10) 
);
defparam n163_s4.INIT=8'h14;
  LUT4 n162_s4 (
    .F(n162_9),
    .I0(adc_mem_addr_count[4]),
    .I1(n164_10),
    .I2(adc_state[0]),
    .I3(adc_mem_addr_count[5]) 
);
defparam n162_s4.INIT=16'h0708;
  LUT4 n161_s4 (
    .F(n161_9),
    .I0(n164_10),
    .I1(n161_10),
    .I2(adc_state[0]),
    .I3(adc_mem_addr_count[6]) 
);
defparam n161_s4.INIT=16'h0708;
  LUT4 n160_s4 (
    .F(n160_9),
    .I0(n164_10),
    .I1(n160_12),
    .I2(adc_state[0]),
    .I3(adc_mem_addr_count[7]) 
);
defparam n160_s4.INIT=16'h0708;
  LUT2 n168_s5 (
    .F(n168_10),
    .I0(finished_disp_draw),
    .I1(adc_state[0]) 
);
defparam n168_s5.INIT=4'h4;
  LUT2 n150_s5 (
    .F(n150_10),
    .I0(n45_6),
    .I1(n141_32) 
);
defparam n150_s5.INIT=4'h8;
  LUT2 n149_s5 (
    .F(n149_10),
    .I0(n44_6),
    .I1(n141_32) 
);
defparam n149_s5.INIT=4'h8;
  LUT2 n148_s5 (
    .F(n148_10),
    .I0(n43_6),
    .I1(n141_32) 
);
defparam n148_s5.INIT=4'h8;
  LUT2 n147_s5 (
    .F(n147_10),
    .I0(n42_6),
    .I1(n141_32) 
);
defparam n147_s5.INIT=4'h8;
  LUT2 n146_s5 (
    .F(n146_10),
    .I0(n41_6),
    .I1(n141_32) 
);
defparam n146_s5.INIT=4'h8;
  LUT2 n145_s5 (
    .F(n145_10),
    .I0(n40_5),
    .I1(n141_32) 
);
defparam n145_s5.INIT=4'h8;
  LUT2 n144_s6 (
    .F(n144_12),
    .I0(n39_9),
    .I1(n141_32) 
);
defparam n144_s6.INIT=4'h8;
  LUT3 n141_s23 (
    .F(n141_34),
    .I0(adc_state[2]),
    .I1(adc_state[1]),
    .I2(n141_32) 
);
defparam n141_s23.INIT=8'h40;
  LUT4 n142_s21 (
    .F(n142_30),
    .I0(adc_mem_addr_count_7_9),
    .I1(adc_state[2]),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam n142_s21.INIT=16'h0230;
  LUT4 n143_s21 (
    .F(n143_30),
    .I0(adc_mem_addr_count_7_9),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n143_s21.INIT=16'h000B;
  LUT4 n121_s2 (
    .F(n121_5),
    .I0(n121_7),
    .I1(waiting_state_count[8]),
    .I2(waiting_state_count[9]),
    .I3(n121_8) 
);
defparam n121_s2.INIT=16'hBF00;
  LUT2 n121_s3 (
    .F(n121_6),
    .I0(waiting_state_count[15]),
    .I1(waiting_state_count[14]) 
);
defparam n121_s3.INIT=4'h8;
  LUT3 disp_state_1_s4 (
    .F(disp_state_1_9),
    .I0(finished_drawing_Z),
    .I1(start_disp_draw),
    .I2(disp_state[1]) 
);
defparam disp_state_1_s4.INIT=8'hAC;
  LUT3 adc_state_2_s5 (
    .F(adc_state_2_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]),
    .I2(adc_state[2]) 
);
defparam adc_state_2_s5.INIT=8'h10;
  LUT3 adc_state_2_s6 (
    .F(adc_state_2_11),
    .I0(adc_state[2]),
    .I1(adc_state_2_12),
    .I2(adc_state[0]) 
);
defparam adc_state_2_s6.INIT=8'h40;
  LUT2 n141_s24 (
    .F(n141_35),
    .I0(adc_mem_addr_count[4]),
    .I1(adc_mem_addr_count[5]) 
);
defparam n141_s24.INIT=4'h1;
  LUT4 n141_s25 (
    .F(n141_36),
    .I0(adc_mem_addr_count[0]),
    .I1(adc_mem_addr_count[2]),
    .I2(adc_mem_addr_count[1]),
    .I3(adc_mem_addr_count[3]) 
);
defparam n141_s25.INIT=16'h007F;
  LUT2 n141_s26 (
    .F(n141_37),
    .I0(adc_mem_addr_count[6]),
    .I1(adc_mem_addr_count[7]) 
);
defparam n141_s26.INIT=4'h8;
  LUT4 n164_s5 (
    .F(n164_10),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I2(adc_mem_addr_count[2]),
    .I3(adc_mem_addr_count[3]) 
);
defparam n164_s5.INIT=16'h8000;
  LUT2 n161_s5 (
    .F(n161_10),
    .I0(adc_mem_addr_count[4]),
    .I1(adc_mem_addr_count[5]) 
);
defparam n161_s5.INIT=4'h8;
  LUT4 n121_s4 (
    .F(n121_7),
    .I0(waiting_state_count[5]),
    .I1(waiting_state_count[4]),
    .I2(waiting_state_count[6]),
    .I3(waiting_state_count[7]) 
);
defparam n121_s4.INIT=16'h001F;
  LUT4 n121_s5 (
    .F(n121_8),
    .I0(waiting_state_count[13]),
    .I1(waiting_state_count[12]),
    .I2(waiting_state_count[11]),
    .I3(waiting_state_count[10]) 
);
defparam n121_s5.INIT=16'h0001;
  LUT3 adc_state_2_s7 (
    .F(adc_state_2_12),
    .I0(adc_interrupt_Z),
    .I1(finished_disp_draw),
    .I2(adc_state[1]) 
);
defparam adc_state_2_s7.INIT=8'h3A;
  LUT4 n121_s6 (
    .F(n121_10),
    .I0(n121_5),
    .I1(adc_state[2]),
    .I2(waiting_state_count[15]),
    .I3(waiting_state_count[14]) 
);
defparam n121_s6.INIT=16'h4000;
  LUT4 adc_mem_addr_count_7_s4 (
    .F(adc_mem_addr_count_7_9),
    .I0(n141_36),
    .I1(adc_mem_addr_count[4]),
    .I2(adc_mem_addr_count[5]),
    .I3(n141_37) 
);
defparam adc_mem_addr_count_7_s4.INIT=16'hFD00;
  LUT3 n160_s6 (
    .F(n160_12),
    .I0(adc_mem_addr_count[6]),
    .I1(adc_mem_addr_count[4]),
    .I2(adc_mem_addr_count[5]) 
);
defparam n160_s6.INIT=8'h80;
  LUT4 n245_s11 (
    .F(n245_19),
    .I0(disp_state[1]),
    .I1(disp_state[0]),
    .I2(rst_bram_complete_Z),
    .I3(disp_state_1_9) 
);
defparam n245_s11.INIT=16'h4062;
  LUT4 n246_s11 (
    .F(n246_19),
    .I0(disp_state[1]),
    .I1(disp_state[0]),
    .I2(rst_bram_complete_Z),
    .I3(disp_state_1_9) 
);
defparam n246_s11.INIT=16'h1504;
  DFFR adc_bram_din_6_s0 (
    .Q(adc_bram_din[6]),
    .D(n144_12),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_din_6_s0.INIT=1'b0;
  DFFR adc_bram_din_5_s0 (
    .Q(adc_bram_din[5]),
    .D(n145_10),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_din_5_s0.INIT=1'b0;
  DFFR adc_bram_din_4_s0 (
    .Q(adc_bram_din[4]),
    .D(n146_10),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_din_4_s0.INIT=1'b0;
  DFFR adc_bram_din_3_s0 (
    .Q(adc_bram_din[3]),
    .D(n147_10),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_din_3_s0.INIT=1'b0;
  DFFR adc_bram_din_2_s0 (
    .Q(adc_bram_din[2]),
    .D(n148_10),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_din_2_s0.INIT=1'b0;
  DFFR adc_bram_din_1_s0 (
    .Q(adc_bram_din[1]),
    .D(n149_10),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_din_1_s0.INIT=1'b0;
  DFFR adc_bram_din_0_s0 (
    .Q(adc_bram_din[0]),
    .D(n150_10),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_din_0_s0.INIT=1'b0;
  DFFR adc_bram_wr_clk_en_s0 (
    .Q(adc_bram_wr_clk_en),
    .D(n141_32),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam adc_bram_wr_clk_en_s0.INIT=1'b0;
  DFFR start_disp_draw_s0 (
    .Q(start_disp_draw),
    .D(n168_10),
    .CLK(sys_clock),
    .RESET(n144_13) 
);
defparam start_disp_draw_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_7_s0 (
    .Q(adc_bram_wr_addr[7]),
    .D(adc_mem_addr_count[7]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_7_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_6_s0 (
    .Q(adc_bram_wr_addr[6]),
    .D(adc_mem_addr_count[6]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_6_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_5_s0 (
    .Q(adc_bram_wr_addr[5]),
    .D(adc_mem_addr_count[5]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_5_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_4_s0 (
    .Q(adc_bram_wr_addr[4]),
    .D(adc_mem_addr_count[4]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_4_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_3_s0 (
    .Q(adc_bram_wr_addr[3]),
    .D(adc_mem_addr_count[3]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_3_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_2_s0 (
    .Q(adc_bram_wr_addr[2]),
    .D(adc_mem_addr_count[2]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_2_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_1_s0 (
    .Q(adc_bram_wr_addr[1]),
    .D(adc_mem_addr_count[1]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_1_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_0_s0 (
    .Q(adc_bram_wr_addr[0]),
    .D(adc_mem_addr_count[0]),
    .CLK(sys_clock),
    .CE(n151_9) 
);
defparam adc_bram_wr_addr_0_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_7_s0 (
    .Q(adc_mem_addr_count[7]),
    .D(n160_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_7_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_6_s0 (
    .Q(adc_mem_addr_count[6]),
    .D(n161_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_6_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_5_s0 (
    .Q(adc_mem_addr_count[5]),
    .D(n162_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_5_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_4_s0 (
    .Q(adc_mem_addr_count[4]),
    .D(n163_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_4_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_3_s0 (
    .Q(adc_mem_addr_count[3]),
    .D(n164_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_3_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_2_s0 (
    .Q(adc_mem_addr_count[2]),
    .D(n165_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_2_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_1_s0 (
    .Q(adc_mem_addr_count[1]),
    .D(n166_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_1_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_0_s0 (
    .Q(adc_mem_addr_count[0]),
    .D(n167_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_0_s0.INIT=1'b0;
  DFFRE waiting_state_count_15_s0 (
    .Q(waiting_state_count[15]),
    .D(n105_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_15_s0.INIT=1'b0;
  DFFRE waiting_state_count_14_s0 (
    .Q(waiting_state_count[14]),
    .D(n106_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_14_s0.INIT=1'b0;
  DFFRE waiting_state_count_13_s0 (
    .Q(waiting_state_count[13]),
    .D(n107_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_13_s0.INIT=1'b0;
  DFFRE waiting_state_count_12_s0 (
    .Q(waiting_state_count[12]),
    .D(n108_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_12_s0.INIT=1'b0;
  DFFRE waiting_state_count_11_s0 (
    .Q(waiting_state_count[11]),
    .D(n109_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_11_s0.INIT=1'b0;
  DFFRE waiting_state_count_10_s0 (
    .Q(waiting_state_count[10]),
    .D(n110_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_10_s0.INIT=1'b0;
  DFFRE waiting_state_count_9_s0 (
    .Q(waiting_state_count[9]),
    .D(n111_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_9_s0.INIT=1'b0;
  DFFRE waiting_state_count_8_s0 (
    .Q(waiting_state_count[8]),
    .D(n112_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_8_s0.INIT=1'b0;
  DFFRE waiting_state_count_7_s0 (
    .Q(waiting_state_count[7]),
    .D(n113_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_7_s0.INIT=1'b0;
  DFFRE waiting_state_count_6_s0 (
    .Q(waiting_state_count[6]),
    .D(n114_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_6_s0.INIT=1'b0;
  DFFRE waiting_state_count_5_s0 (
    .Q(waiting_state_count[5]),
    .D(n115_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_5_s0.INIT=1'b0;
  DFFRE waiting_state_count_4_s0 (
    .Q(waiting_state_count[4]),
    .D(n116_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_4_s0.INIT=1'b0;
  DFFRE waiting_state_count_3_s0 (
    .Q(waiting_state_count[3]),
    .D(n117_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_3_s0.INIT=1'b0;
  DFFRE waiting_state_count_2_s0 (
    .Q(waiting_state_count[2]),
    .D(n118_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_2_s0.INIT=1'b0;
  DFFRE waiting_state_count_1_s0 (
    .Q(waiting_state_count[1]),
    .D(n119_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_0_s0 (
    .Q(waiting_state_count[0]),
    .D(n120_6),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n121_10) 
);
defparam waiting_state_count_0_s0.INIT=1'b0;
  DFFR rst_bram_start_s0 (
    .Q(rst_bram_start_Z),
    .D(n247_9),
    .CLK(sys_clock),
    .RESET(n247_8) 
);
  DFFR start_drawing_s0 (
    .Q(start_drawing_Z),
    .D(n248_9),
    .CLK(sys_clock),
    .RESET(n248_8) 
);
  DFFR finished_disp_draw_s0 (
    .Q(finished_disp_draw),
    .D(finished_drawing_Z),
    .CLK(sys_clock),
    .RESET(n248_8) 
);
defparam finished_disp_draw_s0.INIT=1'b0;
  DFF adc_rd_s0 (
    .Q(ADC_RD_d),
    .D(n140_19),
    .CLK(sys_clock) 
);
  DFFE adc_state_2_s1 (
    .Q(adc_state[2]),
    .D(n141_34),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_2_s1.INIT=1'b0;
  DFFE adc_state_1_s1 (
    .Q(adc_state[1]),
    .D(n142_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_1_s1.INIT=1'b0;
  DFFE adc_state_0_s1 (
    .Q(adc_state[0]),
    .D(n143_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_0_s1.INIT=1'b0;
  DFF disp_state_1_s5 (
    .Q(disp_state[1]),
    .D(n245_19),
    .CLK(sys_clock) 
);
defparam disp_state_1_s5.INIT=1'b0;
  DFF disp_state_0_s3 (
    .Q(disp_state[0]),
    .D(n246_19),
    .CLK(sys_clock) 
);
defparam disp_state_0_s3.INIT=1'b0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(waiting_state_count[1]),
    .I1(waiting_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(waiting_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(waiting_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(waiting_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(waiting_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(waiting_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(waiting_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(waiting_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(waiting_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(waiting_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(waiting_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(waiting_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(waiting_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(waiting_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_0_COUT),
    .I0(waiting_state_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n391_DOUT_0_s0 (
    .SUM(n391_DOUT_0_1_SUM),
    .COUT(n391_DOUT_0_4),
    .I0(n37_6),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n391_DOUT_0_s0.ALU_MODE=1;
  ALU n391_DOUT_1_s0 (
    .SUM(n391_DOUT_1_5),
    .COUT(n391_DOUT_1_4),
    .I0(n36_6),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n391_DOUT_0_4) 
);
defparam n391_DOUT_1_s0.ALU_MODE=1;
  ALU n391_DOUT_2_s0 (
    .SUM(n391_DOUT_2_5),
    .COUT(n391_DOUT_2_4),
    .I0(n35_6),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n391_DOUT_1_4) 
);
defparam n391_DOUT_2_s0.ALU_MODE=1;
  ALU n391_DOUT_3_s0 (
    .SUM(n391_DOUT_3_5),
    .COUT(n391_DOUT_3_4),
    .I0(n34_6),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n391_DOUT_2_4) 
);
defparam n391_DOUT_3_s0.ALU_MODE=1;
  ALU n391_DOUT_4_s0 (
    .SUM(n391_DOUT_4_5),
    .COUT(n391_DOUT_4_4),
    .I0(n33_6),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n391_DOUT_3_4) 
);
defparam n391_DOUT_4_s0.ALU_MODE=1;
  ALU n391_DOUT_5_s0 (
    .SUM(n391_DOUT_5_5),
    .COUT(n391_DOUT_5_4),
    .I0(n32_6),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n391_DOUT_4_4) 
);
defparam n391_DOUT_5_s0.ALU_MODE=1;
  ALU n391_DOUT_6_s0 (
    .SUM(n391_DOUT_6_5),
    .COUT(n391_DOUT_6_4),
    .I0(n31_6),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n391_DOUT_5_4) 
);
defparam n391_DOUT_6_s0.ALU_MODE=1;
  ALU n391_DOUT_7_s0 (
    .SUM(n391_DOUT_7_4),
    .COUT(n391_DOUT_8_4),
    .I0(GND),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n391_DOUT_6_4) 
);
defparam n391_DOUT_7_s0.ALU_MODE=1;
  ALU n392_DOUT_0_s0 (
    .SUM(n392_DOUT_0_1_SUM),
    .COUT(n392_DOUT_0_4),
    .I0(n391_DOUT_1_5),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n392_DOUT_0_s0.ALU_MODE=1;
  ALU n392_DOUT_1_s0 (
    .SUM(n392_DOUT_1_5),
    .COUT(n392_DOUT_1_4),
    .I0(n391_DOUT_2_5),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n392_DOUT_0_4) 
);
defparam n392_DOUT_1_s0.ALU_MODE=1;
  ALU n392_DOUT_2_s0 (
    .SUM(n392_DOUT_2_5),
    .COUT(n392_DOUT_2_4),
    .I0(n391_DOUT_3_5),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n392_DOUT_1_4) 
);
defparam n392_DOUT_2_s0.ALU_MODE=1;
  ALU n392_DOUT_3_s0 (
    .SUM(n392_DOUT_3_5),
    .COUT(n392_DOUT_3_4),
    .I0(n391_DOUT_4_5),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n392_DOUT_2_4) 
);
defparam n392_DOUT_3_s0.ALU_MODE=1;
  ALU n392_DOUT_4_s0 (
    .SUM(n392_DOUT_4_5),
    .COUT(n392_DOUT_4_4),
    .I0(n391_DOUT_5_5),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n392_DOUT_3_4) 
);
defparam n392_DOUT_4_s0.ALU_MODE=1;
  ALU n392_DOUT_5_s0 (
    .SUM(n392_DOUT_5_5),
    .COUT(n392_DOUT_5_4),
    .I0(n391_DOUT_6_5),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n392_DOUT_4_4) 
);
defparam n392_DOUT_5_s0.ALU_MODE=1;
  ALU n392_DOUT_6_s0 (
    .SUM(n392_DOUT_6_5),
    .COUT(n392_DOUT_6_4),
    .I0(n391_DOUT_7_4),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n392_DOUT_5_4) 
);
defparam n392_DOUT_6_s0.ALU_MODE=1;
  ALU n392_DOUT_7_s0 (
    .SUM(n392_DOUT_7_4),
    .COUT(n392_DOUT_8_4),
    .I0(n391_DOUT_8_4),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n392_DOUT_6_4) 
);
defparam n392_DOUT_7_s0.ALU_MODE=1;
  ALU n393_DOUT_0_s0 (
    .SUM(n393_DOUT_0_1_SUM),
    .COUT(n393_DOUT_0_4),
    .I0(n392_DOUT_1_5),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n393_DOUT_0_s0.ALU_MODE=1;
  ALU n393_DOUT_1_s0 (
    .SUM(n393_DOUT_1_1_SUM),
    .COUT(n393_DOUT_1_4),
    .I0(n392_DOUT_2_5),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n393_DOUT_0_4) 
);
defparam n393_DOUT_1_s0.ALU_MODE=1;
  ALU n45_s0 (
    .SUM(n45_6),
    .COUT(n45_5),
    .I0(n392_DOUT_3_5),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n393_DOUT_1_4) 
);
defparam n45_s0.ALU_MODE=1;
  ALU n44_s0 (
    .SUM(n44_6),
    .COUT(n44_5),
    .I0(n392_DOUT_4_5),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n45_5) 
);
defparam n44_s0.ALU_MODE=1;
  ALU n43_s0 (
    .SUM(n43_6),
    .COUT(n43_5),
    .I0(n392_DOUT_5_5),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n44_5) 
);
defparam n43_s0.ALU_MODE=1;
  ALU n42_s0 (
    .SUM(n42_6),
    .COUT(n42_5),
    .I0(n392_DOUT_6_5),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n43_5) 
);
defparam n42_s0.ALU_MODE=1;
  ALU n41_s0 (
    .SUM(n41_6),
    .COUT(n41_5),
    .I0(n392_DOUT_7_4),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n42_5) 
);
defparam n41_s0.ALU_MODE=1;
  ALU n40_s0 (
    .SUM(n40_5),
    .COUT(n39_9),
    .I0(n392_DOUT_8_4),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n41_5) 
);
defparam n40_s0.ALU_MODE=1;
  INV n31_s2 (
    .O(n31_6),
    .I(ADC_DATA_d[7]) 
);
  INV n32_s2 (
    .O(n32_6),
    .I(ADC_DATA_d[6]) 
);
  INV n33_s2 (
    .O(n33_6),
    .I(ADC_DATA_d[5]) 
);
  INV n34_s2 (
    .O(n34_6),
    .I(ADC_DATA_d[4]) 
);
  INV n35_s2 (
    .O(n35_6),
    .I(ADC_DATA_d[3]) 
);
  INV n36_s2 (
    .O(n36_6),
    .I(ADC_DATA_d[2]) 
);
  INV n37_s2 (
    .O(n37_6),
    .I(ADC_DATA_d[1]) 
);
  INV n144_s7 (
    .O(n144_13),
    .I(adc_state[1]) 
);
  INV n247_s4 (
    .O(n247_8),
    .I(disp_state[0]) 
);
  INV n247_s5 (
    .O(n247_9),
    .I(rst_bram_complete_Z) 
);
  INV n248_s4 (
    .O(n248_8),
    .I(disp_state[1]) 
);
  INV n248_s5 (
    .O(n248_9),
    .I(finished_drawing_Z) 
);
  INV n120_s2 (
    .O(n120_6),
    .I(waiting_state_count[0]) 
);
  dual_adc_bram adc_data_buffer (
    .sys_clock(sys_clock),
    .adc_bram_wr_clk_en(adc_bram_wr_clk_en),
    .adc_data_wren_Z(adc_data_wren_Z),
    .adc_bram_din(adc_bram_din[6:0]),
    .adc_bram_wr_addr(adc_bram_wr_addr[7:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0]),
    .adc_data_out(adc_data_out[6:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_controller */
module line_drawer (
  sys_clock,
  start_drawing_Z,
  adc_data_out,
  frame_bram_din,
  finished_drawing_Z,
  adc_data_wren_Z,
  frame_bram_addr_Z,
  adc_data_addr_Z
)
;
input sys_clock;
input start_drawing_Z;
input [6:0] adc_data_out;
output frame_bram_din;
output finished_drawing_Z;
output adc_data_wren_Z;
output [14:0] frame_bram_addr_Z;
output [7:0] adc_data_addr_Z;
wire n516_7;
wire n153_4;
wire n199_10;
wire n211_17;
wire n213_17;
wire n215_17;
wire n230_18;
wire n232_18;
wire n234_17;
wire n372_9;
wire n438_13;
wire n440_13;
wire n442_13;
wire n444_13;
wire n446_13;
wire n448_13;
wire n450_13;
wire n452_13;
wire n218_13;
wire n339_21;
wire n341_19;
wire n343_19;
wire n345_19;
wire n347_19;
wire n349_19;
wire n351_19;
wire n236_13;
wire n238_11;
wire n240_11;
wire n242_11;
wire n244_11;
wire n246_11;
wire n248_11;
wire n316_12;
wire n319_11;
wire n322_11;
wire n325_11;
wire n328_11;
wire n331_11;
wire n334_11;
wire n337_11;
wire n375_14;
wire n454_15;
wire n456_13;
wire n458_13;
wire n404_17;
wire n32_7;
wire n30_7;
wire n29_7;
wire n28_7;
wire n27_7;
wire n26_5;
wire line_draw_state_16_9;
wire n353_4;
wire n516_8;
wire n339_22;
wire n199_11;
wire n372_10;
wire n372_11;
wire n436_16;
wire n438_14;
wire n438_15;
wire n440_14;
wire n440_15;
wire n442_14;
wire n442_15;
wire n444_14;
wire n444_15;
wire n446_14;
wire n446_15;
wire n448_14;
wire n448_15;
wire n450_14;
wire n450_15;
wire n452_14;
wire n339_23;
wire n339_24;
wire n339_25;
wire n341_20;
wire n341_21;
wire n341_22;
wire n343_20;
wire n343_21;
wire n343_22;
wire n345_20;
wire n345_21;
wire n345_22;
wire n347_20;
wire n347_21;
wire n347_22;
wire n349_20;
wire n349_21;
wire n349_22;
wire n351_20;
wire n351_21;
wire n242_12;
wire n246_12;
wire n26_6;
wire n516_9;
wire n339_26;
wire n339_27;
wire n339_28;
wire n339_29;
wire n339_30;
wire n341_23;
wire n341_24;
wire n343_23;
wire n345_23;
wire n347_23;
wire n31_9;
wire n339_32;
wire n378_16;
wire n454_17;
wire n404_19;
wire line_draw_state_1_13;
wire line_draw_state_2_13;
wire line_draw_state_0_13;
wire line_draw_state_9_13;
wire line_draw_state_10_13;
wire line_draw_state_11_13;
wire line_draw_state_3_11;
wire line_draw_state_4_11;
wire line_draw_state_5_11;
wire line_draw_state_6_11;
wire line_draw_state_7_11;
wire line_draw_state_12_11;
wire line_draw_state_13_11;
wire line_draw_state_14_11;
wire line_draw_state_15_11;
wire n250_14;
wire n236_15;
wire n460_14;
wire n462_12;
wire n464_12;
wire n436_19;
wire n436_20;
wire n436_22;
wire n44_15_SUM;
wire n44_18;
wire n43_15_SUM;
wire n43_18;
wire n44_16_SUM;
wire n44_20;
wire n43_16_SUM;
wire n43_20;
wire n44_17_SUM;
wire n44_22;
wire n43_17_SUM;
wire n43_22;
wire n44_18_SUM;
wire n44_24;
wire n43_18_SUM;
wire n43_24;
wire n44_19_SUM;
wire n44_26;
wire n43_19_SUM;
wire n43_26;
wire n44_20_SUM;
wire n44_28;
wire n43_20_SUM;
wire n43_28;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_2;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n72_1;
wire n72_2;
wire n71_1;
wire n71_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_2;
wire n84_1;
wire n84_2;
wire n83_1;
wire n83_2;
wire n82_1;
wire n82_2;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_2;
wire n79_1;
wire n79_2;
wire n78_1;
wire n78_2;
wire n77_1;
wire n77_2;
wire n76_1;
wire n76_2;
wire n75_1;
wire n75_2;
wire n74_1;
wire n74_0_COUT;
wire n89_1_SUM;
wire n89_3;
wire n90_1_SUM;
wire n90_3;
wire n91_1_SUM;
wire n91_3;
wire n92_1_SUM;
wire n92_3;
wire n93_1_SUM;
wire n93_3;
wire n94_1_SUM;
wire n94_3;
wire n95_1_SUM;
wire n95_3;
wire n516_10;
wire n33_10;
wire [17:0] line_draw_state;
wire [7:0] time_x0;
wire [6:0] voltage_y0;
wire [7:0] time_x1;
wire [6:0] voltage_y1;
wire [6:0] addr_y_value_unsigned;
wire [7:0] addr_x_count;
wire [17:0] line_draw_state_next;
wire [7:0] addr_x_value;
wire [6:0] addr_y_value;
wire [14:0] addr_y_value_mult;
wire VCC;
wire GND;
  LUT3 n516_s3 (
    .F(n516_7),
    .I0(n516_8),
    .I1(addr_x_count[6]),
    .I2(addr_x_count[7]) 
);
defparam n516_s3.INIT=8'h40;
  LUT4 n153_s1 (
    .F(n153_4),
    .I0(n516_8),
    .I1(addr_x_count[7]),
    .I2(addr_x_count[6]),
    .I3(line_draw_state[0]) 
);
defparam n153_s1.INIT=16'h4000;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(line_draw_state_next[17]),
    .I1(line_draw_state[3]),
    .I2(line_draw_state[0]),
    .I3(n199_11) 
);
defparam n199_s6.INIT=16'hFFF8;
  LUT2 n211_s11 (
    .F(n211_17),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[11]) 
);
defparam n211_s11.INIT=4'h8;
  LUT2 n213_s11 (
    .F(n213_17),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[10]) 
);
defparam n213_s11.INIT=4'h8;
  LUT2 n215_s11 (
    .F(n215_17),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[9]) 
);
defparam n215_s11.INIT=4'h8;
  LUT2 n230_s12 (
    .F(n230_18),
    .I0(line_draw_state[10]),
    .I1(n95_3) 
);
defparam n230_s12.INIT=4'h8;
  LUT2 n232_s12 (
    .F(n232_18),
    .I0(line_draw_state[9]),
    .I1(n95_3) 
);
defparam n232_s12.INIT=4'h8;
  LUT2 n234_s11 (
    .F(n234_17),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[0]) 
);
defparam n234_s11.INIT=4'h8;
  LUT3 n372_s5 (
    .F(n372_9),
    .I0(line_draw_state[12]),
    .I1(n372_10),
    .I2(n372_11) 
);
defparam n372_s5.INIT=8'h02;
  LUT2 n438_s9 (
    .F(n438_13),
    .I0(n438_14),
    .I1(n438_15) 
);
defparam n438_s9.INIT=4'h7;
  LUT2 n440_s9 (
    .F(n440_13),
    .I0(n440_14),
    .I1(n440_15) 
);
defparam n440_s9.INIT=4'h7;
  LUT2 n442_s9 (
    .F(n442_13),
    .I0(n442_14),
    .I1(n442_15) 
);
defparam n442_s9.INIT=4'h7;
  LUT2 n444_s9 (
    .F(n444_13),
    .I0(n444_14),
    .I1(n444_15) 
);
defparam n444_s9.INIT=4'h7;
  LUT2 n446_s9 (
    .F(n446_13),
    .I0(n446_14),
    .I1(n446_15) 
);
defparam n446_s9.INIT=4'h7;
  LUT2 n448_s9 (
    .F(n448_13),
    .I0(n448_14),
    .I1(n448_15) 
);
defparam n448_s9.INIT=4'h7;
  LUT2 n450_s9 (
    .F(n450_13),
    .I0(n450_14),
    .I1(n450_15) 
);
defparam n450_s9.INIT=4'h7;
  LUT3 n452_s9 (
    .F(n452_13),
    .I0(n59_1),
    .I1(line_draw_state[6]),
    .I2(n452_14) 
);
defparam n452_s9.INIT=8'h8F;
  LUT4 n218_s9 (
    .F(n218_13),
    .I0(n199_11),
    .I1(line_draw_state[8]),
    .I2(n404_17),
    .I3(n339_22) 
);
defparam n218_s9.INIT=16'hF8FF;
  LUT4 n339_s16 (
    .F(n339_21),
    .I0(n339_23),
    .I1(line_draw_state[2]),
    .I2(n339_24),
    .I3(n339_25) 
);
defparam n339_s16.INIT=16'hF8FF;
  LUT3 n341_s15 (
    .F(n341_19),
    .I0(n341_20),
    .I1(n341_21),
    .I2(n341_22) 
);
defparam n341_s15.INIT=8'hEF;
  LUT3 n343_s15 (
    .F(n343_19),
    .I0(n343_20),
    .I1(n343_21),
    .I2(n343_22) 
);
defparam n343_s15.INIT=8'hBF;
  LUT4 n345_s15 (
    .F(n345_19),
    .I0(n345_20),
    .I1(line_draw_state[2]),
    .I2(n345_21),
    .I3(n345_22) 
);
defparam n345_s15.INIT=16'h8FFF;
  LUT4 n347_s15 (
    .F(n347_19),
    .I0(n347_20),
    .I1(addr_y_value[2]),
    .I2(n347_21),
    .I3(n347_22) 
);
defparam n347_s15.INIT=16'h4FFF;
  LUT4 n349_s15 (
    .F(n349_19),
    .I0(n349_20),
    .I1(addr_y_value[1]),
    .I2(n349_21),
    .I3(n349_22) 
);
defparam n349_s15.INIT=16'hF8FF;
  LUT4 n351_s15 (
    .F(n351_19),
    .I0(voltage_y0[0]),
    .I1(line_draw_state[12]),
    .I2(n351_20),
    .I3(n351_21) 
);
defparam n351_s15.INIT=16'hFFF8;
  LUT4 n236_s7 (
    .F(n236_13),
    .I0(addr_x_count[7]),
    .I1(line_draw_state[16]),
    .I2(line_draw_state[14]),
    .I3(n26_5) 
);
defparam n236_s7.INIT=16'hF888;
  LUT4 n238_s6 (
    .F(n238_11),
    .I0(addr_x_count[6]),
    .I1(line_draw_state[16]),
    .I2(line_draw_state[14]),
    .I3(n27_7) 
);
defparam n238_s6.INIT=16'hF888;
  LUT4 n240_s6 (
    .F(n240_11),
    .I0(addr_x_count[5]),
    .I1(line_draw_state[16]),
    .I2(line_draw_state[14]),
    .I3(n28_7) 
);
defparam n240_s6.INIT=16'hF888;
  LUT4 n242_s6 (
    .F(n242_11),
    .I0(line_draw_state[16]),
    .I1(n242_12),
    .I2(line_draw_state[14]),
    .I3(addr_x_count[4]) 
);
defparam n242_s6.INIT=16'hBAC0;
  LUT4 n244_s6 (
    .F(n244_11),
    .I0(addr_x_count[3]),
    .I1(line_draw_state[16]),
    .I2(line_draw_state[14]),
    .I3(n30_7) 
);
defparam n244_s6.INIT=16'hF888;
  LUT4 n246_s6 (
    .F(n246_11),
    .I0(line_draw_state[16]),
    .I1(n246_12),
    .I2(line_draw_state[14]),
    .I3(addr_x_count[2]) 
);
defparam n246_s6.INIT=16'hBAC0;
  LUT4 n248_s6 (
    .F(n248_11),
    .I0(line_draw_state[16]),
    .I1(addr_x_count[0]),
    .I2(line_draw_state[14]),
    .I3(addr_x_count[1]) 
);
defparam n248_s6.INIT=16'hBAC0;
  LUT4 n316_s6 (
    .F(n316_12),
    .I0(n353_4),
    .I1(time_x1[7]),
    .I2(line_draw_state[12]),
    .I3(time_x0[7]) 
);
defparam n316_s6.INIT=16'hF444;
  LUT4 n319_s6 (
    .F(n319_11),
    .I0(n353_4),
    .I1(time_x1[6]),
    .I2(line_draw_state[12]),
    .I3(time_x0[6]) 
);
defparam n319_s6.INIT=16'hF444;
  LUT4 n322_s6 (
    .F(n322_11),
    .I0(n353_4),
    .I1(time_x1[5]),
    .I2(line_draw_state[12]),
    .I3(time_x0[5]) 
);
defparam n322_s6.INIT=16'hF444;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(n353_4),
    .I1(time_x1[4]),
    .I2(line_draw_state[12]),
    .I3(time_x0[4]) 
);
defparam n325_s6.INIT=16'hF444;
  LUT4 n328_s6 (
    .F(n328_11),
    .I0(n353_4),
    .I1(time_x1[3]),
    .I2(line_draw_state[12]),
    .I3(time_x0[3]) 
);
defparam n328_s6.INIT=16'hF444;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(n353_4),
    .I1(time_x1[2]),
    .I2(line_draw_state[12]),
    .I3(time_x0[2]) 
);
defparam n331_s6.INIT=16'hF444;
  LUT4 n334_s6 (
    .F(n334_11),
    .I0(n353_4),
    .I1(time_x1[1]),
    .I2(line_draw_state[12]),
    .I3(time_x0[1]) 
);
defparam n334_s6.INIT=16'hF444;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n353_4),
    .I1(time_x1[0]),
    .I2(line_draw_state[12]),
    .I3(time_x0[0]) 
);
defparam n337_s6.INIT=16'hF444;
  LUT4 n375_s8 (
    .F(n375_14),
    .I0(n372_10),
    .I1(line_draw_state[12]),
    .I2(n372_11),
    .I3(n230_18) 
);
defparam n375_s8.INIT=16'hFF08;
  LUT4 n454_s9 (
    .F(n454_15),
    .I0(line_draw_state[5]),
    .I1(n70_1),
    .I2(line_draw_state[4]),
    .I3(n83_1) 
);
defparam n454_s9.INIT=16'hF888;
  LUT4 n456_s8 (
    .F(n456_13),
    .I0(line_draw_state[5]),
    .I1(n71_1),
    .I2(line_draw_state[4]),
    .I3(n84_1) 
);
defparam n456_s8.INIT=16'hF888;
  LUT4 n458_s8 (
    .F(n458_13),
    .I0(line_draw_state[5]),
    .I1(n72_1),
    .I2(line_draw_state[4]),
    .I3(n85_1) 
);
defparam n458_s8.INIT=16'hF888;
  LUT4 n404_s11 (
    .F(n404_17),
    .I0(line_draw_state[9]),
    .I1(line_draw_state[10]),
    .I2(n95_3),
    .I3(line_draw_state[11]) 
);
defparam n404_s11.INIT=16'hFF0E;
  LUT2 n32_s3 (
    .F(n32_7),
    .I0(addr_x_count[1]),
    .I1(addr_x_count[0]) 
);
defparam n32_s3.INIT=4'h6;
  LUT4 n30_s3 (
    .F(n30_7),
    .I0(addr_x_count[2]),
    .I1(addr_x_count[1]),
    .I2(addr_x_count[0]),
    .I3(addr_x_count[3]) 
);
defparam n30_s3.INIT=16'h7F80;
  LUT2 n29_s3 (
    .F(n29_7),
    .I0(addr_x_count[4]),
    .I1(n242_12) 
);
defparam n29_s3.INIT=4'h6;
  LUT3 n28_s3 (
    .F(n28_7),
    .I0(addr_x_count[4]),
    .I1(n242_12),
    .I2(addr_x_count[5]) 
);
defparam n28_s3.INIT=8'h78;
  LUT4 n27_s3 (
    .F(n27_7),
    .I0(addr_x_count[5]),
    .I1(addr_x_count[4]),
    .I2(n242_12),
    .I3(addr_x_count[6]) 
);
defparam n27_s3.INIT=16'h7F80;
  LUT3 n26_s2 (
    .F(n26_5),
    .I0(n242_12),
    .I1(n26_6),
    .I2(addr_x_count[7]) 
);
defparam n26_s2.INIT=8'h78;
  LUT2 line_draw_state_16_s4 (
    .F(line_draw_state_16_9),
    .I0(line_draw_state[16]),
    .I1(start_drawing_Z) 
);
defparam line_draw_state_16_s4.INIT=4'h1;
  LUT3 n353_s1 (
    .F(n353_4),
    .I0(line_draw_state[11]),
    .I1(line_draw_state[9]),
    .I2(line_draw_state[10]) 
);
defparam n353_s1.INIT=8'h01;
  LUT4 n516_s4 (
    .F(n516_8),
    .I0(addr_x_count[1]),
    .I1(addr_x_count[0]),
    .I2(addr_x_count[2]),
    .I3(n516_9) 
);
defparam n516_s4.INIT=16'h1F00;
  LUT3 n339_s17 (
    .F(n339_22),
    .I0(line_draw_state[1]),
    .I1(line_draw_state[2]),
    .I2(line_draw_state[12]) 
);
defparam n339_s17.INIT=8'h01;
  LUT2 n199_s7 (
    .F(n199_11),
    .I0(start_drawing_Z),
    .I1(line_draw_state[17]) 
);
defparam n199_s7.INIT=4'h4;
  LUT3 n372_s6 (
    .F(n372_10),
    .I0(voltage_y1[6]),
    .I1(voltage_y0[6]),
    .I2(n44_28) 
);
defparam n372_s6.INIT=8'hD4;
  LUT3 n372_s7 (
    .F(n372_11),
    .I0(voltage_y1[6]),
    .I1(n43_28),
    .I2(voltage_y0[6]) 
);
defparam n372_s7.INIT=8'h8E;
  LUT4 n436_s11 (
    .F(n436_16),
    .I0(line_draw_state[5]),
    .I1(n61_1),
    .I2(line_draw_state[4]),
    .I3(n74_1) 
);
defparam n436_s11.INIT=16'h0777;
  LUT4 n438_s10 (
    .F(n438_14),
    .I0(line_draw_state[7]),
    .I1(addr_y_value_unsigned[6]),
    .I2(line_draw_state[5]),
    .I3(n62_1) 
);
defparam n438_s10.INIT=16'h0777;
  LUT4 n438_s11 (
    .F(n438_15),
    .I0(line_draw_state[6]),
    .I1(n52_1),
    .I2(line_draw_state[4]),
    .I3(n75_1) 
);
defparam n438_s11.INIT=16'h0777;
  LUT4 n440_s10 (
    .F(n440_14),
    .I0(line_draw_state[7]),
    .I1(addr_y_value_unsigned[5]),
    .I2(line_draw_state[5]),
    .I3(n63_1) 
);
defparam n440_s10.INIT=16'h0777;
  LUT4 n440_s11 (
    .F(n440_15),
    .I0(line_draw_state[6]),
    .I1(n53_1),
    .I2(line_draw_state[4]),
    .I3(n76_1) 
);
defparam n440_s11.INIT=16'h0777;
  LUT4 n442_s10 (
    .F(n442_14),
    .I0(line_draw_state[7]),
    .I1(addr_y_value_unsigned[4]),
    .I2(line_draw_state[5]),
    .I3(n64_1) 
);
defparam n442_s10.INIT=16'h0777;
  LUT4 n442_s11 (
    .F(n442_15),
    .I0(line_draw_state[6]),
    .I1(n54_1),
    .I2(line_draw_state[4]),
    .I3(n77_1) 
);
defparam n442_s11.INIT=16'h0777;
  LUT4 n444_s10 (
    .F(n444_14),
    .I0(line_draw_state[7]),
    .I1(addr_y_value_unsigned[3]),
    .I2(line_draw_state[5]),
    .I3(n65_1) 
);
defparam n444_s10.INIT=16'h0777;
  LUT4 n444_s11 (
    .F(n444_15),
    .I0(line_draw_state[6]),
    .I1(n55_1),
    .I2(line_draw_state[4]),
    .I3(n78_1) 
);
defparam n444_s11.INIT=16'h0777;
  LUT4 n446_s10 (
    .F(n446_14),
    .I0(line_draw_state[7]),
    .I1(addr_y_value_unsigned[2]),
    .I2(line_draw_state[5]),
    .I3(n66_1) 
);
defparam n446_s10.INIT=16'h0777;
  LUT4 n446_s11 (
    .F(n446_15),
    .I0(line_draw_state[6]),
    .I1(n56_1),
    .I2(line_draw_state[4]),
    .I3(n79_1) 
);
defparam n446_s11.INIT=16'h0777;
  LUT4 n448_s10 (
    .F(n448_14),
    .I0(line_draw_state[7]),
    .I1(addr_y_value_unsigned[1]),
    .I2(line_draw_state[5]),
    .I3(n67_1) 
);
defparam n448_s10.INIT=16'h0777;
  LUT4 n448_s11 (
    .F(n448_15),
    .I0(line_draw_state[6]),
    .I1(n57_1),
    .I2(line_draw_state[4]),
    .I3(n80_1) 
);
defparam n448_s11.INIT=16'h0777;
  LUT4 n450_s10 (
    .F(n450_14),
    .I0(line_draw_state[7]),
    .I1(addr_y_value_unsigned[0]),
    .I2(line_draw_state[5]),
    .I3(n68_1) 
);
defparam n450_s10.INIT=16'h0777;
  LUT4 n450_s11 (
    .F(n450_15),
    .I0(line_draw_state[6]),
    .I1(n58_1),
    .I2(line_draw_state[4]),
    .I3(n81_1) 
);
defparam n450_s11.INIT=16'h0777;
  LUT4 n452_s10 (
    .F(n452_14),
    .I0(line_draw_state[5]),
    .I1(n69_1),
    .I2(line_draw_state[4]),
    .I3(n82_1) 
);
defparam n452_s10.INIT=16'h0777;
  LUT4 n339_s18 (
    .F(n339_23),
    .I0(addr_y_value[5]),
    .I1(addr_y_value[4]),
    .I2(n339_26),
    .I3(addr_y_value[6]) 
);
defparam n339_s18.INIT=16'h7F80;
  LUT4 n339_s19 (
    .F(n339_24),
    .I0(n339_27),
    .I1(n339_28),
    .I2(addr_y_value[6]),
    .I3(line_draw_state[1]) 
);
defparam n339_s19.INIT=16'h7800;
  LUT4 n339_s20 (
    .F(n339_25),
    .I0(n404_17),
    .I1(voltage_y1[6]),
    .I2(n339_29),
    .I3(n339_30) 
);
defparam n339_s20.INIT=16'h0007;
  LUT4 n341_s16 (
    .F(n341_20),
    .I0(addr_y_value[4]),
    .I1(n339_27),
    .I2(addr_y_value[5]),
    .I3(line_draw_state[1]) 
);
defparam n341_s16.INIT=16'hB400;
  LUT4 n341_s17 (
    .F(n341_21),
    .I0(addr_y_value[4]),
    .I1(n339_26),
    .I2(addr_y_value[5]),
    .I3(line_draw_state[2]) 
);
defparam n341_s17.INIT=16'h7800;
  LUT4 n341_s18 (
    .F(n341_22),
    .I0(n404_17),
    .I1(voltage_y1[5]),
    .I2(n341_23),
    .I3(n341_24) 
);
defparam n341_s18.INIT=16'h0007;
  LUT3 n343_s16 (
    .F(n343_20),
    .I0(addr_y_value[4]),
    .I1(n339_27),
    .I2(line_draw_state[1]) 
);
defparam n343_s16.INIT=8'h60;
  LUT4 n343_s17 (
    .F(n343_21),
    .I0(n404_17),
    .I1(voltage_y1[4]),
    .I2(addr_y_value[4]),
    .I3(n349_20) 
);
defparam n343_s17.INIT=16'h0777;
  LUT4 n343_s18 (
    .F(n343_22),
    .I0(line_draw_state[2]),
    .I1(addr_y_value[4]),
    .I2(n339_26),
    .I3(n343_23) 
);
defparam n343_s18.INIT=16'h00D7;
  LUT4 n345_s16 (
    .F(n345_20),
    .I0(addr_y_value[2]),
    .I1(addr_y_value[1]),
    .I2(addr_y_value[0]),
    .I3(addr_y_value[3]) 
);
defparam n345_s16.INIT=16'h7F80;
  LUT4 n345_s17 (
    .F(n345_21),
    .I0(voltage_y0[3]),
    .I1(line_draw_state[12]),
    .I2(voltage_y1[3]),
    .I3(n404_17) 
);
defparam n345_s17.INIT=16'h0777;
  LUT4 n345_s18 (
    .F(n345_22),
    .I0(line_draw_state[1]),
    .I1(addr_y_value[3]),
    .I2(n349_20),
    .I3(n345_23) 
);
defparam n345_s18.INIT=16'h1D37;
  LUT4 n347_s16 (
    .F(n347_20),
    .I0(addr_y_value[0]),
    .I1(addr_y_value[1]),
    .I2(line_draw_state[1]),
    .I3(n349_20) 
);
defparam n347_s16.INIT=16'h001F;
  LUT4 n347_s17 (
    .F(n347_21),
    .I0(voltage_y0[2]),
    .I1(line_draw_state[12]),
    .I2(line_draw_state[1]),
    .I3(n345_23) 
);
defparam n347_s17.INIT=16'h0777;
  LUT3 n347_s18 (
    .F(n347_22),
    .I0(n404_17),
    .I1(voltage_y1[2]),
    .I2(n347_23) 
);
defparam n347_s18.INIT=8'h07;
  LUT3 n349_s16 (
    .F(n349_20),
    .I0(line_draw_state[10]),
    .I1(line_draw_state[9]),
    .I2(n95_3) 
);
defparam n349_s16.INIT=8'hE0;
  LUT4 n349_s17 (
    .F(n349_21),
    .I0(line_draw_state[2]),
    .I1(line_draw_state[1]),
    .I2(addr_y_value[1]),
    .I3(addr_y_value[0]) 
);
defparam n349_s17.INIT=16'hCAAC;
  LUT4 n349_s18 (
    .F(n349_22),
    .I0(voltage_y0[1]),
    .I1(line_draw_state[12]),
    .I2(voltage_y1[1]),
    .I3(n404_17) 
);
defparam n349_s18.INIT=16'h0777;
  LUT2 n351_s16 (
    .F(n351_20),
    .I0(voltage_y1[0]),
    .I1(n404_17) 
);
defparam n351_s16.INIT=4'h8;
  LUT4 n351_s17 (
    .F(n351_21),
    .I0(line_draw_state[1]),
    .I1(line_draw_state[2]),
    .I2(n349_20),
    .I3(addr_y_value[0]) 
);
defparam n351_s17.INIT=16'hF0EE;
  LUT4 n242_s7 (
    .F(n242_12),
    .I0(addr_x_count[3]),
    .I1(addr_x_count[2]),
    .I2(addr_x_count[1]),
    .I3(addr_x_count[0]) 
);
defparam n242_s7.INIT=16'h8000;
  LUT2 n246_s7 (
    .F(n246_12),
    .I0(addr_x_count[1]),
    .I1(addr_x_count[0]) 
);
defparam n246_s7.INIT=4'h8;
  LUT3 n26_s3 (
    .F(n26_6),
    .I0(addr_x_count[6]),
    .I1(addr_x_count[5]),
    .I2(addr_x_count[4]) 
);
defparam n26_s3.INIT=8'h80;
  LUT3 n516_s5 (
    .F(n516_9),
    .I0(addr_x_count[5]),
    .I1(addr_x_count[4]),
    .I2(addr_x_count[3]) 
);
defparam n516_s5.INIT=8'h01;
  LUT4 n339_s21 (
    .F(n339_26),
    .I0(addr_y_value[3]),
    .I1(addr_y_value[2]),
    .I2(addr_y_value[1]),
    .I3(addr_y_value[0]) 
);
defparam n339_s21.INIT=16'h8000;
  LUT4 n339_s22 (
    .F(n339_27),
    .I0(addr_y_value[3]),
    .I1(addr_y_value[2]),
    .I2(addr_y_value[1]),
    .I3(addr_y_value[0]) 
);
defparam n339_s22.INIT=16'h0001;
  LUT2 n339_s23 (
    .F(n339_28),
    .I0(addr_y_value[5]),
    .I1(addr_y_value[4]) 
);
defparam n339_s23.INIT=4'h1;
  LUT4 n339_s24 (
    .F(n339_29),
    .I0(line_draw_state[10]),
    .I1(line_draw_state[9]),
    .I2(addr_y_value[6]),
    .I3(n95_3) 
);
defparam n339_s24.INIT=16'hE000;
  LUT2 n339_s25 (
    .F(n339_30),
    .I0(line_draw_state[12]),
    .I1(voltage_y0[6]) 
);
defparam n339_s25.INIT=4'h8;
  LUT4 n341_s19 (
    .F(n341_23),
    .I0(line_draw_state[10]),
    .I1(line_draw_state[9]),
    .I2(addr_y_value[5]),
    .I3(n95_3) 
);
defparam n341_s19.INIT=16'hE000;
  LUT2 n341_s20 (
    .F(n341_24),
    .I0(line_draw_state[12]),
    .I1(voltage_y0[5]) 
);
defparam n341_s20.INIT=4'h8;
  LUT2 n343_s19 (
    .F(n343_23),
    .I0(line_draw_state[12]),
    .I1(voltage_y0[4]) 
);
defparam n343_s19.INIT=4'h8;
  LUT3 n345_s19 (
    .F(n345_23),
    .I0(addr_y_value[2]),
    .I1(addr_y_value[1]),
    .I2(addr_y_value[0]) 
);
defparam n345_s19.INIT=8'h01;
  LUT4 n347_s19 (
    .F(n347_23),
    .I0(addr_y_value[1]),
    .I1(addr_y_value[0]),
    .I2(addr_y_value[2]),
    .I3(line_draw_state[2]) 
);
defparam n347_s19.INIT=16'h7800;
  LUT3 n31_s4 (
    .F(n31_9),
    .I0(addr_x_count[2]),
    .I1(addr_x_count[1]),
    .I2(addr_x_count[0]) 
);
defparam n31_s4.INIT=8'h6A;
  LUT4 n339_s26 (
    .F(n339_32),
    .I0(n353_4),
    .I1(line_draw_state[1]),
    .I2(line_draw_state[2]),
    .I3(line_draw_state[12]) 
);
defparam n339_s26.INIT=16'hFFFD;
  LUT4 n378_s9 (
    .F(n378_16),
    .I0(n372_11),
    .I1(line_draw_state[12]),
    .I2(line_draw_state[9]),
    .I3(n95_3) 
);
defparam n378_s9.INIT=16'hF888;
  LUT3 n454_s10 (
    .F(n454_17),
    .I0(line_draw_state[5]),
    .I1(line_draw_state[4]),
    .I2(line_draw_state[7]) 
);
defparam n454_s10.INIT=8'hFE;
  LUT4 n404_s12 (
    .F(n404_19),
    .I0(line_draw_state[12]),
    .I1(line_draw_state[11]),
    .I2(line_draw_state[9]),
    .I3(line_draw_state[10]) 
);
defparam n404_s12.INIT=16'hFFFE;
  LUT4 line_draw_state_1_s6 (
    .F(line_draw_state_1_13),
    .I0(line_draw_state[9]),
    .I1(n95_3),
    .I2(start_drawing_Z),
    .I3(line_draw_state[17]) 
);
defparam line_draw_state_1_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_2_s6 (
    .F(line_draw_state_2_13),
    .I0(line_draw_state[10]),
    .I1(n95_3),
    .I2(start_drawing_Z),
    .I3(line_draw_state[17]) 
);
defparam line_draw_state_2_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_0_s6 (
    .F(line_draw_state_0_13),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[0]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[17]) 
);
defparam line_draw_state_0_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_9_s6 (
    .F(line_draw_state_9_13),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[9]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[17]) 
);
defparam line_draw_state_9_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_10_s6 (
    .F(line_draw_state_10_13),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[10]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[17]) 
);
defparam line_draw_state_10_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_11_s6 (
    .F(line_draw_state_11_13),
    .I0(line_draw_state[3]),
    .I1(line_draw_state_next[11]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[17]) 
);
defparam line_draw_state_11_s6.INIT=16'hF8FF;
  LUT3 line_draw_state_3_s5 (
    .F(line_draw_state_3_11),
    .I0(line_draw_state[4]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_3_s5.INIT=8'hEF;
  LUT3 line_draw_state_4_s5 (
    .F(line_draw_state_4_11),
    .I0(line_draw_state[5]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_4_s5.INIT=8'hEF;
  LUT3 line_draw_state_5_s5 (
    .F(line_draw_state_5_11),
    .I0(line_draw_state[6]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_5_s5.INIT=8'hEF;
  LUT3 line_draw_state_6_s5 (
    .F(line_draw_state_6_11),
    .I0(line_draw_state[7]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_6_s5.INIT=8'hEF;
  LUT3 line_draw_state_7_s5 (
    .F(line_draw_state_7_11),
    .I0(line_draw_state[8]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_7_s5.INIT=8'hEF;
  LUT3 line_draw_state_12_s5 (
    .F(line_draw_state_12_11),
    .I0(line_draw_state[13]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_12_s5.INIT=8'hEF;
  LUT3 line_draw_state_13_s5 (
    .F(line_draw_state_13_11),
    .I0(line_draw_state[14]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_13_s5.INIT=8'hEF;
  LUT3 line_draw_state_14_s5 (
    .F(line_draw_state_14_11),
    .I0(line_draw_state[15]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_14_s5.INIT=8'hEF;
  LUT3 line_draw_state_15_s5 (
    .F(line_draw_state_15_11),
    .I0(line_draw_state[16]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[17]) 
);
defparam line_draw_state_15_s5.INIT=8'hEF;
  LUT4 n250_s8 (
    .F(n250_14),
    .I0(adc_data_addr_Z[0]),
    .I1(line_draw_state[16]),
    .I2(line_draw_state[14]),
    .I3(addr_x_count[0]) 
);
defparam n250_s8.INIT=16'hCEF2;
  LUT2 n236_s8 (
    .F(n236_15),
    .I0(line_draw_state[16]),
    .I1(line_draw_state[14]) 
);
defparam n236_s8.INIT=4'hE;
  LUT4 n460_s8 (
    .F(n460_14),
    .I0(addr_y_value_mult[2]),
    .I1(line_draw_state[4]),
    .I2(n86_1),
    .I3(line_draw_state[7]) 
);
defparam n460_s8.INIT=16'hC0E2;
  LUT4 n462_s7 (
    .F(n462_12),
    .I0(line_draw_state[4]),
    .I1(line_draw_state[7]),
    .I2(addr_y_value_mult[1]),
    .I3(n87_1) 
);
defparam n462_s7.INIT=16'hBA10;
  LUT4 n464_s7 (
    .F(n464_12),
    .I0(line_draw_state[4]),
    .I1(line_draw_state[7]),
    .I2(addr_y_value_mult[0]),
    .I3(n88_1) 
);
defparam n464_s7.INIT=16'hBA10;
  LUT2 n436_s12 (
    .F(n436_19),
    .I0(n436_20),
    .I1(n436_16) 
);
defparam n436_s12.INIT=4'hB;
  LUT4 n436_s13 (
    .F(n436_20),
    .I0(addr_y_value_mult[14]),
    .I1(GND),
    .I2(n52_2),
    .I3(line_draw_state[6]) 
);
defparam n436_s13.INIT=16'h9600;
  LUT4 n436_s14 (
    .F(n436_22),
    .I0(line_draw_state[6]),
    .I1(line_draw_state[5]),
    .I2(line_draw_state[4]),
    .I3(line_draw_state[7]) 
);
defparam n436_s14.INIT=16'hFFFE;
  DFF frame_bram_out_s0 (
    .Q(frame_bram_din),
    .D(line_draw_state[3]),
    .CLK(sys_clock) 
);
  DFFR finished_drawing_s0 (
    .Q(finished_drawing_Z),
    .D(n516_7),
    .CLK(sys_clock),
    .RESET(n516_10) 
);
  DFFS adc_data_wren_s0 (
    .Q(adc_data_wren_Z),
    .D(line_draw_state[14]),
    .CLK(sys_clock),
    .SET(line_draw_state[16]) 
);
  DFF line_draw_state_8_s0 (
    .Q(line_draw_state[8]),
    .D(n218_13),
    .CLK(sys_clock) 
);
defparam line_draw_state_8_s0.INIT=1'b0;
  DFFE time_x0_7_s0 (
    .Q(time_x0[7]),
    .D(addr_x_count[7]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_7_s0.INIT=1'b0;
  DFFE time_x0_6_s0 (
    .Q(time_x0[6]),
    .D(addr_x_count[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_6_s0.INIT=1'b0;
  DFFE time_x0_5_s0 (
    .Q(time_x0[5]),
    .D(addr_x_count[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_5_s0.INIT=1'b0;
  DFFE time_x0_4_s0 (
    .Q(time_x0[4]),
    .D(addr_x_count[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_4_s0.INIT=1'b0;
  DFFE time_x0_3_s0 (
    .Q(time_x0[3]),
    .D(addr_x_count[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_3_s0.INIT=1'b0;
  DFFE time_x0_2_s0 (
    .Q(time_x0[2]),
    .D(addr_x_count[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_2_s0.INIT=1'b0;
  DFFE time_x0_1_s0 (
    .Q(time_x0[1]),
    .D(addr_x_count[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_1_s0.INIT=1'b0;
  DFFE time_x0_0_s0 (
    .Q(time_x0[0]),
    .D(addr_x_count[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam time_x0_0_s0.INIT=1'b0;
  DFFE voltage_y0_6_s0 (
    .Q(voltage_y0[6]),
    .D(adc_data_out[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam voltage_y0_6_s0.INIT=1'b0;
  DFFE voltage_y0_5_s0 (
    .Q(voltage_y0[5]),
    .D(adc_data_out[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam voltage_y0_5_s0.INIT=1'b0;
  DFFE voltage_y0_4_s0 (
    .Q(voltage_y0[4]),
    .D(adc_data_out[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam voltage_y0_4_s0.INIT=1'b0;
  DFFE voltage_y0_3_s0 (
    .Q(voltage_y0[3]),
    .D(adc_data_out[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam voltage_y0_3_s0.INIT=1'b0;
  DFFE voltage_y0_2_s0 (
    .Q(voltage_y0[2]),
    .D(adc_data_out[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam voltage_y0_2_s0.INIT=1'b0;
  DFFE voltage_y0_1_s0 (
    .Q(voltage_y0[1]),
    .D(adc_data_out[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam voltage_y0_1_s0.INIT=1'b0;
  DFFE voltage_y0_0_s0 (
    .Q(voltage_y0[0]),
    .D(adc_data_out[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam voltage_y0_0_s0.INIT=1'b0;
  DFFE time_x1_7_s0 (
    .Q(time_x1[7]),
    .D(n26_5),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_7_s0.INIT=1'b0;
  DFFE time_x1_6_s0 (
    .Q(time_x1[6]),
    .D(n27_7),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_6_s0.INIT=1'b0;
  DFFE time_x1_5_s0 (
    .Q(time_x1[5]),
    .D(n28_7),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_5_s0.INIT=1'b0;
  DFFE time_x1_4_s0 (
    .Q(time_x1[4]),
    .D(n29_7),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_4_s0.INIT=1'b0;
  DFFE time_x1_3_s0 (
    .Q(time_x1[3]),
    .D(n30_7),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_3_s0.INIT=1'b0;
  DFFE time_x1_2_s0 (
    .Q(time_x1[2]),
    .D(n31_9),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_2_s0.INIT=1'b0;
  DFFE time_x1_1_s0 (
    .Q(time_x1[1]),
    .D(n32_7),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_1_s0.INIT=1'b0;
  DFFE time_x1_0_s0 (
    .Q(time_x1[0]),
    .D(n33_10),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam time_x1_0_s0.INIT=1'b0;
  DFFE voltage_y1_6_s0 (
    .Q(voltage_y1[6]),
    .D(adc_data_out[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam voltage_y1_6_s0.INIT=1'b0;
  DFFE voltage_y1_5_s0 (
    .Q(voltage_y1[5]),
    .D(adc_data_out[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam voltage_y1_5_s0.INIT=1'b0;
  DFFE voltage_y1_4_s0 (
    .Q(voltage_y1[4]),
    .D(adc_data_out[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam voltage_y1_4_s0.INIT=1'b0;
  DFFE voltage_y1_3_s0 (
    .Q(voltage_y1[3]),
    .D(adc_data_out[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam voltage_y1_3_s0.INIT=1'b0;
  DFFE voltage_y1_2_s0 (
    .Q(voltage_y1[2]),
    .D(adc_data_out[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam voltage_y1_2_s0.INIT=1'b0;
  DFFE voltage_y1_1_s0 (
    .Q(voltage_y1[1]),
    .D(adc_data_out[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam voltage_y1_1_s0.INIT=1'b0;
  DFFE voltage_y1_0_s0 (
    .Q(voltage_y1[0]),
    .D(adc_data_out[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[13]) 
);
defparam voltage_y1_0_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_6_s0 (
    .Q(addr_y_value_unsigned[6]),
    .D(addr_y_value[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[8]) 
);
defparam addr_y_value_unsigned_6_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_5_s0 (
    .Q(addr_y_value_unsigned[5]),
    .D(addr_y_value[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[8]) 
);
defparam addr_y_value_unsigned_5_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_4_s0 (
    .Q(addr_y_value_unsigned[4]),
    .D(addr_y_value[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[8]) 
);
defparam addr_y_value_unsigned_4_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_3_s0 (
    .Q(addr_y_value_unsigned[3]),
    .D(addr_y_value[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[8]) 
);
defparam addr_y_value_unsigned_3_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_2_s0 (
    .Q(addr_y_value_unsigned[2]),
    .D(addr_y_value[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[8]) 
);
defparam addr_y_value_unsigned_2_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_1_s0 (
    .Q(addr_y_value_unsigned[1]),
    .D(addr_y_value[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[8]) 
);
defparam addr_y_value_unsigned_1_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_0_s0 (
    .Q(addr_y_value_unsigned[0]),
    .D(addr_y_value[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[8]) 
);
defparam addr_y_value_unsigned_0_s0.INIT=1'b0;
  DFFE frame_bram_addr_14_s0 (
    .Q(frame_bram_addr_Z[14]),
    .D(addr_y_value_mult[14]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_13_s0 (
    .Q(frame_bram_addr_Z[13]),
    .D(addr_y_value_mult[13]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_12_s0 (
    .Q(frame_bram_addr_Z[12]),
    .D(addr_y_value_mult[12]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_11_s0 (
    .Q(frame_bram_addr_Z[11]),
    .D(addr_y_value_mult[11]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_10_s0 (
    .Q(frame_bram_addr_Z[10]),
    .D(addr_y_value_mult[10]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_9_s0 (
    .Q(frame_bram_addr_Z[9]),
    .D(addr_y_value_mult[9]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_8_s0 (
    .Q(frame_bram_addr_Z[8]),
    .D(addr_y_value_mult[8]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_7_s0 (
    .Q(frame_bram_addr_Z[7]),
    .D(addr_y_value_mult[7]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_6_s0 (
    .Q(frame_bram_addr_Z[6]),
    .D(addr_y_value_mult[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_5_s0 (
    .Q(frame_bram_addr_Z[5]),
    .D(addr_y_value_mult[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_4_s0 (
    .Q(frame_bram_addr_Z[4]),
    .D(addr_y_value_mult[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_3_s0 (
    .Q(frame_bram_addr_Z[3]),
    .D(addr_y_value_mult[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_2_s0 (
    .Q(frame_bram_addr_Z[2]),
    .D(addr_y_value_mult[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_1_s0 (
    .Q(frame_bram_addr_Z[1]),
    .D(addr_y_value_mult[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFE frame_bram_addr_0_s0 (
    .Q(frame_bram_addr_Z[0]),
    .D(addr_y_value_mult[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[3]) 
);
  DFFRE addr_x_count_7_s0 (
    .Q(addr_x_count[7]),
    .D(n26_5),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_7_s0.INIT=1'b0;
  DFFRE addr_x_count_6_s0 (
    .Q(addr_x_count[6]),
    .D(n27_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_6_s0.INIT=1'b0;
  DFFRE addr_x_count_5_s0 (
    .Q(addr_x_count[5]),
    .D(n28_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_5_s0.INIT=1'b0;
  DFFRE addr_x_count_4_s0 (
    .Q(addr_x_count[4]),
    .D(n29_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_4_s0.INIT=1'b0;
  DFFRE addr_x_count_3_s0 (
    .Q(addr_x_count[3]),
    .D(n30_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_3_s0.INIT=1'b0;
  DFFRE addr_x_count_2_s0 (
    .Q(addr_x_count[2]),
    .D(n31_9),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_2_s0.INIT=1'b0;
  DFFRE addr_x_count_1_s0 (
    .Q(addr_x_count[1]),
    .D(n32_7),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_1_s0.INIT=1'b0;
  DFFRE addr_x_count_0_s0 (
    .Q(addr_x_count[0]),
    .D(n33_10),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n153_4) 
);
defparam addr_x_count_0_s0.INIT=1'b0;
  DFFS line_draw_state_17_s1 (
    .Q(line_draw_state[17]),
    .D(n199_10),
    .CLK(sys_clock),
    .SET(GND) 
);
defparam line_draw_state_17_s1.INIT=1'b1;
  DFFSE line_draw_state_next_17_s4 (
    .Q(line_draw_state_next[17]),
    .D(GND),
    .CLK(sys_clock),
    .CE(n404_19),
    .SET(GND) 
);
defparam line_draw_state_next_17_s4.INIT=1'b1;
  DFFE adc_data_addr_7_s1 (
    .Q(adc_data_addr_Z[7]),
    .D(n236_13),
    .CLK(sys_clock),
    .CE(n236_15) 
);
defparam adc_data_addr_7_s1.INIT=1'b0;
  DFFE adc_data_addr_6_s1 (
    .Q(adc_data_addr_Z[6]),
    .D(n238_11),
    .CLK(sys_clock),
    .CE(n236_15) 
);
defparam adc_data_addr_6_s1.INIT=1'b0;
  DFFE adc_data_addr_5_s1 (
    .Q(adc_data_addr_Z[5]),
    .D(n240_11),
    .CLK(sys_clock),
    .CE(n236_15) 
);
defparam adc_data_addr_5_s1.INIT=1'b0;
  DFFE adc_data_addr_4_s1 (
    .Q(adc_data_addr_Z[4]),
    .D(n242_11),
    .CLK(sys_clock),
    .CE(n236_15) 
);
defparam adc_data_addr_4_s1.INIT=1'b0;
  DFFE adc_data_addr_3_s1 (
    .Q(adc_data_addr_Z[3]),
    .D(n244_11),
    .CLK(sys_clock),
    .CE(n236_15) 
);
defparam adc_data_addr_3_s1.INIT=1'b0;
  DFFE adc_data_addr_2_s1 (
    .Q(adc_data_addr_Z[2]),
    .D(n246_11),
    .CLK(sys_clock),
    .CE(n236_15) 
);
defparam adc_data_addr_2_s1.INIT=1'b0;
  DFFE adc_data_addr_1_s1 (
    .Q(adc_data_addr_Z[1]),
    .D(n248_11),
    .CLK(sys_clock),
    .CE(n236_15) 
);
defparam adc_data_addr_1_s1.INIT=1'b0;
  DFFE addr_x_value_7_s1 (
    .Q(addr_x_value[7]),
    .D(n316_12),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_7_s1.INIT=1'b0;
  DFFE addr_x_value_6_s1 (
    .Q(addr_x_value[6]),
    .D(n319_11),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_6_s1.INIT=1'b0;
  DFFE addr_x_value_5_s1 (
    .Q(addr_x_value[5]),
    .D(n322_11),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_5_s1.INIT=1'b0;
  DFFE addr_x_value_4_s1 (
    .Q(addr_x_value[4]),
    .D(n325_11),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_4_s1.INIT=1'b0;
  DFFE addr_x_value_3_s1 (
    .Q(addr_x_value[3]),
    .D(n328_11),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_3_s1.INIT=1'b0;
  DFFE addr_x_value_2_s1 (
    .Q(addr_x_value[2]),
    .D(n331_11),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_2_s1.INIT=1'b0;
  DFFE addr_x_value_1_s1 (
    .Q(addr_x_value[1]),
    .D(n334_11),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_1_s1.INIT=1'b0;
  DFFE addr_x_value_0_s1 (
    .Q(addr_x_value[0]),
    .D(n337_11),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam addr_x_value_0_s1.INIT=1'b0;
  DFFE addr_y_value_6_s1 (
    .Q(addr_y_value[6]),
    .D(n339_21),
    .CLK(sys_clock),
    .CE(n339_32) 
);
defparam addr_y_value_6_s1.INIT=1'b0;
  DFFE addr_y_value_5_s1 (
    .Q(addr_y_value[5]),
    .D(n341_19),
    .CLK(sys_clock),
    .CE(n339_32) 
);
defparam addr_y_value_5_s1.INIT=1'b0;
  DFFE addr_y_value_4_s1 (
    .Q(addr_y_value[4]),
    .D(n343_19),
    .CLK(sys_clock),
    .CE(n339_32) 
);
defparam addr_y_value_4_s1.INIT=1'b0;
  DFFE addr_y_value_3_s1 (
    .Q(addr_y_value[3]),
    .D(n345_19),
    .CLK(sys_clock),
    .CE(n339_32) 
);
defparam addr_y_value_3_s1.INIT=1'b0;
  DFFE addr_y_value_2_s1 (
    .Q(addr_y_value[2]),
    .D(n347_19),
    .CLK(sys_clock),
    .CE(n339_32) 
);
defparam addr_y_value_2_s1.INIT=1'b0;
  DFFE addr_y_value_1_s1 (
    .Q(addr_y_value[1]),
    .D(n349_19),
    .CLK(sys_clock),
    .CE(n339_32) 
);
defparam addr_y_value_1_s1.INIT=1'b0;
  DFFE addr_y_value_0_s1 (
    .Q(addr_y_value[0]),
    .D(n351_19),
    .CLK(sys_clock),
    .CE(n339_32) 
);
defparam addr_y_value_0_s1.INIT=1'b0;
  DFFE line_draw_state_next_11_s1 (
    .Q(line_draw_state_next[11]),
    .D(n372_9),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam line_draw_state_next_11_s1.INIT=1'b0;
  DFFE line_draw_state_next_10_s1 (
    .Q(line_draw_state_next[10]),
    .D(n375_14),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam line_draw_state_next_10_s1.INIT=1'b0;
  DFFE line_draw_state_next_9_s1 (
    .Q(line_draw_state_next[9]),
    .D(n378_16),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam line_draw_state_next_9_s1.INIT=1'b0;
  DFFE line_draw_state_next_0_s1 (
    .Q(line_draw_state_next[0]),
    .D(n404_17),
    .CLK(sys_clock),
    .CE(n404_19) 
);
defparam line_draw_state_next_0_s1.INIT=1'b0;
  DFFE addr_y_value_mult_14_s1 (
    .Q(addr_y_value_mult[14]),
    .D(n436_19),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_14_s1.INIT=1'b0;
  DFFE addr_y_value_mult_13_s1 (
    .Q(addr_y_value_mult[13]),
    .D(n438_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_13_s1.INIT=1'b0;
  DFFE addr_y_value_mult_12_s1 (
    .Q(addr_y_value_mult[12]),
    .D(n440_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_12_s1.INIT=1'b0;
  DFFE addr_y_value_mult_11_s1 (
    .Q(addr_y_value_mult[11]),
    .D(n442_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_11_s1.INIT=1'b0;
  DFFE addr_y_value_mult_10_s1 (
    .Q(addr_y_value_mult[10]),
    .D(n444_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_10_s1.INIT=1'b0;
  DFFE addr_y_value_mult_9_s1 (
    .Q(addr_y_value_mult[9]),
    .D(n446_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_9_s1.INIT=1'b0;
  DFFE addr_y_value_mult_8_s1 (
    .Q(addr_y_value_mult[8]),
    .D(n448_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_8_s1.INIT=1'b0;
  DFFE addr_y_value_mult_7_s1 (
    .Q(addr_y_value_mult[7]),
    .D(n450_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_7_s1.INIT=1'b0;
  DFFE addr_y_value_mult_6_s1 (
    .Q(addr_y_value_mult[6]),
    .D(n452_13),
    .CLK(sys_clock),
    .CE(n436_22) 
);
defparam addr_y_value_mult_6_s1.INIT=1'b0;
  DFFE addr_y_value_mult_5_s1 (
    .Q(addr_y_value_mult[5]),
    .D(n454_15),
    .CLK(sys_clock),
    .CE(n454_17) 
);
defparam addr_y_value_mult_5_s1.INIT=1'b0;
  DFFE addr_y_value_mult_4_s1 (
    .Q(addr_y_value_mult[4]),
    .D(n456_13),
    .CLK(sys_clock),
    .CE(n454_17) 
);
defparam addr_y_value_mult_4_s1.INIT=1'b0;
  DFFE addr_y_value_mult_3_s1 (
    .Q(addr_y_value_mult[3]),
    .D(n458_13),
    .CLK(sys_clock),
    .CE(n454_17) 
);
defparam addr_y_value_mult_3_s1.INIT=1'b0;
  DFFR line_draw_state_16_s2 (
    .Q(line_draw_state[16]),
    .D(line_draw_state[17]),
    .CLK(sys_clock),
    .RESET(line_draw_state_16_9) 
);
  DFFE line_draw_state_15_s2 (
    .Q(line_draw_state[15]),
    .D(line_draw_state[16]),
    .CLK(sys_clock),
    .CE(line_draw_state_15_11) 
);
defparam line_draw_state_15_s2.INIT=1'b0;
  DFFE line_draw_state_14_s2 (
    .Q(line_draw_state[14]),
    .D(line_draw_state[15]),
    .CLK(sys_clock),
    .CE(line_draw_state_14_11) 
);
defparam line_draw_state_14_s2.INIT=1'b0;
  DFFE line_draw_state_13_s2 (
    .Q(line_draw_state[13]),
    .D(line_draw_state[14]),
    .CLK(sys_clock),
    .CE(line_draw_state_13_11) 
);
defparam line_draw_state_13_s2.INIT=1'b0;
  DFFE line_draw_state_12_s2 (
    .Q(line_draw_state[12]),
    .D(line_draw_state[13]),
    .CLK(sys_clock),
    .CE(line_draw_state_12_11) 
);
defparam line_draw_state_12_s2.INIT=1'b0;
  DFFE line_draw_state_11_s2 (
    .Q(line_draw_state[11]),
    .D(n211_17),
    .CLK(sys_clock),
    .CE(line_draw_state_11_13) 
);
defparam line_draw_state_11_s2.INIT=1'b0;
  DFFE line_draw_state_10_s2 (
    .Q(line_draw_state[10]),
    .D(n213_17),
    .CLK(sys_clock),
    .CE(line_draw_state_10_13) 
);
defparam line_draw_state_10_s2.INIT=1'b0;
  DFFE line_draw_state_9_s2 (
    .Q(line_draw_state[9]),
    .D(n215_17),
    .CLK(sys_clock),
    .CE(line_draw_state_9_13) 
);
defparam line_draw_state_9_s2.INIT=1'b0;
  DFFE line_draw_state_7_s2 (
    .Q(line_draw_state[7]),
    .D(line_draw_state[8]),
    .CLK(sys_clock),
    .CE(line_draw_state_7_11) 
);
defparam line_draw_state_7_s2.INIT=1'b0;
  DFFE line_draw_state_6_s2 (
    .Q(line_draw_state[6]),
    .D(line_draw_state[7]),
    .CLK(sys_clock),
    .CE(line_draw_state_6_11) 
);
defparam line_draw_state_6_s2.INIT=1'b0;
  DFFE line_draw_state_5_s2 (
    .Q(line_draw_state[5]),
    .D(line_draw_state[6]),
    .CLK(sys_clock),
    .CE(line_draw_state_5_11) 
);
defparam line_draw_state_5_s2.INIT=1'b0;
  DFFE line_draw_state_4_s2 (
    .Q(line_draw_state[4]),
    .D(line_draw_state[5]),
    .CLK(sys_clock),
    .CE(line_draw_state_4_11) 
);
defparam line_draw_state_4_s2.INIT=1'b0;
  DFFE line_draw_state_3_s2 (
    .Q(line_draw_state[3]),
    .D(line_draw_state[4]),
    .CLK(sys_clock),
    .CE(line_draw_state_3_11) 
);
defparam line_draw_state_3_s2.INIT=1'b0;
  DFFE line_draw_state_2_s2 (
    .Q(line_draw_state[2]),
    .D(n230_18),
    .CLK(sys_clock),
    .CE(line_draw_state_2_13) 
);
defparam line_draw_state_2_s2.INIT=1'b0;
  DFFE line_draw_state_1_s2 (
    .Q(line_draw_state[1]),
    .D(n232_18),
    .CLK(sys_clock),
    .CE(line_draw_state_1_13) 
);
defparam line_draw_state_1_s2.INIT=1'b0;
  DFFE line_draw_state_0_s2 (
    .Q(line_draw_state[0]),
    .D(n234_17),
    .CLK(sys_clock),
    .CE(line_draw_state_0_13) 
);
defparam line_draw_state_0_s2.INIT=1'b0;
  DFF adc_data_addr_0_s2 (
    .Q(adc_data_addr_Z[0]),
    .D(n250_14),
    .CLK(sys_clock) 
);
defparam adc_data_addr_0_s2.INIT=1'b0;
  DFF addr_y_value_mult_2_s2 (
    .Q(addr_y_value_mult[2]),
    .D(n460_14),
    .CLK(sys_clock) 
);
defparam addr_y_value_mult_2_s2.INIT=1'b0;
  DFF addr_y_value_mult_1_s2 (
    .Q(addr_y_value_mult[1]),
    .D(n462_12),
    .CLK(sys_clock) 
);
defparam addr_y_value_mult_1_s2.INIT=1'b0;
  DFF addr_y_value_mult_0_s2 (
    .Q(addr_y_value_mult[0]),
    .D(n464_12),
    .CLK(sys_clock) 
);
defparam addr_y_value_mult_0_s2.INIT=1'b0;
  ALU n44_s14 (
    .SUM(n44_15_SUM),
    .COUT(n44_18),
    .I0(GND),
    .I1(voltage_y1[0]),
    .I3(GND),
    .CIN(voltage_y0[0]) 
);
defparam n44_s14.ALU_MODE=1;
  ALU n43_s14 (
    .SUM(n43_15_SUM),
    .COUT(n43_18),
    .I0(GND),
    .I1(voltage_y0[0]),
    .I3(GND),
    .CIN(voltage_y1[0]) 
);
defparam n43_s14.ALU_MODE=1;
  ALU n44_s15 (
    .SUM(n44_16_SUM),
    .COUT(n44_20),
    .I0(voltage_y0[1]),
    .I1(voltage_y1[1]),
    .I3(GND),
    .CIN(n44_18) 
);
defparam n44_s15.ALU_MODE=1;
  ALU n43_s15 (
    .SUM(n43_16_SUM),
    .COUT(n43_20),
    .I0(voltage_y1[1]),
    .I1(voltage_y0[1]),
    .I3(GND),
    .CIN(n43_18) 
);
defparam n43_s15.ALU_MODE=1;
  ALU n44_s16 (
    .SUM(n44_17_SUM),
    .COUT(n44_22),
    .I0(voltage_y0[2]),
    .I1(voltage_y1[2]),
    .I3(GND),
    .CIN(n44_20) 
);
defparam n44_s16.ALU_MODE=1;
  ALU n43_s16 (
    .SUM(n43_17_SUM),
    .COUT(n43_22),
    .I0(voltage_y1[2]),
    .I1(voltage_y0[2]),
    .I3(GND),
    .CIN(n43_20) 
);
defparam n43_s16.ALU_MODE=1;
  ALU n44_s17 (
    .SUM(n44_18_SUM),
    .COUT(n44_24),
    .I0(voltage_y0[3]),
    .I1(voltage_y1[3]),
    .I3(GND),
    .CIN(n44_22) 
);
defparam n44_s17.ALU_MODE=1;
  ALU n43_s17 (
    .SUM(n43_18_SUM),
    .COUT(n43_24),
    .I0(voltage_y1[3]),
    .I1(voltage_y0[3]),
    .I3(GND),
    .CIN(n43_22) 
);
defparam n43_s17.ALU_MODE=1;
  ALU n44_s18 (
    .SUM(n44_19_SUM),
    .COUT(n44_26),
    .I0(voltage_y0[4]),
    .I1(voltage_y1[4]),
    .I3(GND),
    .CIN(n44_24) 
);
defparam n44_s18.ALU_MODE=1;
  ALU n43_s18 (
    .SUM(n43_19_SUM),
    .COUT(n43_26),
    .I0(voltage_y1[4]),
    .I1(voltage_y0[4]),
    .I3(GND),
    .CIN(n43_24) 
);
defparam n43_s18.ALU_MODE=1;
  ALU n44_s19 (
    .SUM(n44_20_SUM),
    .COUT(n44_28),
    .I0(voltage_y0[5]),
    .I1(voltage_y1[5]),
    .I3(GND),
    .CIN(n44_26) 
);
defparam n44_s19.ALU_MODE=1;
  ALU n43_s19 (
    .SUM(n43_20_SUM),
    .COUT(n43_28),
    .I0(voltage_y1[5]),
    .I1(voltage_y0[5]),
    .I3(GND),
    .CIN(n43_26) 
);
defparam n43_s19.ALU_MODE=1;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_y_value_unsigned[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(addr_y_value_mult[7]),
    .I1(addr_y_value_unsigned[1]),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_2),
    .I0(addr_y_value_mult[8]),
    .I1(addr_y_value_unsigned[2]),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(addr_y_value_mult[9]),
    .I1(addr_y_value_unsigned[3]),
    .I3(GND),
    .CIN(n57_2) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(addr_y_value_mult[10]),
    .I1(addr_y_value_unsigned[4]),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(addr_y_value_mult[11]),
    .I1(addr_y_value_unsigned[5]),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(addr_y_value_mult[12]),
    .I1(addr_y_value_unsigned[6]),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(addr_y_value_mult[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n72_s (
    .SUM(n72_1),
    .COUT(n72_2),
    .I0(addr_y_value_mult[3]),
    .I1(addr_y_value_unsigned[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n72_s.ALU_MODE=0;
  ALU n71_s (
    .SUM(n71_1),
    .COUT(n71_2),
    .I0(addr_y_value_mult[4]),
    .I1(addr_y_value_unsigned[1]),
    .I3(GND),
    .CIN(n72_2) 
);
defparam n71_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(addr_y_value_mult[5]),
    .I1(addr_y_value_unsigned[2]),
    .I3(GND),
    .CIN(n71_2) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_y_value_unsigned[3]),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(addr_y_value_mult[7]),
    .I1(addr_y_value_unsigned[4]),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(addr_y_value_mult[8]),
    .I1(addr_y_value_unsigned[5]),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(addr_y_value_mult[9]),
    .I1(addr_y_value_unsigned[6]),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(addr_y_value_mult[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(addr_y_value_mult[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(addr_y_value_mult[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(addr_y_value_mult[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(addr_y_value_mult[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(addr_y_value_mult[0]),
    .I1(addr_x_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(addr_y_value_mult[1]),
    .I1(addr_x_value[1]),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(addr_y_value_mult[2]),
    .I1(addr_x_value[2]),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_2),
    .I0(addr_y_value_mult[3]),
    .I1(addr_x_value[3]),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  ALU n84_s (
    .SUM(n84_1),
    .COUT(n84_2),
    .I0(addr_y_value_mult[4]),
    .I1(addr_x_value[4]),
    .I3(GND),
    .CIN(n85_2) 
);
defparam n84_s.ALU_MODE=0;
  ALU n83_s (
    .SUM(n83_1),
    .COUT(n83_2),
    .I0(addr_y_value_mult[5]),
    .I1(addr_x_value[5]),
    .I3(GND),
    .CIN(n84_2) 
);
defparam n83_s.ALU_MODE=0;
  ALU n82_s (
    .SUM(n82_1),
    .COUT(n82_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_x_value[6]),
    .I3(GND),
    .CIN(n83_2) 
);
defparam n82_s.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(addr_y_value_mult[7]),
    .I1(addr_x_value[7]),
    .I3(GND),
    .CIN(n82_2) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_2),
    .I0(addr_y_value_mult[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  ALU n79_s (
    .SUM(n79_1),
    .COUT(n79_2),
    .I0(addr_y_value_mult[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n80_2) 
);
defparam n79_s.ALU_MODE=0;
  ALU n78_s (
    .SUM(n78_1),
    .COUT(n78_2),
    .I0(addr_y_value_mult[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n79_2) 
);
defparam n78_s.ALU_MODE=0;
  ALU n77_s (
    .SUM(n77_1),
    .COUT(n77_2),
    .I0(addr_y_value_mult[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n78_2) 
);
defparam n77_s.ALU_MODE=0;
  ALU n76_s (
    .SUM(n76_1),
    .COUT(n76_2),
    .I0(addr_y_value_mult[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n77_2) 
);
defparam n76_s.ALU_MODE=0;
  ALU n75_s (
    .SUM(n75_1),
    .COUT(n75_2),
    .I0(addr_y_value_mult[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n76_2) 
);
defparam n75_s.ALU_MODE=0;
  ALU n74_s (
    .SUM(n74_1),
    .COUT(n74_0_COUT),
    .I0(addr_y_value_mult[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n75_2) 
);
defparam n74_s.ALU_MODE=0;
  ALU n89_s0 (
    .SUM(n89_1_SUM),
    .COUT(n89_3),
    .I0(addr_y_value[0]),
    .I1(voltage_y1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n89_s0.ALU_MODE=3;
  ALU n90_s0 (
    .SUM(n90_1_SUM),
    .COUT(n90_3),
    .I0(addr_y_value[1]),
    .I1(voltage_y1[1]),
    .I3(GND),
    .CIN(n89_3) 
);
defparam n90_s0.ALU_MODE=3;
  ALU n91_s0 (
    .SUM(n91_1_SUM),
    .COUT(n91_3),
    .I0(addr_y_value[2]),
    .I1(voltage_y1[2]),
    .I3(GND),
    .CIN(n90_3) 
);
defparam n91_s0.ALU_MODE=3;
  ALU n92_s0 (
    .SUM(n92_1_SUM),
    .COUT(n92_3),
    .I0(addr_y_value[3]),
    .I1(voltage_y1[3]),
    .I3(GND),
    .CIN(n91_3) 
);
defparam n92_s0.ALU_MODE=3;
  ALU n93_s0 (
    .SUM(n93_1_SUM),
    .COUT(n93_3),
    .I0(addr_y_value[4]),
    .I1(voltage_y1[4]),
    .I3(GND),
    .CIN(n92_3) 
);
defparam n93_s0.ALU_MODE=3;
  ALU n94_s0 (
    .SUM(n94_1_SUM),
    .COUT(n94_3),
    .I0(addr_y_value[5]),
    .I1(voltage_y1[5]),
    .I3(GND),
    .CIN(n93_3) 
);
defparam n94_s0.ALU_MODE=3;
  ALU n95_s0 (
    .SUM(n95_1_SUM),
    .COUT(n95_3),
    .I0(addr_y_value[6]),
    .I1(voltage_y1[6]),
    .I3(GND),
    .CIN(n94_3) 
);
defparam n95_s0.ALU_MODE=3;
  INV n516_s6 (
    .O(n516_10),
    .I(line_draw_state[0]) 
);
  INV n33_s6 (
    .O(n33_10),
    .I(addr_x_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* line_drawer */
module top_level (
  CLOCK_IN,
  LCD_CLOCK,
  LCD_HSYNC,
  LCD_VSYNC,
  LCD_DEN,
  LCD_R,
  LCD_G,
  LCD_B,
  ADC_DATA,
  ADC_RD,
  ADC_INT
)
;
input CLOCK_IN;
output LCD_CLOCK;
output LCD_HSYNC;
output LCD_VSYNC;
output LCD_DEN;
output [4:0] LCD_R;
output [5:0] LCD_G;
output [4:0] LCD_B;
input [7:0] ADC_DATA;
output ADC_RD;
input ADC_INT;
wire CLOCK_IN_d;
wire adc_interrupt_Z;
wire LCD_CLOCK_d;
wire sys_clock;
wire rst_bram_complete_Z;
wire LCD_DEN_d;
wire lcd_r_1_3;
wire sig_hsync_5;
wire sig_vsync_5;
wire rst_bram_start_Z;
wire start_drawing_Z;
wire ADC_RD_d;
wire frame_bram_din;
wire finished_drawing_Z;
wire adc_data_wren_Z;
wire [7:0] ADC_DATA_d;
wire [0:0] bram_qout;
wire [6:0] adc_data_out;
wire [14:0] frame_bram_addr_Z;
wire [7:0] adc_data_addr_Z;
wire VCC;
wire GND;
  IBUF CLOCK_IN_ibuf (
    .O(CLOCK_IN_d),
    .I(CLOCK_IN) 
);
  IBUF ADC_DATA_0_ibuf (
    .O(ADC_DATA_d[0]),
    .I(ADC_DATA[0]) 
);
  IBUF ADC_DATA_1_ibuf (
    .O(ADC_DATA_d[1]),
    .I(ADC_DATA[1]) 
);
  IBUF ADC_DATA_2_ibuf (
    .O(ADC_DATA_d[2]),
    .I(ADC_DATA[2]) 
);
  IBUF ADC_DATA_3_ibuf (
    .O(ADC_DATA_d[3]),
    .I(ADC_DATA[3]) 
);
  IBUF ADC_DATA_4_ibuf (
    .O(ADC_DATA_d[4]),
    .I(ADC_DATA[4]) 
);
  IBUF ADC_DATA_5_ibuf (
    .O(ADC_DATA_d[5]),
    .I(ADC_DATA[5]) 
);
  IBUF ADC_DATA_6_ibuf (
    .O(ADC_DATA_d[6]),
    .I(ADC_DATA[6]) 
);
  IBUF ADC_DATA_7_ibuf (
    .O(ADC_DATA_d[7]),
    .I(ADC_DATA[7]) 
);
  IBUF ADC_INT_ibuf (
    .O(adc_interrupt_Z),
    .I(ADC_INT) 
);
  OBUF LCD_CLOCK_obuf (
    .O(LCD_CLOCK),
    .I(LCD_CLOCK_d) 
);
  OBUF LCD_HSYNC_obuf (
    .O(LCD_HSYNC),
    .I(sig_hsync_5) 
);
  OBUF LCD_VSYNC_obuf (
    .O(LCD_VSYNC),
    .I(sig_vsync_5) 
);
  OBUF LCD_DEN_obuf (
    .O(LCD_DEN),
    .I(LCD_DEN_d) 
);
  OBUF LCD_R_0_obuf (
    .O(LCD_R[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_1_obuf (
    .O(LCD_R[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_2_obuf (
    .O(LCD_R[2]),
    .I(GND) 
);
  OBUF LCD_R_3_obuf (
    .O(LCD_R[3]),
    .I(GND) 
);
  OBUF LCD_R_4_obuf (
    .O(LCD_R[4]),
    .I(GND) 
);
  OBUF LCD_G_0_obuf (
    .O(LCD_G[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_1_obuf (
    .O(LCD_G[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_2_obuf (
    .O(LCD_G[2]),
    .I(GND) 
);
  OBUF LCD_G_3_obuf (
    .O(LCD_G[3]),
    .I(GND) 
);
  OBUF LCD_G_4_obuf (
    .O(LCD_G[4]),
    .I(GND) 
);
  OBUF LCD_G_5_obuf (
    .O(LCD_G[5]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_0_obuf (
    .O(LCD_B[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_1_obuf (
    .O(LCD_B[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_2_obuf (
    .O(LCD_B[2]),
    .I(GND) 
);
  OBUF LCD_B_3_obuf (
    .O(LCD_B[3]),
    .I(GND) 
);
  OBUF LCD_B_4_obuf (
    .O(LCD_B[4]),
    .I(GND) 
);
  OBUF ADC_RD_obuf (
    .O(ADC_RD),
    .I(ADC_RD_d) 
);
  Gowin_rPLL pll_clock (
    .CLOCK_IN_d(CLOCK_IN_d),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock)
);
  vga_controller display (
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock),
    .frame_bram_din(frame_bram_din),
    .rst_bram_start_Z(rst_bram_start_Z),
    .frame_bram_addr_Z(frame_bram_addr_Z[14:0]),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .LCD_DEN_d(LCD_DEN_d),
    .lcd_r_1_3(lcd_r_1_3),
    .sig_hsync_5(sig_hsync_5),
    .sig_vsync_5(sig_vsync_5),
    .bram_qout(bram_qout[0])
);
  adc_controller adc (
    .sys_clock(sys_clock),
    .finished_drawing_Z(finished_drawing_Z),
    .adc_interrupt_Z(adc_interrupt_Z),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .adc_data_wren_Z(adc_data_wren_Z),
    .ADC_DATA_d(ADC_DATA_d[7:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0]),
    .rst_bram_start_Z(rst_bram_start_Z),
    .start_drawing_Z(start_drawing_Z),
    .ADC_RD_d(ADC_RD_d),
    .adc_data_out(adc_data_out[6:0])
);
  line_drawer line_draw (
    .sys_clock(sys_clock),
    .start_drawing_Z(start_drawing_Z),
    .adc_data_out(adc_data_out[6:0]),
    .frame_bram_din(frame_bram_din),
    .finished_drawing_Z(finished_drawing_Z),
    .adc_data_wren_Z(adc_data_wren_Z),
    .frame_bram_addr_Z(frame_bram_addr_Z[14:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top_level */
