// Seed: 1574289686
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  genvar id_3;
  wor id_4 = 1;
  assign id_1 = id_4 ^ 1 == 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  id_3(
      .id_0(1), .id_1(id_4++), .id_2(id_1)
  );
  genvar id_5;
  supply1 id_6, id_7;
  module_0(
      id_5, id_7
  );
  assign id_2 = {1{id_6}};
endmodule
