# Synchronous-FIFO
Designed and implemented a parameterizable synchronous FIFO in Verilog with configurable data width and depth. The design includes full/empty flags to handle overflow and underflow conditions and was verified using a testbench for sequential and mixed read/write operations.
