$comment
	File created using the following command:
		vcd file mux2to1.msim.vcd -direction
$end
$date
	Sat Jun 14 12:30:47 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux2to1_vlg_vec_tst $end
$var reg 2 ! a [1:0] $end
$var reg 2 " b [1:0] $end
$var reg 1 # sel $end
$var wire 1 $ c [1] $end
$var wire 1 % c [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - c[0]~output_o $end
$var wire 1 . c[1]~output_o $end
$var wire 1 / sel~input_o $end
$var wire 1 0 a[0]~input_o $end
$var wire 1 1 b[0]~input_o $end
$var wire 1 2 c~0_combout $end
$var wire 1 3 b[1]~input_o $end
$var wire 1 4 a[1]~input_o $end
$var wire 1 5 c~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0%
0$
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
$end
#10000
b10 !
b11 !
1#
10
14
1/
0&
12
15
1-
1.
1%
1$
#20000
b1 !
b0 !
0#
00
04
0/
1&
02
05
0-
0.
0%
0$
#40000
b1 "
11
0&
12
1-
1%
#50000
b0 "
01
1&
02
0-
0%
#160000
