Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 21 21:48:26 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file imageProcessTop_timing_summary_routed.rpt -rpx imageProcessTop_timing_summary_routed.rpx -warn_on_violation
| Design       : imageProcessTop
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.156        0.000                      0                32402        0.056        0.000                      0                32402        3.750        0.000                       0                  5699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
axi_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clk             0.156        0.000                      0                32402        0.056        0.000                      0                32402        3.750        0.000                       0                  5699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 1.865ns (19.138%)  route 7.880ns (80.862%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y51         FDRE                                         r  IC/lB3/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  IC/lB3/rdPntr_reg[1]/Q
                         net (fo=30, routed)          0.858     6.292    IC/lB3/rdPntr_reg__1[1]
    SLICE_X27Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.416 r  IC/lB3/line_reg_r2_0_63_0_2_i_4__2/O
                         net (fo=139, routed)         1.793     8.209    IC/lB3/line_reg_r2_576_639_0_2/ADDRC2
    SLICE_X26Y75         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     8.333 r  IC/lB3/line_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     9.509    IC/lB3/line_reg_r2_576_639_0_2_n_2
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     9.633 r  IC/lB3/stage1_data[4][5]_i_71/O
                         net (fo=1, routed)           1.225    10.858    IC/lB3/stage1_data[4][5]_i_71_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.982 r  IC/lB3/stage1_data[4][5]_i_27/O
                         net (fo=1, routed)           0.000    10.982    IC/lB3/stage1_data[4][5]_i_27_n_0
    SLICE_X25Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    11.227 r  IC/lB3/stage1_data_reg[4][5]_i_14/O
                         net (fo=1, routed)           0.000    11.227    IC/lB3/stage1_data_reg[4][5]_i_14_n_0
    SLICE_X25Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    11.331 r  IC/lB3/stage1_data_reg[4][5]_i_8/O
                         net (fo=11, routed)          1.043    12.374    IC/lB3/stage1_data_reg[4][5]_i_8_n_0
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.316    12.690 r  IC/lB3/stage1_data[4][3]_i_20/O
                         net (fo=2, routed)           0.807    13.497    IC/lB3/stage1_data[4][3]_i_20_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.621 r  IC/lB3/stage1_data[4][1]_i_4/O
                         net (fo=3, routed)           0.978    14.600    IC/lB1/rdPntr_reg[10]_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.724 r  IC/lB1/stage1_data[7][1]_i_1/O
                         net (fo=1, routed)           0.000    14.724    conv1/currentRdLineBuffer_reg[1]_3[1]
    SLICE_X26Y30         FDRE                                         r  conv1/stage1_data_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.558    14.495    conv1/axi_clk_IBUF_BUFG
    SLICE_X26Y30         FDRE                                         r  conv1/stage1_data_reg[7][1]/C
                         clock pessimism              0.343    14.838    
                         clock uncertainty           -0.035    14.803    
    SLICE_X26Y30         FDRE (Setup_fdre_C_D)        0.077    14.880    conv1/stage1_data_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -14.724    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 1.865ns (19.258%)  route 7.819ns (80.742%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y51         FDRE                                         r  IC/lB3/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  IC/lB3/rdPntr_reg[1]/Q
                         net (fo=30, routed)          0.858     6.292    IC/lB3/rdPntr_reg__1[1]
    SLICE_X27Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.416 r  IC/lB3/line_reg_r2_0_63_0_2_i_4__2/O
                         net (fo=139, routed)         1.793     8.209    IC/lB3/line_reg_r2_576_639_0_2/ADDRC2
    SLICE_X26Y75         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     8.333 r  IC/lB3/line_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     9.509    IC/lB3/line_reg_r2_576_639_0_2_n_2
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     9.633 r  IC/lB3/stage1_data[4][5]_i_71/O
                         net (fo=1, routed)           1.225    10.858    IC/lB3/stage1_data[4][5]_i_71_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.982 r  IC/lB3/stage1_data[4][5]_i_27/O
                         net (fo=1, routed)           0.000    10.982    IC/lB3/stage1_data[4][5]_i_27_n_0
    SLICE_X25Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    11.227 r  IC/lB3/stage1_data_reg[4][5]_i_14/O
                         net (fo=1, routed)           0.000    11.227    IC/lB3/stage1_data_reg[4][5]_i_14_n_0
    SLICE_X25Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    11.331 r  IC/lB3/stage1_data_reg[4][5]_i_8/O
                         net (fo=11, routed)          0.912    12.243    IC/lB3/stage1_data_reg[4][5]_i_8_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.316    12.559 r  IC/lB3/stage1_data[4][3]_i_19/O
                         net (fo=2, routed)           0.839    13.398    IC/lB3/stage1_data[4][3]_i_19_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.522 r  IC/lB3/stage1_data[4][3]_i_4/O
                         net (fo=3, routed)           1.017    14.539    IC/lB3/stage1_data_reg[1][3]
    SLICE_X26Y30         LUT6 (Prop_lut6_I0_O)        0.124    14.663 r  IC/lB3/stage1_data[1][3]_i_1/O
                         net (fo=1, routed)           0.000    14.663    conv1/currentRdLineBuffer_reg[1]_1[3]
    SLICE_X26Y30         FDRE                                         r  conv1/stage1_data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.558    14.495    conv1/axi_clk_IBUF_BUFG
    SLICE_X26Y30         FDRE                                         r  conv1/stage1_data_reg[1][3]/C
                         clock pessimism              0.343    14.838    
                         clock uncertainty           -0.035    14.803    
    SLICE_X26Y30         FDRE (Setup_fdre_C_D)        0.081    14.884    conv1/stage1_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 IC/lB0/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 1.858ns (19.003%)  route 7.919ns (80.997%))
  Logic Levels:           9  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.663     4.943    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  IC/lB0/rdPntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.399 r  IC/lB0/rdPntr_reg[2]/Q
                         net (fo=26, routed)          0.945     6.343    IC/lB0/rdPntr_reg__1[2]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.467 r  IC/lB0/line_reg_r3_0_63_3_5_i_3__1/O
                         net (fo=90, routed)          1.426     7.893    IC/lB0/line_reg_r3_192_255_3_5/ADDRC3
    SLICE_X58Y32         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     8.017 r  IC/lB0/line_reg_r3_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.384     9.401    IC/lB0/line_reg_r3_192_255_3_5_n_2
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.525 r  IC/lB0/stage1_data[3][8]_i_116/O
                         net (fo=1, routed)           0.931    10.456    IC/lB0/stage1_data[3][8]_i_116_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.580 r  IC/lB0/stage1_data[3][8]_i_51/O
                         net (fo=1, routed)           0.000    10.580    IC/lB0/stage1_data[3][8]_i_51_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    10.818 r  IC/lB0/stage1_data_reg[3][8]_i_21/O
                         net (fo=1, routed)           0.000    10.818    IC/lB0/stage1_data_reg[3][8]_i_21_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    10.922 r  IC/lB0/stage1_data_reg[3][8]_i_7/O
                         net (fo=14, routed)          1.345    12.267    IC/lB0/o_data03_out[5]
    SLICE_X35Y26         LUT6 (Prop_lut6_I1_O)        0.316    12.583 r  IC/lB0/stage1_data[3][3]_i_9/O
                         net (fo=2, routed)           0.653    13.236    IC/lB0/stage1_data[3][3]_i_9_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.360 r  IC/lB0/stage1_data[3][1]_i_2/O
                         net (fo=3, routed)           1.236    14.596    IC/lB1/rdPntr_reg[10]_16
    SLICE_X23Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  IC/lB1/stage1_data[6][1]_i_1/O
                         net (fo=1, routed)           0.000    14.720    conv1/currentRdLineBuffer_reg[1]_4[1]
    SLICE_X23Y27         FDRE                                         r  conv1/stage1_data_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.561    14.498    conv1/axi_clk_IBUF_BUFG
    SLICE_X23Y27         FDRE                                         r  conv1/stage1_data_reg[6][1]/C
                         clock pessimism              0.458    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.032    14.952    conv1/stage1_data_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 IC/lB0/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.858ns (19.042%)  route 7.899ns (80.958%))
  Logic Levels:           9  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.663     4.943    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  IC/lB0/rdPntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.399 r  IC/lB0/rdPntr_reg[2]/Q
                         net (fo=26, routed)          0.945     6.343    IC/lB0/rdPntr_reg__1[2]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.467 r  IC/lB0/line_reg_r3_0_63_3_5_i_3__1/O
                         net (fo=90, routed)          1.426     7.893    IC/lB0/line_reg_r3_192_255_3_5/ADDRC3
    SLICE_X58Y32         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     8.017 r  IC/lB0/line_reg_r3_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.384     9.401    IC/lB0/line_reg_r3_192_255_3_5_n_2
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.525 r  IC/lB0/stage1_data[3][8]_i_116/O
                         net (fo=1, routed)           0.931    10.456    IC/lB0/stage1_data[3][8]_i_116_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.580 r  IC/lB0/stage1_data[3][8]_i_51/O
                         net (fo=1, routed)           0.000    10.580    IC/lB0/stage1_data[3][8]_i_51_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    10.818 r  IC/lB0/stage1_data_reg[3][8]_i_21/O
                         net (fo=1, routed)           0.000    10.818    IC/lB0/stage1_data_reg[3][8]_i_21_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    10.922 r  IC/lB0/stage1_data_reg[3][8]_i_7/O
                         net (fo=14, routed)          1.280    12.202    IC/lB0/o_data03_out[5]
    SLICE_X33Y26         LUT6 (Prop_lut6_I1_O)        0.316    12.518 r  IC/lB0/stage1_data[3][3]_i_7/O
                         net (fo=2, routed)           0.694    13.212    IC/lB0/stage1_data[3][3]_i_7_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.336 r  IC/lB0/stage1_data[3][3]_i_2/O
                         net (fo=3, routed)           1.240    14.576    IC/lB0/stage1_data_reg[3][3]
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.700 r  IC/lB0/stage1_data[3][3]_i_1/O
                         net (fo=1, routed)           0.000    14.700    conv1/currentRdLineBuffer_reg[1][3]
    SLICE_X20Y27         FDRE                                         r  conv1/stage1_data_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.562    14.499    conv1/axi_clk_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  conv1/stage1_data_reg[3][3]/C
                         clock pessimism              0.458    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X20Y27         FDRE (Setup_fdre_C_D)        0.081    15.002    conv1/stage1_data_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 2.057ns (21.572%)  route 7.479ns (78.428%))
  Logic Levels:           9  (LUT1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 14.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y51         FDRE                                         r  IC/lB3/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  IC/lB3/rdPntr_reg[1]/Q
                         net (fo=30, routed)          0.973     6.407    IC/lB3/rdPntr_reg__1[1]
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.531 r  IC/lB3/line_reg_r3_0_63_6_6_i_1__2/O
                         net (fo=60, routed)          1.764     8.296    IC/lB3/line_reg_r3_1600_1663_7_7/DPRA1
    SLICE_X4Y45          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.420 r  IC/lB3/line_reg_r3_1600_1663_7_7/DP/O
                         net (fo=1, routed)           0.943     9.362    IC/lB3/line_reg_r3_1600_1663_7_7_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.152     9.514 r  IC/lB3/stage1_data[3][8]_i_205/O
                         net (fo=1, routed)           0.866    10.380    IC/lB3/stage1_data[3][8]_i_205_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.326    10.706 r  IC/lB3/stage1_data[3][8]_i_76/O
                         net (fo=1, routed)           0.000    10.706    IC/lB3/stage1_data[3][8]_i_76_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217    10.923 r  IC/lB3/stage1_data_reg[3][8]_i_34/O
                         net (fo=1, routed)           0.000    10.923    IC/lB3/stage1_data_reg[3][8]_i_34_n_0
    SLICE_X9Y38          MUXF8 (Prop_muxf8_I1_O)      0.094    11.017 r  IC/lB3/stage1_data_reg[3][8]_i_12/O
                         net (fo=14, routed)          1.200    12.217    IC/lB3/stage1_data_reg[3][8]_i_12_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.533 r  IC/lB3/stage1_data[3][3]_i_19/O
                         net (fo=2, routed)           0.858    13.392    IC/lB3/stage1_data[3][3]_i_19_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.516 r  IC/lB3/stage1_data[3][1]_i_4/O
                         net (fo=3, routed)           0.875    14.390    IC/lB0/rdPntr_reg[10]_40
    SLICE_X25Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.514 r  IC/lB0/stage1_data[3][1]_i_1/O
                         net (fo=1, routed)           0.000    14.514    conv1/currentRdLineBuffer_reg[1][1]
    SLICE_X25Y26         FDRE                                         r  conv1/stage1_data_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.554    14.491    conv1/axi_clk_IBUF_BUFG
    SLICE_X25Y26         FDRE                                         r  conv1/stage1_data_reg[3][1]/C
                         clock pessimism              0.343    14.834    
                         clock uncertainty           -0.035    14.799    
    SLICE_X25Y26         FDRE (Setup_fdre_C_D)        0.032    14.831    conv1/stage1_data_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 1.865ns (19.556%)  route 7.672ns (80.444%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y51         FDRE                                         r  IC/lB3/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  IC/lB3/rdPntr_reg[1]/Q
                         net (fo=30, routed)          0.858     6.292    IC/lB3/rdPntr_reg__1[1]
    SLICE_X27Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.416 r  IC/lB3/line_reg_r2_0_63_0_2_i_4__2/O
                         net (fo=139, routed)         1.793     8.209    IC/lB3/line_reg_r2_576_639_0_2/ADDRC2
    SLICE_X26Y75         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     8.333 r  IC/lB3/line_reg_r2_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     9.509    IC/lB3/line_reg_r2_576_639_0_2_n_2
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.124     9.633 r  IC/lB3/stage1_data[4][5]_i_71/O
                         net (fo=1, routed)           1.225    10.858    IC/lB3/stage1_data[4][5]_i_71_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.982 r  IC/lB3/stage1_data[4][5]_i_27/O
                         net (fo=1, routed)           0.000    10.982    IC/lB3/stage1_data[4][5]_i_27_n_0
    SLICE_X25Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    11.227 r  IC/lB3/stage1_data_reg[4][5]_i_14/O
                         net (fo=1, routed)           0.000    11.227    IC/lB3/stage1_data_reg[4][5]_i_14_n_0
    SLICE_X25Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    11.331 r  IC/lB3/stage1_data_reg[4][5]_i_8/O
                         net (fo=11, routed)          0.912    12.243    IC/lB3/stage1_data_reg[4][5]_i_8_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.316    12.559 r  IC/lB3/stage1_data[4][3]_i_19/O
                         net (fo=2, routed)           0.839    13.398    IC/lB3/stage1_data[4][3]_i_19_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.522 r  IC/lB3/stage1_data[4][3]_i_4/O
                         net (fo=3, routed)           0.869    14.392    IC/lB1/rdPntr_reg[10]_9
    SLICE_X25Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  IC/lB1/stage1_data[7][3]_i_1/O
                         net (fo=1, routed)           0.000    14.516    conv1/currentRdLineBuffer_reg[1]_3[3]
    SLICE_X25Y30         FDRE                                         r  conv1/stage1_data_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.558    14.495    conv1/axi_clk_IBUF_BUFG
    SLICE_X25Y30         FDRE                                         r  conv1/stage1_data_reg[7][3]/C
                         clock pessimism              0.343    14.838    
                         clock uncertainty           -0.035    14.803    
    SLICE_X25Y30         FDRE (Setup_fdre_C_D)        0.031    14.834    conv1/stage1_data_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 1.865ns (19.584%)  route 7.658ns (80.416%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y51         FDRE                                         r  IC/lB3/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  IC/lB3/rdPntr_reg[1]/Q
                         net (fo=30, routed)          0.858     6.292    IC/lB3/rdPntr_reg__1[1]
    SLICE_X27Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.416 r  IC/lB3/line_reg_r2_0_63_0_2_i_4__2/O
                         net (fo=139, routed)         1.994     8.411    IC/lB3/line_reg_r2_576_639_3_5/ADDRC2
    SLICE_X26Y79         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     8.535 r  IC/lB3/line_reg_r2_576_639_3_5/RAMC/O
                         net (fo=1, routed)           0.969     9.504    IC/lB3/line_reg_r2_576_639_3_5_n_2
    SLICE_X27Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  IC/lB3/stage1_data[4][8]_i_202/O
                         net (fo=1, routed)           0.992    10.620    IC/lB3/stage1_data[4][8]_i_202_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.744 r  IC/lB3/stage1_data[4][8]_i_71/O
                         net (fo=1, routed)           0.000    10.744    IC/lB3/stage1_data[4][8]_i_71_n_0
    SLICE_X27Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    10.989 r  IC/lB3/stage1_data_reg[4][8]_i_32/O
                         net (fo=1, routed)           0.000    10.989    IC/lB3/stage1_data_reg[4][8]_i_32_n_0
    SLICE_X27Y41         MUXF8 (Prop_muxf8_I0_O)      0.104    11.093 r  IC/lB3/stage1_data_reg[4][8]_i_13/O
                         net (fo=14, routed)          1.043    12.136    IC/lB3/stage1_data_reg[4][8]_i_13_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.316    12.452 r  IC/lB3/stage1_data[4][2]_i_14/O
                         net (fo=2, routed)           0.933    13.385    IC/lB3/stage1_data[4][2]_i_14_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.509 r  IC/lB3/stage1_data[4][0]_i_4/O
                         net (fo=3, routed)           0.869    14.378    IC/lB0/rdPntr_reg[10]_19
    SLICE_X27Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.502 r  IC/lB0/stage1_data[4][0]_i_1/O
                         net (fo=1, routed)           0.000    14.502    conv1/D[0]
    SLICE_X27Y32         FDRE                                         r  conv1/stage1_data_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.561    14.498    conv1/axi_clk_IBUF_BUFG
    SLICE_X27Y32         FDRE                                         r  conv1/stage1_data_reg[4][0]/C
                         clock pessimism              0.343    14.841    
                         clock uncertainty           -0.035    14.806    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.029    14.835    conv1/stage1_data_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 IC/lB0/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 1.858ns (19.119%)  route 7.860ns (80.881%))
  Logic Levels:           9  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.663     4.943    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  IC/lB0/rdPntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.399 r  IC/lB0/rdPntr_reg[2]/Q
                         net (fo=26, routed)          0.945     6.343    IC/lB0/rdPntr_reg__1[2]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.467 r  IC/lB0/line_reg_r3_0_63_3_5_i_3__1/O
                         net (fo=90, routed)          1.426     7.893    IC/lB0/line_reg_r3_192_255_3_5/ADDRC3
    SLICE_X58Y32         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     8.017 r  IC/lB0/line_reg_r3_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.384     9.401    IC/lB0/line_reg_r3_192_255_3_5_n_2
    SLICE_X45Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.525 r  IC/lB0/stage1_data[3][8]_i_116/O
                         net (fo=1, routed)           0.931    10.456    IC/lB0/stage1_data[3][8]_i_116_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.580 r  IC/lB0/stage1_data[3][8]_i_51/O
                         net (fo=1, routed)           0.000    10.580    IC/lB0/stage1_data[3][8]_i_51_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    10.818 r  IC/lB0/stage1_data_reg[3][8]_i_21/O
                         net (fo=1, routed)           0.000    10.818    IC/lB0/stage1_data_reg[3][8]_i_21_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    10.922 r  IC/lB0/stage1_data_reg[3][8]_i_7/O
                         net (fo=14, routed)          1.280    12.202    IC/lB0/o_data03_out[5]
    SLICE_X33Y26         LUT6 (Prop_lut6_I1_O)        0.316    12.518 r  IC/lB0/stage1_data[3][3]_i_7/O
                         net (fo=2, routed)           0.694    13.212    IC/lB0/stage1_data[3][3]_i_7_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.336 r  IC/lB0/stage1_data[3][3]_i_2/O
                         net (fo=3, routed)           1.201    14.537    IC/lB1/rdPntr_reg[10]_22
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.661 r  IC/lB1/stage1_data[6][3]_i_1/O
                         net (fo=1, routed)           0.000    14.661    conv1/currentRdLineBuffer_reg[1]_4[3]
    SLICE_X20Y27         FDRE                                         r  conv1/stage1_data_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.562    14.499    conv1/axi_clk_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  conv1/stage1_data_reg[6][3]/C
                         clock pessimism              0.458    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X20Y27         FDRE (Setup_fdre_C_D)        0.079    15.000    conv1/stage1_data_reg[6][3]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 IC/lB0/wrPntr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r3_1664_1727_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 0.456ns (4.744%)  route 9.156ns (95.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.661     4.941    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  IC/lB0/wrPntr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.456     5.397 r  IC/lB0/wrPntr_reg[0]_rep/Q
                         net (fo=484, routed)         9.156    14.553    IC/lB0/line_reg_r3_1664_1727_3_5/ADDRD0
    SLICE_X38Y26         RAMD64E                                      r  IC/lB0/line_reg_r3_1664_1727_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.477    14.414    IC/lB0/line_reg_r3_1664_1727_3_5/WCLK
    SLICE_X38Y26         RAMD64E                                      r  IC/lB0/line_reg_r3_1664_1727_3_5/RAMA/CLK
                         clock pessimism              0.458    14.872    
                         clock uncertainty           -0.035    14.836    
    SLICE_X38Y26         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.896    IC/lB0/line_reg_r3_1664_1727_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 IC/lB0/wrPntr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r3_1664_1727_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 0.456ns (4.744%)  route 9.156ns (95.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.661     4.941    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  IC/lB0/wrPntr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.456     5.397 r  IC/lB0/wrPntr_reg[0]_rep/Q
                         net (fo=484, routed)         9.156    14.553    IC/lB0/line_reg_r3_1664_1727_3_5/ADDRD0
    SLICE_X38Y26         RAMD64E                                      r  IC/lB0/line_reg_r3_1664_1727_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        1.477    14.414    IC/lB0/line_reg_r3_1664_1727_3_5/WCLK
    SLICE_X38Y26         RAMD64E                                      r  IC/lB0/line_reg_r3_1664_1727_3_5/RAMB/CLK
                         clock pessimism              0.458    14.872    
                         clock uncertainty           -0.035    14.836    
    SLICE_X38Y26         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.896    IC/lB0/line_reg_r3_1664_1727_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  0.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 conv1/o_convolved_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.595     1.520    conv1/axi_clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  conv1/o_convolved_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.164     1.684 r  conv1/o_convolved_data_reg[3]/Q
                         net (fo=1, routed)           0.125     1.809    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[3]
    RAMB18_X0Y0          RAMB18E1                                     r  OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.906     2.080    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X0Y0          RAMB18E1                                     r  OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.598    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.753    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r2_192_255_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.557     1.482    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  IC/lB0/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  IC/lB0/wrPntr_reg[4]/Q
                         net (fo=486, routed)         0.128     1.750    IC/lB0/line_reg_r2_192_255_6_6/A4
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.823     1.996    IC/lB0/line_reg_r2_192_255_6_6/WCLK
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_6_6/DP/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X42Y37         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.695    IC/lB0/line_reg_r2_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r2_192_255_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.557     1.482    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  IC/lB0/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  IC/lB0/wrPntr_reg[4]/Q
                         net (fo=486, routed)         0.128     1.750    IC/lB0/line_reg_r2_192_255_6_6/A4
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.823     1.996    IC/lB0/line_reg_r2_192_255_6_6/WCLK
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_6_6/SP/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X42Y37         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.695    IC/lB0/line_reg_r2_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r2_192_255_7_7/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.557     1.482    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  IC/lB0/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  IC/lB0/wrPntr_reg[4]/Q
                         net (fo=486, routed)         0.128     1.750    IC/lB0/line_reg_r2_192_255_7_7/A4
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_7_7/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.823     1.996    IC/lB0/line_reg_r2_192_255_7_7/WCLK
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_7_7/DP/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X42Y37         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.695    IC/lB0/line_reg_r2_192_255_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r2_192_255_7_7/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.557     1.482    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  IC/lB0/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  IC/lB0/wrPntr_reg[4]/Q
                         net (fo=486, routed)         0.128     1.750    IC/lB0/line_reg_r2_192_255_7_7/A4
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_7_7/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.823     1.996    IC/lB0/line_reg_r2_192_255_7_7/WCLK
    SLICE_X42Y37         RAMD64E                                      r  IC/lB0/line_reg_r2_192_255_7_7/SP/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X42Y37         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.695    IC/lB0/line_reg_r2_192_255_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r1_1088_1151_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.556     1.481    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  IC/lB1/wrPntr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  IC/lB1/wrPntr_reg[0]_rep__0/Q
                         net (fo=396, routed)         0.242     1.863    IC/lB1/line_reg_r1_1088_1151_0_2/ADDRD0
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.822     1.995    IC/lB1/line_reg_r1_1088_1151_0_2/WCLK
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.494    
    SLICE_X36Y14         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.804    IC/lB1/line_reg_r1_1088_1151_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r1_1088_1151_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.556     1.481    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  IC/lB1/wrPntr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  IC/lB1/wrPntr_reg[0]_rep__0/Q
                         net (fo=396, routed)         0.242     1.863    IC/lB1/line_reg_r1_1088_1151_0_2/ADDRD0
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.822     1.995    IC/lB1/line_reg_r1_1088_1151_0_2/WCLK
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.494    
    SLICE_X36Y14         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.804    IC/lB1/line_reg_r1_1088_1151_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r1_1088_1151_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.556     1.481    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  IC/lB1/wrPntr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  IC/lB1/wrPntr_reg[0]_rep__0/Q
                         net (fo=396, routed)         0.242     1.863    IC/lB1/line_reg_r1_1088_1151_0_2/ADDRD0
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.822     1.995    IC/lB1/line_reg_r1_1088_1151_0_2/WCLK
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMC/CLK
                         clock pessimism             -0.502     1.494    
    SLICE_X36Y14         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.804    IC/lB1/line_reg_r1_1088_1151_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r1_1088_1151_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.556     1.481    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  IC/lB1/wrPntr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  IC/lB1/wrPntr_reg[0]_rep__0/Q
                         net (fo=396, routed)         0.242     1.863    IC/lB1/line_reg_r1_1088_1151_0_2/ADDRD0
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.822     1.995    IC/lB1/line_reg_r1_1088_1151_0_2/WCLK
    SLICE_X36Y14         RAMD64E                                      r  IC/lB1/line_reg_r1_1088_1151_0_2/RAMD/CLK
                         clock pessimism             -0.502     1.494    
    SLICE_X36Y14         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.804    IC/lB1/line_reg_r1_1088_1151_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 IC/lB3/wrPntr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB3/line_reg_r1_384_447_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.882%)  route 0.121ns (46.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.592     1.517    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  IC/lB3/wrPntr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  IC/lB3/wrPntr_reg[5]_rep__0/Q
                         net (fo=483, routed)         0.121     1.778    IC/lB3/line_reg_r1_384_447_0_2/ADDRD5
    SLICE_X14Y40         RAMD64E                                      r  IC/lB3/line_reg_r1_384_447_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=5698, routed)        0.862     2.035    IC/lB3/line_reg_r1_384_447_0_2/WCLK
    SLICE_X14Y40         RAMD64E                                      r  IC/lB3/line_reg_r1_384_447_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X14Y40         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.704    IC/lB3/line_reg_r1_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y18   IC/currentRdLineBuffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y18   IC/currentRdLineBuffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y7    IC/currentWrLineBuffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y7    IC/currentWrLineBuffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y41   IC/lB3/rdPntr_reg_rep[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y37   IC/lB3/rdPntr_reg_rep[1]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y43   IC/lB3/rdPntr_reg_rep[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   IC/lB1/line_reg_r3_1408_1471_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   IC/lB1/line_reg_r3_1408_1471_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   IC/lB1/line_reg_r3_1408_1471_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   IC/lB1/line_reg_r3_1408_1471_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r2_1024_1087_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r2_1024_1087_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r2_1024_1087_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r2_1024_1087_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y9    IC/lB1/line_reg_r3_256_319_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y9    IC/lB1/line_reg_r3_256_319_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y33   IC/lB0/line_reg_r1_832_895_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y33   IC/lB0/line_reg_r1_832_895_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y33   IC/lB0/line_reg_r1_832_895_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y33   IC/lB0/line_reg_r1_832_895_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y30   IC/lB0/line_reg_r3_576_639_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y30   IC/lB0/line_reg_r3_576_639_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y14   IC/lB1/line_reg_r1_1536_1599_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y0    IC/lB1/line_reg_r2_1408_1471_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y0    IC/lB1/line_reg_r2_1408_1471_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12   IC/lB1/line_reg_r3_128_191_3_5/RAMA/CLK



