
*** Running vivado
    with args -log TIMMYCORE_V2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TIMMYCORE_V2.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TIMMYCORE_V2.tcl -notrace
Command: synth_design -top TIMMYCORE_V2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 376.688 ; gain = 91.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TIMMYCORE_V2' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:47]
INFO: [Synth 8-3491] module 'decode' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/decode.vhd:25' bound to instance 'myDecode' of component 'decode' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:242]
INFO: [Synth 8-638] synthesizing module 'decode' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/decode.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/decode.vhd:137]
INFO: [Synth 8-226] default block is never used [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/decode.vhd:172]
INFO: [Synth 8-226] default block is never used [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/decode.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'decode' (1#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/decode.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:21' bound to instance 'myALU' of component 'ALU' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:260]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:37]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/Shifter.vhd:21' bound to instance 'myShifter' of component 'Shifter' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/Shifter.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/Shifter.vhd:65]
INFO: [Synth 8-226] default block is never used [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/Shifter.vhd:328]
WARNING: [Synth 8-614] signal 'i_a1' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/Shifter.vhd:43]
WARNING: [Synth 8-614] signal 'i_a2' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/Shifter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (2#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/Shifter.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:37]
INFO: [Synth 8-3491] module 'fence' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:20' bound to instance 'myIM' of component 'fence' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fence' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:36]
WARNING: [Synth 8-614] signal 'halt' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:63]
WARNING: [Synth 8-614] signal 'ready_output' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:63]
WARNING: [Synth 8-614] signal 'input_address' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:63]
WARNING: [Synth 8-614] signal 'input_data' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'fence' (4#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:36]
INFO: [Synth 8-3491] module 'mux_timmy' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/mux_timmy.vhd:18' bound to instance 'WBMux' of component 'mux_timmy' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:290]
INFO: [Synth 8-638] synthesizing module 'mux_timmy' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/mux_timmy.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mux_timmy' (5#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/mux_timmy.vhd:27]
INFO: [Synth 8-3491] module 'mux_timmy' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/mux_timmy.vhd:18' bound to instance 'ALUMux' of component 'mux_timmy' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:298]
INFO: [Synth 8-3491] module 'MMU_timmy_stub_V2' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:20' bound to instance 'MMU' of component 'MMU_timmy_stub_V2' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:306]
INFO: [Synth 8-638] synthesizing module 'MMU_timmy_stub_V2' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:54]
INFO: [Synth 8-3491] module 'ram_controller_timmy' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:5' bound to instance 'myTimmyMemory' of component 'ram_controller_timmy' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:165]
INFO: [Synth 8-638] synthesizing module 'ram_controller_timmy' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:29]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wizard' of component 'clk_wiz_0' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ram2ddrxadc' declared at 'E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:27' bound to instance 'ram2ddr' of component 'ram2ddrxadc' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:100]
INFO: [Synth 8-638] synthesizing module 'ram2ddrxadc' [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:62]
INFO: [Synth 8-3491] module 'ddr' declared at 'E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/realtime/ddr_stub.vhdl:5' bound to instance 'Inst_DDR' of component 'ddr' [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ddr' [E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/realtime/ddr_stub.vhdl:48]
INFO: [Synth 8-226] default block is never used [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:350]
INFO: [Synth 8-226] default block is never used [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'ram2ddrxadc' (6#1) [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:62]
WARNING: [Synth 8-614] signal 'read' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:138]
WARNING: [Synth 8-614] signal 'readOnce' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:138]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:138]
WARNING: [Synth 8-614] signal 'writeOnce' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:138]
WARNING: [Synth 8-614] signal 's_read' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:138]
WARNING: [Synth 8-614] signal 'four_times' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:138]
WARNING: [Synth 8-614] signal 'ram_dq_i' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ram_controller_timmy' (7#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:29]
WARNING: [Synth 8-614] signal 'addr_instr' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:207]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:207]
WARNING: [Synth 8-614] signal 'store' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:207]
WARNING: [Synth 8-614] signal 'ready_instr' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:207]
WARNING: [Synth 8-614] signal 'm_ready' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:207]
WARNING: [Synth 8-614] signal 'mem_curr_state_read' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:207]
WARNING: [Synth 8-614] signal 'mem_curr_state_read' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:257]
WARNING: [Synth 8-614] signal 'mem_curr_state_write' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:257]
WARNING: [Synth 8-614] signal 'addr_in' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:257]
WARNING: [Synth 8-614] signal 'mem_curr_state_read' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:271]
WARNING: [Synth 8-614] signal 'RAM_done' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:271]
WARNING: [Synth 8-614] signal 'RAM_data_out' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:271]
WARNING: [Synth 8-614] signal 'mem_curr_state_write' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:305]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:305]
WARNING: [Synth 8-614] signal 'RAM_done' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'MMU_timmy_stub_V2' (8#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:54]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/regfile.vhd:20' bound to instance 'myREG' of component 'regfile' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:340]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/regfile.vhd:37]
WARNING: [Synth 8-614] signal 'halt' is read in the process but is not in the sensitivity list [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/regfile.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'regfile' (9#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/regfile.vhd:37]
INFO: [Synth 8-3491] module 'sext_timmy' declared at 'C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/sext_timmy.vhd:18' bound to instance 'mySext' of component 'sext_timmy' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:356]
INFO: [Synth 8-638] synthesizing module 'sext_timmy' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/sext_timmy.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'sext_timmy' (10#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/sext_timmy.vhd:27]
WARNING: [Synth 8-3848] Net s_IM_input_addr in module/entity TIMMYCORE_V2 does not have driver. [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'TIMMYCORE_V2' (11#1) [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:47]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[11]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[10]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[9]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[8]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[7]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[6]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[5]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[4]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[3]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[2]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[1]
WARNING: [Synth 8-3331] design ram2ddrxadc has unconnected port device_temp_i[0]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[63]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[62]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[61]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[60]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[59]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[58]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[57]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[56]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[55]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[54]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[53]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[52]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[51]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[50]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[49]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[48]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[47]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[46]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[45]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[44]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[43]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[42]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[41]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[40]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[39]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[38]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[37]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[36]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[35]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[34]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[33]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[32]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[31]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[30]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[29]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[28]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port addr_in[27]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[63]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[62]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[61]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[60]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[59]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[58]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[57]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[56]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[55]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[54]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[53]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[52]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[51]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[50]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[49]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[48]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[47]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[46]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[45]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[44]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[43]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[42]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[41]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[40]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[39]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[38]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[37]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[36]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[35]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[34]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[33]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[32]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[31]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[30]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[29]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[28]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[27]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[26]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[25]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[24]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[23]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[22]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[21]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[20]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[19]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[18]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[17]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[16]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[15]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[14]
WARNING: [Synth 8-3331] design MMU_timmy_stub_V2 has unconnected port satp[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 440.000 ; gain = 154.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[63] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[62] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[61] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[60] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[59] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[58] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[57] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[56] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[55] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[54] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[53] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[52] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[51] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[50] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[49] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[48] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[47] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[46] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[45] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[44] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[43] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[42] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[41] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[40] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[39] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[38] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[37] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[36] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[35] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[34] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[33] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[32] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[31] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[30] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[29] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[28] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[27] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[26] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[25] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[24] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[23] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[22] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[21] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[20] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[19] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[18] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[17] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[16] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[15] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[14] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[13] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[12] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[11] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[10] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[9] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[8] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[7] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[6] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[5] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[4] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[3] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[2] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[1] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
WARNING: [Synth 8-3295] tying undriven pin myIM:input_address[0] to constant 0 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:275]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 440.000 ; gain = 154.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp2/clk_wiz_0_in_context.xdc] for cell 'MMU/myTimmyMemory/clk_wizard'
Finished Parsing XDC File [E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp2/clk_wiz_0_in_context.xdc] for cell 'MMU/myTimmyMemory/clk_wizard'
Parsing XDC File [E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc] for cell 'MMU/myTimmyMemory/ram2ddr/Inst_DDR'
Finished Parsing XDC File [E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc] for cell 'MMU/myTimmyMemory/ram2ddr/Inst_DDR'
Parsing XDC File [E:/TimmyCore/TimmyCore/TimmyCore.srcs/constrs_1/imports/XDC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/TimmyCore/TimmyCore/TimmyCore.srcs/constrs_1/imports/XDC/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 814.000 ; gain = 0.969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.000 ; gain = 528.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.000 ; gain = 528.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp2/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp2/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/.Xil/Vivado-11172-DESKTOP-N7G5341/dcp3/ddr_in_context.xdc, line 93).
Applied set_property DONT_TOUCH = true for MMU/myTimmyMemory/clk_wizard. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MMU/myTimmyMemory/ram2ddr/Inst_DDR. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 814.000 ; gain = 528.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "s_instr_t" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_plus_reg' and it is trimmed from '130' to '64' bits. [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:240]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "add_word" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mul_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mul_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mul_reg_plus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "feedback" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:229]
INFO: [Synth 8-4471] merging register 'mem_wdf_end_reg' into 'mem_wdf_wren_reg' [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element mem_wdf_end_reg was removed.  [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:243]
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'ram2ddrxadc'
INFO: [Synth 8-5544] ROM "mem_wdf_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ram_controller_timmy'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_cen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "four_times" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'MMU_timmy_stub_V2'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "write_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_REG_raddr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_REG_raddr2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_REG_waddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_MMU_input_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_PC_next_reg was removed.  [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:318]
WARNING: [Synth 8-327] inferring latch for variable 'last_data_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'last_addr_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/fence.vhd:71]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
                stsetcmd |                              001 |                              001
              stcheckrdy |                              010 |                              010
               stwaitrdy |                              011 |                              011
               stwaitcen |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'ram2ddrxadc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 prepare |                              001 |                              001
         read_access_low |                              010 |                              010
             intermitent |                              011 |                              100
        write_access_low |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'ram_controller_timmy'
WARNING: [Synth 8-327] inferring latch for variable 'read_out_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:141]
WARNING: [Synth 8-327] inferring latch for variable 'four_times_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:161]
WARNING: [Synth 8-327] inferring latch for variable 's_read_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:154]
WARNING: [Synth 8-327] inferring latch for variable 'writeOnce_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'readOnce_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'ram_cen_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'ram_oen_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'ram_wen_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'ram_lb_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/ram_controller_timmy.vhd:111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 loading |                               01 |                               01
                  iSTATE |                               10 |                               10
*
                fetching |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'MMU_timmy_stub_V2'
WARNING: [Synth 8-327] inferring latch for variable 'mem_next_state_read_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:202]
WARNING: [Synth 8-327] inferring latch for variable 'lastData_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:276]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_data_in_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'w_en_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:172]
WARNING: [Synth 8-327] inferring latch for variable 'r_en_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:173]
WARNING: [Synth 8-327] inferring latch for variable 'RAM_address_in_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:174]
WARNING: [Synth 8-327] inferring latch for variable 'mem_next_state_write_reg' [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/MMU_timmy_stub_V2.vhd:203]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 814.000 ; gain = 528.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |datapath__17__GD  |           1|     16576|
|2     |ALU__GB1          |           1|     23346|
|3     |ALU__GB2          |           1|     15663|
|4     |ALU__GB3          |           1|     13804|
|5     |ALU__GB4          |           1|     21038|
|6     |datapath__18__GD  |           1|     17541|
|7     |datapath__13__GD  |           1|     16576|
|8     |TIMMYCORE_V2__GC0 |           1|     12771|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    128 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 39    
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	  44 Input    128 Bit        Muxes := 1     
	  44 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 19    
	  16 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	  22 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 2     
	  22 Input     12 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   4 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 4     
	  27 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  44 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  44 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TIMMYCORE_V2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    128 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	  44 Input    128 Bit        Muxes := 1     
	  44 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 11    
	  16 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	  44 Input      2 Bit        Muxes := 1     
	  44 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input     20 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 2     
	  22 Input     12 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   4 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
Module fence 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module mux_timmy__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mux_timmy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module ram2ddrxadc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ram_controller_timmy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
Module MMU_timmy_stub_V2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "add_word" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mul_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mul_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/RISCV_CORE/ALU.vhd:291]
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_reg0, operation Mode is: A*B.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
DSP Report: Generating DSP mul_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
DSP Report: Generating DSP mul_reg0, operation Mode is: A*B.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
DSP Report: Generating DSP mul_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg0.
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[32]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[31]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[30]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[29]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[28]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[27]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[26]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[25]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[24]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[23]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[22]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[21]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[20]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[19]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[18]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[17]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[16]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[15]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[14]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[13]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[12]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[11]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[10]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[9]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[8]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[7]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[6]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[5]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[4]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[3]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[2]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[1]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[0]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[33]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[34]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[35]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[36]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[37]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[38]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[39]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[40]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[41]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[42]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[43]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[44]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[45]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[46]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[47]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[48]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[49]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[50]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[51]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[52]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[53]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[54]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[55]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[56]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[57]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[58]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[59]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[60]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[61]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-3886] merging instance 'mul_reg_plus_reg[62]' (FDE) to 'mul_reg_plus_reg[63]'
INFO: [Synth 8-5546] ROM "mul_reg_plus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "feedback" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'feedback_reg[2]' (FDR) to 'feedback_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\feedback_reg[1] )
INFO: [Synth 8-4471] merging register 'MMU/myTimmyMemory/ram2ddr/ram_lb_int_reg' into 'MMU/myTimmyMemory/ram2ddr/ram_ub_int_reg' [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element MMU/myTimmyMemory/ram2ddr/ram_lb_int_reg was removed.  [E:/TimmyCore/TimmyCore/TimmyCore.srcs/sources_1/imports/Ram2DdrXadc_RefComp/ram2ddrxadc.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element s_MMU_alignment_reg was removed.  [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element s_PC_next_reg was removed.  [C:/Users/Cesar/Documents/GitHub/CAV/Senior_Design_Capstone/timmy_core/TIMMYCORE_V2.vhd:318]
INFO: [Synth 8-5544] ROM "myDecode/s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myDecode/s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myDecode/s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myDecode/s_instr_t" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myDecode/s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myDecode/s_instr_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "myDecode/s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myDecode/s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myDecode/s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myDecode/s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myDecode/s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myDecode/s_instr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s_MMU_load_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MMU/myTimmyMemory/ram_lb_reg )
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[3]' (LD) to 'MMU/RAM_address_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[4]' (LD) to 'MMU/RAM_address_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[5]' (LD) to 'MMU/RAM_address_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[6]' (LD) to 'MMU/RAM_address_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[7]' (LD) to 'MMU/RAM_address_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[8]' (LD) to 'MMU/RAM_address_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[9]' (LD) to 'MMU/RAM_address_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[10]' (LD) to 'MMU/RAM_address_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[11]' (LD) to 'MMU/RAM_address_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[12]' (LD) to 'MMU/RAM_address_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[13]' (LD) to 'MMU/RAM_address_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[14]' (LD) to 'MMU/RAM_address_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[15]' (LD) to 'MMU/RAM_address_in_reg[16]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[16]' (LD) to 'MMU/RAM_address_in_reg[17]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[17]' (LD) to 'MMU/RAM_address_in_reg[18]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[18]' (LD) to 'MMU/RAM_address_in_reg[19]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[19]' (LD) to 'MMU/RAM_address_in_reg[20]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[20]' (LD) to 'MMU/RAM_address_in_reg[21]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[21]' (LD) to 'MMU/RAM_address_in_reg[22]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[22]' (LD) to 'MMU/RAM_address_in_reg[23]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[23]' (LD) to 'MMU/RAM_address_in_reg[24]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[24]' (LD) to 'MMU/RAM_address_in_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/RAM_address_in_reg[25]' (LD) to 'MMU/RAM_address_in_reg[26]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[3]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[4]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[5]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[6]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[7]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[8]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[9]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[10]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[11]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[12]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[13]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[14]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[15]' (FD) to 'MMU/myTimmyMemory/ram2ddr/ram_a_int_reg[25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MMU/myTimmyMemory/ram2ddr/mem_cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myREG/\reggie_reg[0][63] )
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][63]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][62]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][61]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][60]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][59]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][58]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][57]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][56]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][55]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][54]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][53]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][52]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][51]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][50]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][49]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][48]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][47]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][46]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][45]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][44]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][43]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][42]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][41]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][40]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][39]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][38]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][37]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][36]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][35]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][34]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][33]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][32]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (reggie_reg[0][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (write_error_reg) is unused and will be removed from module regfile.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MMU/myTimmyMemory/ram2ddr/mem_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MMU/myTimmyMemory/ram2ddr/mem_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MMU/myTimmyMemory/ram2ddr/mem_addr_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 814.000 ; gain = 528.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|ALU         | mul_reg     | 256x1         | LUT            | 
|ALU         | s_shift_amt | 256x1         | LUT            | 
+------------+-------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB1    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB1    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB1    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB1    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |datapath__17__GD  |           1|      9280|
|2     |ALU__GB1          |           1|      6730|
|3     |ALU__GB2          |           1|      1514|
|4     |ALU__GB3          |           1|      7858|
|5     |ALU__GB4          |           1|     10754|
|6     |datapath__18__GD  |           1|      9885|
|7     |datapath__13__GD  |           1|      9280|
|8     |TIMMYCORE_V2__GC0 |           1|      8495|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMU/myTimmyMemory/clk_wizard/clk_100MHz_o' to pin 'MMU/myTimmyMemory/clk_wizard/bbstub_clk_100MHz_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMU/myTimmyMemory/clk_wizard/clk_200MHz_o' to pin 'MMU/myTimmyMemory/clk_wizard/bbstub_clk_200MHz_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMU/myTimmyMemory/ram2ddr/Inst_DDR/ui_clk' to pin 'MMU/myTimmyMemory/ram2ddr/Inst_DDR/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:39 . Memory (MB): peak = 929.184 ; gain = 643.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:47 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |datapath__17__GD |           1|      9280|
|2     |ALU__GB2         |           1|      1486|
|3     |ALU__GB3         |           1|      7858|
|4     |datapath__13__GD |           1|      9280|
|5     |TIMMYCORE_V2_GT0 |           1|     35698|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:04:16 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |TIMMYCORE_V2_GT0 |           1|     19776|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:04:22 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:04:23 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:04:30 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:04:39 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:04:39 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:04:40 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ddr           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |ddr_bbox_1       |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |  5715|
|5     |DSP48E1          |    14|
|6     |LUT1             |   793|
|7     |LUT2             |   885|
|8     |LUT3             | 15687|
|9     |LUT4             |   353|
|10    |LUT5             |  6078|
|11    |LUT6             |  2851|
|12    |MUXF7            |   591|
|13    |MUXF8            |   112|
|14    |FDCE             |  1992|
|15    |FDRE             |   520|
|16    |LD               |   121|
|17    |LDC              |    32|
|18    |IBUF             |     1|
|19    |OBUF             |    16|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     | 35865|
|2     |  MMU             |MMU_timmy_stub_V2    |   561|
|3     |    myTimmyMemory |ram_controller_timmy |   423|
|4     |      ram2ddr     |ram2ddrxadc          |   330|
|5     |  WBMux           |mux_timmy            |    64|
|6     |  myALU           |ALU                  | 12291|
|7     |  myIM            |fence                |  2054|
|8     |  myREG           |regfile              | 20455|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:04:40 . Memory (MB): peak = 1142.891 ; gain = 857.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:27 ; elapsed = 00:04:31 . Memory (MB): peak = 1142.891 ; gain = 483.332
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:04:42 . Memory (MB): peak = 1142.891 ; gain = 857.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 153 instances were transformed.
  LD => LDCE: 121 instances
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:04:56 . Memory (MB): peak = 1142.891 ; gain = 857.332
INFO: [Common 17-1381] The checkpoint 'E:/TimmyCore/TimmyCore/TimmyCore.runs/synth_1/TIMMYCORE_V2.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.891 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TIMMYCORE_V2_utilization_synth.rpt -pb TIMMYCORE_V2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1142.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  4 23:57:00 2018...
