
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//hexdump_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ae8 <.init>:
  401ae8:	stp	x29, x30, [sp, #-16]!
  401aec:	mov	x29, sp
  401af0:	bl	4020b0 <ferror@plt+0x60>
  401af4:	ldp	x29, x30, [sp], #16
  401af8:	ret

Disassembly of section .plt:

0000000000401b00 <memcpy@plt-0x20>:
  401b00:	stp	x16, x30, [sp, #-16]!
  401b04:	adrp	x16, 418000 <ferror@plt+0x15fb0>
  401b08:	ldr	x17, [x16, #4088]
  401b0c:	add	x16, x16, #0xff8
  401b10:	br	x17
  401b14:	nop
  401b18:	nop
  401b1c:	nop

0000000000401b20 <memcpy@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b24:	ldr	x17, [x16]
  401b28:	add	x16, x16, #0x0
  401b2c:	br	x17

0000000000401b30 <_exit@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b34:	ldr	x17, [x16, #8]
  401b38:	add	x16, x16, #0x8
  401b3c:	br	x17

0000000000401b40 <strtoul@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b44:	ldr	x17, [x16, #16]
  401b48:	add	x16, x16, #0x10
  401b4c:	br	x17

0000000000401b50 <strlen@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b54:	ldr	x17, [x16, #24]
  401b58:	add	x16, x16, #0x18
  401b5c:	br	x17

0000000000401b60 <fputs@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b64:	ldr	x17, [x16, #32]
  401b68:	add	x16, x16, #0x20
  401b6c:	br	x17

0000000000401b70 <exit@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b74:	ldr	x17, [x16, #40]
  401b78:	add	x16, x16, #0x28
  401b7c:	br	x17

0000000000401b80 <dup@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b84:	ldr	x17, [x16, #48]
  401b88:	add	x16, x16, #0x30
  401b8c:	br	x17

0000000000401b90 <setupterm@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b94:	ldr	x17, [x16, #56]
  401b98:	add	x16, x16, #0x38
  401b9c:	br	x17

0000000000401ba0 <getegid@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ba4:	ldr	x17, [x16, #64]
  401ba8:	add	x16, x16, #0x40
  401bac:	br	x17

0000000000401bb0 <strtod@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401bb4:	ldr	x17, [x16, #72]
  401bb8:	add	x16, x16, #0x48
  401bbc:	br	x17

0000000000401bc0 <geteuid@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401bc4:	ldr	x17, [x16, #80]
  401bc8:	add	x16, x16, #0x50
  401bcc:	br	x17

0000000000401bd0 <fgets_unlocked@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401bd4:	ldr	x17, [x16, #88]
  401bd8:	add	x16, x16, #0x58
  401bdc:	br	x17

0000000000401be0 <getuid@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401be4:	ldr	x17, [x16, #96]
  401be8:	add	x16, x16, #0x60
  401bec:	br	x17

0000000000401bf0 <opendir@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401bf4:	ldr	x17, [x16, #104]
  401bf8:	add	x16, x16, #0x68
  401bfc:	br	x17

0000000000401c00 <__cxa_atexit@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c04:	ldr	x17, [x16, #112]
  401c08:	add	x16, x16, #0x70
  401c0c:	br	x17

0000000000401c10 <fputc@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c14:	ldr	x17, [x16, #120]
  401c18:	add	x16, x16, #0x78
  401c1c:	br	x17

0000000000401c20 <qsort@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c24:	ldr	x17, [x16, #128]
  401c28:	add	x16, x16, #0x80
  401c2c:	br	x17

0000000000401c30 <asprintf@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c34:	ldr	x17, [x16, #136]
  401c38:	add	x16, x16, #0x88
  401c3c:	br	x17

0000000000401c40 <snprintf@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c44:	ldr	x17, [x16, #144]
  401c48:	add	x16, x16, #0x90
  401c4c:	br	x17

0000000000401c50 <localeconv@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c54:	ldr	x17, [x16, #152]
  401c58:	add	x16, x16, #0x98
  401c5c:	br	x17

0000000000401c60 <fileno@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c64:	ldr	x17, [x16, #160]
  401c68:	add	x16, x16, #0xa0
  401c6c:	br	x17

0000000000401c70 <fclose@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c74:	ldr	x17, [x16, #168]
  401c78:	add	x16, x16, #0xa8
  401c7c:	br	x17

0000000000401c80 <getpid@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c84:	ldr	x17, [x16, #176]
  401c88:	add	x16, x16, #0xb0
  401c8c:	br	x17

0000000000401c90 <fopen@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401c94:	ldr	x17, [x16, #184]
  401c98:	add	x16, x16, #0xb8
  401c9c:	br	x17

0000000000401ca0 <malloc@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ca4:	ldr	x17, [x16, #192]
  401ca8:	add	x16, x16, #0xc0
  401cac:	br	x17

0000000000401cb0 <__strtol_internal@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401cb4:	ldr	x17, [x16, #200]
  401cb8:	add	x16, x16, #0xc8
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401cc4:	ldr	x17, [x16, #208]
  401cc8:	add	x16, x16, #0xd0
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401cd4:	ldr	x17, [x16, #216]
  401cd8:	add	x16, x16, #0xd8
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ce4:	ldr	x17, [x16, #224]
  401ce8:	add	x16, x16, #0xe0
  401cec:	br	x17

0000000000401cf0 <strcat@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401cf4:	ldr	x17, [x16, #232]
  401cf8:	add	x16, x16, #0xe8
  401cfc:	br	x17

0000000000401d00 <fgetc@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d04:	ldr	x17, [x16, #240]
  401d08:	add	x16, x16, #0xf0
  401d0c:	br	x17

0000000000401d10 <memset@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d14:	ldr	x17, [x16, #248]
  401d18:	add	x16, x16, #0xf8
  401d1c:	br	x17

0000000000401d20 <__strtoul_internal@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d24:	ldr	x17, [x16, #256]
  401d28:	add	x16, x16, #0x100
  401d2c:	br	x17

0000000000401d30 <calloc@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d34:	ldr	x17, [x16, #264]
  401d38:	add	x16, x16, #0x108
  401d3c:	br	x17

0000000000401d40 <bcmp@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d44:	ldr	x17, [x16, #272]
  401d48:	add	x16, x16, #0x110
  401d4c:	br	x17

0000000000401d50 <strcasecmp@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d54:	ldr	x17, [x16, #280]
  401d58:	add	x16, x16, #0x118
  401d5c:	br	x17

0000000000401d60 <readdir@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d64:	ldr	x17, [x16, #288]
  401d68:	add	x16, x16, #0x120
  401d6c:	br	x17

0000000000401d70 <realloc@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d74:	ldr	x17, [x16, #296]
  401d78:	add	x16, x16, #0x128
  401d7c:	br	x17

0000000000401d80 <strdup@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d84:	ldr	x17, [x16, #304]
  401d88:	add	x16, x16, #0x130
  401d8c:	br	x17

0000000000401d90 <closedir@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401d94:	ldr	x17, [x16, #312]
  401d98:	add	x16, x16, #0x138
  401d9c:	br	x17

0000000000401da0 <close@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401da4:	ldr	x17, [x16, #320]
  401da8:	add	x16, x16, #0x140
  401dac:	br	x17

0000000000401db0 <strrchr@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401db4:	ldr	x17, [x16, #328]
  401db8:	add	x16, x16, #0x148
  401dbc:	br	x17

0000000000401dc0 <__gmon_start__@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401dc4:	ldr	x17, [x16, #336]
  401dc8:	add	x16, x16, #0x150
  401dcc:	br	x17

0000000000401dd0 <fseek@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401dd4:	ldr	x17, [x16, #344]
  401dd8:	add	x16, x16, #0x158
  401ddc:	br	x17

0000000000401de0 <abort@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401de4:	ldr	x17, [x16, #352]
  401de8:	add	x16, x16, #0x160
  401dec:	br	x17

0000000000401df0 <feof@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401df4:	ldr	x17, [x16, #360]
  401df8:	add	x16, x16, #0x168
  401dfc:	br	x17

0000000000401e00 <puts@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e04:	ldr	x17, [x16, #368]
  401e08:	add	x16, x16, #0x170
  401e0c:	br	x17

0000000000401e10 <textdomain@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e14:	ldr	x17, [x16, #376]
  401e18:	add	x16, x16, #0x178
  401e1c:	br	x17

0000000000401e20 <getopt_long@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e24:	ldr	x17, [x16, #384]
  401e28:	add	x16, x16, #0x180
  401e2c:	br	x17

0000000000401e30 <strcmp@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e34:	ldr	x17, [x16, #392]
  401e38:	add	x16, x16, #0x188
  401e3c:	br	x17

0000000000401e40 <warn@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e44:	ldr	x17, [x16, #400]
  401e48:	add	x16, x16, #0x190
  401e4c:	br	x17

0000000000401e50 <__ctype_b_loc@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e54:	ldr	x17, [x16, #408]
  401e58:	add	x16, x16, #0x198
  401e5c:	br	x17

0000000000401e60 <strtol@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e64:	ldr	x17, [x16, #416]
  401e68:	add	x16, x16, #0x1a0
  401e6c:	br	x17

0000000000401e70 <fread@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e74:	ldr	x17, [x16, #424]
  401e78:	add	x16, x16, #0x1a8
  401e7c:	br	x17

0000000000401e80 <free@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e84:	ldr	x17, [x16, #432]
  401e88:	add	x16, x16, #0x1b0
  401e8c:	br	x17

0000000000401e90 <getgid@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401e94:	ldr	x17, [x16, #440]
  401e98:	add	x16, x16, #0x1b8
  401e9c:	br	x17

0000000000401ea0 <vasprintf@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ea4:	ldr	x17, [x16, #448]
  401ea8:	add	x16, x16, #0x1c0
  401eac:	br	x17

0000000000401eb0 <freopen@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401eb4:	ldr	x17, [x16, #456]
  401eb8:	add	x16, x16, #0x1c8
  401ebc:	br	x17

0000000000401ec0 <strndup@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ec4:	ldr	x17, [x16, #464]
  401ec8:	add	x16, x16, #0x1d0
  401ecc:	br	x17

0000000000401ed0 <strspn@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ed4:	ldr	x17, [x16, #472]
  401ed8:	add	x16, x16, #0x1d8
  401edc:	br	x17

0000000000401ee0 <strchr@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ee4:	ldr	x17, [x16, #480]
  401ee8:	add	x16, x16, #0x1e0
  401eec:	br	x17

0000000000401ef0 <fwrite@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ef4:	ldr	x17, [x16, #488]
  401ef8:	add	x16, x16, #0x1e8
  401efc:	br	x17

0000000000401f00 <fflush@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f04:	ldr	x17, [x16, #496]
  401f08:	add	x16, x16, #0x1f0
  401f0c:	br	x17

0000000000401f10 <strcpy@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f14:	ldr	x17, [x16, #504]
  401f18:	add	x16, x16, #0x1f8
  401f1c:	br	x17

0000000000401f20 <warnx@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f24:	ldr	x17, [x16, #512]
  401f28:	add	x16, x16, #0x200
  401f2c:	br	x17

0000000000401f30 <memchr@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f34:	ldr	x17, [x16, #520]
  401f38:	add	x16, x16, #0x208
  401f3c:	br	x17

0000000000401f40 <isatty@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f44:	ldr	x17, [x16, #528]
  401f48:	add	x16, x16, #0x210
  401f4c:	br	x17

0000000000401f50 <__fxstat@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f54:	ldr	x17, [x16, #536]
  401f58:	add	x16, x16, #0x218
  401f5c:	br	x17

0000000000401f60 <dcgettext@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f64:	ldr	x17, [x16, #544]
  401f68:	add	x16, x16, #0x220
  401f6c:	br	x17

0000000000401f70 <__isoc99_sscanf@plt>:
  401f70:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f74:	ldr	x17, [x16, #552]
  401f78:	add	x16, x16, #0x228
  401f7c:	br	x17

0000000000401f80 <strncpy@plt>:
  401f80:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f84:	ldr	x17, [x16, #560]
  401f88:	add	x16, x16, #0x230
  401f8c:	br	x17

0000000000401f90 <errx@plt>:
  401f90:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401f94:	ldr	x17, [x16, #568]
  401f98:	add	x16, x16, #0x238
  401f9c:	br	x17

0000000000401fa0 <strcspn@plt>:
  401fa0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401fa4:	ldr	x17, [x16, #576]
  401fa8:	add	x16, x16, #0x240
  401fac:	br	x17

0000000000401fb0 <vfprintf@plt>:
  401fb0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401fb4:	ldr	x17, [x16, #584]
  401fb8:	add	x16, x16, #0x248
  401fbc:	br	x17

0000000000401fc0 <printf@plt>:
  401fc0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401fc4:	ldr	x17, [x16, #592]
  401fc8:	add	x16, x16, #0x250
  401fcc:	br	x17

0000000000401fd0 <__assert_fail@plt>:
  401fd0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401fd4:	ldr	x17, [x16, #600]
  401fd8:	add	x16, x16, #0x258
  401fdc:	br	x17

0000000000401fe0 <__errno_location@plt>:
  401fe0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401fe4:	ldr	x17, [x16, #608]
  401fe8:	add	x16, x16, #0x260
  401fec:	br	x17

0000000000401ff0 <getenv@plt>:
  401ff0:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401ff4:	ldr	x17, [x16, #616]
  401ff8:	add	x16, x16, #0x268
  401ffc:	br	x17

0000000000402000 <tigetnum@plt>:
  402000:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  402004:	ldr	x17, [x16, #624]
  402008:	add	x16, x16, #0x270
  40200c:	br	x17

0000000000402010 <__getdelim@plt>:
  402010:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  402014:	ldr	x17, [x16, #632]
  402018:	add	x16, x16, #0x278
  40201c:	br	x17

0000000000402020 <fprintf@plt>:
  402020:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  402024:	ldr	x17, [x16, #640]
  402028:	add	x16, x16, #0x280
  40202c:	br	x17

0000000000402030 <err@plt>:
  402030:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  402034:	ldr	x17, [x16, #648]
  402038:	add	x16, x16, #0x288
  40203c:	br	x17

0000000000402040 <setlocale@plt>:
  402040:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  402044:	ldr	x17, [x16, #656]
  402048:	add	x16, x16, #0x290
  40204c:	br	x17

0000000000402050 <ferror@plt>:
  402050:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  402054:	ldr	x17, [x16, #664]
  402058:	add	x16, x16, #0x298
  40205c:	br	x17

Disassembly of section .text:

0000000000402060 <.text>:
  402060:	mov	x29, #0x0                   	// #0
  402064:	mov	x30, #0x0                   	// #0
  402068:	mov	x5, x0
  40206c:	ldr	x1, [sp]
  402070:	add	x2, sp, #0x8
  402074:	mov	x6, sp
  402078:	movz	x0, #0x0, lsl #48
  40207c:	movk	x0, #0x0, lsl #32
  402080:	movk	x0, #0x40, lsl #16
  402084:	movk	x0, #0x3310
  402088:	movz	x3, #0x0, lsl #48
  40208c:	movk	x3, #0x0, lsl #32
  402090:	movk	x3, #0x40, lsl #16
  402094:	movk	x3, #0x7878
  402098:	movz	x4, #0x0, lsl #48
  40209c:	movk	x4, #0x0, lsl #32
  4020a0:	movk	x4, #0x40, lsl #16
  4020a4:	movk	x4, #0x78f8
  4020a8:	bl	401ce0 <__libc_start_main@plt>
  4020ac:	bl	401de0 <abort@plt>
  4020b0:	adrp	x0, 418000 <ferror@plt+0x15fb0>
  4020b4:	ldr	x0, [x0, #4064]
  4020b8:	cbz	x0, 4020c0 <ferror@plt+0x70>
  4020bc:	b	401dc0 <__gmon_start__@plt>
  4020c0:	ret
  4020c4:	nop
  4020c8:	adrp	x0, 419000 <ferror@plt+0x16fb0>
  4020cc:	add	x0, x0, #0x2b8
  4020d0:	adrp	x1, 419000 <ferror@plt+0x16fb0>
  4020d4:	add	x1, x1, #0x2b8
  4020d8:	cmp	x1, x0
  4020dc:	b.eq	4020f4 <ferror@plt+0xa4>  // b.none
  4020e0:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4020e4:	ldr	x1, [x1, #2344]
  4020e8:	cbz	x1, 4020f4 <ferror@plt+0xa4>
  4020ec:	mov	x16, x1
  4020f0:	br	x16
  4020f4:	ret
  4020f8:	adrp	x0, 419000 <ferror@plt+0x16fb0>
  4020fc:	add	x0, x0, #0x2b8
  402100:	adrp	x1, 419000 <ferror@plt+0x16fb0>
  402104:	add	x1, x1, #0x2b8
  402108:	sub	x1, x1, x0
  40210c:	lsr	x2, x1, #63
  402110:	add	x1, x2, x1, asr #3
  402114:	cmp	xzr, x1, asr #1
  402118:	asr	x1, x1, #1
  40211c:	b.eq	402134 <ferror@plt+0xe4>  // b.none
  402120:	adrp	x2, 407000 <ferror@plt+0x4fb0>
  402124:	ldr	x2, [x2, #2352]
  402128:	cbz	x2, 402134 <ferror@plt+0xe4>
  40212c:	mov	x16, x2
  402130:	br	x16
  402134:	ret
  402138:	stp	x29, x30, [sp, #-32]!
  40213c:	mov	x29, sp
  402140:	str	x19, [sp, #16]
  402144:	adrp	x19, 419000 <ferror@plt+0x16fb0>
  402148:	ldrb	w0, [x19, #744]
  40214c:	cbnz	w0, 40215c <ferror@plt+0x10c>
  402150:	bl	4020c8 <ferror@plt+0x78>
  402154:	mov	w0, #0x1                   	// #1
  402158:	strb	w0, [x19, #744]
  40215c:	ldr	x19, [sp, #16]
  402160:	ldp	x29, x30, [sp], #32
  402164:	ret
  402168:	b	4020f8 <ferror@plt+0xa8>
  40216c:	stp	x29, x30, [sp, #-48]!
  402170:	mov	x29, sp
  402174:	stp	x20, x19, [sp, #32]
  402178:	str	xzr, [x29, #24]
  40217c:	ldrb	w20, [x1]
  402180:	str	x21, [sp, #16]
  402184:	mov	x21, x1
  402188:	mov	x19, x0
  40218c:	cmp	w20, #0xe
  402190:	b.cs	4021a0 <ferror@plt+0x150>  // b.hs, b.nlast
  402194:	mov	w8, #0x3f81                	// #16257
  402198:	lsr	w8, w8, w20
  40219c:	tbnz	w8, #0, 4021e0 <ferror@plt+0x190>
  4021a0:	bl	401e50 <__ctype_b_loc@plt>
  4021a4:	ldr	x8, [x0]
  4021a8:	ldrh	w8, [x8, x20, lsl #1]
  4021ac:	tbnz	w8, #14, 4021c4 <ferror@plt+0x174>
  4021b0:	add	x0, x29, #0x18
  4021b4:	mov	w2, w20
  4021b8:	add	x21, x29, #0x18
  4021bc:	bl	40221c <ferror@plt+0x1cc>
  4021c0:	b	4021ec <ferror@plt+0x19c>
  4021c4:	ldr	x8, [x19, #24]
  4021c8:	mov	w9, #0x63                  	// #99
  4021cc:	strb	w9, [x8]
  4021d0:	ldr	x0, [x19, #40]
  4021d4:	ldrb	w1, [x21]
  4021d8:	bl	401fc0 <printf@plt>
  4021dc:	b	402204 <ferror@plt+0x1b4>
  4021e0:	adrp	x8, 407000 <ferror@plt+0x4fb0>
  4021e4:	add	x8, x8, #0xae0
  4021e8:	add	x21, x8, w20, sxtb #3
  4021ec:	ldr	x8, [x19, #24]
  4021f0:	mov	w9, #0x73                  	// #115
  4021f4:	ldr	x1, [x21]
  4021f8:	strb	w9, [x8]
  4021fc:	ldr	x0, [x19, #40]
  402200:	bl	401fc0 <printf@plt>
  402204:	ldr	x0, [x29, #24]
  402208:	bl	401e80 <free@plt>
  40220c:	ldp	x20, x19, [sp, #32]
  402210:	ldr	x21, [sp, #16]
  402214:	ldp	x29, x30, [sp], #48
  402218:	ret
  40221c:	sub	sp, sp, #0x100
  402220:	stp	x29, x30, [sp, #240]
  402224:	add	x29, sp, #0xf0
  402228:	mov	x8, #0xffffffffffffffd0    	// #-48
  40222c:	mov	x9, sp
  402230:	sub	x10, x29, #0x70
  402234:	movk	x8, #0xff80, lsl #32
  402238:	add	x11, x29, #0x10
  40223c:	add	x9, x9, #0x80
  402240:	add	x10, x10, #0x30
  402244:	stp	x9, x8, [x29, #-16]
  402248:	stp	x11, x10, [x29, #-32]
  40224c:	stp	x2, x3, [x29, #-112]
  402250:	stp	x4, x5, [x29, #-96]
  402254:	stp	x6, x7, [x29, #-80]
  402258:	stp	q1, q2, [sp, #16]
  40225c:	str	q0, [sp]
  402260:	ldp	q0, q1, [x29, #-32]
  402264:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402268:	add	x1, x1, #0x950
  40226c:	sub	x2, x29, #0x40
  402270:	stp	q3, q4, [sp, #48]
  402274:	stp	q5, q6, [sp, #80]
  402278:	str	q7, [sp, #112]
  40227c:	stp	q0, q1, [x29, #-64]
  402280:	bl	401ea0 <vasprintf@plt>
  402284:	tbnz	w0, #31, 402294 <ferror@plt+0x244>
  402288:	ldp	x29, x30, [sp, #240]
  40228c:	add	sp, sp, #0x100
  402290:	ret
  402294:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402298:	add	x1, x1, #0x9c2
  40229c:	mov	w0, #0x1                   	// #1
  4022a0:	bl	402030 <err@plt>
  4022a4:	stp	x29, x30, [sp, #-48]!
  4022a8:	stp	x20, x19, [sp, #32]
  4022ac:	str	x21, [sp, #16]
  4022b0:	ldrb	w21, [x1]
  4022b4:	mov	x19, x1
  4022b8:	mov	x20, x0
  4022bc:	mov	x29, sp
  4022c0:	cmp	x21, #0x1f
  4022c4:	b.hi	4022ec <ferror@plt+0x29c>  // b.pmore
  4022c8:	ldr	x8, [x20, #24]
  4022cc:	mov	w9, #0x73                  	// #115
  4022d0:	strb	w9, [x8]
  4022d4:	ldrb	w8, [x19]
  4022d8:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  4022dc:	add	x9, x9, #0x9e0
  4022e0:	ldr	x0, [x20, #40]
  4022e4:	ldr	x1, [x9, x8, lsl #3]
  4022e8:	b	40230c <ferror@plt+0x2bc>
  4022ec:	cmp	w21, #0x7f
  4022f0:	b.ne	40231c <ferror@plt+0x2cc>  // b.any
  4022f4:	ldr	x8, [x20, #24]
  4022f8:	mov	w9, #0x73                  	// #115
  4022fc:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402300:	add	x1, x1, #0x9be
  402304:	strb	w9, [x8]
  402308:	ldr	x0, [x20, #40]
  40230c:	ldp	x20, x19, [sp, #32]
  402310:	ldr	x21, [sp, #16]
  402314:	ldp	x29, x30, [sp], #48
  402318:	b	401fc0 <printf@plt>
  40231c:	bl	401e50 <__ctype_b_loc@plt>
  402320:	ldr	x8, [x0]
  402324:	ldrh	w9, [x8, x21, lsl #1]
  402328:	ldr	x8, [x20, #24]
  40232c:	tbnz	w9, #14, 402338 <ferror@plt+0x2e8>
  402330:	mov	w9, #0x78                  	// #120
  402334:	b	40233c <ferror@plt+0x2ec>
  402338:	mov	w9, #0x63                  	// #99
  40233c:	strb	w9, [x8]
  402340:	ldr	x0, [x20, #40]
  402344:	ldrb	w1, [x19]
  402348:	ldp	x20, x19, [sp, #32]
  40234c:	ldr	x21, [sp, #16]
  402350:	ldp	x29, x30, [sp], #48
  402354:	b	401fc0 <printf@plt>
  402358:	sub	sp, sp, #0x90
  40235c:	stp	x22, x21, [sp, #112]
  402360:	mov	x22, #0x1                   	// #1
  402364:	movk	x22, #0x2809, lsl #32
  402368:	stp	x28, x27, [sp, #64]
  40236c:	stp	x26, x25, [sp, #80]
  402370:	stp	x24, x23, [sp, #96]
  402374:	mov	x24, x0
  402378:	mov	w21, #0x1                   	// #1
  40237c:	adrp	x26, 419000 <ferror@plt+0x16fb0>
  402380:	adrp	x25, 419000 <ferror@plt+0x16fb0>
  402384:	mov	w28, #0x402                 	// #1026
  402388:	movk	x22, #0x1, lsl #48
  40238c:	stp	x29, x30, [sp, #48]
  402390:	stp	x20, x19, [sp, #128]
  402394:	add	x29, sp, #0x30
  402398:	str	x0, [sp, #16]
  40239c:	adrp	x20, 419000 <ferror@plt+0x16fb0>
  4023a0:	ldr	x8, [x20, #792]
  4023a4:	cbz	x8, 4023d4 <ferror@plt+0x384>
  4023a8:	adrp	x10, 419000 <ferror@plt+0x16fb0>
  4023ac:	ldr	x9, [x10, #800]
  4023b0:	str	x8, [x10, #800]
  4023b4:	ldr	x8, [x26, #752]
  4023b8:	str	x9, [x20, #792]
  4023bc:	ldr	x23, [x24, #16]
  4023c0:	add	x8, x8, x23
  4023c4:	str	x8, [x26, #752]
  4023c8:	ldr	x8, [x24, #32]
  4023cc:	cbnz	x8, 402414 <ferror@plt+0x3c4>
  4023d0:	b	4027bc <ferror@plt+0x76c>
  4023d4:	ldr	x23, [x24, #16]
  4023d8:	mov	w0, #0x1                   	// #1
  4023dc:	mov	x1, x23
  4023e0:	bl	401d30 <calloc@plt>
  4023e4:	cbz	x23, 4023ec <ferror@plt+0x39c>
  4023e8:	cbz	x0, 4028d0 <ferror@plt+0x880>
  4023ec:	str	x0, [x20, #792]
  4023f0:	mov	w0, #0x1                   	// #1
  4023f4:	mov	x1, x23
  4023f8:	bl	401d30 <calloc@plt>
  4023fc:	cbz	x23, 402404 <ferror@plt+0x3b4>
  402400:	cbz	x0, 4028d0 <ferror@plt+0x880>
  402404:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402408:	str	x0, [x8, #800]
  40240c:	ldr	x8, [x24, #32]
  402410:	cbz	x8, 4027bc <ferror@plt+0x76c>
  402414:	mov	x19, xzr
  402418:	b	402434 <ferror@plt+0x3e4>
  40241c:	mov	x20, #0xffffffffffffffff    	// #-1
  402420:	subs	x23, x23, x0
  402424:	b.eq	4024bc <ferror@plt+0x46c>  // b.none
  402428:	add	x19, x0, x19
  40242c:	mov	x24, x19
  402430:	cbz	x20, 402564 <ferror@plt+0x514>
  402434:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402438:	ldrb	w8, [x8, #784]
  40243c:	ldr	x24, [sp, #16]
  402440:	adrp	x20, 419000 <ferror@plt+0x16fb0>
  402444:	tbnz	w8, #0, 402458 <ferror@plt+0x408>
  402448:	mov	x0, xzr
  40244c:	mov	x1, x24
  402450:	bl	402c14 <ferror@plt+0xbc4>
  402454:	cbz	w0, 402560 <ferror@plt+0x510>
  402458:	adrp	x27, 419000 <ferror@plt+0x16fb0>
  40245c:	ldr	x0, [x27, #728]
  402460:	bl	401c60 <fileno@plt>
  402464:	cmn	w0, #0x1
  402468:	b.eq	4027a4 <ferror@plt+0x754>  // b.none
  40246c:	ldr	x9, [x24, #32]
  402470:	ldr	x8, [x20, #792]
  402474:	ldr	x3, [x27, #728]
  402478:	mov	w1, #0x1                   	// #1
  40247c:	cmp	x9, x23
  402480:	add	x0, x8, x19
  402484:	csel	x8, x9, x23, lt  // lt = tstop
  402488:	cmn	x9, #0x1
  40248c:	csel	x2, x23, x8, eq  // eq = none
  402490:	bl	401e70 <fread@plt>
  402494:	cbz	x0, 40252c <ferror@plt+0x4dc>
  402498:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40249c:	strb	w21, [x8, #784]
  4024a0:	ldr	x8, [x24, #32]
  4024a4:	cmn	x8, #0x1
  4024a8:	b.eq	40241c <ferror@plt+0x3cc>  // b.none
  4024ac:	sub	x20, x8, x0
  4024b0:	str	x20, [x24, #32]
  4024b4:	subs	x23, x23, x0
  4024b8:	b.ne	402428 <ferror@plt+0x3d8>  // b.any
  4024bc:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4024c0:	ldr	w19, [x8, #688]
  4024c4:	tst	w19, #0xfffffffd
  4024c8:	b.eq	40277c <ferror@plt+0x72c>  // b.none
  4024cc:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4024d0:	ldr	x0, [x8, #792]
  4024d4:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4024d8:	ldr	x23, [x24, #16]
  4024dc:	ldr	x1, [x8, #800]
  4024e0:	mov	x2, x23
  4024e4:	bl	401d40 <bcmp@plt>
  4024e8:	cbnz	w0, 40277c <ferror@plt+0x72c>
  4024ec:	cmp	w19, #0x3
  4024f0:	b.ne	402508 <ferror@plt+0x4b8>  // b.any
  4024f4:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  4024f8:	add	x0, x0, #0xbe0
  4024fc:	bl	401e00 <puts@plt>
  402500:	ldr	x23, [x24, #16]
  402504:	ldr	x20, [x24, #32]
  402508:	ldr	x8, [x26, #752]
  40250c:	mov	x19, xzr
  402510:	mov	x24, xzr
  402514:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  402518:	add	x8, x8, x23
  40251c:	str	w21, [x9, #688]
  402520:	str	x8, [x26, #752]
  402524:	cbnz	x20, 402434 <ferror@plt+0x3e4>
  402528:	b	402564 <ferror@plt+0x514>
  40252c:	ldr	x0, [x27, #728]
  402530:	bl	402050 <ferror@plt>
  402534:	cbz	w0, 402550 <ferror@plt+0x500>
  402538:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40253c:	ldr	x8, [x8, #776]
  402540:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  402544:	add	x0, x0, #0xa5a
  402548:	ldur	x1, [x8, #-8]
  40254c:	bl	401e40 <warn@plt>
  402550:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402554:	strb	wzr, [x8, #784]
  402558:	ldr	x8, [x24, #32]
  40255c:	cbnz	x8, 402448 <ferror@plt+0x3f8>
  402560:	mov	x24, x19
  402564:	ldr	x8, [sp, #16]
  402568:	adrp	x20, 419000 <ferror@plt+0x16fb0>
  40256c:	ldr	x8, [x8, #16]
  402570:	cmp	x23, x8
  402574:	b.eq	4027bc <ferror@plt+0x76c>  // b.none
  402578:	cbnz	x23, 4025ac <ferror@plt+0x55c>
  40257c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402580:	ldr	w19, [x8, #688]
  402584:	cbz	w19, 4025ac <ferror@plt+0x55c>
  402588:	ldr	x23, [x20, #792]
  40258c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402590:	ldr	x1, [x8, #800]
  402594:	mov	x2, x24
  402598:	mov	x0, x23
  40259c:	bl	401d40 <bcmp@plt>
  4025a0:	mov	x9, x23
  4025a4:	cbnz	w0, 4025d0 <ferror@plt+0x580>
  4025a8:	b	4028b8 <ferror@plt+0x868>
  4025ac:	ldr	x9, [x20, #792]
  4025b0:	cmp	x23, #0x1
  4025b4:	b.lt	4025d0 <ferror@plt+0x580>  // b.tstop
  4025b8:	add	x0, x9, x24
  4025bc:	mov	w1, wzr
  4025c0:	mov	x2, x23
  4025c4:	mov	x19, x9
  4025c8:	bl	401d10 <memset@plt>
  4025cc:	mov	x9, x19
  4025d0:	ldr	x8, [x26, #752]
  4025d4:	add	x8, x8, x24
  4025d8:	ldr	x24, [sp, #16]
  4025dc:	str	x8, [x25, #760]
  4025e0:	cbz	x9, 4027d0 <ferror@plt+0x780>
  4025e4:	ldr	x8, [x24]
  4025e8:	cmp	x8, x24
  4025ec:	b.eq	40239c <ferror@plt+0x34c>  // b.none
  4025f0:	ldr	x10, [x26, #752]
  4025f4:	stp	x10, x9, [sp]
  4025f8:	b	402614 <ferror@plt+0x5c4>
  4025fc:	ldp	x10, x9, [sp]
  402600:	ldp	x24, x8, [sp, #16]
  402604:	str	x10, [x26, #752]
  402608:	ldr	x8, [x8]
  40260c:	cmp	x8, x24
  402610:	b.eq	40239c <ferror@plt+0x34c>  // b.none
  402614:	str	x8, [sp, #24]
  402618:	ldr	x11, [x8, #16]!
  40261c:	mov	x23, x9
  402620:	stur	x8, [x29, #-16]
  402624:	cmp	x11, x8
  402628:	mov	x8, x10
  40262c:	b.ne	402644 <ferror@plt+0x5f4>  // b.any
  402630:	b	4025fc <ferror@plt+0x5ac>
  402634:	ldp	x9, x11, [x29, #-16]
  402638:	ldr	x11, [x11]
  40263c:	cmp	x11, x9
  402640:	b.eq	4025fc <ferror@plt+0x5ac>  // b.none
  402644:	ldrb	w9, [x11, #32]
  402648:	tbnz	w9, #0, 4025fc <ferror@plt+0x5ac>
  40264c:	ldr	w19, [x11, #36]
  402650:	stur	x11, [x29, #-8]
  402654:	cbz	w19, 402634 <ferror@plt+0x5e4>
  402658:	add	x20, x11, #0x10
  40265c:	b	402668 <ferror@plt+0x618>
  402660:	subs	w19, w19, #0x1
  402664:	b.eq	402634 <ferror@plt+0x5e4>  // b.none
  402668:	ldr	x24, [x20]
  40266c:	cmp	x24, x20
  402670:	b.ne	4026a4 <ferror@plt+0x654>  // b.any
  402674:	b	402660 <ferror@plt+0x610>
  402678:	mov	x0, x24
  40267c:	mov	x1, x23
  402680:	bl	4028e4 <ferror@plt+0x894>
  402684:	ldrsw	x9, [x24, #20]
  402688:	ldr	x8, [x26, #752]
  40268c:	add	x23, x23, x9
  402690:	add	x8, x8, x9
  402694:	str	x8, [x26, #752]
  402698:	ldr	x24, [x24]
  40269c:	cmp	x24, x20
  4026a0:	b.eq	402660 <ferror@plt+0x610>  // b.none
  4026a4:	ldr	x9, [x25, #760]
  4026a8:	cbz	x9, 40274c <ferror@plt+0x6fc>
  4026ac:	cmp	x8, x9
  4026b0:	b.lt	40274c <ferror@plt+0x6fc>  // b.tstop
  4026b4:	ldrh	w8, [x24, #16]
  4026b8:	tst	w8, w28
  4026bc:	b.ne	40274c <ferror@plt+0x6fc>  // b.any
  4026c0:	ldr	x8, [x24, #24]
  4026c4:	mov	w9, #0x2                   	// #2
  4026c8:	str	w9, [x24, #16]
  4026cc:	mov	w9, #0x73                  	// #115
  4026d0:	strb	w9, [x8]
  4026d4:	ldr	x8, [x24, #24]
  4026d8:	strb	wzr, [x8, #1]
  4026dc:	ldr	x8, [x24, #40]
  4026e0:	add	x10, x8, #0x2
  4026e4:	ldrb	w11, [x8], #1
  4026e8:	mov	x9, x10
  4026ec:	add	x10, x10, #0x1
  4026f0:	cmp	w11, #0x25
  4026f4:	b.ne	4026e4 <ferror@plt+0x694>  // b.any
  4026f8:	ldrb	w10, [x8]
  4026fc:	cbz	w10, 402728 <ferror@plt+0x6d8>
  402700:	mov	x11, x8
  402704:	and	w12, w10, #0xff
  402708:	cmp	w12, #0x3f
  40270c:	b.hi	402730 <ferror@plt+0x6e0>  // b.pmore
  402710:	lsl	x12, x21, x10
  402714:	and	x12, x12, x22
  402718:	cbz	x12, 402730 <ferror@plt+0x6e0>
  40271c:	ldrb	w10, [x11, #1]!
  402720:	add	x9, x9, #0x1
  402724:	cbnz	w10, 402704 <ferror@plt+0x6b4>
  402728:	strb	wzr, [x8]
  40272c:	b	40274c <ferror@plt+0x6fc>
  402730:	mov	x11, xzr
  402734:	strb	w10, [x8]
  402738:	ldrb	w10, [x9, x11]
  40273c:	add	x12, x8, x11
  402740:	add	x11, x11, #0x1
  402744:	strb	w10, [x12, #1]
  402748:	cbnz	w10, 402738 <ferror@plt+0x6e8>
  40274c:	cmp	w19, #0x1
  402750:	b.ne	402678 <ferror@plt+0x628>  // b.any
  402754:	ldr	x8, [x24, #48]
  402758:	cbz	x8, 402678 <ferror@plt+0x628>
  40275c:	ldrb	w27, [x8]
  402760:	mov	x0, x24
  402764:	mov	x1, x23
  402768:	strb	wzr, [x8]
  40276c:	bl	4028e4 <ferror@plt+0x894>
  402770:	ldr	x8, [x24, #48]
  402774:	strb	w27, [x8]
  402778:	b	402684 <ferror@plt+0x634>
  40277c:	sub	w8, w19, #0x1
  402780:	cmp	w8, #0x1
  402784:	b.hi	402794 <ferror@plt+0x744>  // b.pmore
  402788:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40278c:	mov	w9, #0x3                   	// #3
  402790:	str	w9, [x8, #688]
  402794:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402798:	ldr	x9, [x8, #792]
  40279c:	cbnz	x9, 4025e4 <ferror@plt+0x594>
  4027a0:	b	4027d0 <ferror@plt+0x780>
  4027a4:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4027a8:	add	x1, x1, #0xba6
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401f60 <dcgettext@plt>
  4027b8:	bl	401f20 <warnx@plt>
  4027bc:	ldr	x0, [x20, #792]
  4027c0:	bl	401e80 <free@plt>
  4027c4:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4027c8:	ldr	x0, [x8, #800]
  4027cc:	bl	401e80 <free@plt>
  4027d0:	adrp	x22, 419000 <ferror@plt+0x16fb0>
  4027d4:	ldr	x8, [x22, #808]
  4027d8:	cbz	x8, 402898 <ferror@plt+0x848>
  4027dc:	ldr	x9, [x25, #760]
  4027e0:	cbnz	x9, 4027f0 <ferror@plt+0x7a0>
  4027e4:	ldr	x9, [x26, #752]
  4027e8:	cbz	x9, 402898 <ferror@plt+0x848>
  4027ec:	str	x9, [x25, #760]
  4027f0:	ldr	x19, [x8, #16]!
  4027f4:	cmp	x19, x8
  4027f8:	b.eq	402898 <ferror@plt+0x848>  // b.none
  4027fc:	adrp	x20, 408000 <ferror@plt+0x5fb0>
  402800:	add	x20, x20, #0xa5a
  402804:	adrp	x23, 419000 <ferror@plt+0x16fb0>
  402808:	b	402820 <ferror@plt+0x7d0>
  40280c:	ldr	x8, [x22, #808]
  402810:	ldr	x19, [x19]
  402814:	add	x8, x8, #0x10
  402818:	cmp	x19, x8
  40281c:	b.eq	402898 <ferror@plt+0x848>  // b.none
  402820:	bl	406a44 <ferror@plt+0x49f4>
  402824:	cbz	w0, 402858 <ferror@plt+0x808>
  402828:	ldr	x8, [x19, #32]
  40282c:	cbz	x8, 402858 <ferror@plt+0x808>
  402830:	ldr	w2, [x19, #20]
  402834:	mov	x0, x19
  402838:	mov	x1, xzr
  40283c:	bl	402b0c <ferror@plt+0xabc>
  402840:	mov	x21, x0
  402844:	cbz	x0, 40285c <ferror@plt+0x80c>
  402848:	ldr	x1, [x23, #720]
  40284c:	mov	x0, x21
  402850:	bl	406a60 <ferror@plt+0x4a10>
  402854:	b	40285c <ferror@plt+0x80c>
  402858:	mov	x21, xzr
  40285c:	ldr	w8, [x19, #16]
  402860:	cmp	w8, #0x400
  402864:	b.eq	40287c <ferror@plt+0x82c>  // b.none
  402868:	cmp	w8, #0x1
  40286c:	b.ne	402888 <ferror@plt+0x838>  // b.any
  402870:	ldr	x0, [x19, #40]
  402874:	ldr	x1, [x25, #760]
  402878:	b	402884 <ferror@plt+0x834>
  40287c:	ldr	x1, [x19, #40]
  402880:	mov	x0, x20
  402884:	bl	401fc0 <printf@plt>
  402888:	cbz	x21, 40280c <ferror@plt+0x7bc>
  40288c:	ldr	x0, [x23, #720]
  402890:	bl	407198 <ferror@plt+0x5148>
  402894:	b	40280c <ferror@plt+0x7bc>
  402898:	ldp	x20, x19, [sp, #128]
  40289c:	ldp	x22, x21, [sp, #112]
  4028a0:	ldp	x24, x23, [sp, #96]
  4028a4:	ldp	x26, x25, [sp, #80]
  4028a8:	ldp	x28, x27, [sp, #64]
  4028ac:	ldp	x29, x30, [sp, #48]
  4028b0:	add	sp, sp, #0x90
  4028b4:	ret
  4028b8:	cmp	w19, #0x1
  4028bc:	b.eq	4027bc <ferror@plt+0x76c>  // b.none
  4028c0:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  4028c4:	add	x0, x0, #0xbe0
  4028c8:	bl	401e00 <puts@plt>
  4028cc:	b	4027bc <ferror@plt+0x76c>
  4028d0:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4028d4:	add	x1, x1, #0xbc6
  4028d8:	mov	w0, #0x1                   	// #1
  4028dc:	mov	x2, x23
  4028e0:	bl	402030 <err@plt>
  4028e4:	stp	x29, x30, [sp, #-48]!
  4028e8:	stp	x22, x21, [sp, #16]
  4028ec:	stp	x20, x19, [sp, #32]
  4028f0:	ldr	x8, [x0, #32]
  4028f4:	mov	x21, x1
  4028f8:	mov	x20, x0
  4028fc:	adrp	x22, 419000 <ferror@plt+0x16fb0>
  402900:	mov	x29, sp
  402904:	cbz	x8, 402930 <ferror@plt+0x8e0>
  402908:	ldr	w2, [x20, #20]
  40290c:	mov	x0, x20
  402910:	mov	x1, x21
  402914:	bl	402b0c <ferror@plt+0xabc>
  402918:	mov	x19, x0
  40291c:	cbz	x0, 402934 <ferror@plt+0x8e4>
  402920:	ldr	x1, [x22, #720]
  402924:	mov	x0, x19
  402928:	bl	406a60 <ferror@plt+0x4a10>
  40292c:	b	402934 <ferror@plt+0x8e4>
  402930:	mov	x19, xzr
  402934:	ldr	w8, [x20, #16]
  402938:	cmp	w8, #0x7f
  40293c:	b.gt	402974 <ferror@plt+0x924>
  402940:	sub	w8, w8, #0x1
  402944:	cmp	w8, #0x3f
  402948:	b.hi	402ae4 <ferror@plt+0xa94>  // b.pmore
  40294c:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  402950:	add	x9, x9, #0xb50
  402954:	adr	x10, 402964 <ferror@plt+0x914>
  402958:	ldrb	w11, [x9, x8]
  40295c:	add	x10, x10, x11, lsl #2
  402960:	br	x10
  402964:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402968:	ldr	x0, [x20, #40]
  40296c:	ldr	x1, [x8, #752]
  402970:	b	402ae0 <ferror@plt+0xa90>
  402974:	cmp	w8, #0x1ff
  402978:	b.gt	40299c <ferror@plt+0x94c>
  40297c:	cmp	w8, #0x80
  402980:	b.eq	402a70 <ferror@plt+0xa20>  // b.none
  402984:	cmp	w8, #0x100
  402988:	b.ne	402ae4 <ferror@plt+0xa94>  // b.any
  40298c:	mov	x0, x20
  402990:	mov	x1, x21
  402994:	bl	4022a4 <ferror@plt+0x254>
  402998:	b	402ae4 <ferror@plt+0xa94>
  40299c:	cmp	w8, #0x200
  4029a0:	b.eq	402a7c <ferror@plt+0xa2c>  // b.none
  4029a4:	cmp	w8, #0x400
  4029a8:	b.ne	402ae4 <ferror@plt+0xa94>  // b.any
  4029ac:	ldr	x1, [x20, #40]
  4029b0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4029b4:	add	x0, x0, #0xa5a
  4029b8:	b	402ae0 <ferror@plt+0xa90>
  4029bc:	ldr	x0, [x20, #40]
  4029c0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4029c4:	add	x1, x1, #0x98a
  4029c8:	b	402ae0 <ferror@plt+0xa90>
  4029cc:	mov	x0, x20
  4029d0:	mov	x1, x21
  4029d4:	bl	40216c <ferror@plt+0x11c>
  4029d8:	b	402ae4 <ferror@plt+0xa94>
  4029dc:	ldr	x0, [x20, #40]
  4029e0:	ldrb	w1, [x21]
  4029e4:	bl	401fc0 <printf@plt>
  4029e8:	b	402ae4 <ferror@plt+0xa94>
  4029ec:	ldr	w8, [x20, #20]
  4029f0:	cmp	w8, #0x8
  4029f4:	b.eq	402ab8 <ferror@plt+0xa68>  // b.none
  4029f8:	cmp	w8, #0x4
  4029fc:	b.ne	402ae4 <ferror@plt+0xa94>  // b.any
  402a00:	ldr	s0, [x21]
  402a04:	ldr	x0, [x20, #40]
  402a08:	fcvt	d0, s0
  402a0c:	bl	401fc0 <printf@plt>
  402a10:	b	402ae4 <ferror@plt+0xa94>
  402a14:	ldr	w8, [x20, #20]
  402a18:	sub	w8, w8, #0x1
  402a1c:	cmp	w8, #0x7
  402a20:	b.hi	402ae4 <ferror@plt+0xa94>  // b.pmore
  402a24:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  402a28:	add	x9, x9, #0xb98
  402a2c:	adr	x10, 402a3c <ferror@plt+0x9ec>
  402a30:	ldrb	w11, [x9, x8]
  402a34:	add	x10, x10, x11, lsl #2
  402a38:	br	x10
  402a3c:	ldrsh	x1, [x21]
  402a40:	b	402adc <ferror@plt+0xa8c>
  402a44:	ldr	x20, [x20, #40]
  402a48:	bl	401e50 <__ctype_b_loc@plt>
  402a4c:	ldr	x8, [x0]
  402a50:	ldrb	w9, [x21]
  402a54:	mov	x0, x20
  402a58:	ldrh	w8, [x8, w9, uxtw #1]
  402a5c:	tst	w8, #0x4000
  402a60:	mov	w8, #0x2e                  	// #46
  402a64:	csel	w1, w8, w9, eq  // eq = none
  402a68:	bl	401fc0 <printf@plt>
  402a6c:	b	402ae4 <ferror@plt+0xa94>
  402a70:	ldr	x0, [x20, #40]
  402a74:	mov	x1, x21
  402a78:	b	402ae0 <ferror@plt+0xa90>
  402a7c:	ldr	w8, [x20, #20]
  402a80:	sub	w8, w8, #0x1
  402a84:	cmp	w8, #0x7
  402a88:	b.hi	402ae4 <ferror@plt+0xa94>  // b.pmore
  402a8c:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  402a90:	add	x9, x9, #0xb90
  402a94:	adr	x10, 402aa4 <ferror@plt+0xa54>
  402a98:	ldrb	w11, [x9, x8]
  402a9c:	add	x10, x10, x11, lsl #2
  402aa0:	br	x10
  402aa4:	ldr	x0, [x20, #40]
  402aa8:	ldrb	w1, [x21]
  402aac:	b	402ae0 <ferror@plt+0xa90>
  402ab0:	ldr	x1, [x21]
  402ab4:	b	402adc <ferror@plt+0xa8c>
  402ab8:	ldr	d0, [x21]
  402abc:	ldr	x0, [x20, #40]
  402ac0:	bl	401fc0 <printf@plt>
  402ac4:	b	402ae4 <ferror@plt+0xa94>
  402ac8:	ldrsw	x1, [x21]
  402acc:	b	402adc <ferror@plt+0xa8c>
  402ad0:	ldrh	w1, [x21]
  402ad4:	b	402adc <ferror@plt+0xa8c>
  402ad8:	ldr	w1, [x21]
  402adc:	ldr	x0, [x20, #40]
  402ae0:	bl	401fc0 <printf@plt>
  402ae4:	cbz	x19, 402afc <ferror@plt+0xaac>
  402ae8:	ldr	x0, [x22, #720]
  402aec:	ldp	x20, x19, [sp, #32]
  402af0:	ldp	x22, x21, [sp, #16]
  402af4:	ldp	x29, x30, [sp], #48
  402af8:	b	407198 <ferror@plt+0x5148>
  402afc:	ldp	x20, x19, [sp, #32]
  402b00:	ldp	x22, x21, [sp, #16]
  402b04:	ldp	x29, x30, [sp], #48
  402b08:	ret
  402b0c:	stp	x29, x30, [sp, #-80]!
  402b10:	stp	x24, x23, [sp, #32]
  402b14:	stp	x22, x21, [sp, #48]
  402b18:	stp	x20, x19, [sp, #64]
  402b1c:	ldr	x21, [x0, #32]
  402b20:	str	x25, [sp, #16]
  402b24:	mov	x29, sp
  402b28:	ldr	x20, [x21]
  402b2c:	cmp	x20, x21
  402b30:	b.eq	402bf0 <ferror@plt+0xba0>  // b.none
  402b34:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402b38:	ldr	x22, [x8, #752]
  402b3c:	mov	x19, x0
  402b40:	add	x23, x22, w2, sxtw
  402b44:	sub	x24, x1, x22
  402b48:	b	402b74 <ferror@plt+0xb24>
  402b4c:	add	x1, x24, x8
  402b50:	bl	401cc0 <strncmp@plt>
  402b54:	cmp	w0, #0x0
  402b58:	cset	w8, eq  // eq = none
  402b5c:	ldr	w9, [x20, #48]
  402b60:	cmp	w9, w8
  402b64:	b.ne	402c0c <ferror@plt+0xbbc>  // b.any
  402b68:	ldr	x20, [x20]
  402b6c:	cmp	x20, x21
  402b70:	b.eq	402bf0 <ferror@plt+0xba0>  // b.none
  402b74:	ldr	x8, [x20, #24]
  402b78:	cmp	x8, #0x0
  402b7c:	csel	x8, x22, x8, lt  // lt = tstop
  402b80:	cmp	x8, x22
  402b84:	b.lt	402b68 <ferror@plt+0xb18>  // b.tstop
  402b88:	ldrsw	x2, [x20, #32]
  402b8c:	add	x9, x8, x2
  402b90:	cmp	x9, x23
  402b94:	b.gt	402b68 <ferror@plt+0xb18>
  402b98:	ldr	x0, [x20, #40]
  402b9c:	cbz	x0, 402bb4 <ferror@plt+0xb64>
  402ba0:	ldr	w9, [x19, #16]
  402ba4:	cmp	w9, #0x1
  402ba8:	b.ne	402b4c <ferror@plt+0xafc>  // b.any
  402bac:	mov	w8, wzr
  402bb0:	b	402b5c <ferror@plt+0xb0c>
  402bb4:	ldrsw	x25, [x20, #36]
  402bb8:	cmn	w25, #0x1
  402bbc:	b.eq	402c0c <ferror@plt+0xbbc>  // b.none
  402bc0:	str	wzr, [x29, #28]
  402bc4:	ldr	w9, [x19, #16]
  402bc8:	cmp	w9, #0x1
  402bcc:	b.ne	402bd8 <ferror@plt+0xb88>  // b.any
  402bd0:	cmp	x22, x25
  402bd4:	b	402b58 <ferror@plt+0xb08>
  402bd8:	add	x1, x24, x8
  402bdc:	add	x0, x29, #0x1c
  402be0:	bl	401b20 <memcpy@plt>
  402be4:	ldr	w8, [x29, #28]
  402be8:	cmp	w8, w25
  402bec:	b	402b58 <ferror@plt+0xb08>
  402bf0:	mov	x0, xzr
  402bf4:	ldp	x20, x19, [sp, #64]
  402bf8:	ldp	x22, x21, [sp, #48]
  402bfc:	ldp	x24, x23, [sp, #32]
  402c00:	ldr	x25, [sp, #16]
  402c04:	ldp	x29, x30, [sp], #80
  402c08:	ret
  402c0c:	ldr	x0, [x20, #16]
  402c10:	b	402bf4 <ferror@plt+0xba4>
  402c14:	sub	sp, sp, #0xe0
  402c18:	stp	x29, x30, [sp, #128]
  402c1c:	stp	x28, x27, [sp, #144]
  402c20:	stp	x26, x25, [sp, #160]
  402c24:	stp	x24, x23, [sp, #176]
  402c28:	stp	x22, x21, [sp, #192]
  402c2c:	stp	x20, x19, [sp, #208]
  402c30:	add	x29, sp, #0x80
  402c34:	cbz	x0, 402c64 <ferror@plt+0xc14>
  402c38:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402c3c:	str	x0, [x8, #776]
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	ldp	x20, x19, [sp, #208]
  402c48:	ldp	x22, x21, [sp, #192]
  402c4c:	ldp	x24, x23, [sp, #176]
  402c50:	ldp	x26, x25, [sp, #160]
  402c54:	ldp	x28, x27, [sp, #144]
  402c58:	ldp	x29, x30, [sp, #128]
  402c5c:	add	sp, sp, #0xe0
  402c60:	ret
  402c64:	adrp	x23, 419000 <ferror@plt+0x16fb0>
  402c68:	ldr	x9, [x23, #776]
  402c6c:	adrp	x25, 407000 <ferror@plt+0x4fb0>
  402c70:	adrp	x20, 407000 <ferror@plt+0x4fb0>
  402c74:	adrp	x21, 408000 <ferror@plt+0x5fb0>
  402c78:	mov	x19, x1
  402c7c:	adrp	x24, 419000 <ferror@plt+0x16fb0>
  402c80:	add	x25, x25, #0xba0
  402c84:	adrp	x26, 419000 <ferror@plt+0x16fb0>
  402c88:	adrp	x27, 419000 <ferror@plt+0x16fb0>
  402c8c:	add	x20, x20, #0x948
  402c90:	add	x21, x21, #0xa5a
  402c94:	mov	w28, #0x1                   	// #1
  402c98:	ldr	x0, [x9]
  402c9c:	cbnz	x0, 402cb0 <ferror@plt+0xc60>
  402ca0:	b	402cf4 <ferror@plt+0xca4>
  402ca4:	cbz	x8, 402c40 <ferror@plt+0xbf0>
  402ca8:	ldr	x0, [x9]
  402cac:	cbz	x0, 402cf4 <ferror@plt+0xca4>
  402cb0:	ldr	x2, [x26, #728]
  402cb4:	mov	x1, x20
  402cb8:	bl	401eb0 <freopen@plt>
  402cbc:	cbz	x0, 402ccc <ferror@plt+0xc7c>
  402cc0:	mov	w8, #0x1                   	// #1
  402cc4:	str	w8, [x24, #768]
  402cc8:	b	402d08 <ferror@plt+0xcb8>
  402ccc:	ldr	x8, [x23, #776]
  402cd0:	mov	x0, x21
  402cd4:	ldr	x1, [x8]
  402cd8:	bl	401e40 <warn@plt>
  402cdc:	str	w28, [x19, #24]
  402ce0:	ldr	x8, [x23, #776]
  402ce4:	add	x9, x8, #0x8
  402ce8:	str	x9, [x23, #776]
  402cec:	ldr	x0, [x9]
  402cf0:	cbnz	x0, 402cb0 <ferror@plt+0xc60>
  402cf4:	ldr	w9, [x24, #768]
  402cf8:	mov	w8, wzr
  402cfc:	add	w10, w9, #0x1
  402d00:	str	w10, [x24, #768]
  402d04:	cbnz	w9, 402c44 <ferror@plt+0xbf4>
  402d08:	ldr	x1, [x19, #40]
  402d0c:	cbz	x1, 402d6c <ferror@plt+0xd1c>
  402d10:	cbz	w8, 402d74 <ferror@plt+0xd24>
  402d14:	ldr	x8, [x23, #776]
  402d18:	ldr	x0, [x26, #728]
  402d1c:	ldr	x22, [x8]
  402d20:	bl	401c60 <fileno@plt>
  402d24:	mov	w1, w0
  402d28:	mov	x2, sp
  402d2c:	mov	w0, wzr
  402d30:	bl	401f50 <__fxstat@plt>
  402d34:	cbnz	w0, 402db8 <ferror@plt+0xd68>
  402d38:	ldr	w8, [sp, #16]
  402d3c:	ldr	x1, [x19, #40]
  402d40:	and	w8, w8, #0xf000
  402d44:	cmp	w8, #0x8, lsl #12
  402d48:	b.ne	402d78 <ferror@plt+0xd28>  // b.any
  402d4c:	ldr	x9, [sp, #48]
  402d50:	subs	x8, x1, x9
  402d54:	b.le	402d78 <ferror@plt+0xd28>
  402d58:	str	x8, [x19, #40]
  402d5c:	ldr	x10, [x27, #752]
  402d60:	add	x9, x10, x9
  402d64:	str	x9, [x27, #752]
  402d68:	b	402da0 <ferror@plt+0xd50>
  402d6c:	mov	x8, xzr
  402d70:	b	402da0 <ferror@plt+0xd50>
  402d74:	mov	x22, x25
  402d78:	ldr	x0, [x26, #728]
  402d7c:	mov	w2, wzr
  402d80:	bl	401dd0 <fseek@plt>
  402d84:	cbnz	w0, 402db8 <ferror@plt+0xd68>
  402d88:	ldr	x9, [x19, #40]
  402d8c:	ldr	x10, [x27, #752]
  402d90:	mov	x8, xzr
  402d94:	add	x9, x10, x9
  402d98:	str	x9, [x27, #752]
  402d9c:	str	xzr, [x19, #40]
  402da0:	ldr	x9, [x23, #776]
  402da4:	ldr	x10, [x9]
  402da8:	cbz	x10, 402ca4 <ferror@plt+0xc54>
  402dac:	add	x9, x9, #0x8
  402db0:	str	x9, [x23, #776]
  402db4:	b	402ca4 <ferror@plt+0xc54>
  402db8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  402dbc:	add	x1, x1, #0xa5a
  402dc0:	mov	w0, #0x1                   	// #1
  402dc4:	mov	x2, x22
  402dc8:	bl	402030 <err@plt>
  402dcc:	stp	x29, x30, [sp, #-96]!
  402dd0:	stp	x28, x27, [sp, #16]
  402dd4:	stp	x24, x23, [sp, #48]
  402dd8:	adrp	x23, 407000 <ferror@plt+0x4fb0>
  402ddc:	adrp	x24, 407000 <ferror@plt+0x4fb0>
  402de0:	adrp	x27, 407000 <ferror@plt+0x4fb0>
  402de4:	adrp	x28, 407000 <ferror@plt+0x4fb0>
  402de8:	stp	x26, x25, [sp, #32]
  402dec:	stp	x22, x21, [sp, #64]
  402df0:	stp	x20, x19, [sp, #80]
  402df4:	mov	x19, x2
  402df8:	mov	x20, x1
  402dfc:	mov	w22, w0
  402e00:	mov	w21, #0x3                   	// #3
  402e04:	add	x23, x23, #0xed6
  402e08:	add	x24, x24, #0xc68
  402e0c:	add	x27, x27, #0xbe8
  402e10:	adrp	x25, 419000 <ferror@plt+0x16fb0>
  402e14:	add	x28, x28, #0xe48
  402e18:	mov	x29, sp
  402e1c:	b	402e3c <ferror@plt+0xdec>
  402e20:	mov	x0, x28
  402e24:	mov	x1, x19
  402e28:	bl	403748 <ferror@plt+0x16f8>
  402e2c:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402e30:	add	x0, x0, #0xff7
  402e34:	mov	x1, x19
  402e38:	bl	403748 <ferror@plt+0x16f8>
  402e3c:	mov	w0, w22
  402e40:	mov	x1, x20
  402e44:	mov	x2, x23
  402e48:	mov	x3, x24
  402e4c:	mov	x4, xzr
  402e50:	bl	401e20 <getopt_long@plt>
  402e54:	add	w8, w0, #0x1
  402e58:	cmp	w8, #0x79
  402e5c:	b.hi	40300c <ferror@plt+0xfbc>  // b.pmore
  402e60:	adr	x9, 402e20 <ferror@plt+0xdd0>
  402e64:	ldrb	w10, [x27, x8]
  402e68:	add	x9, x9, x10, lsl #2
  402e6c:	br	x9
  402e70:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402e74:	add	x0, x0, #0xf27
  402e78:	mov	x1, x19
  402e7c:	bl	403748 <ferror@plt+0x16f8>
  402e80:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402e84:	add	x0, x0, #0xf33
  402e88:	mov	x1, x19
  402e8c:	bl	403748 <ferror@plt+0x16f8>
  402e90:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402e94:	add	x0, x0, #0xf5e
  402e98:	b	402e34 <ferror@plt+0xde4>
  402e9c:	ldr	x0, [x25, #704]
  402ea0:	mov	x1, x19
  402ea4:	bl	40366c <ferror@plt+0x161c>
  402ea8:	b	402e3c <ferror@plt+0xdec>
  402eac:	ldr	x26, [x25, #704]
  402eb0:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402eb4:	mov	w2, #0x5                   	// #5
  402eb8:	mov	x0, xzr
  402ebc:	add	x1, x1, #0xfab
  402ec0:	bl	401f60 <dcgettext@plt>
  402ec4:	mov	x1, x0
  402ec8:	mov	x0, x26
  402ecc:	bl	4053fc <ferror@plt+0x33ac>
  402ed0:	str	x0, [x19, #32]
  402ed4:	b	402e3c <ferror@plt+0xdec>
  402ed8:	mov	x0, x28
  402edc:	mov	x1, x19
  402ee0:	bl	403748 <ferror@plt+0x16f8>
  402ee4:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402ee8:	add	x0, x0, #0xf09
  402eec:	b	402e34 <ferror@plt+0xde4>
  402ef0:	mov	x0, x28
  402ef4:	mov	x1, x19
  402ef8:	bl	403748 <ferror@plt+0x16f8>
  402efc:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402f00:	add	x0, x0, #0xf75
  402f04:	b	402e34 <ferror@plt+0xde4>
  402f08:	ldr	x0, [x25, #704]
  402f0c:	b	402e34 <ferror@plt+0xde4>
  402f10:	ldr	x26, [x25, #704]
  402f14:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	mov	x0, xzr
  402f20:	add	x1, x1, #0xfe0
  402f24:	bl	401f60 <dcgettext@plt>
  402f28:	mov	x1, x0
  402f2c:	mov	x0, x26
  402f30:	bl	4053fc <ferror@plt+0x33ac>
  402f34:	str	x0, [x19, #40]
  402f38:	b	402e3c <ferror@plt+0xdec>
  402f3c:	ldr	x26, [x25, #704]
  402f40:	mov	w21, wzr
  402f44:	cbz	x26, 402e3c <ferror@plt+0xdec>
  402f48:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402f4c:	mov	w2, #0x5                   	// #5
  402f50:	mov	x0, xzr
  402f54:	add	x1, x1, #0xf94
  402f58:	bl	401f60 <dcgettext@plt>
  402f5c:	mov	x1, x0
  402f60:	mov	x0, x26
  402f64:	bl	407264 <ferror@plt+0x5214>
  402f68:	mov	w21, w0
  402f6c:	b	402e3c <ferror@plt+0xdec>
  402f70:	mov	x0, x28
  402f74:	mov	x1, x19
  402f78:	bl	403748 <ferror@plt+0x16f8>
  402f7c:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402f80:	add	x0, x0, #0xeeb
  402f84:	b	402e34 <ferror@plt+0xde4>
  402f88:	mov	x0, x28
  402f8c:	mov	x1, x19
  402f90:	bl	403748 <ferror@plt+0x16f8>
  402f94:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402f98:	add	x0, x0, #0xfc2
  402f9c:	b	402e34 <ferror@plt+0xde4>
  402fa0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402fa4:	str	wzr, [x8, #688]
  402fa8:	b	402e3c <ferror@plt+0xdec>
  402fac:	ldr	x8, [x19]
  402fb0:	cmp	x8, x19
  402fb4:	b.ne	402fd8 <ferror@plt+0xf88>  // b.any
  402fb8:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402fbc:	add	x0, x0, #0xe48
  402fc0:	mov	x1, x19
  402fc4:	bl	403748 <ferror@plt+0x16f8>
  402fc8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  402fcc:	add	x0, x0, #0x5c
  402fd0:	mov	x1, x19
  402fd4:	bl	403748 <ferror@plt+0x16f8>
  402fd8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  402fdc:	add	x1, x1, #0x79
  402fe0:	mov	w0, w21
  402fe4:	bl	406330 <ferror@plt+0x42e0>
  402fe8:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  402fec:	ldr	w0, [x8, #712]
  402ff0:	ldp	x20, x19, [sp, #80]
  402ff4:	ldp	x22, x21, [sp, #64]
  402ff8:	ldp	x24, x23, [sp, #48]
  402ffc:	ldp	x26, x25, [sp, #32]
  403000:	ldp	x28, x27, [sp, #16]
  403004:	ldp	x29, x30, [sp], #96
  403008:	ret
  40300c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  403010:	ldr	x19, [x8, #696]
  403014:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403018:	add	x1, x1, #0x35
  40301c:	mov	w2, #0x5                   	// #5
  403020:	mov	x0, xzr
  403024:	bl	401f60 <dcgettext@plt>
  403028:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40302c:	ldr	x2, [x8, #736]
  403030:	mov	x1, x0
  403034:	mov	x0, x19
  403038:	bl	402020 <fprintf@plt>
  40303c:	mov	w0, #0x1                   	// #1
  403040:	bl	401b70 <exit@plt>
  403044:	bl	403078 <ferror@plt+0x1028>
  403048:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40304c:	add	x1, x1, #0x17
  403050:	mov	w2, #0x5                   	// #5
  403054:	mov	x0, xzr
  403058:	bl	401f60 <dcgettext@plt>
  40305c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  403060:	ldr	x1, [x8, #736]
  403064:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  403068:	add	x2, x2, #0x23
  40306c:	bl	401fc0 <printf@plt>
  403070:	mov	w0, wzr
  403074:	bl	401b70 <exit@plt>
  403078:	stp	x29, x30, [sp, #-32]!
  40307c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  403080:	str	x19, [sp, #16]
  403084:	ldr	x19, [x8, #720]
  403088:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40308c:	add	x1, x1, #0x81
  403090:	mov	w2, #0x5                   	// #5
  403094:	mov	x0, xzr
  403098:	mov	x29, sp
  40309c:	bl	401f60 <dcgettext@plt>
  4030a0:	mov	x1, x19
  4030a4:	bl	401b60 <fputs@plt>
  4030a8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4030ac:	add	x1, x1, #0x8a
  4030b0:	mov	w2, #0x5                   	// #5
  4030b4:	mov	x0, xzr
  4030b8:	bl	401f60 <dcgettext@plt>
  4030bc:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4030c0:	ldr	x2, [x8, #736]
  4030c4:	mov	x1, x0
  4030c8:	mov	x0, x19
  4030cc:	bl	402020 <fprintf@plt>
  4030d0:	mov	w0, #0xa                   	// #10
  4030d4:	mov	x1, x19
  4030d8:	bl	401c10 <fputc@plt>
  4030dc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4030e0:	add	x1, x1, #0xa3
  4030e4:	mov	w2, #0x5                   	// #5
  4030e8:	mov	x0, xzr
  4030ec:	bl	401f60 <dcgettext@plt>
  4030f0:	mov	x1, x19
  4030f4:	bl	401b60 <fputs@plt>
  4030f8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4030fc:	add	x1, x1, #0xe4
  403100:	mov	w2, #0x5                   	// #5
  403104:	mov	x0, xzr
  403108:	bl	401f60 <dcgettext@plt>
  40310c:	mov	x1, x19
  403110:	bl	401b60 <fputs@plt>
  403114:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403118:	add	x1, x1, #0xef
  40311c:	mov	w2, #0x5                   	// #5
  403120:	mov	x0, xzr
  403124:	bl	401f60 <dcgettext@plt>
  403128:	mov	x1, x19
  40312c:	bl	401b60 <fputs@plt>
  403130:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403134:	add	x1, x1, #0x122
  403138:	mov	w2, #0x5                   	// #5
  40313c:	mov	x0, xzr
  403140:	bl	401f60 <dcgettext@plt>
  403144:	mov	x1, x19
  403148:	bl	401b60 <fputs@plt>
  40314c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403150:	add	x1, x1, #0x159
  403154:	mov	w2, #0x5                   	// #5
  403158:	mov	x0, xzr
  40315c:	bl	401f60 <dcgettext@plt>
  403160:	mov	x1, x19
  403164:	bl	401b60 <fputs@plt>
  403168:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40316c:	add	x1, x1, #0x191
  403170:	mov	w2, #0x5                   	// #5
  403174:	mov	x0, xzr
  403178:	bl	401f60 <dcgettext@plt>
  40317c:	mov	x1, x19
  403180:	bl	401b60 <fputs@plt>
  403184:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403188:	add	x1, x1, #0x1c6
  40318c:	mov	w2, #0x5                   	// #5
  403190:	mov	x0, xzr
  403194:	bl	401f60 <dcgettext@plt>
  403198:	mov	x1, x19
  40319c:	bl	401b60 <fputs@plt>
  4031a0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4031a4:	add	x1, x1, #0x1f9
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	mov	x0, xzr
  4031b0:	bl	401f60 <dcgettext@plt>
  4031b4:	mov	x1, x19
  4031b8:	bl	401b60 <fputs@plt>
  4031bc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4031c0:	add	x1, x1, #0x232
  4031c4:	mov	w2, #0x5                   	// #5
  4031c8:	mov	x0, xzr
  4031cc:	bl	401f60 <dcgettext@plt>
  4031d0:	mov	x1, x19
  4031d4:	bl	401b60 <fputs@plt>
  4031d8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4031dc:	add	x1, x1, #0x295
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	mov	x0, xzr
  4031e8:	bl	401f60 <dcgettext@plt>
  4031ec:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4031f0:	mov	x2, x0
  4031f4:	add	x1, x1, #0x274
  4031f8:	mov	x0, x19
  4031fc:	bl	402020 <fprintf@plt>
  403200:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403204:	add	x1, x1, #0x2b3
  403208:	mov	w2, #0x5                   	// #5
  40320c:	mov	x0, xzr
  403210:	bl	401f60 <dcgettext@plt>
  403214:	mov	x1, x19
  403218:	bl	401b60 <fputs@plt>
  40321c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403220:	add	x1, x1, #0x2fc
  403224:	mov	w2, #0x5                   	// #5
  403228:	mov	x0, xzr
  40322c:	bl	401f60 <dcgettext@plt>
  403230:	mov	x1, x19
  403234:	bl	401b60 <fputs@plt>
  403238:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40323c:	add	x1, x1, #0x33a
  403240:	mov	w2, #0x5                   	// #5
  403244:	mov	x0, xzr
  403248:	bl	401f60 <dcgettext@plt>
  40324c:	mov	x1, x19
  403250:	bl	401b60 <fputs@plt>
  403254:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403258:	add	x1, x1, #0x37b
  40325c:	mov	w2, #0x5                   	// #5
  403260:	mov	x0, xzr
  403264:	bl	401f60 <dcgettext@plt>
  403268:	mov	x1, x19
  40326c:	bl	401b60 <fputs@plt>
  403270:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403274:	add	x1, x1, #0x3bc
  403278:	mov	w2, #0x5                   	// #5
  40327c:	mov	x0, xzr
  403280:	bl	401f60 <dcgettext@plt>
  403284:	mov	x1, x19
  403288:	bl	401b60 <fputs@plt>
  40328c:	mov	w0, #0xa                   	// #10
  403290:	mov	x1, x19
  403294:	bl	401c10 <fputc@plt>
  403298:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40329c:	add	x1, x1, #0x40c
  4032a0:	mov	w2, #0x5                   	// #5
  4032a4:	mov	x0, xzr
  4032a8:	bl	401f60 <dcgettext@plt>
  4032ac:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4032b0:	mov	x19, x0
  4032b4:	add	x1, x1, #0x42d
  4032b8:	mov	w2, #0x5                   	// #5
  4032bc:	mov	x0, xzr
  4032c0:	bl	401f60 <dcgettext@plt>
  4032c4:	mov	x4, x0
  4032c8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4032cc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4032d0:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4032d4:	add	x0, x0, #0x3ef
  4032d8:	add	x1, x1, #0x400
  4032dc:	add	x3, x3, #0x41e
  4032e0:	mov	x2, x19
  4032e4:	bl	401fc0 <printf@plt>
  4032e8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4032ec:	add	x1, x1, #0x43d
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, xzr
  4032f8:	bl	401f60 <dcgettext@plt>
  4032fc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403300:	add	x1, x1, #0x458
  403304:	bl	401fc0 <printf@plt>
  403308:	mov	w0, wzr
  40330c:	bl	401b70 <exit@plt>
  403310:	stp	x29, x30, [sp, #-48]!
  403314:	stp	x22, x21, [sp, #16]
  403318:	stp	x20, x19, [sp, #32]
  40331c:	mov	x20, x1
  403320:	mov	w21, w0
  403324:	mov	w0, #0x1                   	// #1
  403328:	mov	w1, #0x30                  	// #48
  40332c:	mov	x29, sp
  403330:	bl	401d30 <calloc@plt>
  403334:	cbz	x0, 403434 <ferror@plt+0x13e4>
  403338:	mov	x8, #0xffffffffffffffff    	// #-1
  40333c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403340:	mov	x19, x0
  403344:	str	x8, [x0, #32]
  403348:	stp	x0, x0, [x0]
  40334c:	add	x1, x1, #0x98a
  403350:	mov	w0, #0x6                   	// #6
  403354:	bl	402040 <setlocale@plt>
  403358:	adrp	x22, 408000 <ferror@plt+0x5fb0>
  40335c:	add	x22, x22, #0x463
  403360:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403364:	add	x1, x1, #0x46e
  403368:	mov	x0, x22
  40336c:	bl	401cd0 <bindtextdomain@plt>
  403370:	mov	x0, x22
  403374:	bl	401e10 <textdomain@plt>
  403378:	adrp	x0, 403000 <ferror@plt+0xfb0>
  40337c:	add	x0, x0, #0x55c
  403380:	bl	407900 <ferror@plt+0x58b0>
  403384:	mov	w0, w21
  403388:	mov	x1, x20
  40338c:	mov	x2, x19
  403390:	bl	402dcc <ferror@plt+0xd7c>
  403394:	ldr	x21, [x19]
  403398:	add	x20, x20, w0, sxtw #3
  40339c:	str	xzr, [x19, #16]
  4033a0:	cmp	x21, x19
  4033a4:	b.ne	4033e8 <ferror@plt+0x1398>  // b.any
  4033a8:	mov	x0, x20
  4033ac:	mov	x1, x19
  4033b0:	bl	402c14 <ferror@plt+0xbc4>
  4033b4:	mov	x0, x19
  4033b8:	bl	402358 <ferror@plt+0x308>
  4033bc:	ldr	w20, [x19, #24]
  4033c0:	mov	x0, x19
  4033c4:	bl	403448 <ferror@plt+0x13f8>
  4033c8:	mov	w0, w20
  4033cc:	ldp	x20, x19, [sp, #32]
  4033d0:	ldp	x22, x21, [sp, #16]
  4033d4:	ldp	x29, x30, [sp], #48
  4033d8:	ret
  4033dc:	ldr	x21, [x21]
  4033e0:	cmp	x21, x19
  4033e4:	b.eq	40340c <ferror@plt+0x13bc>  // b.none
  4033e8:	mov	x0, x21
  4033ec:	bl	403a5c <ferror@plt+0x1a0c>
  4033f0:	str	w0, [x21, #32]
  4033f4:	ldr	x9, [x19, #16]
  4033f8:	sxtw	x8, w0
  4033fc:	cmp	x9, x8
  403400:	b.ge	4033dc <ferror@plt+0x138c>  // b.tcont
  403404:	str	x8, [x19, #16]
  403408:	b	4033dc <ferror@plt+0x138c>
  40340c:	ldr	x21, [x19]
  403410:	cmp	x21, x19
  403414:	b.eq	4033a8 <ferror@plt+0x1358>  // b.none
  403418:	mov	x0, x21
  40341c:	mov	x1, x19
  403420:	bl	403c1c <ferror@plt+0x1bcc>
  403424:	ldr	x21, [x21]
  403428:	cmp	x21, x19
  40342c:	b.ne	403418 <ferror@plt+0x13c8>  // b.any
  403430:	b	4033a8 <ferror@plt+0x1358>
  403434:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403438:	add	x1, x1, #0xbc6
  40343c:	mov	w0, #0x1                   	// #1
  403440:	mov	w2, #0x30                  	// #48
  403444:	bl	402030 <err@plt>
  403448:	sub	sp, sp, #0x70
  40344c:	stp	x29, x30, [sp, #16]
  403450:	stp	x28, x27, [sp, #32]
  403454:	stp	x26, x25, [sp, #48]
  403458:	stp	x24, x23, [sp, #64]
  40345c:	stp	x22, x21, [sp, #80]
  403460:	stp	x20, x19, [sp, #96]
  403464:	ldr	x20, [x0]
  403468:	add	x29, sp, #0x10
  40346c:	str	x0, [sp, #8]
  403470:	cmp	x20, x0
  403474:	b.ne	4034b4 <ferror@plt+0x1464>  // b.any
  403478:	ldr	x0, [sp, #8]
  40347c:	ldp	x20, x19, [sp, #96]
  403480:	ldp	x22, x21, [sp, #80]
  403484:	ldp	x24, x23, [sp, #64]
  403488:	ldp	x26, x25, [sp, #48]
  40348c:	ldp	x28, x27, [sp, #32]
  403490:	ldp	x29, x30, [sp, #16]
  403494:	add	sp, sp, #0x70
  403498:	b	401e80 <free@plt>
  40349c:	mov	x0, x20
  4034a0:	bl	401e80 <free@plt>
  4034a4:	ldr	x8, [sp, #8]
  4034a8:	mov	x20, x24
  4034ac:	cmp	x24, x8
  4034b0:	b.eq	403478 <ferror@plt+0x1428>  // b.none
  4034b4:	mov	x25, x20
  4034b8:	ldr	x24, [x20]
  4034bc:	ldr	x21, [x25, #16]!
  4034c0:	cmp	x21, x25
  4034c4:	b.ne	4034e8 <ferror@plt+0x1498>  // b.any
  4034c8:	b	40349c <ferror@plt+0x144c>
  4034cc:	ldr	x0, [x21, #48]
  4034d0:	bl	401e80 <free@plt>
  4034d4:	mov	x0, x21
  4034d8:	bl	401e80 <free@plt>
  4034dc:	cmp	x26, x25
  4034e0:	mov	x21, x26
  4034e4:	b.eq	40349c <ferror@plt+0x144c>  // b.none
  4034e8:	mov	x27, x21
  4034ec:	ldr	x26, [x21]
  4034f0:	ldr	x22, [x27, #16]!
  4034f4:	cmp	x22, x27
  4034f8:	b.ne	40351c <ferror@plt+0x14cc>  // b.any
  4034fc:	b	4034cc <ferror@plt+0x147c>
  403500:	ldr	x0, [x22, #40]
  403504:	bl	401e80 <free@plt>
  403508:	mov	x0, x22
  40350c:	bl	401e80 <free@plt>
  403510:	cmp	x28, x27
  403514:	mov	x22, x28
  403518:	b.eq	4034cc <ferror@plt+0x147c>  // b.none
  40351c:	ldr	x8, [x22, #32]
  403520:	ldr	x28, [x22]
  403524:	cbz	x8, 403500 <ferror@plt+0x14b0>
  403528:	ldr	x23, [x8]
  40352c:	cmp	x23, x8
  403530:	b.eq	403500 <ferror@plt+0x14b0>  // b.none
  403534:	ldr	x0, [x23, #40]
  403538:	ldr	x19, [x23]
  40353c:	bl	401e80 <free@plt>
  403540:	mov	x0, x23
  403544:	bl	401e80 <free@plt>
  403548:	ldr	x8, [x22, #32]
  40354c:	mov	x23, x19
  403550:	cmp	x19, x8
  403554:	b.ne	403534 <ferror@plt+0x14e4>  // b.any
  403558:	b	403500 <ferror@plt+0x14b0>
  40355c:	stp	x29, x30, [sp, #-32]!
  403560:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  403564:	stp	x20, x19, [sp, #16]
  403568:	ldr	x20, [x8, #720]
  40356c:	mov	x29, sp
  403570:	bl	401fe0 <__errno_location@plt>
  403574:	mov	x19, x0
  403578:	str	wzr, [x0]
  40357c:	mov	x0, x20
  403580:	bl	402050 <ferror@plt>
  403584:	cbnz	w0, 403624 <ferror@plt+0x15d4>
  403588:	mov	x0, x20
  40358c:	bl	401f00 <fflush@plt>
  403590:	cbz	w0, 4035e4 <ferror@plt+0x1594>
  403594:	ldr	w20, [x19]
  403598:	cmp	w20, #0x9
  40359c:	b.eq	4035a8 <ferror@plt+0x1558>  // b.none
  4035a0:	cmp	w20, #0x20
  4035a4:	b.ne	40363c <ferror@plt+0x15ec>  // b.any
  4035a8:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4035ac:	ldr	x20, [x8, #696]
  4035b0:	str	wzr, [x19]
  4035b4:	mov	x0, x20
  4035b8:	bl	402050 <ferror@plt>
  4035bc:	cbnz	w0, 403664 <ferror@plt+0x1614>
  4035c0:	mov	x0, x20
  4035c4:	bl	401f00 <fflush@plt>
  4035c8:	cbz	w0, 403604 <ferror@plt+0x15b4>
  4035cc:	ldr	w8, [x19]
  4035d0:	cmp	w8, #0x9
  4035d4:	b.ne	403664 <ferror@plt+0x1614>  // b.any
  4035d8:	ldp	x20, x19, [sp, #16]
  4035dc:	ldp	x29, x30, [sp], #32
  4035e0:	ret
  4035e4:	mov	x0, x20
  4035e8:	bl	401c60 <fileno@plt>
  4035ec:	tbnz	w0, #31, 403594 <ferror@plt+0x1544>
  4035f0:	bl	401b80 <dup@plt>
  4035f4:	tbnz	w0, #31, 403594 <ferror@plt+0x1544>
  4035f8:	bl	401da0 <close@plt>
  4035fc:	cbnz	w0, 403594 <ferror@plt+0x1544>
  403600:	b	4035a8 <ferror@plt+0x1558>
  403604:	mov	x0, x20
  403608:	bl	401c60 <fileno@plt>
  40360c:	tbnz	w0, #31, 4035cc <ferror@plt+0x157c>
  403610:	bl	401b80 <dup@plt>
  403614:	tbnz	w0, #31, 4035cc <ferror@plt+0x157c>
  403618:	bl	401da0 <close@plt>
  40361c:	cbnz	w0, 4035cc <ferror@plt+0x157c>
  403620:	b	4035d8 <ferror@plt+0x1588>
  403624:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403628:	add	x1, x1, #0x480
  40362c:	mov	w2, #0x5                   	// #5
  403630:	mov	x0, xzr
  403634:	bl	401f60 <dcgettext@plt>
  403638:	b	403654 <ferror@plt+0x1604>
  40363c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403640:	add	x1, x1, #0x480
  403644:	mov	w2, #0x5                   	// #5
  403648:	mov	x0, xzr
  40364c:	bl	401f60 <dcgettext@plt>
  403650:	cbnz	w20, 403660 <ferror@plt+0x1610>
  403654:	bl	401f20 <warnx@plt>
  403658:	mov	w0, #0x1                   	// #1
  40365c:	bl	401b30 <_exit@plt>
  403660:	bl	401e40 <warn@plt>
  403664:	mov	w0, #0x1                   	// #1
  403668:	bl	401b30 <_exit@plt>
  40366c:	sub	sp, sp, #0x40
  403670:	stp	x20, x19, [sp, #48]
  403674:	mov	x20, x1
  403678:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  40367c:	add	x1, x1, #0x948
  403680:	stp	x29, x30, [sp, #16]
  403684:	stp	x22, x21, [sp, #32]
  403688:	add	x29, sp, #0x10
  40368c:	mov	x21, x0
  403690:	str	xzr, [sp, #8]
  403694:	bl	401c90 <fopen@plt>
  403698:	cbz	x0, 403728 <ferror@plt+0x16d8>
  40369c:	mov	x19, x0
  4036a0:	add	x0, sp, #0x8
  4036a4:	mov	x1, sp
  4036a8:	mov	w2, #0xa                   	// #10
  4036ac:	mov	x3, x19
  4036b0:	bl	402010 <__getdelim@plt>
  4036b4:	ldr	x21, [sp, #8]
  4036b8:	cmn	x0, #0x1
  4036bc:	b.eq	403704 <ferror@plt+0x16b4>  // b.none
  4036c0:	ldrb	w22, [x21]
  4036c4:	cbz	w22, 4036a0 <ferror@plt+0x1650>
  4036c8:	bl	401e50 <__ctype_b_loc@plt>
  4036cc:	ldr	x8, [x0]
  4036d0:	sxtb	x9, w22
  4036d4:	ldrh	w9, [x8, x9, lsl #1]
  4036d8:	tbz	w9, #13, 4036e8 <ferror@plt+0x1698>
  4036dc:	ldrb	w22, [x21, #1]!
  4036e0:	cbnz	w22, 4036d0 <ferror@plt+0x1680>
  4036e4:	b	4036a0 <ferror@plt+0x1650>
  4036e8:	and	w8, w22, #0xff
  4036ec:	cmp	w8, #0x23
  4036f0:	b.eq	4036a0 <ferror@plt+0x1650>  // b.none
  4036f4:	mov	x0, x21
  4036f8:	mov	x1, x20
  4036fc:	bl	403748 <ferror@plt+0x16f8>
  403700:	b	4036a0 <ferror@plt+0x1650>
  403704:	mov	x0, x21
  403708:	bl	401e80 <free@plt>
  40370c:	mov	x0, x19
  403710:	bl	401c70 <fclose@plt>
  403714:	ldp	x20, x19, [sp, #48]
  403718:	ldp	x22, x21, [sp, #32]
  40371c:	ldp	x29, x30, [sp, #16]
  403720:	add	sp, sp, #0x40
  403724:	ret
  403728:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40372c:	add	x1, x1, #0x4b7
  403730:	mov	w2, #0x5                   	// #5
  403734:	bl	401f60 <dcgettext@plt>
  403738:	mov	x1, x0
  40373c:	mov	w0, #0x1                   	// #1
  403740:	mov	x2, x21
  403744:	bl	402030 <err@plt>
  403748:	sub	sp, sp, #0x70
  40374c:	stp	x22, x21, [sp, #80]
  403750:	stp	x20, x19, [sp, #96]
  403754:	mov	x21, x1
  403758:	mov	x19, x0
  40375c:	mov	w0, #0x1                   	// #1
  403760:	mov	w1, #0x28                  	// #40
  403764:	stp	x29, x30, [sp, #16]
  403768:	stp	x28, x27, [sp, #32]
  40376c:	stp	x26, x25, [sp, #48]
  403770:	stp	x24, x23, [sp, #64]
  403774:	add	x29, sp, #0x10
  403778:	mov	w26, #0x1                   	// #1
  40377c:	bl	401d30 <calloc@plt>
  403780:	cbz	x0, 403a14 <ferror@plt+0x19c4>
  403784:	add	x27, x0, #0x10
  403788:	stp	x27, x27, [x0, #16]
  40378c:	ldr	x8, [x21, #8]
  403790:	mov	x20, x0
  403794:	str	x0, [x21, #8]
  403798:	stp	x21, x8, [x0]
  40379c:	str	x0, [x8]
  4037a0:	bl	401e50 <__ctype_b_loc@plt>
  4037a4:	adrp	x28, 408000 <ferror@plt+0x5fb0>
  4037a8:	mov	x21, x0
  4037ac:	add	x28, x28, #0x48c
  4037b0:	str	x19, [sp, #8]
  4037b4:	b	4037c0 <ferror@plt+0x1770>
  4037b8:	strb	wzr, [x9]
  4037bc:	add	x19, x23, #0x1
  4037c0:	ldr	x8, [x21]
  4037c4:	sub	x24, x19, #0x1
  4037c8:	ldrsb	x9, [x24, #1]!
  4037cc:	ldrh	w10, [x8, x9, lsl #1]
  4037d0:	tbnz	w10, #13, 4037c8 <ferror@plt+0x1778>
  4037d4:	and	w8, w9, #0xff
  4037d8:	cbz	w8, 4039c4 <ferror@plt+0x1974>
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	mov	w1, #0x38                  	// #56
  4037e4:	bl	401d30 <calloc@plt>
  4037e8:	cbz	x0, 4039ec <ferror@plt+0x199c>
  4037ec:	ldr	x9, [x20, #24]
  4037f0:	add	x8, x0, #0x10
  4037f4:	str	w26, [x0, #36]
  4037f8:	str	x0, [x20, #24]
  4037fc:	stp	x8, x8, [x0, #16]
  403800:	stp	x27, x9, [x0]
  403804:	str	x0, [x9]
  403808:	ldr	x8, [x21]
  40380c:	ldrsb	x10, [x24]
  403810:	mov	x22, x0
  403814:	ldrh	w9, [x8, x10, lsl #1]
  403818:	and	w10, w10, #0xff
  40381c:	tbnz	w9, #11, 403838 <ferror@plt+0x17e8>
  403820:	mov	x23, x24
  403824:	cmp	w10, #0x2f
  403828:	b.eq	403894 <ferror@plt+0x1844>  // b.none
  40382c:	tbnz	w9, #11, 4038a8 <ferror@plt+0x1858>
  403830:	mov	x19, x23
  403834:	b	4038ec <ferror@plt+0x189c>
  403838:	mov	x23, x24
  40383c:	tbz	w9, #11, 403854 <ferror@plt+0x1804>
  403840:	mov	x23, x24
  403844:	ldrsb	x10, [x23, #1]!
  403848:	ldrh	w9, [x8, x10, lsl #1]
  40384c:	tbnz	w9, #11, 403844 <ferror@plt+0x17f4>
  403850:	and	w10, w10, #0xff
  403854:	cmp	w10, #0x2f
  403858:	b.eq	403860 <ferror@plt+0x1810>  // b.none
  40385c:	tbz	w9, #13, 4039e4 <ferror@plt+0x1994>
  403860:	mov	w2, #0xa                   	// #10
  403864:	mov	x0, x24
  403868:	mov	x1, xzr
  40386c:	bl	401e60 <strtol@plt>
  403870:	mov	w8, #0x2                   	// #2
  403874:	stp	w8, w0, [x22, #32]
  403878:	ldr	x8, [x21]
  40387c:	ldrsb	x10, [x23, #1]!
  403880:	ldrh	w9, [x8, x10, lsl #1]
  403884:	tbnz	w9, #13, 40387c <ferror@plt+0x182c>
  403888:	and	w10, w10, #0xff
  40388c:	cmp	w10, #0x2f
  403890:	b.ne	40382c <ferror@plt+0x17dc>  // b.any
  403894:	ldrsb	x10, [x23, #1]!
  403898:	ldrh	w9, [x8, x10, lsl #1]
  40389c:	tbnz	w9, #13, 403894 <ferror@plt+0x1844>
  4038a0:	and	w10, w10, #0xff
  4038a4:	tbz	w9, #11, 403830 <ferror@plt+0x17e0>
  4038a8:	mov	x19, x23
  4038ac:	tbz	w9, #11, 4038c0 <ferror@plt+0x1870>
  4038b0:	mov	x19, x23
  4038b4:	ldrsb	x9, [x19, #1]!
  4038b8:	ldrh	w9, [x8, x9, lsl #1]
  4038bc:	tbnz	w9, #11, 4038b4 <ferror@plt+0x1864>
  4038c0:	tbz	w9, #13, 4039e4 <ferror@plt+0x1994>
  4038c4:	mov	w2, #0xa                   	// #10
  4038c8:	mov	x0, x23
  4038cc:	mov	x1, xzr
  4038d0:	bl	401e60 <strtol@plt>
  4038d4:	str	w0, [x22, #40]
  4038d8:	ldr	x8, [x21]
  4038dc:	ldrsb	x9, [x19, #1]!
  4038e0:	ldrh	w10, [x8, x9, lsl #1]
  4038e4:	tbnz	w10, #13, 4038dc <ferror@plt+0x188c>
  4038e8:	and	w10, w9, #0xff
  4038ec:	cmp	w10, #0x22
  4038f0:	b.ne	4039e4 <ferror@plt+0x1994>  // b.any
  4038f4:	add	x19, x19, #0x1
  4038f8:	mov	x23, x19
  4038fc:	ldrb	w8, [x23]
  403900:	cmp	w8, #0x22
  403904:	b.eq	403914 <ferror@plt+0x18c4>  // b.none
  403908:	add	x23, x23, #0x1
  40390c:	cbnz	w8, 4038fc <ferror@plt+0x18ac>
  403910:	b	4039e4 <ferror@plt+0x1994>
  403914:	sub	x24, x23, x19
  403918:	add	x25, x24, #0x1
  40391c:	mov	x0, x25
  403920:	bl	401ca0 <malloc@plt>
  403924:	cbz	x25, 40392c <ferror@plt+0x18dc>
  403928:	cbz	x0, 403a00 <ferror@plt+0x19b0>
  40392c:	mov	x1, x19
  403930:	mov	x2, x24
  403934:	str	x0, [x22, #48]
  403938:	bl	401f80 <strncpy@plt>
  40393c:	ldr	x8, [x22, #48]
  403940:	strb	wzr, [x0, x24]
  403944:	mov	x9, x8
  403948:	b	40395c <ferror@plt+0x190c>
  40394c:	and	w10, w11, #0xff
  403950:	strb	w10, [x9]
  403954:	add	x8, x8, #0x1
  403958:	add	x9, x9, #0x1
  40395c:	ldrb	w10, [x8]
  403960:	cmp	w10, #0x5c
  403964:	b.eq	403970 <ferror@plt+0x1920>  // b.none
  403968:	cbnz	w10, 403954 <ferror@plt+0x1904>
  40396c:	b	4037b8 <ferror@plt+0x1768>
  403970:	ldrsb	w11, [x8, #1]!
  403974:	sub	w10, w11, #0x61
  403978:	cmp	w10, #0x15
  40397c:	b.hi	40394c <ferror@plt+0x18fc>  // b.pmore
  403980:	adr	x12, 40394c <ferror@plt+0x18fc>
  403984:	ldrb	w13, [x28, x10]
  403988:	add	x12, x12, x13, lsl #2
  40398c:	mov	w10, #0x7                   	// #7
  403990:	br	x12
  403994:	mov	w10, #0x8                   	// #8
  403998:	b	403950 <ferror@plt+0x1900>
  40399c:	mov	w10, #0x9                   	// #9
  4039a0:	b	403950 <ferror@plt+0x1900>
  4039a4:	mov	w10, #0xb                   	// #11
  4039a8:	b	403950 <ferror@plt+0x1900>
  4039ac:	mov	w10, #0xc                   	// #12
  4039b0:	b	403950 <ferror@plt+0x1900>
  4039b4:	mov	w10, #0xa                   	// #10
  4039b8:	b	403950 <ferror@plt+0x1900>
  4039bc:	mov	w10, #0xd                   	// #13
  4039c0:	b	403950 <ferror@plt+0x1900>
  4039c4:	ldp	x20, x19, [sp, #96]
  4039c8:	ldp	x22, x21, [sp, #80]
  4039cc:	ldp	x24, x23, [sp, #64]
  4039d0:	ldp	x26, x25, [sp, #48]
  4039d4:	ldp	x28, x27, [sp, #32]
  4039d8:	ldp	x29, x30, [sp, #16]
  4039dc:	add	sp, sp, #0x70
  4039e0:	ret
  4039e4:	ldr	x0, [sp, #8]
  4039e8:	bl	403a28 <ferror@plt+0x19d8>
  4039ec:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4039f0:	add	x1, x1, #0xbc6
  4039f4:	mov	w0, #0x1                   	// #1
  4039f8:	mov	w2, #0x38                  	// #56
  4039fc:	bl	402030 <err@plt>
  403a00:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403a04:	add	x1, x1, #0xbc6
  403a08:	mov	w0, #0x1                   	// #1
  403a0c:	mov	x2, x25
  403a10:	bl	402030 <err@plt>
  403a14:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403a18:	add	x1, x1, #0xbc6
  403a1c:	mov	w0, #0x1                   	// #1
  403a20:	mov	w2, #0x28                  	// #40
  403a24:	bl	402030 <err@plt>
  403a28:	stp	x29, x30, [sp, #-32]!
  403a2c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403a30:	str	x19, [sp, #16]
  403a34:	mov	x19, x0
  403a38:	add	x1, x1, #0x50f
  403a3c:	mov	w2, #0x5                   	// #5
  403a40:	mov	x0, xzr
  403a44:	mov	x29, sp
  403a48:	bl	401f60 <dcgettext@plt>
  403a4c:	mov	x1, x0
  403a50:	mov	w0, #0x1                   	// #1
  403a54:	mov	x2, x19
  403a58:	bl	401f90 <errx@plt>
  403a5c:	stp	x29, x30, [sp, #-96]!
  403a60:	stp	x28, x27, [sp, #16]
  403a64:	stp	x26, x25, [sp, #32]
  403a68:	stp	x24, x23, [sp, #48]
  403a6c:	stp	x22, x21, [sp, #64]
  403a70:	stp	x20, x19, [sp, #80]
  403a74:	mov	x19, x0
  403a78:	ldr	x27, [x19, #16]!
  403a7c:	mov	x29, sp
  403a80:	cmp	x27, x19
  403a84:	b.eq	403bf8 <ferror@plt+0x1ba8>  // b.none
  403a88:	mov	x23, #0x1                   	// #1
  403a8c:	movk	x23, #0x2809, lsl #32
  403a90:	adrp	x21, 408000 <ferror@plt+0x5fb0>
  403a94:	mov	w20, wzr
  403a98:	mov	w28, #0x1                   	// #1
  403a9c:	movk	x23, #0x3ff, lsl #48
  403aa0:	add	x21, x21, #0x4c5
  403aa4:	b	403abc <ferror@plt+0x1a6c>
  403aa8:	ldr	w8, [x27, #36]
  403aac:	ldr	x27, [x27]
  403ab0:	madd	w20, w8, w22, w20
  403ab4:	cmp	x27, x19
  403ab8:	b.eq	403bfc <ferror@plt+0x1bac>  // b.none
  403abc:	ldr	w22, [x27, #40]
  403ac0:	cbnz	w22, 403aa8 <ferror@plt+0x1a58>
  403ac4:	ldr	x8, [x27, #48]
  403ac8:	mov	w24, wzr
  403acc:	add	x25, x8, #0x1
  403ad0:	ldrb	w9, [x8]
  403ad4:	cbz	w9, 403aa8 <ferror@plt+0x1a58>
  403ad8:	cmp	w9, #0x25
  403adc:	b.eq	403af4 <ferror@plt+0x1aa4>  // b.none
  403ae0:	add	x8, x8, #0x1
  403ae4:	add	x25, x25, #0x1
  403ae8:	ldrb	w9, [x8]
  403aec:	cbnz	w9, 403ad8 <ferror@plt+0x1a88>
  403af0:	b	403aa8 <ferror@plt+0x1a58>
  403af4:	ldrb	w8, [x25], #1
  403af8:	cmp	x8, #0x3f
  403afc:	b.hi	403b0c <ferror@plt+0x1abc>  // b.pmore
  403b00:	lsl	x9, x28, x8
  403b04:	and	x9, x9, x23
  403b08:	cbnz	x9, 403af4 <ferror@plt+0x1aa4>
  403b0c:	cmp	w8, #0x2e
  403b10:	b.ne	403b30 <ferror@plt+0x1ae0>  // b.any
  403b14:	bl	401e50 <__ctype_b_loc@plt>
  403b18:	ldr	x9, [x0]
  403b1c:	ldrsb	x8, [x25]
  403b20:	ldrh	w9, [x9, x8, lsl #1]
  403b24:	tbnz	w9, #11, 403b38 <ferror@plt+0x1ae8>
  403b28:	and	w8, w8, #0xff
  403b2c:	b	403b64 <ferror@plt+0x1b14>
  403b30:	sub	x25, x25, #0x1
  403b34:	b	403b64 <ferror@plt+0x1b14>
  403b38:	mov	x26, x0
  403b3c:	mov	w2, #0xa                   	// #10
  403b40:	mov	x0, x25
  403b44:	mov	x1, xzr
  403b48:	bl	401e60 <strtol@plt>
  403b4c:	ldr	x8, [x26]
  403b50:	mov	x24, x0
  403b54:	ldrsb	x9, [x25, #1]!
  403b58:	ldrh	w10, [x8, x9, lsl #1]
  403b5c:	tbnz	w10, #11, 403b54 <ferror@plt+0x1b04>
  403b60:	and	w8, w9, #0xff
  403b64:	sxtb	w26, w8
  403b68:	mov	w2, #0x7                   	// #7
  403b6c:	mov	x0, x21
  403b70:	mov	w1, w26
  403b74:	bl	401f30 <memchr@plt>
  403b78:	cbz	x0, 403b88 <ferror@plt+0x1b38>
  403b7c:	add	w22, w22, #0x4
  403b80:	add	x8, x25, #0x1
  403b84:	b	403acc <ferror@plt+0x1a7c>
  403b88:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403b8c:	mov	w2, #0x6                   	// #6
  403b90:	add	x0, x0, #0x4cc
  403b94:	mov	w1, w26
  403b98:	bl	401f30 <memchr@plt>
  403b9c:	cbz	x0, 403bac <ferror@plt+0x1b5c>
  403ba0:	add	w22, w22, #0x8
  403ba4:	add	x8, x25, #0x1
  403ba8:	b	403acc <ferror@plt+0x1a7c>
  403bac:	cmp	w26, #0x5f
  403bb0:	b.eq	403bd4 <ferror@plt+0x1b84>  // b.none
  403bb4:	and	w8, w26, #0xff
  403bb8:	cmp	w8, #0x63
  403bbc:	b.eq	403bec <ferror@plt+0x1b9c>  // b.none
  403bc0:	cmp	w8, #0x73
  403bc4:	b.ne	403bf0 <ferror@plt+0x1ba0>  // b.any
  403bc8:	add	w22, w24, w22
  403bcc:	add	x8, x25, #0x1
  403bd0:	b	403acc <ferror@plt+0x1a7c>
  403bd4:	ldrsb	w1, [x25, #1]!
  403bd8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403bdc:	mov	w2, #0x4                   	// #4
  403be0:	add	x0, x0, #0x4d2
  403be4:	bl	401f30 <memchr@plt>
  403be8:	cbz	x0, 403bf0 <ferror@plt+0x1ba0>
  403bec:	add	w22, w22, #0x1
  403bf0:	add	x8, x25, #0x1
  403bf4:	b	403acc <ferror@plt+0x1a7c>
  403bf8:	mov	w20, wzr
  403bfc:	mov	w0, w20
  403c00:	ldp	x20, x19, [sp, #80]
  403c04:	ldp	x22, x21, [sp, #64]
  403c08:	ldp	x24, x23, [sp, #48]
  403c0c:	ldp	x26, x25, [sp, #32]
  403c10:	ldp	x28, x27, [sp, #16]
  403c14:	ldp	x29, x30, [sp], #96
  403c18:	ret
  403c1c:	sub	sp, sp, #0xd0
  403c20:	stp	x29, x30, [sp, #112]
  403c24:	stp	x28, x27, [sp, #128]
  403c28:	stp	x26, x25, [sp, #144]
  403c2c:	stp	x24, x23, [sp, #160]
  403c30:	stp	x22, x21, [sp, #176]
  403c34:	stp	x20, x19, [sp, #192]
  403c38:	mov	x23, x0
  403c3c:	ldr	x25, [x23, #16]!
  403c40:	add	x29, sp, #0x70
  403c44:	str	x1, [sp, #40]
  403c48:	cmp	x25, x23
  403c4c:	b.eq	404554 <ferror@plt+0x2504>  // b.none
  403c50:	mov	x19, #0x1                   	// #1
  403c54:	movk	x19, #0x2809, lsl #32
  403c58:	mov	x24, x0
  403c5c:	mov	w22, #0x1                   	// #1
  403c60:	movk	x19, #0x3ff, lsl #48
  403c64:	str	xzr, [sp, #8]
  403c68:	str	x23, [sp, #48]
  403c6c:	str	x0, [sp, #24]
  403c70:	b	403c80 <ferror@plt+0x1c30>
  403c74:	ldr	x25, [x25]
  403c78:	cmp	x25, x23
  403c7c:	b.eq	40448c <ferror@plt+0x243c>  // b.none
  403c80:	ldr	x21, [x25, #48]
  403c84:	ldrb	w8, [x21]
  403c88:	cbz	w8, 404454 <ferror@plt+0x2404>
  403c8c:	add	x20, x25, #0x10
  403c90:	stur	wzr, [x29, #-52]
  403c94:	mov	w0, #0x1                   	// #1
  403c98:	mov	w1, #0x38                  	// #56
  403c9c:	mov	x27, x21
  403ca0:	bl	401d30 <calloc@plt>
  403ca4:	cbz	x0, 404574 <ferror@plt+0x2524>
  403ca8:	str	x0, [x0, #8]
  403cac:	ldr	x8, [x25, #24]
  403cb0:	mov	x10, #0x1                   	// #1
  403cb4:	movk	x10, #0x6809, lsl #32
  403cb8:	mov	x28, x0
  403cbc:	str	x0, [x25, #24]
  403cc0:	stp	x20, x8, [x0]
  403cc4:	str	x0, [x8]
  403cc8:	add	x26, x27, #0x1
  403ccc:	mov	x8, x27
  403cd0:	movk	x10, #0x3ff, lsl #48
  403cd4:	ldrb	w9, [x8]
  403cd8:	cbz	w9, 40443c <ferror@plt+0x23ec>
  403cdc:	cmp	w9, #0x25
  403ce0:	b.eq	403cf8 <ferror@plt+0x1ca8>  // b.none
  403ce4:	add	x8, x8, #0x1
  403ce8:	add	x26, x26, #0x1
  403cec:	ldrb	w9, [x8]
  403cf0:	cbnz	w9, 403cdc <ferror@plt+0x1c8c>
  403cf4:	b	40443c <ferror@plt+0x23ec>
  403cf8:	ldr	w9, [x25, #40]
  403cfc:	stur	x20, [x29, #-48]
  403d00:	cbz	w9, 403d28 <ferror@plt+0x1cd8>
  403d04:	ldrb	w20, [x8, #1]!
  403d08:	mov	w23, #0x1                   	// #1
  403d0c:	cmp	x20, #0x3f
  403d10:	b.hi	403d20 <ferror@plt+0x1cd0>  // b.pmore
  403d14:	lsl	x9, x23, x20
  403d18:	and	x9, x9, x10
  403d1c:	cbnz	x9, 403d04 <ferror@plt+0x1cb4>
  403d20:	mov	x26, x8
  403d24:	b	403da4 <ferror@plt+0x1d54>
  403d28:	ldrb	w20, [x26], #1
  403d2c:	cmp	x20, #0x3f
  403d30:	b.hi	403d40 <ferror@plt+0x1cf0>  // b.pmore
  403d34:	lsl	x8, x22, x20
  403d38:	and	x8, x8, x19
  403d3c:	cbnz	x8, 403d28 <ferror@plt+0x1cd8>
  403d40:	cmp	w20, #0x2e
  403d44:	b.ne	403d68 <ferror@plt+0x1d18>  // b.any
  403d48:	bl	401e50 <__ctype_b_loc@plt>
  403d4c:	ldr	x9, [x0]
  403d50:	ldrsb	x8, [x26]
  403d54:	ldrh	w9, [x9, x8, lsl #1]
  403d58:	tbnz	w9, #11, 403d74 <ferror@plt+0x1d24>
  403d5c:	mov	w23, wzr
  403d60:	and	w20, w8, #0xff
  403d64:	b	403da4 <ferror@plt+0x1d54>
  403d68:	mov	w23, wzr
  403d6c:	sub	x26, x26, #0x1
  403d70:	b	403da4 <ferror@plt+0x1d54>
  403d74:	mov	x19, x0
  403d78:	mov	w2, #0xa                   	// #10
  403d7c:	mov	x0, x26
  403d80:	mov	x1, xzr
  403d84:	bl	401e60 <strtol@plt>
  403d88:	ldr	x8, [x19]
  403d8c:	str	x0, [sp, #8]
  403d90:	ldrsb	x9, [x26, #1]!
  403d94:	ldrh	w10, [x8, x9, lsl #1]
  403d98:	tbnz	w10, #11, 403d90 <ferror@plt+0x1d40>
  403d9c:	and	w20, w9, #0xff
  403da0:	mov	w23, #0x2                   	// #2
  403da4:	add	x21, x26, #0x1
  403da8:	cmp	w20, #0x63
  403dac:	sturb	w20, [x29, #-20]
  403db0:	sturb	wzr, [x29, #-19]
  403db4:	b.ne	403dd4 <ferror@plt+0x1d84>  // b.any
  403db8:	mov	w8, #0x8                   	// #8
  403dbc:	str	w8, [x28, #16]
  403dc0:	ldr	w8, [x25, #40]
  403dc4:	cmp	w8, #0x1
  403dc8:	b.hi	4045f4 <ferror@plt+0x25a4>  // b.pmore
  403dcc:	str	w22, [x28, #20]
  403dd0:	b	403e48 <ferror@plt+0x1df8>
  403dd4:	sxtb	w19, w20
  403dd8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403ddc:	mov	w2, #0x3                   	// #3
  403de0:	add	x0, x0, #0x4d6
  403de4:	mov	w1, w19
  403de8:	bl	401f30 <memchr@plt>
  403dec:	cbz	x0, 403df8 <ferror@plt+0x1da8>
  403df0:	mov	w8, #0x20                  	// #32
  403df4:	b	403e14 <ferror@plt+0x1dc4>
  403df8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403dfc:	mov	w2, #0x5                   	// #5
  403e00:	add	x0, x0, #0x4c7
  403e04:	mov	w1, w19
  403e08:	bl	401f30 <memchr@plt>
  403e0c:	cbz	x0, 404224 <ferror@plt+0x21d4>
  403e10:	mov	w8, #0x200                 	// #512
  403e14:	str	w8, [x28, #16]
  403e18:	mov	w8, #0x6c6c                	// #27756
  403e1c:	sturb	wzr, [x29, #-17]
  403e20:	sturb	w20, [x29, #-18]
  403e24:	sturh	w8, [x29, #-20]
  403e28:	ldr	w8, [x25, #40]
  403e2c:	cmp	w8, #0x8
  403e30:	b.hi	4045f4 <ferror@plt+0x25a4>  // b.pmore
  403e34:	lsl	w9, w22, w8
  403e38:	mov	w10, #0x116                 	// #278
  403e3c:	tst	w9, w10
  403e40:	b.eq	404214 <ferror@plt+0x21c4>  // b.none
  403e44:	str	w8, [x28, #20]
  403e48:	ldrb	w8, [x21]
  403e4c:	cmp	w8, #0x5f
  403e50:	b.ne	4041f4 <ferror@plt+0x21a4>  // b.any
  403e54:	ldrb	w8, [x21, #1]
  403e58:	ldr	x23, [sp, #48]
  403e5c:	cmp	w8, #0x4c
  403e60:	b.ne	404280 <ferror@plt+0x2230>  // b.any
  403e64:	bl	406a44 <ferror@plt+0x49f4>
  403e68:	cbz	w0, 4041fc <ferror@plt+0x21ac>
  403e6c:	mov	w1, #0x5b                  	// #91
  403e70:	mov	x0, x21
  403e74:	bl	401ee0 <strchr@plt>
  403e78:	mov	x19, x0
  403e7c:	mov	w1, #0x5d                  	// #93
  403e80:	mov	x0, x21
  403e84:	bl	401db0 <strrchr@plt>
  403e88:	mov	x21, x0
  403e8c:	cbz	x19, 404598 <ferror@plt+0x2548>
  403e90:	cbz	x21, 404598 <ferror@plt+0x2548>
  403e94:	add	x0, x19, #0x1
  403e98:	sub	x1, x21, x0
  403e9c:	bl	401ec0 <strndup@plt>
  403ea0:	cbz	x0, 404588 <ferror@plt+0x2538>
  403ea4:	ldr	w20, [x28, #20]
  403ea8:	str	x0, [sp, #32]
  403eac:	stur	x0, [x29, #-8]
  403eb0:	mov	w0, #0x10                  	// #16
  403eb4:	bl	401ca0 <malloc@plt>
  403eb8:	cbz	x0, 4045a0 <ferror@plt+0x2550>
  403ebc:	mov	x23, x0
  403ec0:	mov	w0, #0x1                   	// #1
  403ec4:	mov	w1, #0x38                  	// #56
  403ec8:	bl	401d30 <calloc@plt>
  403ecc:	cbz	x0, 404574 <ferror@plt+0x2524>
  403ed0:	ldr	x9, [sp, #32]
  403ed4:	mov	x24, x0
  403ed8:	stp	x23, x23, [x0]
  403edc:	stp	x0, x0, [x23]
  403ee0:	ldrb	w8, [x9]
  403ee4:	cbz	w8, 404270 <ferror@plt+0x2220>
  403ee8:	sxtw	x10, w20
  403eec:	stur	x10, [x29, #-32]
  403ef0:	neg	w10, w20
  403ef4:	str	x21, [sp, #16]
  403ef8:	stur	w10, [x29, #-36]
  403efc:	mov	x21, x9
  403f00:	b	403f08 <ferror@plt+0x1eb8>
  403f04:	cbz	w8, 40426c <ferror@plt+0x221c>
  403f08:	and	w8, w8, #0xff
  403f0c:	cmp	w8, #0x21
  403f10:	b.ne	403f20 <ferror@plt+0x1ed0>  // b.any
  403f14:	add	x21, x21, #0x1
  403f18:	str	w22, [x24, #48]
  403f1c:	stur	x21, [x29, #-8]
  403f20:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403f24:	mov	x0, x21
  403f28:	add	x1, x1, #0x5e5
  403f2c:	bl	401fa0 <strcspn@plt>
  403f30:	mov	x1, x0
  403f34:	mov	x0, x21
  403f38:	bl	401ec0 <strndup@plt>
  403f3c:	cbz	x0, 404588 <ferror@plt+0x2538>
  403f40:	mov	x19, x0
  403f44:	bl	401b50 <strlen@plt>
  403f48:	add	x22, x21, x0
  403f4c:	mov	x0, x19
  403f50:	stur	x22, [x29, #-8]
  403f54:	bl	4046f8 <ferror@plt+0x26a8>
  403f58:	str	x0, [x24, #16]
  403f5c:	mov	x0, x19
  403f60:	bl	401e80 <free@plt>
  403f64:	ldr	x8, [x24, #16]
  403f68:	cbz	x8, 404264 <ferror@plt+0x2214>
  403f6c:	ldrb	w8, [x22]
  403f70:	cmp	w8, #0x3a
  403f74:	b.ne	403fbc <ferror@plt+0x1f6c>  // b.any
  403f78:	add	x21, x22, #0x1
  403f7c:	stur	x21, [x29, #-8]
  403f80:	ldrb	w8, [x22, #1]
  403f84:	cmp	w8, #0x30
  403f88:	b.ne	403fd0 <ferror@plt+0x1f80>  // b.any
  403f8c:	bl	401fe0 <__errno_location@plt>
  403f90:	str	wzr, [x0]
  403f94:	stur	xzr, [x29, #-16]
  403f98:	ldrb	w8, [x22, #2]
  403f9c:	mov	x19, x0
  403fa0:	orr	w8, w8, #0x20
  403fa4:	cmp	w8, #0x78
  403fa8:	b.ne	404060 <ferror@plt+0x2010>  // b.any
  403fac:	add	x0, x22, #0x3
  403fb0:	sub	x1, x29, #0x10
  403fb4:	mov	w2, #0x10                  	// #16
  403fb8:	b	40406c <ferror@plt+0x201c>
  403fbc:	mov	x21, x24
  403fc0:	str	w20, [x21, #32]!
  403fc4:	mov	w8, #0xffffffff            	// #-1
  403fc8:	str	w8, [x21, #4]
  403fcc:	b	404098 <ferror@plt+0x2048>
  403fd0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403fd4:	mov	w8, #0xffffffff            	// #-1
  403fd8:	mov	x0, x21
  403fdc:	add	x1, x1, #0x5e7
  403fe0:	str	w8, [x24, #36]
  403fe4:	bl	401fa0 <strcspn@plt>
  403fe8:	ldrb	w22, [x21, x0]
  403fec:	strb	wzr, [x21, x0]
  403ff0:	ldur	x21, [x29, #-8]
  403ff4:	mov	x19, x0
  403ff8:	mov	w1, #0x40                  	// #64
  403ffc:	mov	x0, x21
  404000:	bl	401db0 <strrchr@plt>
  404004:	cbz	x0, 404034 <ferror@plt+0x1fe4>
  404008:	cbz	x21, 4045b4 <ferror@plt+0x2564>
  40400c:	ldrb	w8, [x0, #1]
  404010:	sub	x9, x0, #0x1
  404014:	cmp	w8, #0x0
  404018:	csel	x8, x0, x9, eq  // eq = none
  40401c:	sub	x8, x8, x21
  404020:	add	x1, x8, #0x1
  404024:	mov	x0, x21
  404028:	bl	401ec0 <strndup@plt>
  40402c:	cbnz	x0, 404048 <ferror@plt+0x1ff8>
  404030:	b	404588 <ferror@plt+0x2538>
  404034:	cbz	x21, 4045b4 <ferror@plt+0x2564>
  404038:	mov	x0, x21
  40403c:	mov	x1, x19
  404040:	bl	401ec0 <strndup@plt>
  404044:	cbz	x0, 404588 <ferror@plt+0x2538>
  404048:	str	x0, [x24, #40]
  40404c:	strb	w22, [x21, x19]
  404050:	ldr	x0, [x24, #40]
  404054:	bl	401b50 <strlen@plt>
  404058:	add	x22, x21, x0
  40405c:	b	404088 <ferror@plt+0x2038>
  404060:	sub	x1, x29, #0x10
  404064:	mov	w2, #0x8                   	// #8
  404068:	mov	x0, x21
  40406c:	bl	401b40 <strtoul@plt>
  404070:	str	w0, [x24, #36]
  404074:	ldr	w8, [x19]
  404078:	cbnz	w8, 4045d4 <ferror@plt+0x2584>
  40407c:	ldur	x22, [x29, #-16]
  404080:	cmp	x22, x21
  404084:	b.eq	4045d4 <ferror@plt+0x2584>  // b.none
  404088:	mov	x21, x24
  40408c:	str	w20, [x21, #32]!
  404090:	stur	x22, [x29, #-8]
  404094:	cbz	x22, 404188 <ferror@plt+0x2138>
  404098:	ldrb	w8, [x22]
  40409c:	cmp	w8, #0x40
  4040a0:	b.ne	404188 <ferror@plt+0x2138>  // b.any
  4040a4:	bl	401fe0 <__errno_location@plt>
  4040a8:	mov	x19, x0
  4040ac:	str	wzr, [x0]
  4040b0:	add	x0, x22, #0x1
  4040b4:	sub	x1, x29, #0x8
  4040b8:	mov	w2, #0xa                   	// #10
  4040bc:	stur	x0, [x29, #-8]
  4040c0:	bl	401b40 <strtoul@plt>
  4040c4:	str	x0, [x24, #24]
  4040c8:	ldr	w8, [x19]
  4040cc:	cbnz	w8, 4045d4 <ferror@plt+0x2584>
  4040d0:	ldur	x8, [x29, #-8]
  4040d4:	ldrb	w9, [x8]
  4040d8:	cmp	w9, #0x2d
  4040dc:	b.ne	404190 <ferror@plt+0x2140>  // b.any
  4040e0:	add	x0, x8, #0x1
  4040e4:	sub	x1, x29, #0x8
  4040e8:	mov	w2, #0xa                   	// #10
  4040ec:	stur	x0, [x29, #-8]
  4040f0:	str	wzr, [x19]
  4040f4:	bl	401b40 <strtoul@plt>
  4040f8:	ldr	x8, [x24, #24]
  4040fc:	sub	w9, w0, w8
  404100:	add	w22, w9, #0x1
  404104:	str	w22, [x24, #32]
  404108:	ldr	w9, [x19]
  40410c:	cbnz	w9, 4045d4 <ferror@plt+0x2584>
  404110:	tbnz	w22, #31, 4045dc <ferror@plt+0x258c>
  404114:	cmp	w22, w20
  404118:	b.le	404190 <ferror@plt+0x2140>
  40411c:	ldur	x9, [x29, #-32]
  404120:	add	x19, x9, x8
  404124:	mov	w0, #0x1                   	// #1
  404128:	mov	w1, #0x38                  	// #56
  40412c:	bl	401d30 <calloc@plt>
  404130:	cbz	x0, 404574 <ferror@plt+0x2524>
  404134:	ldr	x8, [x24, #48]
  404138:	ldp	q0, q1, [x24]
  40413c:	ldr	q2, [x24, #32]
  404140:	str	x8, [x0, #48]
  404144:	ldr	x8, [x23, #8]
  404148:	str	x0, [x23, #8]
  40414c:	stp	q1, q2, [x0, #16]
  404150:	str	q0, [x0]
  404154:	str	w20, [x0, #32]
  404158:	stp	x23, x8, [x0]
  40415c:	str	x0, [x8]
  404160:	ldur	w8, [x29, #-36]
  404164:	str	x19, [x24, #24]
  404168:	add	w8, w8, w22
  40416c:	str	w8, [x24, #32]
  404170:	ldur	x8, [x29, #-32]
  404174:	sub	w22, w22, w20
  404178:	cmp	w22, w20
  40417c:	add	x19, x19, x8
  404180:	b.gt	404124 <ferror@plt+0x20d4>
  404184:	b	404190 <ferror@plt+0x2140>
  404188:	mov	x8, #0xffffffffffffffff    	// #-1
  40418c:	str	x8, [x24, #24]
  404190:	ldr	x0, [x24, #40]
  404194:	mov	w22, #0x1                   	// #1
  404198:	cbz	x0, 4041ac <ferror@plt+0x215c>
  40419c:	bl	401b50 <strlen@plt>
  4041a0:	ldr	w8, [x21]
  4041a4:	cmp	w8, w0
  4041a8:	b.ne	4045dc <ferror@plt+0x258c>  // b.any
  4041ac:	ldur	x21, [x29, #-8]
  4041b0:	cbz	x21, 40426c <ferror@plt+0x221c>
  4041b4:	ldrb	w8, [x21]
  4041b8:	cmp	w8, #0x2c
  4041bc:	b.ne	403f04 <ferror@plt+0x1eb4>  // b.any
  4041c0:	add	x21, x21, #0x1
  4041c4:	mov	w0, #0x1                   	// #1
  4041c8:	mov	w1, #0x38                  	// #56
  4041cc:	stur	x21, [x29, #-8]
  4041d0:	bl	401d30 <calloc@plt>
  4041d4:	cbz	x0, 404574 <ferror@plt+0x2524>
  4041d8:	ldr	x8, [x23, #8]
  4041dc:	str	x0, [x23, #8]
  4041e0:	mov	x24, x0
  4041e4:	stp	x23, x8, [x0]
  4041e8:	str	x0, [x8]
  4041ec:	ldrb	w8, [x21]
  4041f0:	b	403f04 <ferror@plt+0x1eb4>
  4041f4:	ldr	x23, [sp, #48]
  4041f8:	b	404280 <ferror@plt+0x2230>
  4041fc:	mov	w1, #0x5d                  	// #93
  404200:	mov	x0, x21
  404204:	bl	401db0 <strrchr@plt>
  404208:	cbz	x0, 4045e8 <ferror@plt+0x2598>
  40420c:	add	x21, x0, #0x1
  404210:	b	404280 <ferror@plt+0x2230>
  404214:	cbnz	w8, 4045f4 <ferror@plt+0x25a4>
  404218:	mov	w8, #0x4                   	// #4
  40421c:	str	w8, [x28, #20]
  404220:	b	403e48 <ferror@plt+0x1df8>
  404224:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  404228:	mov	w2, #0x6                   	// #6
  40422c:	add	x0, x0, #0x4cc
  404230:	mov	w1, w19
  404234:	bl	401f30 <memchr@plt>
  404238:	cbz	x0, 404338 <ferror@plt+0x22e8>
  40423c:	mov	w8, #0x10                  	// #16
  404240:	str	w8, [x28, #16]
  404244:	ldr	w8, [x25, #40]
  404248:	cmp	w8, #0x8
  40424c:	b.eq	403e44 <ferror@plt+0x1df4>  // b.none
  404250:	cmp	w8, #0x4
  404254:	b.eq	403e44 <ferror@plt+0x1df4>  // b.none
  404258:	cbnz	w8, 4045f4 <ferror@plt+0x25a4>
  40425c:	mov	w8, #0x8                   	// #8
  404260:	b	403e44 <ferror@plt+0x1df4>
  404264:	mov	x23, xzr
  404268:	mov	w22, #0x1                   	// #1
  40426c:	ldr	x21, [sp, #16]
  404270:	str	x23, [x28, #32]
  404274:	ldr	x24, [sp, #24]
  404278:	ldr	x23, [sp, #48]
  40427c:	add	x21, x21, #0x1
  404280:	ldrb	w20, [x21]
  404284:	mov	x0, x27
  404288:	strb	wzr, [x26]
  40428c:	bl	401b50 <strlen@plt>
  404290:	mov	x19, x0
  404294:	sub	x0, x29, #0x14
  404298:	bl	401b50 <strlen@plt>
  40429c:	add	x8, x19, x0
  4042a0:	add	x19, x8, #0x1
  4042a4:	mov	x0, x19
  4042a8:	bl	401ca0 <malloc@plt>
  4042ac:	cbz	x19, 4042b4 <ferror@plt+0x2264>
  4042b0:	cbz	x0, 404600 <ferror@plt+0x25b0>
  4042b4:	mov	x1, x27
  4042b8:	str	x0, [x28, #40]
  4042bc:	bl	401f10 <strcpy@plt>
  4042c0:	ldr	x0, [x28, #40]
  4042c4:	sub	x1, x29, #0x14
  4042c8:	bl	401cf0 <strcat@plt>
  4042cc:	strb	w20, [x21]
  4042d0:	ldr	x8, [x28, #40]
  4042d4:	ldrb	w9, [x28, #16]
  4042d8:	sub	x10, x26, x27
  4042dc:	add	x8, x8, x10
  4042e0:	str	x8, [x28, #24]
  4042e4:	tbnz	w9, #0, 40431c <ferror@plt+0x22cc>
  4042e8:	ldr	w8, [x25, #40]
  4042ec:	ldur	x20, [x29, #-48]
  4042f0:	mov	x19, #0x1                   	// #1
  4042f4:	movk	x19, #0x2809, lsl #32
  4042f8:	movk	x19, #0x3ff, lsl #48
  4042fc:	cbz	w8, 404310 <ferror@plt+0x22c0>
  404300:	ldur	w8, [x29, #-52]
  404304:	cbnz	w8, 404614 <ferror@plt+0x25c4>
  404308:	mov	w8, #0x1                   	// #1
  40430c:	stur	w8, [x29, #-52]
  404310:	ldrb	w8, [x21]
  404314:	cbnz	w8, 403c94 <ferror@plt+0x1c44>
  404318:	b	404454 <ferror@plt+0x2404>
  40431c:	ldur	x20, [x29, #-48]
  404320:	mov	x19, #0x1                   	// #1
  404324:	movk	x19, #0x2809, lsl #32
  404328:	movk	x19, #0x3ff, lsl #48
  40432c:	ldrb	w8, [x21]
  404330:	cbnz	w8, 403c94 <ferror@plt+0x1c44>
  404334:	b	404454 <ferror@plt+0x2404>
  404338:	cmp	w20, #0x5f
  40433c:	b.eq	404368 <ferror@plt+0x2318>  // b.none
  404340:	cmp	w20, #0x73
  404344:	b.ne	404634 <ferror@plt+0x25e4>  // b.any
  404348:	cmp	w23, #0x1
  40434c:	mov	w8, #0x80                  	// #128
  404350:	str	w8, [x28, #16]
  404354:	b.eq	40439c <ferror@plt+0x234c>  // b.none
  404358:	cmp	w23, #0x2
  40435c:	b.eq	4043a4 <ferror@plt+0x2354>  // b.none
  404360:	cbnz	w23, 403e48 <ferror@plt+0x1df8>
  404364:	b	404640 <ferror@plt+0x25f0>
  404368:	ldrsb	w9, [x26, #1]
  40436c:	sub	w8, w9, #0x61
  404370:	cmp	w8, #0x14
  404374:	b.hi	4043b0 <ferror@plt+0x2360>  // b.pmore
  404378:	adrp	x11, 408000 <ferror@plt+0x5fb0>
  40437c:	add	x11, x11, #0x4a2
  404380:	adr	x9, 404390 <ferror@plt+0x2340>
  404384:	ldrb	w10, [x11, x8]
  404388:	add	x9, x9, x10, lsl #2
  40438c:	br	x9
  404390:	mov	w8, #0x4                   	// #4
  404394:	str	w8, [x28, #16]
  404398:	b	404424 <ferror@plt+0x23d4>
  40439c:	ldr	w8, [x25, #40]
  4043a0:	b	403e44 <ferror@plt+0x1df4>
  4043a4:	ldr	x8, [sp, #8]
  4043a8:	str	w8, [x28, #20]
  4043ac:	b	403e48 <ferror@plt+0x1df8>
  4043b0:	cmp	w9, #0x41
  4043b4:	b.ne	404644 <ferror@plt+0x25f4>  // b.any
  4043b8:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4043bc:	str	x25, [x8, #808]
  4043c0:	ldr	w8, [x25, #32]
  4043c4:	orr	w8, w8, #0x1
  4043c8:	str	w8, [x25, #32]
  4043cc:	str	w22, [x28, #16]
  4043d0:	ldrsb	w19, [x26, #2]
  4043d4:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4043d8:	mov	w2, #0x4                   	// #4
  4043dc:	add	x0, x0, #0x4d9
  4043e0:	mov	w1, w19
  4043e4:	bl	401f30 <memchr@plt>
  4043e8:	cbz	x0, 404650 <ferror@plt+0x2600>
  4043ec:	and	w8, w19, #0xff
  4043f0:	mov	w9, #0x6c6c                	// #27756
  4043f4:	add	x21, x26, #0x3
  4043f8:	sturh	w9, [x29, #-20]
  4043fc:	sturb	w8, [x29, #-18]
  404400:	sturb	wzr, [x29, #-17]
  404404:	b	403e48 <ferror@plt+0x1df8>
  404408:	mov	w8, #0x40                  	// #64
  40440c:	str	w8, [x28, #16]
  404410:	mov	w8, #0x63                  	// #99
  404414:	sturb	w8, [x29, #-20]
  404418:	b	404424 <ferror@plt+0x23d4>
  40441c:	mov	w8, #0x100                 	// #256
  404420:	str	w8, [x28, #16]
  404424:	ldr	w8, [x25, #40]
  404428:	cmp	w8, #0x1
  40442c:	b.hi	40465c <ferror@plt+0x260c>  // b.pmore
  404430:	add	x21, x26, #0x2
  404434:	str	w22, [x28, #20]
  404438:	b	403e48 <ferror@plt+0x1df8>
  40443c:	mov	x0, x27
  404440:	bl	401d80 <strdup@plt>
  404444:	cbz	x0, 404588 <ferror@plt+0x2538>
  404448:	mov	w8, #0x400                 	// #1024
  40444c:	str	x0, [x28, #40]
  404450:	str	w8, [x28, #16]
  404454:	ldr	w8, [x25, #40]
  404458:	cbnz	w8, 403c74 <ferror@plt+0x1c24>
  40445c:	mov	x8, x25
  404460:	ldr	x9, [x8, #16]!
  404464:	cmp	x9, x8
  404468:	b.eq	403c74 <ferror@plt+0x1c24>  // b.none
  40446c:	mov	w10, wzr
  404470:	ldr	w11, [x9, #20]
  404474:	ldr	x9, [x9]
  404478:	add	w10, w10, w11
  40447c:	cmp	x9, x8
  404480:	b.ne	404470 <ferror@plt+0x2420>  // b.any
  404484:	str	w10, [x25, #40]
  404488:	b	403c74 <ferror@plt+0x1c24>
  40448c:	ldr	x19, [x23]
  404490:	cmp	x19, x23
  404494:	b.eq	404554 <ferror@plt+0x2504>  // b.none
  404498:	ldr	x20, [x24, #24]
  40449c:	b	4044ac <ferror@plt+0x245c>
  4044a0:	ldr	x19, [x19]
  4044a4:	cmp	x19, x23
  4044a8:	b.eq	404554 <ferror@plt+0x2504>  // b.none
  4044ac:	cmp	x20, x19
  4044b0:	b.ne	4044e8 <ferror@plt+0x2498>  // b.any
  4044b4:	ldr	x9, [sp, #40]
  4044b8:	ldrsw	x8, [x24, #32]
  4044bc:	ldr	x9, [x9, #16]
  4044c0:	subs	x8, x9, x8
  4044c4:	b.le	4044e8 <ferror@plt+0x2498>
  4044c8:	ldrb	w9, [x20, #32]
  4044cc:	tbnz	w9, #1, 4044e8 <ferror@plt+0x2498>
  4044d0:	ldrsw	x9, [x20, #40]
  4044d4:	cbz	w9, 4044e8 <ferror@plt+0x2498>
  4044d8:	ldr	w10, [x19, #36]
  4044dc:	sdiv	x8, x8, x9
  4044e0:	add	w8, w10, w8
  4044e4:	str	w8, [x19, #36]
  4044e8:	ldr	w8, [x19, #36]
  4044ec:	cmp	w8, #0x2
  4044f0:	b.lt	4044a0 <ferror@plt+0x2450>  // b.tstop
  4044f4:	mov	x8, x19
  4044f8:	ldr	x9, [x8, #16]!
  4044fc:	cmp	x9, x8
  404500:	b.eq	4044a0 <ferror@plt+0x2450>  // b.none
  404504:	ldr	x21, [x19, #24]
  404508:	cmp	x21, x8
  40450c:	b.eq	4044a0 <ferror@plt+0x2450>  // b.none
  404510:	cbz	x21, 4044a0 <ferror@plt+0x2450>
  404514:	ldr	x9, [x21, #40]
  404518:	ldrb	w8, [x9]
  40451c:	cbz	w8, 4044a0 <ferror@plt+0x2450>
  404520:	sub	x22, x9, #0x1
  404524:	mov	w23, w8
  404528:	ldrb	w8, [x22, #2]
  40452c:	add	x22, x22, #0x1
  404530:	cbnz	w8, 404524 <ferror@plt+0x24d4>
  404534:	bl	401e50 <__ctype_b_loc@plt>
  404538:	ldr	x8, [x0]
  40453c:	sxtb	x9, w23
  404540:	ldr	x23, [sp, #48]
  404544:	ldrh	w8, [x8, x9, lsl #1]
  404548:	tbz	w8, #13, 4044a0 <ferror@plt+0x2450>
  40454c:	str	x22, [x21, #48]
  404550:	b	4044a0 <ferror@plt+0x2450>
  404554:	ldp	x20, x19, [sp, #192]
  404558:	ldp	x22, x21, [sp, #176]
  40455c:	ldp	x24, x23, [sp, #160]
  404560:	ldp	x26, x25, [sp, #144]
  404564:	ldp	x28, x27, [sp, #128]
  404568:	ldp	x29, x30, [sp, #112]
  40456c:	add	sp, sp, #0xd0
  404570:	ret
  404574:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  404578:	add	x1, x1, #0xbc6
  40457c:	mov	w0, #0x1                   	// #1
  404580:	mov	w2, #0x38                  	// #56
  404584:	bl	402030 <err@plt>
  404588:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40458c:	add	x1, x1, #0x536
  404590:	mov	w0, #0x1                   	// #1
  404594:	bl	402030 <err@plt>
  404598:	mov	x0, x21
  40459c:	bl	4046c4 <ferror@plt+0x2674>
  4045a0:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4045a4:	add	x1, x1, #0xbc6
  4045a8:	mov	w0, #0x1                   	// #1
  4045ac:	mov	w2, #0x10                  	// #16
  4045b0:	bl	402030 <err@plt>
  4045b4:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4045b8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4045bc:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4045c0:	add	x0, x0, #0x51f
  4045c4:	add	x1, x1, #0x523
  4045c8:	add	x3, x3, #0x5c0
  4045cc:	mov	w2, #0x58                  	// #88
  4045d0:	bl	401fd0 <__assert_fail@plt>
  4045d4:	ldr	x0, [sp, #32]
  4045d8:	bl	403a28 <ferror@plt+0x19d8>
  4045dc:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4045e0:	add	x0, x0, #0x4dd
  4045e4:	bl	404668 <ferror@plt+0x2618>
  4045e8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4045ec:	add	x0, x0, #0x4dd
  4045f0:	bl	4046c4 <ferror@plt+0x2674>
  4045f4:	mov	x0, x26
  4045f8:	strb	wzr, [x26, #1]
  4045fc:	bl	404668 <ferror@plt+0x2618>
  404600:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  404604:	add	x1, x1, #0xbc6
  404608:	mov	w0, #0x1                   	// #1
  40460c:	mov	x2, x19
  404610:	bl	402030 <err@plt>
  404614:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404618:	add	x1, x1, #0x4e0
  40461c:	mov	w2, #0x5                   	// #5
  404620:	mov	x0, xzr
  404624:	bl	401f60 <dcgettext@plt>
  404628:	mov	x1, x0
  40462c:	mov	w0, #0x1                   	// #1
  404630:	bl	401f90 <errx@plt>
  404634:	mov	x0, x26
  404638:	strb	wzr, [x26, #1]
  40463c:	bl	4046c4 <ferror@plt+0x2674>
  404640:	bl	40469c <ferror@plt+0x264c>
  404644:	mov	x0, x26
  404648:	strb	wzr, [x26, #2]
  40464c:	bl	4046c4 <ferror@plt+0x2674>
  404650:	mov	x0, x26
  404654:	strb	wzr, [x26, #3]
  404658:	bl	4046c4 <ferror@plt+0x2674>
  40465c:	mov	x0, x26
  404660:	strb	wzr, [x26, #2]
  404664:	bl	404668 <ferror@plt+0x2618>
  404668:	stp	x29, x30, [sp, #-32]!
  40466c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404670:	str	x19, [sp, #16]
  404674:	mov	x19, x0
  404678:	add	x1, x1, #0x54e
  40467c:	mov	w2, #0x5                   	// #5
  404680:	mov	x0, xzr
  404684:	mov	x29, sp
  404688:	bl	401f60 <dcgettext@plt>
  40468c:	mov	x1, x0
  404690:	mov	w0, #0x1                   	// #1
  404694:	mov	x2, x19
  404698:	bl	401f90 <errx@plt>
  40469c:	stp	x29, x30, [sp, #-16]!
  4046a0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4046a4:	add	x1, x1, #0x579
  4046a8:	mov	w2, #0x5                   	// #5
  4046ac:	mov	x0, xzr
  4046b0:	mov	x29, sp
  4046b4:	bl	401f60 <dcgettext@plt>
  4046b8:	mov	x1, x0
  4046bc:	mov	w0, #0x1                   	// #1
  4046c0:	bl	401f90 <errx@plt>
  4046c4:	stp	x29, x30, [sp, #-32]!
  4046c8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4046cc:	str	x19, [sp, #16]
  4046d0:	mov	x19, x0
  4046d4:	add	x1, x1, #0x5a2
  4046d8:	mov	w2, #0x5                   	// #5
  4046dc:	mov	x0, xzr
  4046e0:	mov	x29, sp
  4046e4:	bl	401f60 <dcgettext@plt>
  4046e8:	mov	x1, x0
  4046ec:	mov	w0, #0x1                   	// #1
  4046f0:	mov	x2, x19
  4046f4:	bl	401f90 <errx@plt>
  4046f8:	stp	x29, x30, [sp, #-64]!
  4046fc:	stp	x24, x23, [sp, #16]
  404700:	stp	x22, x21, [sp, #32]
  404704:	stp	x20, x19, [sp, #48]
  404708:	mov	x29, sp
  40470c:	cbz	x0, 404770 <ferror@plt+0x2720>
  404710:	adrp	x20, 418000 <ferror@plt+0x15fb0>
  404714:	mov	x19, x0
  404718:	mov	x21, xzr
  40471c:	mov	w22, #0x15                  	// #21
  404720:	add	x20, x20, #0xc88
  404724:	b	40473c <ferror@plt+0x26ec>
  404728:	add	x21, x23, #0x1
  40472c:	mov	x23, x22
  404730:	cmp	x21, x23
  404734:	mov	x22, x23
  404738:	b.cs	40476c <ferror@plt+0x271c>  // b.hs, b.nlast
  40473c:	add	x8, x22, x21
  404740:	lsr	x23, x8, #1
  404744:	add	x24, x20, x23, lsl #4
  404748:	ldr	x1, [x24]
  40474c:	mov	x0, x19
  404750:	bl	401e30 <strcmp@plt>
  404754:	tbnz	w0, #31, 404730 <ferror@plt+0x26e0>
  404758:	cbnz	w0, 404728 <ferror@plt+0x26d8>
  40475c:	cbz	x24, 40476c <ferror@plt+0x271c>
  404760:	add	x8, x20, x23, lsl #4
  404764:	ldr	x0, [x8, #8]
  404768:	b	404770 <ferror@plt+0x2720>
  40476c:	mov	x0, xzr
  404770:	ldp	x20, x19, [sp, #48]
  404774:	ldp	x22, x21, [sp, #32]
  404778:	ldp	x24, x23, [sp, #16]
  40477c:	ldp	x29, x30, [sp], #64
  404780:	ret
  404784:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  404788:	str	w0, [x8, #692]
  40478c:	ret
  404790:	sub	sp, sp, #0x70
  404794:	stp	x29, x30, [sp, #16]
  404798:	stp	x28, x27, [sp, #32]
  40479c:	stp	x26, x25, [sp, #48]
  4047a0:	stp	x24, x23, [sp, #64]
  4047a4:	stp	x22, x21, [sp, #80]
  4047a8:	stp	x20, x19, [sp, #96]
  4047ac:	add	x29, sp, #0x10
  4047b0:	str	xzr, [x1]
  4047b4:	cbz	x0, 4047f8 <ferror@plt+0x27a8>
  4047b8:	ldrb	w22, [x0]
  4047bc:	mov	x20, x0
  4047c0:	cbz	x22, 4047f8 <ferror@plt+0x27a8>
  4047c4:	mov	x21, x2
  4047c8:	mov	x19, x1
  4047cc:	bl	401e50 <__ctype_b_loc@plt>
  4047d0:	ldr	x8, [x0]
  4047d4:	mov	x23, x0
  4047d8:	ldrh	w9, [x8, x22, lsl #1]
  4047dc:	tbz	w9, #13, 4047f0 <ferror@plt+0x27a0>
  4047e0:	add	x9, x20, #0x1
  4047e4:	ldrb	w22, [x9], #1
  4047e8:	ldrh	w10, [x8, x22, lsl #1]
  4047ec:	tbnz	w10, #13, 4047e4 <ferror@plt+0x2794>
  4047f0:	cmp	w22, #0x2d
  4047f4:	b.ne	40482c <ferror@plt+0x27dc>  // b.any
  4047f8:	mov	w22, #0xffffffea            	// #-22
  4047fc:	neg	w19, w22
  404800:	bl	401fe0 <__errno_location@plt>
  404804:	str	w19, [x0]
  404808:	mov	w0, w22
  40480c:	ldp	x20, x19, [sp, #96]
  404810:	ldp	x22, x21, [sp, #80]
  404814:	ldp	x24, x23, [sp, #64]
  404818:	ldp	x26, x25, [sp, #48]
  40481c:	ldp	x28, x27, [sp, #32]
  404820:	ldp	x29, x30, [sp, #16]
  404824:	add	sp, sp, #0x70
  404828:	ret
  40482c:	bl	401fe0 <__errno_location@plt>
  404830:	mov	x24, x0
  404834:	str	wzr, [x0]
  404838:	add	x1, sp, #0x8
  40483c:	mov	x0, x20
  404840:	mov	w2, wzr
  404844:	mov	w3, wzr
  404848:	str	xzr, [sp, #8]
  40484c:	bl	401d20 <__strtoul_internal@plt>
  404850:	ldr	x25, [sp, #8]
  404854:	ldr	w8, [x24]
  404858:	cmp	x25, x20
  40485c:	b.eq	4049dc <ferror@plt+0x298c>  // b.none
  404860:	add	x9, x0, #0x1
  404864:	mov	x20, x0
  404868:	cmp	x9, #0x1
  40486c:	b.hi	404874 <ferror@plt+0x2824>  // b.pmore
  404870:	cbnz	w8, 4049e0 <ferror@plt+0x2990>
  404874:	cbz	x25, 4049ec <ferror@plt+0x299c>
  404878:	ldrb	w8, [x25]
  40487c:	cbz	w8, 4049ec <ferror@plt+0x299c>
  404880:	mov	w27, wzr
  404884:	mov	x28, xzr
  404888:	b	404898 <ferror@plt+0x2848>
  40488c:	mov	x28, xzr
  404890:	str	x22, [sp, #8]
  404894:	mov	x25, x22
  404898:	ldrb	w8, [x25, #1]
  40489c:	cmp	w8, #0x61
  4048a0:	b.le	4048d0 <ferror@plt+0x2880>
  4048a4:	cmp	w8, #0x62
  4048a8:	b.eq	4048d8 <ferror@plt+0x2888>  // b.none
  4048ac:	cmp	w8, #0x69
  4048b0:	b.ne	4048e8 <ferror@plt+0x2898>  // b.any
  4048b4:	ldrb	w8, [x25, #2]
  4048b8:	orr	w8, w8, #0x20
  4048bc:	cmp	w8, #0x62
  4048c0:	b.ne	4048e8 <ferror@plt+0x2898>  // b.any
  4048c4:	ldrb	w8, [x25, #3]
  4048c8:	cbnz	w8, 4048e8 <ferror@plt+0x2898>
  4048cc:	b	4049fc <ferror@plt+0x29ac>
  4048d0:	cmp	w8, #0x42
  4048d4:	b.ne	4048e4 <ferror@plt+0x2894>  // b.any
  4048d8:	ldrb	w8, [x25, #2]
  4048dc:	cbnz	w8, 4048e8 <ferror@plt+0x2898>
  4048e0:	b	404a04 <ferror@plt+0x29b4>
  4048e4:	cbz	w8, 4049fc <ferror@plt+0x29ac>
  4048e8:	bl	401c50 <localeconv@plt>
  4048ec:	cbz	x0, 40490c <ferror@plt+0x28bc>
  4048f0:	ldr	x22, [x0]
  4048f4:	cbz	x22, 404918 <ferror@plt+0x28c8>
  4048f8:	mov	x0, x22
  4048fc:	bl	401b50 <strlen@plt>
  404900:	mov	x26, x0
  404904:	mov	w8, #0x1                   	// #1
  404908:	b	404920 <ferror@plt+0x28d0>
  40490c:	mov	w8, wzr
  404910:	mov	x22, xzr
  404914:	b	40491c <ferror@plt+0x28cc>
  404918:	mov	w8, wzr
  40491c:	mov	x26, xzr
  404920:	cbnz	x28, 4047f8 <ferror@plt+0x27a8>
  404924:	ldrb	w9, [x25]
  404928:	eor	w8, w8, #0x1
  40492c:	cmp	w9, #0x0
  404930:	cset	w9, eq  // eq = none
  404934:	orr	w8, w8, w9
  404938:	tbnz	w8, #0, 4047f8 <ferror@plt+0x27a8>
  40493c:	mov	x0, x22
  404940:	mov	x1, x25
  404944:	mov	x2, x26
  404948:	bl	401cc0 <strncmp@plt>
  40494c:	cbnz	w0, 4047f8 <ferror@plt+0x27a8>
  404950:	add	x22, x25, x26
  404954:	ldrb	w8, [x22]
  404958:	cmp	w8, #0x30
  40495c:	b.ne	404970 <ferror@plt+0x2920>  // b.any
  404960:	ldrb	w8, [x22, #1]!
  404964:	add	w27, w27, #0x1
  404968:	cmp	w8, #0x30
  40496c:	b.eq	404960 <ferror@plt+0x2910>  // b.none
  404970:	ldr	x9, [x23]
  404974:	sxtb	x8, w8
  404978:	ldrh	w8, [x9, x8, lsl #1]
  40497c:	tbz	w8, #11, 40488c <ferror@plt+0x283c>
  404980:	add	x1, sp, #0x8
  404984:	mov	x0, x22
  404988:	mov	w2, wzr
  40498c:	mov	w3, wzr
  404990:	str	wzr, [x24]
  404994:	str	xzr, [sp, #8]
  404998:	bl	401d20 <__strtoul_internal@plt>
  40499c:	ldr	x25, [sp, #8]
  4049a0:	ldr	w8, [x24]
  4049a4:	cmp	x25, x22
  4049a8:	b.eq	4049dc <ferror@plt+0x298c>  // b.none
  4049ac:	add	x9, x0, #0x1
  4049b0:	cmp	x9, #0x1
  4049b4:	b.hi	4049bc <ferror@plt+0x296c>  // b.pmore
  4049b8:	cbnz	w8, 4049e0 <ferror@plt+0x2990>
  4049bc:	mov	x28, xzr
  4049c0:	cbz	x0, 404898 <ferror@plt+0x2848>
  4049c4:	cbz	x25, 4047f8 <ferror@plt+0x27a8>
  4049c8:	ldrb	w8, [x25]
  4049cc:	mov	w22, #0xffffffea            	// #-22
  4049d0:	mov	x28, x0
  4049d4:	cbnz	w8, 404898 <ferror@plt+0x2848>
  4049d8:	b	4047fc <ferror@plt+0x27ac>
  4049dc:	cbz	w8, 4047f8 <ferror@plt+0x27a8>
  4049e0:	neg	w22, w8
  4049e4:	tbz	w22, #31, 404808 <ferror@plt+0x27b8>
  4049e8:	b	4047fc <ferror@plt+0x27ac>
  4049ec:	mov	w22, wzr
  4049f0:	str	x20, [x19]
  4049f4:	tbz	w22, #31, 404808 <ferror@plt+0x27b8>
  4049f8:	b	4047fc <ferror@plt+0x27ac>
  4049fc:	mov	w24, #0x400                 	// #1024
  404a00:	b	404a08 <ferror@plt+0x29b8>
  404a04:	mov	w24, #0x3e8                 	// #1000
  404a08:	ldrsb	w22, [x25]
  404a0c:	adrp	x23, 408000 <ferror@plt+0x5fb0>
  404a10:	add	x23, x23, #0x6f6
  404a14:	mov	w2, #0x9                   	// #9
  404a18:	mov	x0, x23
  404a1c:	mov	w1, w22
  404a20:	bl	401f30 <memchr@plt>
  404a24:	cbnz	x0, 404a44 <ferror@plt+0x29f4>
  404a28:	adrp	x23, 408000 <ferror@plt+0x5fb0>
  404a2c:	add	x23, x23, #0x6ff
  404a30:	mov	w2, #0x9                   	// #9
  404a34:	mov	x0, x23
  404a38:	mov	w1, w22
  404a3c:	bl	401f30 <memchr@plt>
  404a40:	cbz	x0, 4047f8 <ferror@plt+0x27a8>
  404a44:	sub	w8, w0, w23
  404a48:	adds	w8, w8, #0x1
  404a4c:	b.cs	404a70 <ferror@plt+0x2a20>  // b.hs, b.nlast
  404a50:	mvn	w9, w0
  404a54:	add	w9, w9, w23
  404a58:	umulh	x10, x24, x20
  404a5c:	cmp	xzr, x10
  404a60:	b.ne	404a78 <ferror@plt+0x2a28>  // b.any
  404a64:	adds	w9, w9, #0x1
  404a68:	mul	x20, x20, x24
  404a6c:	b.cc	404a58 <ferror@plt+0x2a08>  // b.lo, b.ul, b.last
  404a70:	mov	w22, wzr
  404a74:	b	404a7c <ferror@plt+0x2a2c>
  404a78:	mov	w22, #0xffffffde            	// #-34
  404a7c:	cbz	x21, 404a84 <ferror@plt+0x2a34>
  404a80:	str	w8, [x21]
  404a84:	cbz	x28, 4049f0 <ferror@plt+0x29a0>
  404a88:	cbz	w8, 4049f0 <ferror@plt+0x29a0>
  404a8c:	mvn	w8, w0
  404a90:	add	w9, w8, w23
  404a94:	mov	w8, #0x1                   	// #1
  404a98:	umulh	x10, x24, x8
  404a9c:	cmp	xzr, x10
  404aa0:	b.ne	404ab0 <ferror@plt+0x2a60>  // b.any
  404aa4:	adds	w9, w9, #0x1
  404aa8:	mul	x8, x8, x24
  404aac:	b.cc	404a98 <ferror@plt+0x2a48>  // b.lo, b.ul, b.last
  404ab0:	mov	w9, #0xa                   	// #10
  404ab4:	cmp	x28, #0xb
  404ab8:	b.cc	404acc <ferror@plt+0x2a7c>  // b.lo, b.ul, b.last
  404abc:	add	x9, x9, x9, lsl #2
  404ac0:	lsl	x9, x9, #1
  404ac4:	cmp	x9, x28
  404ac8:	b.cc	404abc <ferror@plt+0x2a6c>  // b.lo, b.ul, b.last
  404acc:	cmp	w27, #0x1
  404ad0:	b.lt	404b7c <ferror@plt+0x2b2c>  // b.tstop
  404ad4:	cmp	w27, #0x3
  404ad8:	b.hi	404ae4 <ferror@plt+0x2a94>  // b.pmore
  404adc:	mov	w10, wzr
  404ae0:	b	404b68 <ferror@plt+0x2b18>
  404ae4:	mov	w10, #0x1                   	// #1
  404ae8:	dup	v0.2d, x10
  404aec:	and	w10, w27, #0xfffffffc
  404af0:	mov	v1.16b, v0.16b
  404af4:	mov	v1.d[0], x9
  404af8:	mov	w9, w10
  404afc:	fmov	x12, d1
  404b00:	mov	x11, v1.d[1]
  404b04:	add	x12, x12, x12, lsl #2
  404b08:	fmov	x13, d0
  404b0c:	lsl	x12, x12, #1
  404b10:	add	x11, x11, x11, lsl #2
  404b14:	add	x13, x13, x13, lsl #2
  404b18:	mov	x14, v0.d[1]
  404b1c:	fmov	d1, x12
  404b20:	lsl	x11, x11, #1
  404b24:	lsl	x13, x13, #1
  404b28:	mov	v1.d[1], x11
  404b2c:	add	x11, x14, x14, lsl #2
  404b30:	fmov	d0, x13
  404b34:	lsl	x11, x11, #1
  404b38:	subs	w9, w9, #0x4
  404b3c:	mov	v0.d[1], x11
  404b40:	b.ne	404afc <ferror@plt+0x2aac>  // b.any
  404b44:	mov	x9, v1.d[1]
  404b48:	mov	x11, v0.d[1]
  404b4c:	fmov	x12, d1
  404b50:	fmov	x13, d0
  404b54:	mul	x12, x13, x12
  404b58:	mul	x9, x11, x9
  404b5c:	cmp	w27, w10
  404b60:	mul	x9, x12, x9
  404b64:	b.eq	404b7c <ferror@plt+0x2b2c>  // b.none
  404b68:	sub	w10, w27, w10
  404b6c:	add	x9, x9, x9, lsl #2
  404b70:	subs	w10, w10, #0x1
  404b74:	lsl	x9, x9, #1
  404b78:	b.ne	404b6c <ferror@plt+0x2b1c>  // b.any
  404b7c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404b80:	mov	w12, #0x1                   	// #1
  404b84:	movk	x10, #0xcccd
  404b88:	mov	w11, #0xa                   	// #10
  404b8c:	b	404ba0 <ferror@plt+0x2b50>
  404b90:	cmp	x28, #0x9
  404b94:	mov	x28, x13
  404b98:	mov	x12, x14
  404b9c:	b.ls	4049f0 <ferror@plt+0x29a0>  // b.plast
  404ba0:	umulh	x13, x28, x10
  404ba4:	lsr	x13, x13, #3
  404ba8:	add	x14, x12, x12, lsl #2
  404bac:	msub	x15, x13, x11, x28
  404bb0:	lsl	x14, x14, #1
  404bb4:	cbz	x15, 404b90 <ferror@plt+0x2b40>
  404bb8:	udiv	x12, x9, x12
  404bbc:	udiv	x12, x12, x15
  404bc0:	udiv	x12, x8, x12
  404bc4:	add	x20, x12, x20
  404bc8:	b	404b90 <ferror@plt+0x2b40>
  404bcc:	mov	x2, xzr
  404bd0:	b	404790 <ferror@plt+0x2740>
  404bd4:	stp	x29, x30, [sp, #-48]!
  404bd8:	stp	x20, x19, [sp, #32]
  404bdc:	mov	x20, x1
  404be0:	mov	x19, x0
  404be4:	str	x21, [sp, #16]
  404be8:	mov	x29, sp
  404bec:	cbz	x0, 404c20 <ferror@plt+0x2bd0>
  404bf0:	ldrb	w21, [x19]
  404bf4:	mov	x8, x19
  404bf8:	cbz	w21, 404c24 <ferror@plt+0x2bd4>
  404bfc:	bl	401e50 <__ctype_b_loc@plt>
  404c00:	ldr	x9, [x0]
  404c04:	mov	x8, x19
  404c08:	and	x10, x21, #0xff
  404c0c:	ldrh	w10, [x9, x10, lsl #1]
  404c10:	tbz	w10, #11, 404c24 <ferror@plt+0x2bd4>
  404c14:	ldrb	w21, [x8, #1]!
  404c18:	cbnz	w21, 404c08 <ferror@plt+0x2bb8>
  404c1c:	b	404c24 <ferror@plt+0x2bd4>
  404c20:	mov	x8, xzr
  404c24:	cbz	x20, 404c2c <ferror@plt+0x2bdc>
  404c28:	str	x8, [x20]
  404c2c:	cmp	x8, x19
  404c30:	b.ls	404c44 <ferror@plt+0x2bf4>  // b.plast
  404c34:	ldrb	w8, [x8]
  404c38:	cmp	w8, #0x0
  404c3c:	cset	w0, eq  // eq = none
  404c40:	b	404c48 <ferror@plt+0x2bf8>
  404c44:	mov	w0, wzr
  404c48:	ldp	x20, x19, [sp, #32]
  404c4c:	ldr	x21, [sp, #16]
  404c50:	ldp	x29, x30, [sp], #48
  404c54:	ret
  404c58:	stp	x29, x30, [sp, #-48]!
  404c5c:	stp	x20, x19, [sp, #32]
  404c60:	mov	x20, x1
  404c64:	mov	x19, x0
  404c68:	str	x21, [sp, #16]
  404c6c:	mov	x29, sp
  404c70:	cbz	x0, 404ca4 <ferror@plt+0x2c54>
  404c74:	ldrb	w21, [x19]
  404c78:	mov	x8, x19
  404c7c:	cbz	w21, 404ca8 <ferror@plt+0x2c58>
  404c80:	bl	401e50 <__ctype_b_loc@plt>
  404c84:	ldr	x9, [x0]
  404c88:	mov	x8, x19
  404c8c:	and	x10, x21, #0xff
  404c90:	ldrh	w10, [x9, x10, lsl #1]
  404c94:	tbz	w10, #12, 404ca8 <ferror@plt+0x2c58>
  404c98:	ldrb	w21, [x8, #1]!
  404c9c:	cbnz	w21, 404c8c <ferror@plt+0x2c3c>
  404ca0:	b	404ca8 <ferror@plt+0x2c58>
  404ca4:	mov	x8, xzr
  404ca8:	cbz	x20, 404cb0 <ferror@plt+0x2c60>
  404cac:	str	x8, [x20]
  404cb0:	cmp	x8, x19
  404cb4:	b.ls	404cc8 <ferror@plt+0x2c78>  // b.plast
  404cb8:	ldrb	w8, [x8]
  404cbc:	cmp	w8, #0x0
  404cc0:	cset	w0, eq  // eq = none
  404cc4:	b	404ccc <ferror@plt+0x2c7c>
  404cc8:	mov	w0, wzr
  404ccc:	ldp	x20, x19, [sp, #32]
  404cd0:	ldr	x21, [sp, #16]
  404cd4:	ldp	x29, x30, [sp], #48
  404cd8:	ret
  404cdc:	sub	sp, sp, #0x110
  404ce0:	stp	x29, x30, [sp, #208]
  404ce4:	add	x29, sp, #0xd0
  404ce8:	mov	x8, #0xffffffffffffffd0    	// #-48
  404cec:	mov	x9, sp
  404cf0:	sub	x10, x29, #0x50
  404cf4:	stp	x28, x23, [sp, #224]
  404cf8:	stp	x22, x21, [sp, #240]
  404cfc:	stp	x20, x19, [sp, #256]
  404d00:	mov	x20, x1
  404d04:	mov	x19, x0
  404d08:	movk	x8, #0xff80, lsl #32
  404d0c:	add	x11, x29, #0x40
  404d10:	add	x9, x9, #0x80
  404d14:	add	x22, x10, #0x30
  404d18:	mov	w23, #0xffffffd0            	// #-48
  404d1c:	stp	x2, x3, [x29, #-80]
  404d20:	stp	x4, x5, [x29, #-64]
  404d24:	stp	x6, x7, [x29, #-48]
  404d28:	stp	q1, q2, [sp, #16]
  404d2c:	stp	q3, q4, [sp, #48]
  404d30:	str	q0, [sp]
  404d34:	stp	q5, q6, [sp, #80]
  404d38:	str	q7, [sp, #112]
  404d3c:	stp	x9, x8, [x29, #-16]
  404d40:	stp	x11, x22, [x29, #-32]
  404d44:	tbnz	w23, #31, 404d50 <ferror@plt+0x2d00>
  404d48:	mov	w8, w23
  404d4c:	b	404d68 <ferror@plt+0x2d18>
  404d50:	add	w8, w23, #0x8
  404d54:	cmn	w23, #0x8
  404d58:	stur	w8, [x29, #-8]
  404d5c:	b.gt	404d68 <ferror@plt+0x2d18>
  404d60:	add	x9, x22, w23, sxtw
  404d64:	b	404d74 <ferror@plt+0x2d24>
  404d68:	ldur	x9, [x29, #-32]
  404d6c:	add	x10, x9, #0x8
  404d70:	stur	x10, [x29, #-32]
  404d74:	ldr	x1, [x9]
  404d78:	cbz	x1, 404df0 <ferror@plt+0x2da0>
  404d7c:	tbnz	w8, #31, 404d88 <ferror@plt+0x2d38>
  404d80:	mov	w23, w8
  404d84:	b	404da0 <ferror@plt+0x2d50>
  404d88:	add	w23, w8, #0x8
  404d8c:	cmn	w8, #0x8
  404d90:	stur	w23, [x29, #-8]
  404d94:	b.gt	404da0 <ferror@plt+0x2d50>
  404d98:	add	x8, x22, w8, sxtw
  404d9c:	b	404dac <ferror@plt+0x2d5c>
  404da0:	ldur	x8, [x29, #-32]
  404da4:	add	x9, x8, #0x8
  404da8:	stur	x9, [x29, #-32]
  404dac:	ldr	x21, [x8]
  404db0:	cbz	x21, 404df0 <ferror@plt+0x2da0>
  404db4:	mov	x0, x19
  404db8:	bl	401e30 <strcmp@plt>
  404dbc:	cbz	w0, 404dd4 <ferror@plt+0x2d84>
  404dc0:	mov	x0, x19
  404dc4:	mov	x1, x21
  404dc8:	bl	401e30 <strcmp@plt>
  404dcc:	cbnz	w0, 404d44 <ferror@plt+0x2cf4>
  404dd0:	b	404dd8 <ferror@plt+0x2d88>
  404dd4:	mov	w0, #0x1                   	// #1
  404dd8:	ldp	x20, x19, [sp, #256]
  404ddc:	ldp	x22, x21, [sp, #240]
  404de0:	ldp	x28, x23, [sp, #224]
  404de4:	ldp	x29, x30, [sp, #208]
  404de8:	add	sp, sp, #0x110
  404dec:	ret
  404df0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  404df4:	ldr	w0, [x8, #692]
  404df8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404dfc:	add	x1, x1, #0x708
  404e00:	mov	x2, x20
  404e04:	mov	x3, x19
  404e08:	bl	401f90 <errx@plt>
  404e0c:	cbz	x1, 404e30 <ferror@plt+0x2de0>
  404e10:	sxtb	w8, w2
  404e14:	ldrsb	w9, [x0]
  404e18:	cbz	w9, 404e30 <ferror@plt+0x2de0>
  404e1c:	cmp	w8, w9
  404e20:	b.eq	404e34 <ferror@plt+0x2de4>  // b.none
  404e24:	sub	x1, x1, #0x1
  404e28:	add	x0, x0, #0x1
  404e2c:	cbnz	x1, 404e14 <ferror@plt+0x2dc4>
  404e30:	mov	x0, xzr
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-32]!
  404e3c:	stp	x20, x19, [sp, #16]
  404e40:	mov	x29, sp
  404e44:	mov	x20, x1
  404e48:	mov	x19, x0
  404e4c:	bl	404fa8 <ferror@plt+0x2f58>
  404e50:	cmp	x0, w0, sxtw
  404e54:	b.ne	404e6c <ferror@plt+0x2e1c>  // b.any
  404e58:	cmp	w0, w0, sxth
  404e5c:	b.ne	404e6c <ferror@plt+0x2e1c>  // b.any
  404e60:	ldp	x20, x19, [sp, #16]
  404e64:	ldp	x29, x30, [sp], #32
  404e68:	ret
  404e6c:	bl	401fe0 <__errno_location@plt>
  404e70:	mov	w8, #0x22                  	// #34
  404e74:	str	w8, [x0]
  404e78:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  404e7c:	ldr	w0, [x8, #692]
  404e80:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404e84:	add	x1, x1, #0x708
  404e88:	mov	x2, x20
  404e8c:	mov	x3, x19
  404e90:	bl	402030 <err@plt>
  404e94:	stp	x29, x30, [sp, #-32]!
  404e98:	stp	x20, x19, [sp, #16]
  404e9c:	mov	x29, sp
  404ea0:	mov	x20, x1
  404ea4:	mov	x19, x0
  404ea8:	bl	404fa8 <ferror@plt+0x2f58>
  404eac:	cmp	x0, w0, sxtw
  404eb0:	b.ne	404ec0 <ferror@plt+0x2e70>  // b.any
  404eb4:	ldp	x20, x19, [sp, #16]
  404eb8:	ldp	x29, x30, [sp], #32
  404ebc:	ret
  404ec0:	bl	401fe0 <__errno_location@plt>
  404ec4:	mov	w8, #0x22                  	// #34
  404ec8:	str	w8, [x0]
  404ecc:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  404ed0:	ldr	w0, [x8, #692]
  404ed4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404ed8:	add	x1, x1, #0x708
  404edc:	mov	x2, x20
  404ee0:	mov	x3, x19
  404ee4:	bl	402030 <err@plt>
  404ee8:	stp	x29, x30, [sp, #-32]!
  404eec:	mov	w2, #0xa                   	// #10
  404ef0:	stp	x20, x19, [sp, #16]
  404ef4:	mov	x29, sp
  404ef8:	mov	x20, x1
  404efc:	mov	x19, x0
  404f00:	bl	405118 <ferror@plt+0x30c8>
  404f04:	lsr	x8, x0, #32
  404f08:	cbnz	x8, 404f20 <ferror@plt+0x2ed0>
  404f0c:	cmp	w0, #0x10, lsl #12
  404f10:	b.cs	404f20 <ferror@plt+0x2ed0>  // b.hs, b.nlast
  404f14:	ldp	x20, x19, [sp, #16]
  404f18:	ldp	x29, x30, [sp], #32
  404f1c:	ret
  404f20:	bl	401fe0 <__errno_location@plt>
  404f24:	mov	w8, #0x22                  	// #34
  404f28:	str	w8, [x0]
  404f2c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  404f30:	ldr	w0, [x8, #692]
  404f34:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404f38:	add	x1, x1, #0x708
  404f3c:	mov	x2, x20
  404f40:	mov	x3, x19
  404f44:	bl	402030 <err@plt>
  404f48:	stp	x29, x30, [sp, #-32]!
  404f4c:	mov	w2, #0x10                  	// #16
  404f50:	stp	x20, x19, [sp, #16]
  404f54:	mov	x29, sp
  404f58:	mov	x20, x1
  404f5c:	mov	x19, x0
  404f60:	bl	405118 <ferror@plt+0x30c8>
  404f64:	lsr	x8, x0, #32
  404f68:	cbnz	x8, 404f80 <ferror@plt+0x2f30>
  404f6c:	cmp	w0, #0x10, lsl #12
  404f70:	b.cs	404f80 <ferror@plt+0x2f30>  // b.hs, b.nlast
  404f74:	ldp	x20, x19, [sp, #16]
  404f78:	ldp	x29, x30, [sp], #32
  404f7c:	ret
  404f80:	bl	401fe0 <__errno_location@plt>
  404f84:	mov	w8, #0x22                  	// #34
  404f88:	str	w8, [x0]
  404f8c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  404f90:	ldr	w0, [x8, #692]
  404f94:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404f98:	add	x1, x1, #0x708
  404f9c:	mov	x2, x20
  404fa0:	mov	x3, x19
  404fa4:	bl	402030 <err@plt>
  404fa8:	stp	x29, x30, [sp, #-48]!
  404fac:	mov	x29, sp
  404fb0:	str	x21, [sp, #16]
  404fb4:	stp	x20, x19, [sp, #32]
  404fb8:	mov	x20, x1
  404fbc:	mov	x19, x0
  404fc0:	str	xzr, [x29, #24]
  404fc4:	bl	401fe0 <__errno_location@plt>
  404fc8:	str	wzr, [x0]
  404fcc:	cbz	x19, 405020 <ferror@plt+0x2fd0>
  404fd0:	ldrb	w8, [x19]
  404fd4:	cbz	w8, 405020 <ferror@plt+0x2fd0>
  404fd8:	mov	x21, x0
  404fdc:	add	x1, x29, #0x18
  404fe0:	mov	w2, #0xa                   	// #10
  404fe4:	mov	x0, x19
  404fe8:	mov	w3, wzr
  404fec:	bl	401cb0 <__strtol_internal@plt>
  404ff0:	ldr	w8, [x21]
  404ff4:	cbnz	w8, 40503c <ferror@plt+0x2fec>
  404ff8:	ldr	x8, [x29, #24]
  404ffc:	cmp	x8, x19
  405000:	b.eq	405020 <ferror@plt+0x2fd0>  // b.none
  405004:	cbz	x8, 405010 <ferror@plt+0x2fc0>
  405008:	ldrb	w8, [x8]
  40500c:	cbnz	w8, 405020 <ferror@plt+0x2fd0>
  405010:	ldp	x20, x19, [sp, #32]
  405014:	ldr	x21, [sp, #16]
  405018:	ldp	x29, x30, [sp], #48
  40501c:	ret
  405020:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  405024:	ldr	w0, [x8, #692]
  405028:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40502c:	add	x1, x1, #0x708
  405030:	mov	x2, x20
  405034:	mov	x3, x19
  405038:	bl	401f90 <errx@plt>
  40503c:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  405040:	ldr	w0, [x9, #692]
  405044:	cmp	w8, #0x22
  405048:	b.ne	405028 <ferror@plt+0x2fd8>  // b.any
  40504c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405050:	add	x1, x1, #0x708
  405054:	mov	x2, x20
  405058:	mov	x3, x19
  40505c:	bl	402030 <err@plt>
  405060:	stp	x29, x30, [sp, #-32]!
  405064:	mov	w2, #0xa                   	// #10
  405068:	stp	x20, x19, [sp, #16]
  40506c:	mov	x29, sp
  405070:	mov	x20, x1
  405074:	mov	x19, x0
  405078:	bl	405118 <ferror@plt+0x30c8>
  40507c:	lsr	x8, x0, #32
  405080:	cbnz	x8, 405090 <ferror@plt+0x3040>
  405084:	ldp	x20, x19, [sp, #16]
  405088:	ldp	x29, x30, [sp], #32
  40508c:	ret
  405090:	bl	401fe0 <__errno_location@plt>
  405094:	mov	w8, #0x22                  	// #34
  405098:	str	w8, [x0]
  40509c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4050a0:	ldr	w0, [x8, #692]
  4050a4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4050a8:	add	x1, x1, #0x708
  4050ac:	mov	x2, x20
  4050b0:	mov	x3, x19
  4050b4:	bl	402030 <err@plt>
  4050b8:	stp	x29, x30, [sp, #-32]!
  4050bc:	mov	w2, #0x10                  	// #16
  4050c0:	stp	x20, x19, [sp, #16]
  4050c4:	mov	x29, sp
  4050c8:	mov	x20, x1
  4050cc:	mov	x19, x0
  4050d0:	bl	405118 <ferror@plt+0x30c8>
  4050d4:	lsr	x8, x0, #32
  4050d8:	cbnz	x8, 4050e8 <ferror@plt+0x3098>
  4050dc:	ldp	x20, x19, [sp, #16]
  4050e0:	ldp	x29, x30, [sp], #32
  4050e4:	ret
  4050e8:	bl	401fe0 <__errno_location@plt>
  4050ec:	mov	w8, #0x22                  	// #34
  4050f0:	str	w8, [x0]
  4050f4:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4050f8:	ldr	w0, [x8, #692]
  4050fc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405100:	add	x1, x1, #0x708
  405104:	mov	x2, x20
  405108:	mov	x3, x19
  40510c:	bl	402030 <err@plt>
  405110:	mov	w2, #0xa                   	// #10
  405114:	b	405118 <ferror@plt+0x30c8>
  405118:	sub	sp, sp, #0x40
  40511c:	stp	x29, x30, [sp, #16]
  405120:	stp	x22, x21, [sp, #32]
  405124:	stp	x20, x19, [sp, #48]
  405128:	add	x29, sp, #0x10
  40512c:	mov	w21, w2
  405130:	mov	x20, x1
  405134:	mov	x19, x0
  405138:	str	xzr, [sp, #8]
  40513c:	bl	401fe0 <__errno_location@plt>
  405140:	str	wzr, [x0]
  405144:	cbz	x19, 40519c <ferror@plt+0x314c>
  405148:	ldrb	w8, [x19]
  40514c:	cbz	w8, 40519c <ferror@plt+0x314c>
  405150:	mov	x22, x0
  405154:	add	x1, sp, #0x8
  405158:	mov	x0, x19
  40515c:	mov	w2, w21
  405160:	mov	w3, wzr
  405164:	bl	401d20 <__strtoul_internal@plt>
  405168:	ldr	w8, [x22]
  40516c:	cbnz	w8, 4051b8 <ferror@plt+0x3168>
  405170:	ldr	x8, [sp, #8]
  405174:	cmp	x8, x19
  405178:	b.eq	40519c <ferror@plt+0x314c>  // b.none
  40517c:	cbz	x8, 405188 <ferror@plt+0x3138>
  405180:	ldrb	w8, [x8]
  405184:	cbnz	w8, 40519c <ferror@plt+0x314c>
  405188:	ldp	x20, x19, [sp, #48]
  40518c:	ldp	x22, x21, [sp, #32]
  405190:	ldp	x29, x30, [sp, #16]
  405194:	add	sp, sp, #0x40
  405198:	ret
  40519c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4051a0:	ldr	w0, [x8, #692]
  4051a4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4051a8:	add	x1, x1, #0x708
  4051ac:	mov	x2, x20
  4051b0:	mov	x3, x19
  4051b4:	bl	401f90 <errx@plt>
  4051b8:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  4051bc:	ldr	w0, [x9, #692]
  4051c0:	cmp	w8, #0x22
  4051c4:	b.ne	4051a4 <ferror@plt+0x3154>  // b.any
  4051c8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4051cc:	add	x1, x1, #0x708
  4051d0:	mov	x2, x20
  4051d4:	mov	x3, x19
  4051d8:	bl	402030 <err@plt>
  4051dc:	mov	w2, #0x10                  	// #16
  4051e0:	b	405118 <ferror@plt+0x30c8>
  4051e4:	stp	x29, x30, [sp, #-48]!
  4051e8:	mov	x29, sp
  4051ec:	str	x21, [sp, #16]
  4051f0:	stp	x20, x19, [sp, #32]
  4051f4:	mov	x20, x1
  4051f8:	mov	x19, x0
  4051fc:	str	xzr, [x29, #24]
  405200:	bl	401fe0 <__errno_location@plt>
  405204:	str	wzr, [x0]
  405208:	cbz	x19, 405254 <ferror@plt+0x3204>
  40520c:	ldrb	w8, [x19]
  405210:	cbz	w8, 405254 <ferror@plt+0x3204>
  405214:	mov	x21, x0
  405218:	add	x1, x29, #0x18
  40521c:	mov	x0, x19
  405220:	bl	401bb0 <strtod@plt>
  405224:	ldr	w8, [x21]
  405228:	cbnz	w8, 405270 <ferror@plt+0x3220>
  40522c:	ldr	x8, [x29, #24]
  405230:	cmp	x8, x19
  405234:	b.eq	405254 <ferror@plt+0x3204>  // b.none
  405238:	cbz	x8, 405244 <ferror@plt+0x31f4>
  40523c:	ldrb	w8, [x8]
  405240:	cbnz	w8, 405254 <ferror@plt+0x3204>
  405244:	ldp	x20, x19, [sp, #32]
  405248:	ldr	x21, [sp, #16]
  40524c:	ldp	x29, x30, [sp], #48
  405250:	ret
  405254:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  405258:	ldr	w0, [x8, #692]
  40525c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405260:	add	x1, x1, #0x708
  405264:	mov	x2, x20
  405268:	mov	x3, x19
  40526c:	bl	401f90 <errx@plt>
  405270:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  405274:	ldr	w0, [x9, #692]
  405278:	cmp	w8, #0x22
  40527c:	b.ne	40525c <ferror@plt+0x320c>  // b.any
  405280:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405284:	add	x1, x1, #0x708
  405288:	mov	x2, x20
  40528c:	mov	x3, x19
  405290:	bl	402030 <err@plt>
  405294:	stp	x29, x30, [sp, #-48]!
  405298:	mov	x29, sp
  40529c:	str	x21, [sp, #16]
  4052a0:	stp	x20, x19, [sp, #32]
  4052a4:	mov	x20, x1
  4052a8:	mov	x19, x0
  4052ac:	str	xzr, [x29, #24]
  4052b0:	bl	401fe0 <__errno_location@plt>
  4052b4:	str	wzr, [x0]
  4052b8:	cbz	x19, 405308 <ferror@plt+0x32b8>
  4052bc:	ldrb	w8, [x19]
  4052c0:	cbz	w8, 405308 <ferror@plt+0x32b8>
  4052c4:	mov	x21, x0
  4052c8:	add	x1, x29, #0x18
  4052cc:	mov	w2, #0xa                   	// #10
  4052d0:	mov	x0, x19
  4052d4:	bl	401e60 <strtol@plt>
  4052d8:	ldr	w8, [x21]
  4052dc:	cbnz	w8, 405324 <ferror@plt+0x32d4>
  4052e0:	ldr	x8, [x29, #24]
  4052e4:	cmp	x8, x19
  4052e8:	b.eq	405308 <ferror@plt+0x32b8>  // b.none
  4052ec:	cbz	x8, 4052f8 <ferror@plt+0x32a8>
  4052f0:	ldrb	w8, [x8]
  4052f4:	cbnz	w8, 405308 <ferror@plt+0x32b8>
  4052f8:	ldp	x20, x19, [sp, #32]
  4052fc:	ldr	x21, [sp, #16]
  405300:	ldp	x29, x30, [sp], #48
  405304:	ret
  405308:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40530c:	ldr	w0, [x8, #692]
  405310:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405314:	add	x1, x1, #0x708
  405318:	mov	x2, x20
  40531c:	mov	x3, x19
  405320:	bl	401f90 <errx@plt>
  405324:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  405328:	ldr	w0, [x9, #692]
  40532c:	cmp	w8, #0x22
  405330:	b.ne	405310 <ferror@plt+0x32c0>  // b.any
  405334:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405338:	add	x1, x1, #0x708
  40533c:	mov	x2, x20
  405340:	mov	x3, x19
  405344:	bl	402030 <err@plt>
  405348:	stp	x29, x30, [sp, #-48]!
  40534c:	mov	x29, sp
  405350:	str	x21, [sp, #16]
  405354:	stp	x20, x19, [sp, #32]
  405358:	mov	x20, x1
  40535c:	mov	x19, x0
  405360:	str	xzr, [x29, #24]
  405364:	bl	401fe0 <__errno_location@plt>
  405368:	str	wzr, [x0]
  40536c:	cbz	x19, 4053bc <ferror@plt+0x336c>
  405370:	ldrb	w8, [x19]
  405374:	cbz	w8, 4053bc <ferror@plt+0x336c>
  405378:	mov	x21, x0
  40537c:	add	x1, x29, #0x18
  405380:	mov	w2, #0xa                   	// #10
  405384:	mov	x0, x19
  405388:	bl	401b40 <strtoul@plt>
  40538c:	ldr	w8, [x21]
  405390:	cbnz	w8, 4053d8 <ferror@plt+0x3388>
  405394:	ldr	x8, [x29, #24]
  405398:	cmp	x8, x19
  40539c:	b.eq	4053bc <ferror@plt+0x336c>  // b.none
  4053a0:	cbz	x8, 4053ac <ferror@plt+0x335c>
  4053a4:	ldrb	w8, [x8]
  4053a8:	cbnz	w8, 4053bc <ferror@plt+0x336c>
  4053ac:	ldp	x20, x19, [sp, #32]
  4053b0:	ldr	x21, [sp, #16]
  4053b4:	ldp	x29, x30, [sp], #48
  4053b8:	ret
  4053bc:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4053c0:	ldr	w0, [x8, #692]
  4053c4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4053c8:	add	x1, x1, #0x708
  4053cc:	mov	x2, x20
  4053d0:	mov	x3, x19
  4053d4:	bl	401f90 <errx@plt>
  4053d8:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  4053dc:	ldr	w0, [x9, #692]
  4053e0:	cmp	w8, #0x22
  4053e4:	b.ne	4053c4 <ferror@plt+0x3374>  // b.any
  4053e8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4053ec:	add	x1, x1, #0x708
  4053f0:	mov	x2, x20
  4053f4:	mov	x3, x19
  4053f8:	bl	402030 <err@plt>
  4053fc:	sub	sp, sp, #0x30
  405400:	stp	x20, x19, [sp, #32]
  405404:	mov	x20, x1
  405408:	add	x1, sp, #0x8
  40540c:	mov	x2, xzr
  405410:	stp	x29, x30, [sp, #16]
  405414:	add	x29, sp, #0x10
  405418:	mov	x19, x0
  40541c:	bl	404790 <ferror@plt+0x2740>
  405420:	cbnz	w0, 405438 <ferror@plt+0x33e8>
  405424:	ldr	x0, [sp, #8]
  405428:	ldp	x20, x19, [sp, #32]
  40542c:	ldp	x29, x30, [sp, #16]
  405430:	add	sp, sp, #0x30
  405434:	ret
  405438:	bl	401fe0 <__errno_location@plt>
  40543c:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  405440:	ldr	w8, [x0]
  405444:	ldr	w0, [x9, #692]
  405448:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40544c:	add	x1, x1, #0x708
  405450:	mov	x2, x20
  405454:	mov	x3, x19
  405458:	cbnz	w8, 405460 <ferror@plt+0x3410>
  40545c:	bl	401f90 <errx@plt>
  405460:	bl	402030 <err@plt>
  405464:	stp	x29, x30, [sp, #-32]!
  405468:	str	x19, [sp, #16]
  40546c:	mov	x19, x1
  405470:	mov	x1, x2
  405474:	mov	x29, sp
  405478:	bl	4051e4 <ferror@plt+0x3194>
  40547c:	fcvtzs	x8, d0
  405480:	mov	x9, #0x848000000000        	// #145685290680320
  405484:	movk	x9, #0x412e, lsl #48
  405488:	scvtf	d1, x8
  40548c:	fmov	d2, x9
  405490:	fsub	d0, d0, d1
  405494:	fmul	d0, d0, d2
  405498:	fcvtzs	x9, d0
  40549c:	stp	x8, x9, [x19]
  4054a0:	ldr	x19, [sp, #16]
  4054a4:	ldp	x29, x30, [sp], #32
  4054a8:	ret
  4054ac:	and	w8, w0, #0xf000
  4054b0:	sub	w8, w8, #0x1, lsl #12
  4054b4:	lsr	w9, w8, #12
  4054b8:	cmp	w9, #0xb
  4054bc:	mov	w8, wzr
  4054c0:	b.hi	405514 <ferror@plt+0x34c4>  // b.pmore
  4054c4:	adrp	x10, 408000 <ferror@plt+0x5fb0>
  4054c8:	add	x10, x10, #0x6ea
  4054cc:	adr	x11, 4054e0 <ferror@plt+0x3490>
  4054d0:	ldrb	w12, [x10, x9]
  4054d4:	add	x11, x11, x12, lsl #2
  4054d8:	mov	w9, #0x64                  	// #100
  4054dc:	br	x11
  4054e0:	mov	w9, #0x70                  	// #112
  4054e4:	b	40550c <ferror@plt+0x34bc>
  4054e8:	mov	w9, #0x63                  	// #99
  4054ec:	b	40550c <ferror@plt+0x34bc>
  4054f0:	mov	w9, #0x62                  	// #98
  4054f4:	b	40550c <ferror@plt+0x34bc>
  4054f8:	mov	w9, #0x6c                  	// #108
  4054fc:	b	40550c <ferror@plt+0x34bc>
  405500:	mov	w9, #0x73                  	// #115
  405504:	b	40550c <ferror@plt+0x34bc>
  405508:	mov	w9, #0x2d                  	// #45
  40550c:	mov	w8, #0x1                   	// #1
  405510:	strb	w9, [x1]
  405514:	tst	w0, #0x100
  405518:	mov	w9, #0x72                  	// #114
  40551c:	mov	w10, #0x2d                  	// #45
  405520:	add	x11, x1, x8
  405524:	mov	w12, #0x77                  	// #119
  405528:	csel	w17, w10, w9, eq  // eq = none
  40552c:	tst	w0, #0x80
  405530:	mov	w14, #0x53                  	// #83
  405534:	mov	w15, #0x73                  	// #115
  405538:	mov	w16, #0x78                  	// #120
  40553c:	strb	w17, [x11]
  405540:	csel	w17, w10, w12, eq  // eq = none
  405544:	tst	w0, #0x40
  405548:	orr	x13, x8, #0x2
  40554c:	strb	w17, [x11, #1]
  405550:	csel	w11, w15, w14, ne  // ne = any
  405554:	csel	w17, w16, w10, ne  // ne = any
  405558:	tst	w0, #0x800
  40555c:	csel	w11, w17, w11, eq  // eq = none
  405560:	add	x13, x13, x1
  405564:	tst	w0, #0x20
  405568:	strb	w11, [x13]
  40556c:	csel	w11, w10, w9, eq  // eq = none
  405570:	tst	w0, #0x10
  405574:	strb	w11, [x13, #1]
  405578:	csel	w11, w10, w12, eq  // eq = none
  40557c:	tst	w0, #0x8
  405580:	csel	w14, w15, w14, ne  // ne = any
  405584:	csel	w15, w16, w10, ne  // ne = any
  405588:	tst	w0, #0x400
  40558c:	orr	x8, x8, #0x6
  405590:	csel	w14, w15, w14, eq  // eq = none
  405594:	tst	w0, #0x4
  405598:	add	x8, x8, x1
  40559c:	csel	w9, w10, w9, eq  // eq = none
  4055a0:	tst	w0, #0x2
  4055a4:	mov	w17, #0x54                  	// #84
  4055a8:	strb	w11, [x13, #2]
  4055ac:	mov	w11, #0x74                  	// #116
  4055b0:	strb	w14, [x13, #3]
  4055b4:	strb	w9, [x8]
  4055b8:	csel	w9, w10, w12, eq  // eq = none
  4055bc:	tst	w0, #0x1
  4055c0:	strb	w9, [x8, #1]
  4055c4:	csel	w9, w11, w17, ne  // ne = any
  4055c8:	csel	w10, w16, w10, ne  // ne = any
  4055cc:	tst	w0, #0x200
  4055d0:	csel	w9, w10, w9, eq  // eq = none
  4055d4:	mov	x0, x1
  4055d8:	strb	w9, [x8, #2]
  4055dc:	strb	wzr, [x8, #3]
  4055e0:	ret
  4055e4:	sub	sp, sp, #0x50
  4055e8:	add	x8, sp, #0x8
  4055ec:	stp	x29, x30, [sp, #48]
  4055f0:	stp	x20, x19, [sp, #64]
  4055f4:	add	x29, sp, #0x30
  4055f8:	tbz	w0, #1, 405608 <ferror@plt+0x35b8>
  4055fc:	orr	x8, x8, #0x1
  405600:	mov	w9, #0x20                  	// #32
  405604:	strb	w9, [sp, #8]
  405608:	cmp	x1, #0x400
  40560c:	b.cs	405620 <ferror@plt+0x35d0>  // b.hs, b.nlast
  405610:	mov	w9, #0x42                  	// #66
  405614:	mov	w19, w1
  405618:	strh	w9, [x8]
  40561c:	b	405780 <ferror@plt+0x3730>
  405620:	cmp	x1, #0x100, lsl #12
  405624:	b.cs	405630 <ferror@plt+0x35e0>  // b.hs, b.nlast
  405628:	mov	w9, #0xa                   	// #10
  40562c:	b	405674 <ferror@plt+0x3624>
  405630:	lsr	x9, x1, #30
  405634:	cbnz	x9, 405640 <ferror@plt+0x35f0>
  405638:	mov	w9, #0x14                  	// #20
  40563c:	b	405674 <ferror@plt+0x3624>
  405640:	lsr	x9, x1, #40
  405644:	cbnz	x9, 405650 <ferror@plt+0x3600>
  405648:	mov	w9, #0x1e                  	// #30
  40564c:	b	405674 <ferror@plt+0x3624>
  405650:	lsr	x9, x1, #50
  405654:	cbnz	x9, 405660 <ferror@plt+0x3610>
  405658:	mov	w9, #0x28                  	// #40
  40565c:	b	405674 <ferror@plt+0x3624>
  405660:	lsr	x9, x1, #60
  405664:	mov	w10, #0x3c                  	// #60
  405668:	cmp	x9, #0x0
  40566c:	mov	w9, #0x32                  	// #50
  405670:	csel	w9, w9, w10, eq  // eq = none
  405674:	mov	w10, #0xcccd                	// #52429
  405678:	movk	w10, #0xcccc, lsl #16
  40567c:	adrp	x11, 408000 <ferror@plt+0x5fb0>
  405680:	umull	x10, w9, w10
  405684:	add	x11, x11, #0x711
  405688:	lsr	x10, x10, #35
  40568c:	ldrb	w12, [x11, x10]
  405690:	mov	x10, #0xffffffffffffffff    	// #-1
  405694:	lsl	x10, x10, x9
  405698:	mov	x11, x8
  40569c:	lsr	x19, x1, x9
  4056a0:	bic	x10, x1, x10
  4056a4:	strb	w12, [x11], #1
  4056a8:	tbz	w0, #0, 4056c0 <ferror@plt+0x3670>
  4056ac:	cmp	w9, #0xa
  4056b0:	b.cc	4056c0 <ferror@plt+0x3670>  // b.lo, b.ul, b.last
  4056b4:	mov	w11, #0x4269                	// #17001
  4056b8:	sturh	w11, [x8, #1]
  4056bc:	add	x11, x8, #0x3
  4056c0:	strb	wzr, [x11]
  4056c4:	cbz	x10, 405780 <ferror@plt+0x3730>
  4056c8:	sub	w8, w9, #0xa
  4056cc:	lsr	x8, x10, x8
  4056d0:	tbnz	w0, #2, 4056e8 <ferror@plt+0x3698>
  4056d4:	sub	x9, x8, #0x3b6
  4056d8:	cmp	x9, #0x64
  4056dc:	b.cs	40575c <ferror@plt+0x370c>  // b.hs, b.nlast
  4056e0:	add	w19, w19, #0x1
  4056e4:	b	405780 <ferror@plt+0x3730>
  4056e8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4056ec:	add	x8, x8, #0x5
  4056f0:	movk	x9, #0xcccd
  4056f4:	umulh	x10, x8, x9
  4056f8:	lsr	x20, x10, #3
  4056fc:	mul	x9, x20, x9
  405700:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405704:	ror	x9, x9, #1
  405708:	movk	x10, #0x1999, lsl #48
  40570c:	cmp	x9, x10
  405710:	b.ls	405760 <ferror@plt+0x3710>  // b.plast
  405714:	cbz	x20, 405780 <ferror@plt+0x3730>
  405718:	bl	401c50 <localeconv@plt>
  40571c:	cbz	x0, 405730 <ferror@plt+0x36e0>
  405720:	ldr	x4, [x0]
  405724:	cbz	x4, 405730 <ferror@plt+0x36e0>
  405728:	ldrb	w8, [x4]
  40572c:	cbnz	w8, 405738 <ferror@plt+0x36e8>
  405730:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  405734:	add	x4, x4, #0x719
  405738:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  40573c:	add	x2, x2, #0x71b
  405740:	add	x0, sp, #0x10
  405744:	add	x6, sp, #0x8
  405748:	mov	w1, #0x20                  	// #32
  40574c:	mov	w3, w19
  405750:	mov	x5, x20
  405754:	bl	401c40 <snprintf@plt>
  405758:	b	40579c <ferror@plt+0x374c>
  40575c:	add	x8, x8, #0x32
  405760:	mov	x9, #0xf5c3                	// #62915
  405764:	movk	x9, #0x5c28, lsl #16
  405768:	movk	x9, #0xc28f, lsl #32
  40576c:	lsr	x8, x8, #2
  405770:	movk	x9, #0x28f5, lsl #48
  405774:	umulh	x8, x8, x9
  405778:	lsr	x20, x8, #2
  40577c:	cbnz	x20, 405718 <ferror@plt+0x36c8>
  405780:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  405784:	add	x2, x2, #0x725
  405788:	add	x0, sp, #0x10
  40578c:	add	x4, sp, #0x8
  405790:	mov	w1, #0x20                  	// #32
  405794:	mov	w3, w19
  405798:	bl	401c40 <snprintf@plt>
  40579c:	add	x0, sp, #0x10
  4057a0:	bl	401d80 <strdup@plt>
  4057a4:	ldp	x20, x19, [sp, #64]
  4057a8:	ldp	x29, x30, [sp, #48]
  4057ac:	add	sp, sp, #0x50
  4057b0:	ret
  4057b4:	stp	x29, x30, [sp, #-64]!
  4057b8:	stp	x24, x23, [sp, #16]
  4057bc:	stp	x22, x21, [sp, #32]
  4057c0:	stp	x20, x19, [sp, #48]
  4057c4:	mov	x29, sp
  4057c8:	cbz	x0, 40587c <ferror@plt+0x382c>
  4057cc:	mov	x19, x3
  4057d0:	mov	x9, x0
  4057d4:	mov	w0, #0xffffffff            	// #-1
  4057d8:	cbz	x3, 405880 <ferror@plt+0x3830>
  4057dc:	mov	x20, x2
  4057e0:	cbz	x2, 405880 <ferror@plt+0x3830>
  4057e4:	mov	x21, x1
  4057e8:	cbz	x1, 405880 <ferror@plt+0x3830>
  4057ec:	ldrb	w10, [x9]
  4057f0:	cbz	w10, 405880 <ferror@plt+0x3830>
  4057f4:	mov	x23, xzr
  4057f8:	mov	x8, xzr
  4057fc:	add	x22, x9, #0x1
  405800:	b	405814 <ferror@plt+0x37c4>
  405804:	mov	x0, x23
  405808:	add	x22, x22, #0x1
  40580c:	mov	x23, x0
  405810:	cbz	w10, 405880 <ferror@plt+0x3830>
  405814:	cmp	x23, x20
  405818:	b.cs	405894 <ferror@plt+0x3844>  // b.hs, b.nlast
  40581c:	and	w11, w10, #0xff
  405820:	ldrb	w10, [x22]
  405824:	sub	x9, x22, #0x1
  405828:	cmp	x8, #0x0
  40582c:	csel	x8, x9, x8, eq  // eq = none
  405830:	cmp	w11, #0x2c
  405834:	csel	x9, x9, xzr, eq  // eq = none
  405838:	cmp	w10, #0x0
  40583c:	csel	x24, x22, x9, eq  // eq = none
  405840:	cbz	x8, 405804 <ferror@plt+0x37b4>
  405844:	cbz	x24, 405804 <ferror@plt+0x37b4>
  405848:	subs	x1, x24, x8
  40584c:	b.ls	40587c <ferror@plt+0x382c>  // b.plast
  405850:	mov	x0, x8
  405854:	blr	x19
  405858:	cmn	w0, #0x1
  40585c:	b.eq	40587c <ferror@plt+0x382c>  // b.none
  405860:	str	w0, [x21, x23, lsl #2]
  405864:	ldrb	w8, [x24]
  405868:	add	x0, x23, #0x1
  40586c:	cbz	w8, 405880 <ferror@plt+0x3830>
  405870:	ldrb	w10, [x22]
  405874:	mov	x8, xzr
  405878:	b	405808 <ferror@plt+0x37b8>
  40587c:	mov	w0, #0xffffffff            	// #-1
  405880:	ldp	x20, x19, [sp, #48]
  405884:	ldp	x22, x21, [sp, #32]
  405888:	ldp	x24, x23, [sp, #16]
  40588c:	ldp	x29, x30, [sp], #64
  405890:	ret
  405894:	mov	w0, #0xfffffffe            	// #-2
  405898:	b	405880 <ferror@plt+0x3830>
  40589c:	stp	x29, x30, [sp, #-80]!
  4058a0:	str	x25, [sp, #16]
  4058a4:	stp	x24, x23, [sp, #32]
  4058a8:	stp	x22, x21, [sp, #48]
  4058ac:	stp	x20, x19, [sp, #64]
  4058b0:	mov	x29, sp
  4058b4:	cbz	x0, 4058dc <ferror@plt+0x388c>
  4058b8:	mov	x19, x3
  4058bc:	mov	x9, x0
  4058c0:	mov	w0, #0xffffffff            	// #-1
  4058c4:	cbz	x3, 4058e0 <ferror@plt+0x3890>
  4058c8:	ldrb	w8, [x9]
  4058cc:	cbz	w8, 4058e0 <ferror@plt+0x3890>
  4058d0:	ldr	x11, [x19]
  4058d4:	cmp	x11, x2
  4058d8:	b.ls	4058f8 <ferror@plt+0x38a8>  // b.plast
  4058dc:	mov	w0, #0xffffffff            	// #-1
  4058e0:	ldp	x20, x19, [sp, #64]
  4058e4:	ldp	x22, x21, [sp, #48]
  4058e8:	ldp	x24, x23, [sp, #32]
  4058ec:	ldr	x25, [sp, #16]
  4058f0:	ldp	x29, x30, [sp], #80
  4058f4:	ret
  4058f8:	mov	x20, x4
  4058fc:	cmp	w8, #0x2b
  405900:	b.ne	40590c <ferror@plt+0x38bc>  // b.any
  405904:	add	x9, x9, #0x1
  405908:	b	405914 <ferror@plt+0x38c4>
  40590c:	mov	x11, xzr
  405910:	str	xzr, [x19]
  405914:	mov	w0, #0xffffffff            	// #-1
  405918:	cbz	x20, 4058e0 <ferror@plt+0x3890>
  40591c:	sub	x21, x2, x11
  405920:	cbz	x21, 4058e0 <ferror@plt+0x3890>
  405924:	cbz	x1, 4058e0 <ferror@plt+0x3890>
  405928:	ldrb	w10, [x9]
  40592c:	cbz	w10, 4058e0 <ferror@plt+0x3890>
  405930:	mov	x24, xzr
  405934:	mov	x8, xzr
  405938:	add	x22, x1, x11, lsl #2
  40593c:	add	x23, x9, #0x1
  405940:	b	405954 <ferror@plt+0x3904>
  405944:	mov	x0, x24
  405948:	add	x23, x23, #0x1
  40594c:	mov	x24, x0
  405950:	cbz	w10, 4059bc <ferror@plt+0x396c>
  405954:	cmp	x24, x21
  405958:	b.cs	4059d4 <ferror@plt+0x3984>  // b.hs, b.nlast
  40595c:	and	w11, w10, #0xff
  405960:	ldrb	w10, [x23]
  405964:	sub	x9, x23, #0x1
  405968:	cmp	x8, #0x0
  40596c:	csel	x8, x9, x8, eq  // eq = none
  405970:	cmp	w11, #0x2c
  405974:	csel	x9, x9, xzr, eq  // eq = none
  405978:	cmp	w10, #0x0
  40597c:	csel	x25, x23, x9, eq  // eq = none
  405980:	cbz	x8, 405944 <ferror@plt+0x38f4>
  405984:	cbz	x25, 405944 <ferror@plt+0x38f4>
  405988:	subs	x1, x25, x8
  40598c:	b.ls	4058dc <ferror@plt+0x388c>  // b.plast
  405990:	mov	x0, x8
  405994:	blr	x20
  405998:	cmn	w0, #0x1
  40599c:	b.eq	4058dc <ferror@plt+0x388c>  // b.none
  4059a0:	str	w0, [x22, x24, lsl #2]
  4059a4:	ldrb	w8, [x25]
  4059a8:	add	x0, x24, #0x1
  4059ac:	cbz	w8, 4059bc <ferror@plt+0x396c>
  4059b0:	ldrb	w10, [x23]
  4059b4:	mov	x8, xzr
  4059b8:	b	405948 <ferror@plt+0x38f8>
  4059bc:	cmp	w0, #0x1
  4059c0:	b.lt	4058e0 <ferror@plt+0x3890>  // b.tstop
  4059c4:	ldr	x8, [x19]
  4059c8:	add	x8, x8, w0, uxtw
  4059cc:	str	x8, [x19]
  4059d0:	b	4058e0 <ferror@plt+0x3890>
  4059d4:	mov	w0, #0xfffffffe            	// #-2
  4059d8:	b	4058e0 <ferror@plt+0x3890>
  4059dc:	stp	x29, x30, [sp, #-64]!
  4059e0:	mov	x8, x0
  4059e4:	mov	w0, #0xffffffea            	// #-22
  4059e8:	str	x23, [sp, #16]
  4059ec:	stp	x22, x21, [sp, #32]
  4059f0:	stp	x20, x19, [sp, #48]
  4059f4:	mov	x29, sp
  4059f8:	cbz	x1, 405aa0 <ferror@plt+0x3a50>
  4059fc:	cbz	x8, 405aa0 <ferror@plt+0x3a50>
  405a00:	mov	x19, x2
  405a04:	cbz	x2, 405aa0 <ferror@plt+0x3a50>
  405a08:	ldrb	w9, [x8]
  405a0c:	cbz	w9, 405a9c <ferror@plt+0x3a4c>
  405a10:	mov	x20, x1
  405a14:	mov	x0, xzr
  405a18:	add	x21, x8, #0x1
  405a1c:	mov	w22, #0x1                   	// #1
  405a20:	b	405a2c <ferror@plt+0x39dc>
  405a24:	add	x21, x21, #0x1
  405a28:	cbz	w9, 405a9c <ferror@plt+0x3a4c>
  405a2c:	mov	x8, x21
  405a30:	ldrb	w10, [x8], #-1
  405a34:	and	w9, w9, #0xff
  405a38:	cmp	x0, #0x0
  405a3c:	csel	x0, x8, x0, eq  // eq = none
  405a40:	cmp	w9, #0x2c
  405a44:	csel	x8, x8, xzr, eq  // eq = none
  405a48:	cmp	w10, #0x0
  405a4c:	mov	w9, w10
  405a50:	csel	x23, x21, x8, eq  // eq = none
  405a54:	cbz	x0, 405a24 <ferror@plt+0x39d4>
  405a58:	cbz	x23, 405a24 <ferror@plt+0x39d4>
  405a5c:	subs	x1, x23, x0
  405a60:	b.ls	405ab4 <ferror@plt+0x3a64>  // b.plast
  405a64:	blr	x19
  405a68:	tbnz	w0, #31, 405aa0 <ferror@plt+0x3a50>
  405a6c:	mov	w8, w0
  405a70:	lsr	x8, x8, #3
  405a74:	ldrb	w9, [x20, x8]
  405a78:	and	w10, w0, #0x7
  405a7c:	lsl	w10, w22, w10
  405a80:	orr	w9, w9, w10
  405a84:	strb	w9, [x20, x8]
  405a88:	ldrb	w8, [x23]
  405a8c:	cbz	w8, 405a9c <ferror@plt+0x3a4c>
  405a90:	ldrb	w9, [x21]
  405a94:	mov	x0, xzr
  405a98:	b	405a24 <ferror@plt+0x39d4>
  405a9c:	mov	w0, wzr
  405aa0:	ldp	x20, x19, [sp, #48]
  405aa4:	ldp	x22, x21, [sp, #32]
  405aa8:	ldr	x23, [sp, #16]
  405aac:	ldp	x29, x30, [sp], #64
  405ab0:	ret
  405ab4:	mov	w0, #0xffffffff            	// #-1
  405ab8:	b	405aa0 <ferror@plt+0x3a50>
  405abc:	stp	x29, x30, [sp, #-48]!
  405ac0:	mov	x8, x0
  405ac4:	mov	w0, #0xffffffea            	// #-22
  405ac8:	stp	x22, x21, [sp, #16]
  405acc:	stp	x20, x19, [sp, #32]
  405ad0:	mov	x29, sp
  405ad4:	cbz	x1, 405b68 <ferror@plt+0x3b18>
  405ad8:	cbz	x8, 405b68 <ferror@plt+0x3b18>
  405adc:	mov	x19, x2
  405ae0:	cbz	x2, 405b68 <ferror@plt+0x3b18>
  405ae4:	ldrb	w9, [x8]
  405ae8:	cbz	w9, 405b64 <ferror@plt+0x3b14>
  405aec:	mov	x20, x1
  405af0:	mov	x0, xzr
  405af4:	add	x21, x8, #0x1
  405af8:	b	405b04 <ferror@plt+0x3ab4>
  405afc:	add	x21, x21, #0x1
  405b00:	cbz	w9, 405b64 <ferror@plt+0x3b14>
  405b04:	mov	x8, x21
  405b08:	ldrb	w10, [x8], #-1
  405b0c:	and	w9, w9, #0xff
  405b10:	cmp	x0, #0x0
  405b14:	csel	x0, x8, x0, eq  // eq = none
  405b18:	cmp	w9, #0x2c
  405b1c:	csel	x8, x8, xzr, eq  // eq = none
  405b20:	cmp	w10, #0x0
  405b24:	mov	w9, w10
  405b28:	csel	x22, x21, x8, eq  // eq = none
  405b2c:	cbz	x0, 405afc <ferror@plt+0x3aac>
  405b30:	cbz	x22, 405afc <ferror@plt+0x3aac>
  405b34:	subs	x1, x22, x0
  405b38:	b.ls	405b78 <ferror@plt+0x3b28>  // b.plast
  405b3c:	blr	x19
  405b40:	tbnz	x0, #63, 405b68 <ferror@plt+0x3b18>
  405b44:	ldr	x8, [x20]
  405b48:	orr	x8, x8, x0
  405b4c:	str	x8, [x20]
  405b50:	ldrb	w8, [x22]
  405b54:	cbz	w8, 405b64 <ferror@plt+0x3b14>
  405b58:	ldrb	w9, [x21]
  405b5c:	mov	x0, xzr
  405b60:	b	405afc <ferror@plt+0x3aac>
  405b64:	mov	w0, wzr
  405b68:	ldp	x20, x19, [sp, #32]
  405b6c:	ldp	x22, x21, [sp, #16]
  405b70:	ldp	x29, x30, [sp], #48
  405b74:	ret
  405b78:	mov	w0, #0xffffffff            	// #-1
  405b7c:	b	405b68 <ferror@plt+0x3b18>
  405b80:	stp	x29, x30, [sp, #-64]!
  405b84:	mov	x29, sp
  405b88:	str	x23, [sp, #16]
  405b8c:	stp	x22, x21, [sp, #32]
  405b90:	stp	x20, x19, [sp, #48]
  405b94:	str	xzr, [x29, #24]
  405b98:	cbz	x0, 405c70 <ferror@plt+0x3c20>
  405b9c:	mov	w21, w3
  405ba0:	mov	x19, x2
  405ba4:	mov	x23, x1
  405ba8:	mov	x22, x0
  405bac:	str	w3, [x1]
  405bb0:	str	w3, [x2]
  405bb4:	bl	401fe0 <__errno_location@plt>
  405bb8:	str	wzr, [x0]
  405bbc:	ldrb	w8, [x22]
  405bc0:	mov	x20, x0
  405bc4:	cmp	w8, #0x3a
  405bc8:	b.ne	405bd4 <ferror@plt+0x3b84>  // b.any
  405bcc:	add	x21, x22, #0x1
  405bd0:	b	405c30 <ferror@plt+0x3be0>
  405bd4:	add	x1, x29, #0x18
  405bd8:	mov	w2, #0xa                   	// #10
  405bdc:	mov	x0, x22
  405be0:	bl	401e60 <strtol@plt>
  405be4:	str	w0, [x23]
  405be8:	str	w0, [x19]
  405bec:	ldr	x8, [x29, #24]
  405bf0:	mov	w0, #0xffffffff            	// #-1
  405bf4:	cmp	x8, x22
  405bf8:	b.eq	405c70 <ferror@plt+0x3c20>  // b.none
  405bfc:	ldr	w9, [x20]
  405c00:	cbnz	w9, 405c70 <ferror@plt+0x3c20>
  405c04:	cbz	x8, 405c70 <ferror@plt+0x3c20>
  405c08:	ldrb	w9, [x8]
  405c0c:	cmp	w9, #0x2d
  405c10:	b.eq	405c24 <ferror@plt+0x3bd4>  // b.none
  405c14:	cmp	w9, #0x3a
  405c18:	b.ne	405c6c <ferror@plt+0x3c1c>  // b.any
  405c1c:	ldrb	w9, [x8, #1]
  405c20:	cbz	w9, 405c84 <ferror@plt+0x3c34>
  405c24:	add	x21, x8, #0x1
  405c28:	str	xzr, [x29, #24]
  405c2c:	str	wzr, [x20]
  405c30:	add	x1, x29, #0x18
  405c34:	mov	w2, #0xa                   	// #10
  405c38:	mov	x0, x21
  405c3c:	bl	401e60 <strtol@plt>
  405c40:	str	w0, [x19]
  405c44:	ldr	w8, [x20]
  405c48:	mov	w0, #0xffffffff            	// #-1
  405c4c:	cbnz	w8, 405c70 <ferror@plt+0x3c20>
  405c50:	ldr	x8, [x29, #24]
  405c54:	cbz	x8, 405c70 <ferror@plt+0x3c20>
  405c58:	cmp	x8, x21
  405c5c:	mov	w0, #0xffffffff            	// #-1
  405c60:	b.eq	405c70 <ferror@plt+0x3c20>  // b.none
  405c64:	ldrb	w8, [x8]
  405c68:	cbnz	w8, 405c70 <ferror@plt+0x3c20>
  405c6c:	mov	w0, wzr
  405c70:	ldp	x20, x19, [sp, #48]
  405c74:	ldp	x22, x21, [sp, #32]
  405c78:	ldr	x23, [sp, #16]
  405c7c:	ldp	x29, x30, [sp], #64
  405c80:	ret
  405c84:	str	w21, [x19]
  405c88:	b	405c6c <ferror@plt+0x3c1c>
  405c8c:	stp	x29, x30, [sp, #-48]!
  405c90:	mov	w8, wzr
  405c94:	str	x21, [sp, #16]
  405c98:	stp	x20, x19, [sp, #32]
  405c9c:	mov	x29, sp
  405ca0:	cbz	x1, 405dd4 <ferror@plt+0x3d84>
  405ca4:	cbz	x0, 405dd4 <ferror@plt+0x3d84>
  405ca8:	ldrb	w8, [x0]
  405cac:	and	w8, w8, #0xff
  405cb0:	cmp	w8, #0x2f
  405cb4:	mov	x19, x0
  405cb8:	b.ne	405cd4 <ferror@plt+0x3c84>  // b.any
  405cbc:	mov	x0, x19
  405cc0:	ldrb	w8, [x0, #1]!
  405cc4:	cmp	w8, #0x2f
  405cc8:	mov	w8, #0x2f                  	// #47
  405ccc:	b.eq	405cac <ferror@plt+0x3c5c>  // b.none
  405cd0:	b	405ce4 <ferror@plt+0x3c94>
  405cd4:	cbnz	w8, 405ce4 <ferror@plt+0x3c94>
  405cd8:	mov	x20, xzr
  405cdc:	mov	x19, xzr
  405ce0:	b	405d04 <ferror@plt+0x3cb4>
  405ce4:	mov	w20, #0x1                   	// #1
  405ce8:	ldrb	w8, [x19, x20]
  405cec:	cbz	w8, 405d04 <ferror@plt+0x3cb4>
  405cf0:	cmp	w8, #0x2f
  405cf4:	b.eq	405d04 <ferror@plt+0x3cb4>  // b.none
  405cf8:	add	x20, x20, #0x1
  405cfc:	ldrb	w8, [x19, x20]
  405d00:	cbnz	w8, 405cf0 <ferror@plt+0x3ca0>
  405d04:	ldrb	w8, [x1]
  405d08:	and	w8, w8, #0xff
  405d0c:	cmp	w8, #0x2f
  405d10:	mov	x21, x1
  405d14:	b.ne	405d30 <ferror@plt+0x3ce0>  // b.any
  405d18:	mov	x1, x21
  405d1c:	ldrb	w8, [x1, #1]!
  405d20:	cmp	w8, #0x2f
  405d24:	mov	w8, #0x2f                  	// #47
  405d28:	b.eq	405d08 <ferror@plt+0x3cb8>  // b.none
  405d2c:	b	405d40 <ferror@plt+0x3cf0>
  405d30:	cbnz	w8, 405d40 <ferror@plt+0x3cf0>
  405d34:	mov	x8, xzr
  405d38:	mov	x21, xzr
  405d3c:	b	405d60 <ferror@plt+0x3d10>
  405d40:	mov	w8, #0x1                   	// #1
  405d44:	ldrb	w9, [x21, x8]
  405d48:	cbz	w9, 405d60 <ferror@plt+0x3d10>
  405d4c:	cmp	w9, #0x2f
  405d50:	b.eq	405d60 <ferror@plt+0x3d10>  // b.none
  405d54:	add	x8, x8, #0x1
  405d58:	ldrb	w9, [x21, x8]
  405d5c:	cbnz	w9, 405d4c <ferror@plt+0x3cfc>
  405d60:	add	x9, x8, x20
  405d64:	cmp	x9, #0x1
  405d68:	b.eq	405d74 <ferror@plt+0x3d24>  // b.none
  405d6c:	cbnz	x9, 405d94 <ferror@plt+0x3d44>
  405d70:	b	405dc8 <ferror@plt+0x3d78>
  405d74:	cbz	x19, 405d84 <ferror@plt+0x3d34>
  405d78:	ldrb	w9, [x19]
  405d7c:	cmp	w9, #0x2f
  405d80:	b.eq	405dc8 <ferror@plt+0x3d78>  // b.none
  405d84:	cbz	x21, 405dd0 <ferror@plt+0x3d80>
  405d88:	ldrb	w9, [x21]
  405d8c:	cmp	w9, #0x2f
  405d90:	b.eq	405dc8 <ferror@plt+0x3d78>  // b.none
  405d94:	cmp	x20, x8
  405d98:	mov	w8, wzr
  405d9c:	b.ne	405dd4 <ferror@plt+0x3d84>  // b.any
  405da0:	cbz	x19, 405dd4 <ferror@plt+0x3d84>
  405da4:	cbz	x21, 405dd4 <ferror@plt+0x3d84>
  405da8:	mov	x0, x19
  405dac:	mov	x1, x21
  405db0:	mov	x2, x20
  405db4:	bl	401cc0 <strncmp@plt>
  405db8:	cbnz	w0, 405dd0 <ferror@plt+0x3d80>
  405dbc:	add	x0, x19, x20
  405dc0:	add	x1, x21, x20
  405dc4:	b	405ca8 <ferror@plt+0x3c58>
  405dc8:	mov	w8, #0x1                   	// #1
  405dcc:	b	405dd4 <ferror@plt+0x3d84>
  405dd0:	mov	w8, wzr
  405dd4:	ldp	x20, x19, [sp, #32]
  405dd8:	ldr	x21, [sp, #16]
  405ddc:	mov	w0, w8
  405de0:	ldp	x29, x30, [sp], #48
  405de4:	ret
  405de8:	stp	x29, x30, [sp, #-64]!
  405dec:	orr	x8, x0, x1
  405df0:	stp	x24, x23, [sp, #16]
  405df4:	stp	x22, x21, [sp, #32]
  405df8:	stp	x20, x19, [sp, #48]
  405dfc:	mov	x29, sp
  405e00:	cbz	x8, 405e34 <ferror@plt+0x3de4>
  405e04:	mov	x19, x1
  405e08:	mov	x21, x0
  405e0c:	mov	x20, x2
  405e10:	cbz	x0, 405e50 <ferror@plt+0x3e00>
  405e14:	cbz	x19, 405e6c <ferror@plt+0x3e1c>
  405e18:	mov	x0, x21
  405e1c:	bl	401b50 <strlen@plt>
  405e20:	mvn	x8, x0
  405e24:	cmp	x8, x20
  405e28:	b.cs	405e74 <ferror@plt+0x3e24>  // b.hs, b.nlast
  405e2c:	mov	x22, xzr
  405e30:	b	405eb0 <ferror@plt+0x3e60>
  405e34:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  405e38:	add	x0, x0, #0x98a
  405e3c:	ldp	x20, x19, [sp, #48]
  405e40:	ldp	x22, x21, [sp, #32]
  405e44:	ldp	x24, x23, [sp, #16]
  405e48:	ldp	x29, x30, [sp], #64
  405e4c:	b	401d80 <strdup@plt>
  405e50:	mov	x0, x19
  405e54:	mov	x1, x20
  405e58:	ldp	x20, x19, [sp, #48]
  405e5c:	ldp	x22, x21, [sp, #32]
  405e60:	ldp	x24, x23, [sp, #16]
  405e64:	ldp	x29, x30, [sp], #64
  405e68:	b	401ec0 <strndup@plt>
  405e6c:	mov	x0, x21
  405e70:	b	405e3c <ferror@plt+0x3dec>
  405e74:	add	x24, x0, x20
  405e78:	mov	x23, x0
  405e7c:	add	x0, x24, #0x1
  405e80:	bl	401ca0 <malloc@plt>
  405e84:	mov	x22, x0
  405e88:	cbz	x0, 405eb0 <ferror@plt+0x3e60>
  405e8c:	mov	x0, x22
  405e90:	mov	x1, x21
  405e94:	mov	x2, x23
  405e98:	bl	401b20 <memcpy@plt>
  405e9c:	add	x0, x22, x23
  405ea0:	mov	x1, x19
  405ea4:	mov	x2, x20
  405ea8:	bl	401b20 <memcpy@plt>
  405eac:	strb	wzr, [x22, x24]
  405eb0:	mov	x0, x22
  405eb4:	ldp	x20, x19, [sp, #48]
  405eb8:	ldp	x22, x21, [sp, #32]
  405ebc:	ldp	x24, x23, [sp, #16]
  405ec0:	ldp	x29, x30, [sp], #64
  405ec4:	ret
  405ec8:	stp	x29, x30, [sp, #-64]!
  405ecc:	stp	x20, x19, [sp, #48]
  405ed0:	mov	x20, x0
  405ed4:	stp	x24, x23, [sp, #16]
  405ed8:	stp	x22, x21, [sp, #32]
  405edc:	mov	x29, sp
  405ee0:	cbz	x1, 405f14 <ferror@plt+0x3ec4>
  405ee4:	mov	x0, x1
  405ee8:	mov	x19, x1
  405eec:	bl	401b50 <strlen@plt>
  405ef0:	mov	x21, x0
  405ef4:	cbz	x20, 405f20 <ferror@plt+0x3ed0>
  405ef8:	mov	x0, x20
  405efc:	bl	401b50 <strlen@plt>
  405f00:	mvn	x8, x0
  405f04:	cmp	x21, x8
  405f08:	b.ls	405f3c <ferror@plt+0x3eec>  // b.plast
  405f0c:	mov	x22, xzr
  405f10:	b	405f78 <ferror@plt+0x3f28>
  405f14:	cbz	x20, 405f90 <ferror@plt+0x3f40>
  405f18:	mov	x0, x20
  405f1c:	b	405f98 <ferror@plt+0x3f48>
  405f20:	mov	x0, x19
  405f24:	mov	x1, x21
  405f28:	ldp	x20, x19, [sp, #48]
  405f2c:	ldp	x22, x21, [sp, #32]
  405f30:	ldp	x24, x23, [sp, #16]
  405f34:	ldp	x29, x30, [sp], #64
  405f38:	b	401ec0 <strndup@plt>
  405f3c:	add	x24, x0, x21
  405f40:	mov	x23, x0
  405f44:	add	x0, x24, #0x1
  405f48:	bl	401ca0 <malloc@plt>
  405f4c:	mov	x22, x0
  405f50:	cbz	x0, 405f78 <ferror@plt+0x3f28>
  405f54:	mov	x0, x22
  405f58:	mov	x1, x20
  405f5c:	mov	x2, x23
  405f60:	bl	401b20 <memcpy@plt>
  405f64:	add	x0, x22, x23
  405f68:	mov	x1, x19
  405f6c:	mov	x2, x21
  405f70:	bl	401b20 <memcpy@plt>
  405f74:	strb	wzr, [x22, x24]
  405f78:	mov	x0, x22
  405f7c:	ldp	x20, x19, [sp, #48]
  405f80:	ldp	x22, x21, [sp, #32]
  405f84:	ldp	x24, x23, [sp, #16]
  405f88:	ldp	x29, x30, [sp], #64
  405f8c:	ret
  405f90:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  405f94:	add	x0, x0, #0x98a
  405f98:	ldp	x20, x19, [sp, #48]
  405f9c:	ldp	x22, x21, [sp, #32]
  405fa0:	ldp	x24, x23, [sp, #16]
  405fa4:	ldp	x29, x30, [sp], #64
  405fa8:	b	401d80 <strdup@plt>
  405fac:	sub	sp, sp, #0x140
  405fb0:	stp	x29, x30, [sp, #240]
  405fb4:	add	x29, sp, #0xf0
  405fb8:	sub	x9, x29, #0x70
  405fbc:	mov	x10, sp
  405fc0:	mov	x11, #0xffffffffffffffd0    	// #-48
  405fc4:	add	x8, x29, #0x50
  405fc8:	movk	x11, #0xff80, lsl #32
  405fcc:	add	x9, x9, #0x30
  405fd0:	add	x10, x10, #0x80
  405fd4:	stp	x8, x9, [x29, #-32]
  405fd8:	stp	x10, x11, [x29, #-16]
  405fdc:	stp	x2, x3, [x29, #-112]
  405fe0:	stp	x4, x5, [x29, #-96]
  405fe4:	stp	x6, x7, [x29, #-80]
  405fe8:	stp	q1, q2, [sp, #16]
  405fec:	str	q0, [sp]
  405ff0:	ldp	q0, q1, [x29, #-32]
  405ff4:	stp	x20, x19, [sp, #304]
  405ff8:	mov	x19, x0
  405ffc:	add	x0, x29, #0x18
  406000:	sub	x2, x29, #0x40
  406004:	str	x28, [sp, #256]
  406008:	stp	x24, x23, [sp, #272]
  40600c:	stp	x22, x21, [sp, #288]
  406010:	stp	q3, q4, [sp, #48]
  406014:	stp	q5, q6, [sp, #80]
  406018:	str	q7, [sp, #112]
  40601c:	stp	q0, q1, [x29, #-64]
  406020:	bl	401ea0 <vasprintf@plt>
  406024:	tbnz	w0, #31, 40605c <ferror@plt+0x400c>
  406028:	ldr	x21, [x29, #24]
  40602c:	orr	x8, x19, x21
  406030:	cbz	x8, 406064 <ferror@plt+0x4014>
  406034:	mov	w22, w0
  406038:	cbz	x19, 406078 <ferror@plt+0x4028>
  40603c:	cbz	x21, 40608c <ferror@plt+0x403c>
  406040:	mov	x0, x19
  406044:	bl	401b50 <strlen@plt>
  406048:	mvn	x8, x0
  40604c:	cmp	x8, x22
  406050:	b.cs	406094 <ferror@plt+0x4044>  // b.hs, b.nlast
  406054:	mov	x20, xzr
  406058:	b	4060d0 <ferror@plt+0x4080>
  40605c:	mov	x20, xzr
  406060:	b	4060d8 <ferror@plt+0x4088>
  406064:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406068:	add	x0, x0, #0x98a
  40606c:	bl	401d80 <strdup@plt>
  406070:	mov	x20, x0
  406074:	b	4060d0 <ferror@plt+0x4080>
  406078:	mov	x0, x21
  40607c:	mov	x1, x22
  406080:	bl	401ec0 <strndup@plt>
  406084:	mov	x20, x0
  406088:	b	4060d0 <ferror@plt+0x4080>
  40608c:	mov	x0, x19
  406090:	b	40606c <ferror@plt+0x401c>
  406094:	add	x24, x0, x22
  406098:	mov	x23, x0
  40609c:	add	x0, x24, #0x1
  4060a0:	bl	401ca0 <malloc@plt>
  4060a4:	mov	x20, x0
  4060a8:	cbz	x0, 4060d0 <ferror@plt+0x4080>
  4060ac:	mov	x0, x20
  4060b0:	mov	x1, x19
  4060b4:	mov	x2, x23
  4060b8:	bl	401b20 <memcpy@plt>
  4060bc:	add	x0, x20, x23
  4060c0:	mov	x1, x21
  4060c4:	mov	x2, x22
  4060c8:	bl	401b20 <memcpy@plt>
  4060cc:	strb	wzr, [x20, x24]
  4060d0:	ldr	x0, [x29, #24]
  4060d4:	bl	401e80 <free@plt>
  4060d8:	mov	x0, x20
  4060dc:	ldp	x20, x19, [sp, #304]
  4060e0:	ldp	x22, x21, [sp, #288]
  4060e4:	ldp	x24, x23, [sp, #272]
  4060e8:	ldr	x28, [sp, #256]
  4060ec:	ldp	x29, x30, [sp, #240]
  4060f0:	add	sp, sp, #0x140
  4060f4:	ret
  4060f8:	sub	sp, sp, #0x60
  4060fc:	stp	x29, x30, [sp, #16]
  406100:	stp	x26, x25, [sp, #32]
  406104:	stp	x24, x23, [sp, #48]
  406108:	stp	x22, x21, [sp, #64]
  40610c:	stp	x20, x19, [sp, #80]
  406110:	ldr	x23, [x0]
  406114:	add	x29, sp, #0x10
  406118:	ldrb	w8, [x23]
  40611c:	cbz	w8, 4062cc <ferror@plt+0x427c>
  406120:	mov	x20, x0
  406124:	mov	x22, x1
  406128:	mov	x0, x23
  40612c:	mov	x1, x2
  406130:	mov	w24, w3
  406134:	mov	x21, x2
  406138:	bl	401ed0 <strspn@plt>
  40613c:	add	x19, x23, x0
  406140:	ldrb	w25, [x19]
  406144:	cbz	x25, 4062c8 <ferror@plt+0x4278>
  406148:	cbz	w24, 4061cc <ferror@plt+0x417c>
  40614c:	cmp	w25, #0x3f
  406150:	b.hi	4061e8 <ferror@plt+0x4198>  // b.pmore
  406154:	mov	w8, #0x1                   	// #1
  406158:	mov	x9, #0x1                   	// #1
  40615c:	lsl	x8, x8, x25
  406160:	movk	x9, #0x84, lsl #32
  406164:	and	x8, x8, x9
  406168:	cbz	x8, 4061e8 <ferror@plt+0x4198>
  40616c:	sturb	w25, [x29, #-4]
  406170:	sturb	wzr, [x29, #-3]
  406174:	mov	x24, x19
  406178:	ldrb	w9, [x24, #1]!
  40617c:	cbz	w9, 406264 <ferror@plt+0x4214>
  406180:	add	x10, x0, x23
  406184:	mov	x26, xzr
  406188:	mov	w8, wzr
  40618c:	add	x23, x10, #0x2
  406190:	b	4061b4 <ferror@plt+0x4164>
  406194:	sxtb	w1, w9
  406198:	sub	x0, x29, #0x4
  40619c:	bl	401ee0 <strchr@plt>
  4061a0:	cbnz	x0, 406278 <ferror@plt+0x4228>
  4061a4:	mov	w8, wzr
  4061a8:	ldrb	w9, [x23, x26]
  4061ac:	add	x26, x26, #0x1
  4061b0:	cbz	w9, 406260 <ferror@plt+0x4210>
  4061b4:	cbnz	w8, 4061a4 <ferror@plt+0x4154>
  4061b8:	and	w8, w9, #0xff
  4061bc:	cmp	w8, #0x5c
  4061c0:	b.ne	406194 <ferror@plt+0x4144>  // b.any
  4061c4:	mov	w8, #0x1                   	// #1
  4061c8:	b	4061a8 <ferror@plt+0x4158>
  4061cc:	mov	x0, x19
  4061d0:	mov	x1, x21
  4061d4:	bl	401fa0 <strcspn@plt>
  4061d8:	add	x8, x19, x0
  4061dc:	str	x0, [x22]
  4061e0:	str	x8, [x20]
  4061e4:	b	4062d0 <ferror@plt+0x4280>
  4061e8:	add	x9, x0, x23
  4061ec:	mov	x24, xzr
  4061f0:	mov	w8, wzr
  4061f4:	add	x23, x9, #0x1
  4061f8:	b	40621c <ferror@plt+0x41cc>
  4061fc:	sxtb	w1, w25
  406200:	mov	x0, x21
  406204:	bl	401ee0 <strchr@plt>
  406208:	cbnz	x0, 406270 <ferror@plt+0x4220>
  40620c:	mov	w8, wzr
  406210:	ldrb	w25, [x23, x24]
  406214:	add	x24, x24, #0x1
  406218:	cbz	w25, 406234 <ferror@plt+0x41e4>
  40621c:	cbnz	w8, 40620c <ferror@plt+0x41bc>
  406220:	and	w8, w25, #0xff
  406224:	cmp	w8, #0x5c
  406228:	b.ne	4061fc <ferror@plt+0x41ac>  // b.any
  40622c:	mov	w8, #0x1                   	// #1
  406230:	b	406210 <ferror@plt+0x41c0>
  406234:	sub	w8, w24, w8
  406238:	sxtw	x8, w8
  40623c:	str	x8, [x22]
  406240:	add	x22, x19, x8
  406244:	ldrsb	w1, [x22]
  406248:	cbz	w1, 406258 <ferror@plt+0x4208>
  40624c:	mov	x0, x21
  406250:	bl	401ee0 <strchr@plt>
  406254:	cbz	x0, 4062c8 <ferror@plt+0x4278>
  406258:	str	x22, [x20]
  40625c:	b	4062d0 <ferror@plt+0x4280>
  406260:	b	40627c <ferror@plt+0x422c>
  406264:	mov	w8, wzr
  406268:	mov	w26, wzr
  40626c:	b	40627c <ferror@plt+0x422c>
  406270:	mov	w8, wzr
  406274:	b	406234 <ferror@plt+0x41e4>
  406278:	mov	w8, wzr
  40627c:	sub	w8, w26, w8
  406280:	sxtw	x23, w8
  406284:	str	x23, [x22]
  406288:	add	x8, x23, x19
  40628c:	ldrb	w8, [x8, #1]
  406290:	cbz	w8, 4062c8 <ferror@plt+0x4278>
  406294:	cmp	w8, w25
  406298:	b.ne	4062c8 <ferror@plt+0x4278>  // b.any
  40629c:	add	x8, x23, x19
  4062a0:	ldrsb	w1, [x8, #2]
  4062a4:	cbz	w1, 4062b4 <ferror@plt+0x4264>
  4062a8:	mov	x0, x21
  4062ac:	bl	401ee0 <strchr@plt>
  4062b0:	cbz	x0, 4062c8 <ferror@plt+0x4278>
  4062b4:	add	x8, x19, x23
  4062b8:	add	x8, x8, #0x2
  4062bc:	str	x8, [x20]
  4062c0:	mov	x19, x24
  4062c4:	b	4062d0 <ferror@plt+0x4280>
  4062c8:	str	x19, [x20]
  4062cc:	mov	x19, xzr
  4062d0:	mov	x0, x19
  4062d4:	ldp	x20, x19, [sp, #80]
  4062d8:	ldp	x22, x21, [sp, #64]
  4062dc:	ldp	x24, x23, [sp, #48]
  4062e0:	ldp	x26, x25, [sp, #32]
  4062e4:	ldp	x29, x30, [sp, #16]
  4062e8:	add	sp, sp, #0x60
  4062ec:	ret
  4062f0:	stp	x29, x30, [sp, #-32]!
  4062f4:	str	x19, [sp, #16]
  4062f8:	mov	x19, x0
  4062fc:	mov	x29, sp
  406300:	mov	x0, x19
  406304:	bl	401d00 <fgetc@plt>
  406308:	cmp	w0, #0xa
  40630c:	b.eq	406320 <ferror@plt+0x42d0>  // b.none
  406310:	cmn	w0, #0x1
  406314:	b.ne	406300 <ferror@plt+0x42b0>  // b.any
  406318:	mov	w0, #0x1                   	// #1
  40631c:	b	406324 <ferror@plt+0x42d4>
  406320:	mov	w0, wzr
  406324:	ldr	x19, [sp, #16]
  406328:	ldp	x29, x30, [sp], #32
  40632c:	ret
  406330:	sub	sp, sp, #0x70
  406334:	stp	x20, x19, [sp, #96]
  406338:	mov	w19, w0
  40633c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406340:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406344:	add	x0, x0, #0x790
  406348:	stp	x29, x30, [sp, #16]
  40634c:	stp	x28, x27, [sp, #32]
  406350:	stp	x26, x25, [sp, #48]
  406354:	stp	x24, x23, [sp, #64]
  406358:	stp	x22, x21, [sp, #80]
  40635c:	add	x29, sp, #0x10
  406360:	str	x1, [x8, #816]
  406364:	bl	401ff0 <getenv@plt>
  406368:	adrp	x21, 419000 <ferror@plt+0x16fb0>
  40636c:	ldr	w20, [x21, #888]
  406370:	tbnz	w20, #1, 4063b0 <ferror@plt+0x4360>
  406374:	cbz	x0, 406418 <ferror@plt+0x43c8>
  406378:	add	x1, sp, #0x8
  40637c:	mov	w2, wzr
  406380:	bl	401b40 <strtoul@plt>
  406384:	ldr	x8, [sp, #8]
  406388:	mov	x20, x0
  40638c:	cbz	x8, 4063ac <ferror@plt+0x435c>
  406390:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406394:	add	x1, x1, #0x7ea
  406398:	mov	x0, x8
  40639c:	bl	401e30 <strcmp@plt>
  4063a0:	cmp	w0, #0x0
  4063a4:	mov	w8, #0xffff                	// #65535
  4063a8:	csel	w20, w8, w20, eq  // eq = none
  4063ac:	str	w20, [x21, #888]
  4063b0:	cbz	w20, 40641c <ferror@plt+0x43cc>
  4063b4:	bl	401be0 <getuid@plt>
  4063b8:	mov	w20, w0
  4063bc:	bl	401bc0 <geteuid@plt>
  4063c0:	cmp	w20, w0
  4063c4:	b.ne	4063dc <ferror@plt+0x438c>  // b.any
  4063c8:	bl	401e90 <getgid@plt>
  4063cc:	mov	w20, w0
  4063d0:	bl	401ba0 <getegid@plt>
  4063d4:	cmp	w20, w0
  4063d8:	b.eq	40641c <ferror@plt+0x43cc>  // b.none
  4063dc:	adrp	x9, 418000 <ferror@plt+0x15fb0>
  4063e0:	ldr	w8, [x21, #888]
  4063e4:	ldr	x9, [x9, #4048]
  4063e8:	orr	w8, w8, #0x1000000
  4063ec:	ldr	x20, [x9]
  4063f0:	str	w8, [x21, #888]
  4063f4:	bl	401c80 <getpid@plt>
  4063f8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4063fc:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406400:	mov	w2, w0
  406404:	add	x1, x1, #0x7a6
  406408:	add	x3, x3, #0x7df
  40640c:	mov	x0, x20
  406410:	bl	402020 <fprintf@plt>
  406414:	b	40641c <ferror@plt+0x43cc>
  406418:	str	wzr, [x21, #888]
  40641c:	ldr	w8, [x21, #888]
  406420:	cmp	w19, #0x2
  406424:	adrp	x23, 419000 <ferror@plt+0x16fb0>
  406428:	orr	w8, w8, #0x2
  40642c:	str	w8, [x21, #888]
  406430:	b.ne	40644c <ferror@plt+0x43fc>  // b.any
  406434:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406438:	mov	w9, #0x2                   	// #2
  40643c:	str	w9, [x8, #864]
  406440:	ldrb	w8, [x23, #868]
  406444:	orr	w8, w8, #0x1
  406448:	b	4064fc <ferror@plt+0x44ac>
  40644c:	mov	w0, #0x1                   	// #1
  406450:	mov	w20, #0x1                   	// #1
  406454:	bl	401f40 <isatty@plt>
  406458:	cbz	w0, 406488 <ferror@plt+0x4438>
  40645c:	adrp	x22, 419000 <ferror@plt+0x16fb0>
  406460:	cmp	w19, #0x3
  406464:	str	w19, [x22, #864]
  406468:	b.ne	406494 <ferror@plt+0x4444>  // b.any
  40646c:	bl	406764 <ferror@plt+0x4714>
  406470:	mov	w20, w0
  406474:	cbz	w0, 4064c8 <ferror@plt+0x4478>
  406478:	bl	406874 <ferror@plt+0x4824>
  40647c:	cbz	w0, 4064a4 <ferror@plt+0x4454>
  406480:	str	wzr, [x22, #864]
  406484:	b	4064d8 <ferror@plt+0x4488>
  406488:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40648c:	str	w20, [x8, #864]
  406490:	b	4064f4 <ferror@plt+0x44a4>
  406494:	mov	w20, #0xffffffff            	// #-1
  406498:	cmp	w19, #0x2
  40649c:	b.ne	4064d4 <ferror@plt+0x4484>  // b.any
  4064a0:	b	406440 <ferror@plt+0x43f0>
  4064a4:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4064a8:	add	x8, x8, #0x360
  4064ac:	ldp	w9, w10, [x8, #8]
  4064b0:	adrp	x0, 406000 <ferror@plt+0x3fb0>
  4064b4:	add	x0, x0, #0x934
  4064b8:	cmp	w9, w10
  4064bc:	cset	w9, gt
  4064c0:	str	w9, [x8]
  4064c4:	bl	407900 <ferror@plt+0x58b0>
  4064c8:	ldr	w19, [x22, #864]
  4064cc:	cmp	w19, #0x2
  4064d0:	b.eq	406440 <ferror@plt+0x43f0>  // b.none
  4064d4:	cbnz	w19, 4064f4 <ferror@plt+0x44a4>
  4064d8:	cmn	w20, #0x1
  4064dc:	b.ne	4064e8 <ferror@plt+0x4498>  // b.any
  4064e0:	bl	406764 <ferror@plt+0x4714>
  4064e4:	mov	w20, w0
  4064e8:	ldrb	w8, [x23, #868]
  4064ec:	bfxil	w8, w20, #0, #1
  4064f0:	b	4064fc <ferror@plt+0x44ac>
  4064f4:	ldrb	w8, [x23, #868]
  4064f8:	and	w8, w8, #0xfffffffe
  4064fc:	ldrb	w9, [x21, #888]
  406500:	strb	w8, [x23, #868]
  406504:	tbz	w9, #2, 406740 <ferror@plt+0x46f0>
  406508:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40650c:	add	x0, x0, #0xab7
  406510:	bl	401e00 <puts@plt>
  406514:	adrp	x19, 419000 <ferror@plt+0x16fb0>
  406518:	add	x19, x19, #0x330
  40651c:	ldr	x1, [x19]
  406520:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406524:	add	x0, x0, #0x952
  406528:	bl	401fc0 <printf@plt>
  40652c:	ldr	x1, [x19, #8]
  406530:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406534:	add	x0, x0, #0x964
  406538:	bl	401fc0 <printf@plt>
  40653c:	ldr	x1, [x19, #16]
  406540:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406544:	add	x0, x0, #0x976
  406548:	bl	401fc0 <printf@plt>
  40654c:	ldr	w8, [x19, #48]
  406550:	cbz	w8, 406570 <ferror@plt+0x4520>
  406554:	cmp	w8, #0x1
  406558:	b.eq	40657c <ferror@plt+0x452c>  // b.none
  40655c:	cmp	w8, #0x3
  406560:	b.ne	406588 <ferror@plt+0x4538>  // b.any
  406564:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406568:	add	x1, x1, #0x997
  40656c:	b	4065a0 <ferror@plt+0x4550>
  406570:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406574:	add	x1, x1, #0x77e
  406578:	b	4065a0 <ferror@plt+0x4550>
  40657c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406580:	add	x1, x1, #0x783
  406584:	b	4065a0 <ferror@plt+0x4550>
  406588:	adrp	x9, 408000 <ferror@plt+0x5fb0>
  40658c:	adrp	x10, 408000 <ferror@plt+0x5fb0>
  406590:	add	x9, x9, #0x923
  406594:	add	x10, x10, #0x789
  406598:	cmp	w8, #0x2
  40659c:	csel	x1, x10, x9, eq  // eq = none
  4065a0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4065a4:	add	x0, x0, #0x98b
  4065a8:	bl	401fc0 <printf@plt>
  4065ac:	adrp	x20, 419000 <ferror@plt+0x16fb0>
  4065b0:	add	x20, x20, #0x350
  4065b4:	ldrb	w8, [x20, #20]
  4065b8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4065bc:	add	x0, x0, #0x9a1
  4065c0:	and	w1, w8, #0x1
  4065c4:	bl	401fc0 <printf@plt>
  4065c8:	ldrb	w8, [x20, #20]
  4065cc:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4065d0:	add	x0, x0, #0x9b3
  4065d4:	ubfx	w1, w8, #1, #1
  4065d8:	bl	401fc0 <printf@plt>
  4065dc:	ldrb	w8, [x20, #20]
  4065e0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4065e4:	add	x0, x0, #0x9c3
  4065e8:	ubfx	w1, w8, #3, #1
  4065ec:	bl	401fc0 <printf@plt>
  4065f0:	ldrb	w8, [x20, #20]
  4065f4:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4065f8:	add	x0, x0, #0x9d5
  4065fc:	ubfx	w1, w8, #2, #1
  406600:	bl	401fc0 <printf@plt>
  406604:	adrp	x24, 418000 <ferror@plt+0x15fb0>
  406608:	ldr	x24, [x24, #4056]
  40660c:	mov	w0, #0xa                   	// #10
  406610:	ldr	x1, [x24]
  406614:	bl	401c10 <fputc@plt>
  406618:	ldr	w2, [x20, #24]
  40661c:	adrp	x19, 408000 <ferror@plt+0x5fb0>
  406620:	add	x19, x19, #0x9ea
  406624:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406628:	add	x1, x1, #0x914
  40662c:	mov	x0, x19
  406630:	bl	401fc0 <printf@plt>
  406634:	ldr	w2, [x20, #28]
  406638:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40663c:	add	x1, x1, #0x91c
  406640:	mov	x0, x19
  406644:	bl	401fc0 <printf@plt>
  406648:	ldr	w2, [x20, #32]
  40664c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406650:	add	x1, x1, #0x94b
  406654:	mov	x0, x19
  406658:	bl	401fc0 <printf@plt>
  40665c:	ldr	x1, [x24]
  406660:	mov	w0, #0xa                   	// #10
  406664:	bl	401c10 <fputc@plt>
  406668:	ldr	x8, [x20]
  40666c:	cbz	x8, 406730 <ferror@plt+0x46e0>
  406670:	adrp	x20, 408000 <ferror@plt+0x5fb0>
  406674:	adrp	x27, 419000 <ferror@plt+0x16fb0>
  406678:	adrp	x21, 408000 <ferror@plt+0x5fb0>
  40667c:	mov	x25, xzr
  406680:	mov	x19, xzr
  406684:	add	x20, x20, #0x9fa
  406688:	adrp	x26, 419000 <ferror@plt+0x16fb0>
  40668c:	add	x27, x27, #0x348
  406690:	add	x21, x21, #0x6c9
  406694:	adrp	x28, 419000 <ferror@plt+0x16fb0>
  406698:	b	4066bc <ferror@plt+0x466c>
  40669c:	ldr	x1, [x24]
  4066a0:	mov	w0, #0xa                   	// #10
  4066a4:	bl	401c10 <fputc@plt>
  4066a8:	ldr	x8, [x28, #848]
  4066ac:	add	x19, x19, #0x1
  4066b0:	add	x25, x25, #0x10
  4066b4:	cmp	x19, x8
  4066b8:	b.cs	406730 <ferror@plt+0x46e0>  // b.hs, b.nlast
  4066bc:	mov	x0, x20
  4066c0:	mov	x1, x19
  4066c4:	bl	401fc0 <printf@plt>
  4066c8:	ldr	x8, [x26, #840]
  4066cc:	ldr	x22, [x24]
  4066d0:	mov	x1, xzr
  4066d4:	ldr	x0, [x8, x25]
  4066d8:	bl	406a7c <ferror@plt+0x4a2c>
  4066dc:	cbz	x0, 4066f8 <ferror@plt+0x46a8>
  4066e0:	ldrb	w8, [x23, #868]
  4066e4:	and	w8, w8, #0x3
  4066e8:	cmp	w8, #0x1
  4066ec:	b.ne	4066f8 <ferror@plt+0x46a8>  // b.any
  4066f0:	mov	x1, x22
  4066f4:	bl	401b60 <fputs@plt>
  4066f8:	ldr	x8, [x27]
  4066fc:	ldr	x1, [x24]
  406700:	ldr	x0, [x8, x25]
  406704:	bl	401b60 <fputs@plt>
  406708:	ldrb	w8, [x27, #28]
  40670c:	and	w8, w8, #0x3
  406710:	cmp	w8, #0x1
  406714:	b.ne	40669c <ferror@plt+0x464c>  // b.any
  406718:	ldr	x3, [x24]
  40671c:	mov	w1, #0x4                   	// #4
  406720:	mov	w2, #0x1                   	// #1
  406724:	mov	x0, x21
  406728:	bl	401ef0 <fwrite@plt>
  40672c:	b	40669c <ferror@plt+0x464c>
  406730:	ldr	x1, [x24]
  406734:	mov	w0, #0xa                   	// #10
  406738:	bl	401c10 <fputc@plt>
  40673c:	ldrb	w8, [x23, #868]
  406740:	ldp	x20, x19, [sp, #96]
  406744:	ldp	x22, x21, [sp, #80]
  406748:	ldp	x24, x23, [sp, #64]
  40674c:	ldp	x26, x25, [sp, #48]
  406750:	ldp	x28, x27, [sp, #32]
  406754:	ldp	x29, x30, [sp, #16]
  406758:	and	w0, w8, #0x1
  40675c:	add	sp, sp, #0x70
  406760:	ret
  406764:	sub	sp, sp, #0x30
  406768:	stp	x29, x30, [sp, #16]
  40676c:	add	x29, sp, #0x10
  406770:	sub	x2, x29, #0x4
  406774:	mov	w1, #0x1                   	// #1
  406778:	mov	x0, xzr
  40677c:	stp	x20, x19, [sp, #32]
  406780:	bl	401b90 <setupterm@plt>
  406784:	cbnz	w0, 4067bc <ferror@plt+0x476c>
  406788:	ldur	w8, [x29, #-4]
  40678c:	cmp	w8, #0x1
  406790:	b.ne	4067bc <ferror@plt+0x476c>  // b.any
  406794:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406798:	add	x0, x0, #0x7e3
  40679c:	bl	402000 <tigetnum@plt>
  4067a0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4067a4:	ldr	w8, [x8, #888]
  4067a8:	cmp	w0, #0x2
  4067ac:	b.lt	4067dc <ferror@plt+0x478c>  // b.tstop
  4067b0:	tbnz	w8, #2, 406824 <ferror@plt+0x47d4>
  4067b4:	mov	w0, #0x1                   	// #1
  4067b8:	b	4067cc <ferror@plt+0x477c>
  4067bc:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4067c0:	ldrb	w8, [x8, #888]
  4067c4:	tbnz	w8, #2, 4067e0 <ferror@plt+0x4790>
  4067c8:	mov	w0, wzr
  4067cc:	ldp	x20, x19, [sp, #32]
  4067d0:	ldp	x29, x30, [sp, #16]
  4067d4:	add	sp, sp, #0x30
  4067d8:	ret
  4067dc:	tbz	w8, #2, 4067c8 <ferror@plt+0x4778>
  4067e0:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  4067e4:	ldr	x8, [x8, #4048]
  4067e8:	ldr	x19, [x8]
  4067ec:	bl	401c80 <getpid@plt>
  4067f0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4067f4:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4067f8:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  4067fc:	mov	w2, w0
  406800:	add	x1, x1, #0x7ee
  406804:	add	x3, x3, #0x7df
  406808:	add	x4, x4, #0x7fc
  40680c:	mov	x0, x19
  406810:	bl	402020 <fprintf@plt>
  406814:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406818:	add	x0, x0, #0x828
  40681c:	bl	407320 <ferror@plt+0x52d0>
  406820:	b	4067c8 <ferror@plt+0x4778>
  406824:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  406828:	ldr	x8, [x8, #4048]
  40682c:	mov	w19, w0
  406830:	ldr	x20, [x8]
  406834:	bl	401c80 <getpid@plt>
  406838:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40683c:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406840:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  406844:	mov	w2, w0
  406848:	add	x1, x1, #0x7ee
  40684c:	add	x3, x3, #0x7df
  406850:	add	x4, x4, #0x7fc
  406854:	mov	x0, x20
  406858:	bl	402020 <fprintf@plt>
  40685c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406860:	add	x0, x0, #0x801
  406864:	mov	w1, w19
  406868:	bl	407320 <ferror@plt+0x52d0>
  40686c:	mov	w0, #0x1                   	// #1
  406870:	b	4067cc <ferror@plt+0x477c>
  406874:	stp	x29, x30, [sp, #-32]!
  406878:	str	x28, [sp, #16]
  40687c:	mov	x29, sp
  406880:	sub	sp, sp, #0x1, lsl #12
  406884:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406888:	add	x0, x0, #0x84a
  40688c:	bl	401ff0 <getenv@plt>
  406890:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406894:	str	x0, [x8, #824]
  406898:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40689c:	add	x0, x0, #0x866
  4068a0:	bl	401ff0 <getenv@plt>
  4068a4:	cbz	x0, 4068b8 <ferror@plt+0x4868>
  4068a8:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  4068ac:	mov	x3, x0
  4068b0:	add	x2, x2, #0x876
  4068b4:	b	4068d4 <ferror@plt+0x4884>
  4068b8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4068bc:	add	x0, x0, #0x871
  4068c0:	bl	401ff0 <getenv@plt>
  4068c4:	cbz	x0, 406908 <ferror@plt+0x48b8>
  4068c8:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  4068cc:	mov	x3, x0
  4068d0:	add	x2, x2, #0x88b
  4068d4:	mov	x0, sp
  4068d8:	mov	w1, #0x1000                	// #4096
  4068dc:	bl	401c40 <snprintf@plt>
  4068e0:	mov	x0, sp
  4068e4:	bl	4073b4 <ferror@plt+0x5364>
  4068e8:	add	w8, w0, #0xd
  4068ec:	cmp	w8, #0xc
  4068f0:	b.hi	406914 <ferror@plt+0x48c4>  // b.pmore
  4068f4:	mov	w9, #0x1                   	// #1
  4068f8:	lsl	w8, w9, w8
  4068fc:	mov	w9, #0x1801                	// #6145
  406900:	tst	w8, w9
  406904:	b.eq	406914 <ferror@plt+0x48c4>  // b.none
  406908:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40690c:	add	x0, x0, #0x84f
  406910:	bl	4073b4 <ferror@plt+0x5364>
  406914:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406918:	ldrb	w9, [x8, #868]
  40691c:	orr	w9, w9, #0x8
  406920:	strb	w9, [x8, #868]
  406924:	add	sp, sp, #0x1, lsl #12
  406928:	ldr	x28, [sp, #16]
  40692c:	ldp	x29, x30, [sp], #32
  406930:	ret
  406934:	stp	x29, x30, [sp, #-48]!
  406938:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40693c:	ldrb	w8, [x8, #888]
  406940:	str	x21, [sp, #16]
  406944:	stp	x20, x19, [sp, #32]
  406948:	mov	x29, sp
  40694c:	tbnz	w8, #3, 4069d8 <ferror@plt+0x4988>
  406950:	adrp	x19, 419000 <ferror@plt+0x16fb0>
  406954:	add	x19, x19, #0x348
  406958:	ldp	x0, x8, [x19]
  40695c:	cbz	x8, 406994 <ferror@plt+0x4944>
  406960:	mov	x20, xzr
  406964:	mov	x21, xzr
  406968:	ldr	x0, [x0, x20]
  40696c:	bl	401e80 <free@plt>
  406970:	ldr	x8, [x19]
  406974:	add	x8, x8, x20
  406978:	ldr	x0, [x8, #8]
  40697c:	bl	401e80 <free@plt>
  406980:	ldp	x0, x8, [x19]
  406984:	add	x21, x21, #0x1
  406988:	add	x20, x20, #0x10
  40698c:	cmp	x21, x8
  406990:	b.cc	406968 <ferror@plt+0x4918>  // b.lo, b.ul, b.last
  406994:	bl	401e80 <free@plt>
  406998:	adrp	x19, 419000 <ferror@plt+0x16fb0>
  40699c:	add	x19, x19, #0x330
  4069a0:	ldr	x0, [x19, #16]
  4069a4:	stp	xzr, xzr, [x19, #24]
  4069a8:	str	xzr, [x19, #40]
  4069ac:	bl	401e80 <free@plt>
  4069b0:	mov	w8, #0x3                   	// #3
  4069b4:	stp	xzr, xzr, [x19]
  4069b8:	str	xzr, [x19, #16]
  4069bc:	str	xzr, [x19, #56]
  4069c0:	str	w8, [x19, #48]
  4069c4:	str	wzr, [x19, #64]
  4069c8:	ldp	x20, x19, [sp, #32]
  4069cc:	ldr	x21, [sp, #16]
  4069d0:	ldp	x29, x30, [sp], #48
  4069d4:	ret
  4069d8:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  4069dc:	ldr	x8, [x8, #4048]
  4069e0:	ldr	x19, [x8]
  4069e4:	bl	401c80 <getpid@plt>
  4069e8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4069ec:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4069f0:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  4069f4:	mov	w2, w0
  4069f8:	add	x1, x1, #0x7ee
  4069fc:	add	x3, x3, #0x7df
  406a00:	add	x4, x4, #0x93f
  406a04:	mov	x0, x19
  406a08:	bl	402020 <fprintf@plt>
  406a0c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406a10:	add	x0, x0, #0x946
  406a14:	bl	407320 <ferror@plt+0x52d0>
  406a18:	b	406950 <ferror@plt+0x4900>
  406a1c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406a20:	ldrb	w9, [x8, #868]
  406a24:	orr	w9, w9, #0x2
  406a28:	strb	w9, [x8, #868]
  406a2c:	ret
  406a30:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406a34:	ldrb	w9, [x8, #868]
  406a38:	and	w9, w9, #0xfffffffd
  406a3c:	strb	w9, [x8, #868]
  406a40:	ret
  406a44:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406a48:	ldrb	w8, [x8, #868]
  406a4c:	and	w0, w8, #0x1
  406a50:	ret
  406a54:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406a58:	ldr	w0, [x8, #864]
  406a5c:	ret
  406a60:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406a64:	ldrb	w8, [x8, #868]
  406a68:	tbnz	w8, #1, 406a78 <ferror@plt+0x4a28>
  406a6c:	cbz	x0, 406a78 <ferror@plt+0x4a28>
  406a70:	tbz	w8, #0, 406a78 <ferror@plt+0x4a28>
  406a74:	b	401b60 <fputs@plt>
  406a78:	ret
  406a7c:	stp	x29, x30, [sp, #-96]!
  406a80:	stp	x28, x27, [sp, #16]
  406a84:	stp	x26, x25, [sp, #32]
  406a88:	stp	x24, x23, [sp, #48]
  406a8c:	stp	x22, x21, [sp, #64]
  406a90:	stp	x20, x19, [sp, #80]
  406a94:	mov	x29, sp
  406a98:	sub	sp, sp, #0x2, lsl #12
  406a9c:	sub	sp, sp, #0x120
  406aa0:	adrp	x21, 419000 <ferror@plt+0x16fb0>
  406aa4:	ldrb	w8, [x21, #868]
  406aa8:	and	w9, w8, #0x3
  406aac:	cmp	w9, #0x1
  406ab0:	b.ne	406af0 <ferror@plt+0x4aa0>  // b.any
  406ab4:	mov	x19, x1
  406ab8:	mov	x20, x0
  406abc:	cbz	x0, 406f70 <ferror@plt+0x4f20>
  406ac0:	ldrb	w9, [x20]
  406ac4:	cbz	w9, 406f70 <ferror@plt+0x4f20>
  406ac8:	adrp	x24, 419000 <ferror@plt+0x16fb0>
  406acc:	tbnz	w8, #2, 406f0c <ferror@plt+0x4ebc>
  406ad0:	tbnz	w8, #3, 406af8 <ferror@plt+0x4aa8>
  406ad4:	bl	406874 <ferror@plt+0x4824>
  406ad8:	ldrb	w8, [x21, #868]
  406adc:	mov	w22, w0
  406ae0:	orr	w8, w8, #0x4
  406ae4:	strb	w8, [x21, #868]
  406ae8:	cbnz	w0, 406edc <ferror@plt+0x4e8c>
  406aec:	b	406b00 <ferror@plt+0x4ab0>
  406af0:	mov	x0, xzr
  406af4:	b	406f74 <ferror@plt+0x4f24>
  406af8:	orr	w8, w8, #0x4
  406afc:	strb	w8, [x21, #868]
  406b00:	adrp	x22, 419000 <ferror@plt+0x16fb0>
  406b04:	ldr	x0, [x22, #832]
  406b08:	cbz	x0, 406eb8 <ferror@plt+0x4e68>
  406b0c:	adrp	x27, 419000 <ferror@plt+0x16fb0>
  406b10:	ldrb	w8, [x27, #888]
  406b14:	tbnz	w8, #3, 407040 <ferror@plt+0x4ff0>
  406b18:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  406b1c:	add	x1, x1, #0x948
  406b20:	bl	401c90 <fopen@plt>
  406b24:	cbz	x0, 406ed0 <ferror@plt+0x4e80>
  406b28:	mov	x21, x0
  406b2c:	add	x0, sp, #0x110
  406b30:	mov	w1, #0x2000                	// #8192
  406b34:	mov	x2, x21
  406b38:	add	x22, sp, #0x110
  406b3c:	bl	401bd0 <fgets_unlocked@plt>
  406b40:	cbz	x0, 406ec0 <ferror@plt+0x4e70>
  406b44:	adrp	x25, 408000 <ferror@plt+0x5fb0>
  406b48:	sub	x23, x22, #0x1
  406b4c:	add	x25, x25, #0xa28
  406b50:	b	406b68 <ferror@plt+0x4b18>
  406b54:	add	x0, sp, #0x110
  406b58:	mov	w1, #0x2000                	// #8192
  406b5c:	mov	x2, x21
  406b60:	bl	401bd0 <fgets_unlocked@plt>
  406b64:	cbz	x0, 406ec0 <ferror@plt+0x4e70>
  406b68:	add	x0, sp, #0x110
  406b6c:	mov	w1, #0xa                   	// #10
  406b70:	bl	401ee0 <strchr@plt>
  406b74:	cbnz	x0, 406b90 <ferror@plt+0x4b40>
  406b78:	mov	x0, x21
  406b7c:	bl	401df0 <feof@plt>
  406b80:	cbz	w0, 406fe8 <ferror@plt+0x4f98>
  406b84:	add	x0, sp, #0x110
  406b88:	bl	401b50 <strlen@plt>
  406b8c:	add	x0, x22, x0
  406b90:	strb	wzr, [x0]
  406b94:	bl	401e50 <__ctype_b_loc@plt>
  406b98:	ldr	x8, [x0]
  406b9c:	mov	x28, x0
  406ba0:	mov	x0, x23
  406ba4:	ldrsb	x9, [x0, #1]!
  406ba8:	ldrh	w10, [x8, x9, lsl #1]
  406bac:	tbnz	w10, #0, 406ba4 <ferror@plt+0x4b54>
  406bb0:	and	w8, w9, #0xff
  406bb4:	cbz	w8, 406b54 <ferror@plt+0x4b04>
  406bb8:	cmp	w8, #0x23
  406bbc:	b.eq	406b54 <ferror@plt+0x4b04>  // b.none
  406bc0:	add	x2, sp, #0x8c
  406bc4:	add	x3, sp, #0x8
  406bc8:	mov	x1, x25
  406bcc:	bl	401f70 <__isoc99_sscanf@plt>
  406bd0:	cmp	w0, #0x2
  406bd4:	b.ne	406b54 <ferror@plt+0x4b04>  // b.any
  406bd8:	ldrb	w8, [sp, #140]
  406bdc:	cbz	w8, 406b54 <ferror@plt+0x4b04>
  406be0:	ldrb	w8, [sp, #8]
  406be4:	cbz	w8, 406b54 <ferror@plt+0x4b04>
  406be8:	ldrb	w9, [x27, #888]
  406bec:	stur	xzr, [x29, #-16]
  406bf0:	tbnz	w9, #3, 406e68 <ferror@plt+0x4e18>
  406bf4:	cmp	w8, #0x5c
  406bf8:	stur	xzr, [x29, #-16]
  406bfc:	b.eq	406c10 <ferror@plt+0x4bc0>  // b.none
  406c00:	ldr	x9, [x28]
  406c04:	sxtb	x8, w8
  406c08:	ldrh	w8, [x9, x8, lsl #1]
  406c0c:	tbnz	w8, #10, 406d78 <ferror@plt+0x4d28>
  406c10:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406c14:	sub	x0, x29, #0x10
  406c18:	add	x2, sp, #0x8
  406c1c:	add	x1, x1, #0xa5d
  406c20:	bl	401c30 <asprintf@plt>
  406c24:	cmp	w0, #0x1
  406c28:	b.lt	4070b0 <ferror@plt+0x5060>  // b.tstop
  406c2c:	ldur	x9, [x29, #-16]
  406c30:	cbz	x9, 406d70 <ferror@plt+0x4d20>
  406c34:	adrp	x14, 408000 <ferror@plt+0x5fb0>
  406c38:	mov	x8, x9
  406c3c:	mov	w13, #0x5c                  	// #92
  406c40:	add	x14, x14, #0x72a
  406c44:	b	406c54 <ferror@plt+0x4c04>
  406c48:	mov	w10, #0x9                   	// #9
  406c4c:	strb	w10, [x8], #1
  406c50:	add	x9, x9, #0x1
  406c54:	ldrb	w10, [x9]
  406c58:	cmp	w10, #0x5c
  406c5c:	b.eq	406c70 <ferror@plt+0x4c20>  // b.none
  406c60:	cbz	w10, 406d54 <ferror@plt+0x4d04>
  406c64:	strb	w10, [x8], #1
  406c68:	add	x9, x9, #0x1
  406c6c:	b	406c54 <ferror@plt+0x4c04>
  406c70:	ldrsb	w10, [x9, #1]!
  406c74:	sub	w10, w10, #0x23
  406c78:	cmp	w10, #0x53
  406c7c:	b.hi	406d3c <ferror@plt+0x4cec>  // b.pmore
  406c80:	adr	x11, 406c48 <ferror@plt+0x4bf8>
  406c84:	ldrb	w12, [x14, x10]
  406c88:	add	x11, x11, x12, lsl #2
  406c8c:	br	x11
  406c90:	mov	w10, #0x23                  	// #35
  406c94:	strb	w10, [x8], #1
  406c98:	add	x9, x9, #0x1
  406c9c:	b	406c54 <ferror@plt+0x4c04>
  406ca0:	strb	w13, [x8], #1
  406ca4:	add	x9, x9, #0x1
  406ca8:	b	406c54 <ferror@plt+0x4c04>
  406cac:	mov	w10, #0x8                   	// #8
  406cb0:	strb	w10, [x8], #1
  406cb4:	add	x9, x9, #0x1
  406cb8:	b	406c54 <ferror@plt+0x4c04>
  406cbc:	mov	w10, #0xb                   	// #11
  406cc0:	strb	w10, [x8], #1
  406cc4:	add	x9, x9, #0x1
  406cc8:	b	406c54 <ferror@plt+0x4c04>
  406ccc:	mov	w10, #0x3f                  	// #63
  406cd0:	strb	w10, [x8], #1
  406cd4:	add	x9, x9, #0x1
  406cd8:	b	406c54 <ferror@plt+0x4c04>
  406cdc:	mov	w10, #0x1b                  	// #27
  406ce0:	strb	w10, [x8], #1
  406ce4:	add	x9, x9, #0x1
  406ce8:	b	406c54 <ferror@plt+0x4c04>
  406cec:	mov	w10, #0xc                   	// #12
  406cf0:	strb	w10, [x8], #1
  406cf4:	add	x9, x9, #0x1
  406cf8:	b	406c54 <ferror@plt+0x4c04>
  406cfc:	mov	w10, #0x20                  	// #32
  406d00:	strb	w10, [x8], #1
  406d04:	add	x9, x9, #0x1
  406d08:	b	406c54 <ferror@plt+0x4c04>
  406d0c:	mov	w10, #0x7                   	// #7
  406d10:	strb	w10, [x8], #1
  406d14:	add	x9, x9, #0x1
  406d18:	b	406c54 <ferror@plt+0x4c04>
  406d1c:	mov	w10, #0xd                   	// #13
  406d20:	strb	w10, [x8], #1
  406d24:	add	x9, x9, #0x1
  406d28:	b	406c54 <ferror@plt+0x4c04>
  406d2c:	mov	w10, #0xa                   	// #10
  406d30:	strb	w10, [x8], #1
  406d34:	add	x9, x9, #0x1
  406d38:	b	406c54 <ferror@plt+0x4c04>
  406d3c:	strb	w13, [x8]
  406d40:	ldrb	w10, [x9], #1
  406d44:	add	x11, x8, #0x2
  406d48:	strb	w10, [x8, #1]
  406d4c:	mov	x8, x11
  406d50:	b	406c54 <ferror@plt+0x4c04>
  406d54:	ldur	x9, [x29, #-16]
  406d58:	sub	x9, x8, x9
  406d5c:	cmp	x9, w0, sxtw
  406d60:	b.gt	407130 <ferror@plt+0x50e0>
  406d64:	strb	wzr, [x8]
  406d68:	ldur	x24, [x29, #-16]
  406d6c:	b	406d9c <ferror@plt+0x4d4c>
  406d70:	mov	x24, xzr
  406d74:	b	406d9c <ferror@plt+0x4d4c>
  406d78:	add	x0, sp, #0x8
  406d7c:	bl	4046f8 <ferror@plt+0x26a8>
  406d80:	cmp	x0, #0x0
  406d84:	add	x8, sp, #0x8
  406d88:	csel	x0, x8, x0, eq  // eq = none
  406d8c:	bl	401d80 <strdup@plt>
  406d90:	mov	x24, x0
  406d94:	stur	x0, [x29, #-16]
  406d98:	cbz	x0, 4070dc <ferror@plt+0x508c>
  406d9c:	ldr	x8, [x28]
  406da0:	ldrsb	x9, [x24]
  406da4:	ldrh	w8, [x8, x9, lsl #1]
  406da8:	tbz	w8, #10, 406dd0 <ferror@plt+0x4d80>
  406dac:	mov	x0, x24
  406db0:	bl	4046f8 <ferror@plt+0x26a8>
  406db4:	cbz	x0, 4070b8 <ferror@plt+0x5068>
  406db8:	bl	401d80 <strdup@plt>
  406dbc:	cbz	x0, 40708c <ferror@plt+0x503c>
  406dc0:	mov	x24, x0
  406dc4:	ldur	x0, [x29, #-16]
  406dc8:	bl	401e80 <free@plt>
  406dcc:	stur	x24, [x29, #-16]
  406dd0:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  406dd4:	add	x9, x9, #0x350
  406dd8:	ldp	x8, x9, [x9]
  406ddc:	cmp	x8, x9
  406de0:	b.ne	406e24 <ferror@plt+0x4dd4>  // b.any
  406de4:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  406de8:	ldr	x0, [x9, #840]
  406dec:	lsl	x8, x8, #4
  406df0:	add	x1, x8, #0xa0
  406df4:	bl	401d70 <realloc@plt>
  406df8:	cbz	x0, 40708c <ferror@plt+0x503c>
  406dfc:	adrp	x10, 419000 <ferror@plt+0x16fb0>
  406e00:	add	x10, x10, #0x348
  406e04:	ldr	x8, [x10, #8]
  406e08:	ldur	x24, [x29, #-16]
  406e0c:	mov	x28, x0
  406e10:	mov	x26, x27
  406e14:	add	x9, x8, #0xa
  406e18:	str	x0, [x10]
  406e1c:	str	x9, [x10, #16]
  406e20:	b	406e30 <ferror@plt+0x4de0>
  406e24:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  406e28:	ldr	x28, [x9, #840]
  406e2c:	mov	x26, x27
  406e30:	add	x27, x28, x8, lsl #4
  406e34:	mov	x22, x27
  406e38:	add	x0, sp, #0x8c
  406e3c:	str	x24, [x22, #8]!
  406e40:	bl	401d80 <strdup@plt>
  406e44:	adrp	x24, 419000 <ferror@plt+0x16fb0>
  406e48:	str	x0, [x27]
  406e4c:	cbz	x0, 407098 <ferror@plt+0x5048>
  406e50:	ldr	x8, [x24, #848]
  406e54:	mov	x27, x26
  406e58:	add	x22, sp, #0x110
  406e5c:	add	x8, x8, #0x1
  406e60:	str	x8, [x24, #848]
  406e64:	b	406b54 <ferror@plt+0x4b04>
  406e68:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  406e6c:	ldr	x8, [x8, #4048]
  406e70:	ldr	x24, [x8]
  406e74:	bl	401c80 <getpid@plt>
  406e78:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406e7c:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406e80:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  406e84:	mov	w2, w0
  406e88:	mov	x0, x24
  406e8c:	add	x1, x1, #0x7ee
  406e90:	add	x3, x3, #0x7df
  406e94:	add	x4, x4, #0x93f
  406e98:	adrp	x24, 419000 <ferror@plt+0x16fb0>
  406e9c:	bl	402020 <fprintf@plt>
  406ea0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406ea4:	add	x1, sp, #0x8c
  406ea8:	add	x0, x0, #0xa3b
  406eac:	bl	407320 <ferror@plt+0x52d0>
  406eb0:	ldrb	w8, [sp, #8]
  406eb4:	b	406bf4 <ferror@plt+0x4ba4>
  406eb8:	mov	w22, wzr
  406ebc:	b	406edc <ferror@plt+0x4e8c>
  406ec0:	mov	w22, wzr
  406ec4:	mov	x0, x21
  406ec8:	bl	401c70 <fclose@plt>
  406ecc:	b	406edc <ferror@plt+0x4e8c>
  406ed0:	bl	401fe0 <__errno_location@plt>
  406ed4:	ldr	w8, [x0]
  406ed8:	neg	w22, w8
  406edc:	ldr	x1, [x24, #848]
  406ee0:	cbz	x1, 406f08 <ferror@plt+0x4eb8>
  406ee4:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406ee8:	ldrb	w8, [x8, #888]
  406eec:	tbnz	w8, #3, 406ff8 <ferror@plt+0x4fa8>
  406ef0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406ef4:	ldr	x0, [x8, #840]
  406ef8:	adrp	x3, 407000 <ferror@plt+0x4fb0>
  406efc:	add	x3, x3, #0x868
  406f00:	mov	w2, #0x10                  	// #16
  406f04:	bl	401c20 <qsort@plt>
  406f08:	cbnz	w22, 406f70 <ferror@plt+0x4f20>
  406f0c:	ldr	x21, [x24, #848]
  406f10:	cbz	x21, 406f70 <ferror@plt+0x4f20>
  406f14:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406f18:	ldrb	w8, [x8, #888]
  406f1c:	tbnz	w8, #3, 406f98 <ferror@plt+0x4f48>
  406f20:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406f24:	ldr	x22, [x8, #840]
  406f28:	mov	x23, xzr
  406f2c:	b	406f3c <ferror@plt+0x4eec>
  406f30:	cmp	x23, x24
  406f34:	mov	x21, x24
  406f38:	b.cs	406f70 <ferror@plt+0x4f20>  // b.hs, b.nlast
  406f3c:	add	x8, x21, x23
  406f40:	lsr	x24, x8, #1
  406f44:	add	x25, x22, x24, lsl #4
  406f48:	ldr	x1, [x25]
  406f4c:	mov	x0, x20
  406f50:	bl	401e30 <strcmp@plt>
  406f54:	tbnz	w0, #31, 406f30 <ferror@plt+0x4ee0>
  406f58:	cbz	w0, 406f68 <ferror@plt+0x4f18>
  406f5c:	add	x23, x24, #0x1
  406f60:	mov	x24, x21
  406f64:	b	406f30 <ferror@plt+0x4ee0>
  406f68:	ldr	x0, [x25, #8]
  406f6c:	cbnz	x0, 406f74 <ferror@plt+0x4f24>
  406f70:	mov	x0, x19
  406f74:	add	sp, sp, #0x2, lsl #12
  406f78:	add	sp, sp, #0x120
  406f7c:	ldp	x20, x19, [sp, #80]
  406f80:	ldp	x22, x21, [sp, #64]
  406f84:	ldp	x24, x23, [sp, #48]
  406f88:	ldp	x26, x25, [sp, #32]
  406f8c:	ldp	x28, x27, [sp, #16]
  406f90:	ldp	x29, x30, [sp], #96
  406f94:	ret
  406f98:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  406f9c:	ldr	x8, [x8, #4048]
  406fa0:	ldr	x21, [x8]
  406fa4:	bl	401c80 <getpid@plt>
  406fa8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406fac:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406fb0:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  406fb4:	mov	w2, w0
  406fb8:	add	x1, x1, #0x7ee
  406fbc:	add	x3, x3, #0x7df
  406fc0:	add	x4, x4, #0x93f
  406fc4:	mov	x0, x21
  406fc8:	bl	402020 <fprintf@plt>
  406fcc:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406fd0:	add	x0, x0, #0xa0a
  406fd4:	mov	x1, x20
  406fd8:	bl	407320 <ferror@plt+0x52d0>
  406fdc:	ldr	x21, [x24, #848]
  406fe0:	cbnz	x21, 406f20 <ferror@plt+0x4ed0>
  406fe4:	b	406f70 <ferror@plt+0x4f20>
  406fe8:	bl	401fe0 <__errno_location@plt>
  406fec:	ldr	w8, [x0]
  406ff0:	neg	w22, w8
  406ff4:	b	406ec4 <ferror@plt+0x4e74>
  406ff8:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  406ffc:	ldr	x8, [x8, #4048]
  407000:	ldr	x21, [x8]
  407004:	bl	401c80 <getpid@plt>
  407008:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40700c:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407010:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407014:	mov	w2, w0
  407018:	add	x1, x1, #0x7ee
  40701c:	add	x3, x3, #0x7df
  407020:	add	x4, x4, #0x93f
  407024:	mov	x0, x21
  407028:	bl	402020 <fprintf@plt>
  40702c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407030:	add	x0, x0, #0xaab
  407034:	bl	407320 <ferror@plt+0x52d0>
  407038:	ldr	x1, [x24, #848]
  40703c:	b	406ef0 <ferror@plt+0x4ea0>
  407040:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  407044:	ldr	x8, [x8, #4048]
  407048:	ldr	x21, [x8]
  40704c:	bl	401c80 <getpid@plt>
  407050:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407054:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407058:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  40705c:	mov	w2, w0
  407060:	add	x1, x1, #0x7ee
  407064:	add	x3, x3, #0x7df
  407068:	add	x4, x4, #0x93f
  40706c:	mov	x0, x21
  407070:	bl	402020 <fprintf@plt>
  407074:	ldr	x1, [x22, #832]
  407078:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40707c:	add	x0, x0, #0xa16
  407080:	bl	407320 <ferror@plt+0x52d0>
  407084:	ldr	x0, [x22, #832]
  407088:	b	406b18 <ferror@plt+0x4ac8>
  40708c:	mov	w22, #0xfffffff4            	// #-12
  407090:	adrp	x24, 419000 <ferror@plt+0x16fb0>
  407094:	b	4070d0 <ferror@plt+0x5080>
  407098:	cbz	x28, 4070cc <ferror@plt+0x507c>
  40709c:	ldr	x0, [x22]
  4070a0:	bl	401e80 <free@plt>
  4070a4:	ldr	x0, [x27]
  4070a8:	bl	401e80 <free@plt>
  4070ac:	stp	xzr, xzr, [x27]
  4070b0:	mov	w22, #0xfffffff4            	// #-12
  4070b4:	b	406ec4 <ferror@plt+0x4e74>
  4070b8:	ldrb	w8, [x27, #888]
  4070bc:	adrp	x24, 419000 <ferror@plt+0x16fb0>
  4070c0:	tbnz	w8, #3, 4070e8 <ferror@plt+0x5098>
  4070c4:	mov	w22, #0xffffffea            	// #-22
  4070c8:	b	4070d0 <ferror@plt+0x5080>
  4070cc:	mov	w22, #0xfffffff4            	// #-12
  4070d0:	ldur	x0, [x29, #-16]
  4070d4:	bl	401e80 <free@plt>
  4070d8:	b	406ec4 <ferror@plt+0x4e74>
  4070dc:	mov	w22, #0xfffffff4            	// #-12
  4070e0:	adrp	x24, 419000 <ferror@plt+0x16fb0>
  4070e4:	b	406ec4 <ferror@plt+0x4e74>
  4070e8:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  4070ec:	ldr	x8, [x8, #4048]
  4070f0:	ldr	x22, [x8]
  4070f4:	bl	401c80 <getpid@plt>
  4070f8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4070fc:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407100:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407104:	mov	w2, w0
  407108:	add	x1, x1, #0x7ee
  40710c:	add	x3, x3, #0x7df
  407110:	add	x4, x4, #0x93f
  407114:	mov	x0, x22
  407118:	bl	402020 <fprintf@plt>
  40711c:	ldur	x1, [x29, #-16]
  407120:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407124:	add	x0, x0, #0xa44
  407128:	bl	407320 <ferror@plt+0x52d0>
  40712c:	b	4070c4 <ferror@plt+0x5074>
  407130:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407134:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407138:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  40713c:	add	x0, x0, #0xa63
  407140:	add	x1, x1, #0xa77
  407144:	add	x3, x3, #0xa84
  407148:	mov	w2, #0x1ac                 	// #428
  40714c:	bl	401fd0 <__assert_fail@plt>
  407150:	stp	x29, x30, [sp, #-32]!
  407154:	str	x19, [sp, #16]
  407158:	mov	x29, sp
  40715c:	mov	x19, x2
  407160:	bl	406a7c <ferror@plt+0x4a2c>
  407164:	cbz	x0, 40718c <ferror@plt+0x513c>
  407168:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40716c:	ldrb	w8, [x8, #868]
  407170:	and	w8, w8, #0x3
  407174:	cmp	w8, #0x1
  407178:	b.ne	40718c <ferror@plt+0x513c>  // b.any
  40717c:	mov	x1, x19
  407180:	ldr	x19, [sp, #16]
  407184:	ldp	x29, x30, [sp], #32
  407188:	b	401b60 <fputs@plt>
  40718c:	ldr	x19, [sp, #16]
  407190:	ldp	x29, x30, [sp], #32
  407194:	ret
  407198:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40719c:	ldrb	w8, [x8, #868]
  4071a0:	and	w8, w8, #0x3
  4071a4:	cmp	w8, #0x1
  4071a8:	b.ne	4071c4 <ferror@plt+0x5174>  // b.any
  4071ac:	mov	x3, x0
  4071b0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4071b4:	add	x0, x0, #0x6c9
  4071b8:	mov	w1, #0x4                   	// #4
  4071bc:	mov	w2, #0x1                   	// #1
  4071c0:	b	401ef0 <fwrite@plt>
  4071c4:	ret
  4071c8:	stp	x29, x30, [sp, #-32]!
  4071cc:	str	x19, [sp, #16]
  4071d0:	mov	x29, sp
  4071d4:	cbz	x0, 407244 <ferror@plt+0x51f4>
  4071d8:	ldrb	w8, [x0]
  4071dc:	mov	x19, x0
  4071e0:	cbz	w8, 407244 <ferror@plt+0x51f4>
  4071e4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4071e8:	add	x1, x1, #0x77e
  4071ec:	mov	x0, x19
  4071f0:	bl	401d50 <strcasecmp@plt>
  4071f4:	cbz	w0, 407248 <ferror@plt+0x51f8>
  4071f8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4071fc:	add	x1, x1, #0x783
  407200:	mov	x0, x19
  407204:	bl	401d50 <strcasecmp@plt>
  407208:	cbz	w0, 407254 <ferror@plt+0x5204>
  40720c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407210:	add	x1, x1, #0x789
  407214:	mov	x0, x19
  407218:	bl	401d50 <strcasecmp@plt>
  40721c:	cbz	w0, 40725c <ferror@plt+0x520c>
  407220:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407224:	add	x1, x1, #0x98a
  407228:	mov	x0, x19
  40722c:	bl	401d50 <strcasecmp@plt>
  407230:	cmp	w0, #0x0
  407234:	mov	w8, #0xffffffea            	// #-22
  407238:	mov	w9, #0x3                   	// #3
  40723c:	csel	w0, w9, w8, eq  // eq = none
  407240:	b	407248 <ferror@plt+0x51f8>
  407244:	mov	w0, #0xffffffea            	// #-22
  407248:	ldr	x19, [sp, #16]
  40724c:	ldp	x29, x30, [sp], #32
  407250:	ret
  407254:	mov	w0, #0x1                   	// #1
  407258:	b	407248 <ferror@plt+0x51f8>
  40725c:	mov	w0, #0x2                   	// #2
  407260:	b	407248 <ferror@plt+0x51f8>
  407264:	stp	x29, x30, [sp, #-32]!
  407268:	stp	x20, x19, [sp, #16]
  40726c:	mov	x19, x1
  407270:	mov	x29, sp
  407274:	cbz	x0, 407304 <ferror@plt+0x52b4>
  407278:	mov	x8, x0
  40727c:	ldrb	w9, [x8], #1
  407280:	cmp	w9, #0x3d
  407284:	csel	x9, x0, x8, ne  // ne = any
  407288:	ldrb	w9, [x9]
  40728c:	csel	x20, x8, x0, eq  // eq = none
  407290:	cbz	w9, 407308 <ferror@plt+0x52b8>
  407294:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407298:	add	x1, x1, #0x77e
  40729c:	mov	x0, x20
  4072a0:	bl	401d50 <strcasecmp@plt>
  4072a4:	cbz	w0, 4072f8 <ferror@plt+0x52a8>
  4072a8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4072ac:	add	x1, x1, #0x783
  4072b0:	mov	x0, x20
  4072b4:	bl	401d50 <strcasecmp@plt>
  4072b8:	cbz	w0, 4072ec <ferror@plt+0x529c>
  4072bc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4072c0:	add	x1, x1, #0x789
  4072c4:	mov	x0, x20
  4072c8:	bl	401d50 <strcasecmp@plt>
  4072cc:	cbz	w0, 4072f4 <ferror@plt+0x52a4>
  4072d0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4072d4:	add	x1, x1, #0x98a
  4072d8:	mov	x0, x20
  4072dc:	bl	401d50 <strcasecmp@plt>
  4072e0:	cbnz	w0, 407308 <ferror@plt+0x52b8>
  4072e4:	mov	w0, #0x3                   	// #3
  4072e8:	b	4072f8 <ferror@plt+0x52a8>
  4072ec:	mov	w0, #0x1                   	// #1
  4072f0:	b	4072f8 <ferror@plt+0x52a8>
  4072f4:	mov	w0, #0x2                   	// #2
  4072f8:	ldp	x20, x19, [sp, #16]
  4072fc:	ldp	x29, x30, [sp], #32
  407300:	ret
  407304:	mov	x20, xzr
  407308:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40730c:	add	x1, x1, #0x708
  407310:	mov	w0, #0x1                   	// #1
  407314:	mov	x2, x19
  407318:	mov	x3, x20
  40731c:	bl	401f90 <errx@plt>
  407320:	sub	sp, sp, #0x120
  407324:	stp	x29, x30, [sp, #256]
  407328:	add	x29, sp, #0x100
  40732c:	stp	x28, x19, [sp, #272]
  407330:	stp	x1, x2, [x29, #-120]
  407334:	stp	x3, x4, [x29, #-104]
  407338:	stp	x5, x6, [x29, #-88]
  40733c:	stur	x7, [x29, #-72]
  407340:	stp	q0, q1, [sp]
  407344:	stp	q2, q3, [sp, #32]
  407348:	stp	q4, q5, [sp, #64]
  40734c:	adrp	x19, 418000 <ferror@plt+0x15fb0>
  407350:	ldr	x19, [x19, #4048]
  407354:	mov	x9, #0xffffffffffffffc8    	// #-56
  407358:	mov	x10, sp
  40735c:	sub	x11, x29, #0x78
  407360:	movk	x9, #0xff80, lsl #32
  407364:	add	x12, x29, #0x20
  407368:	add	x10, x10, #0x80
  40736c:	add	x11, x11, #0x38
  407370:	stp	x10, x9, [x29, #-16]
  407374:	stp	x12, x11, [x29, #-32]
  407378:	mov	x8, x0
  40737c:	ldr	x0, [x19]
  407380:	ldp	q0, q1, [x29, #-32]
  407384:	sub	x2, x29, #0x40
  407388:	mov	x1, x8
  40738c:	stp	q6, q7, [sp, #96]
  407390:	stp	q0, q1, [x29, #-64]
  407394:	bl	401fb0 <vfprintf@plt>
  407398:	ldr	x1, [x19]
  40739c:	mov	w0, #0xa                   	// #10
  4073a0:	bl	401c10 <fputc@plt>
  4073a4:	ldp	x28, x19, [sp, #272]
  4073a8:	ldp	x29, x30, [sp, #256]
  4073ac:	add	sp, sp, #0x120
  4073b0:	ret
  4073b4:	stp	x29, x30, [sp, #-96]!
  4073b8:	stp	x28, x27, [sp, #16]
  4073bc:	stp	x26, x25, [sp, #32]
  4073c0:	stp	x24, x23, [sp, #48]
  4073c4:	stp	x22, x21, [sp, #64]
  4073c8:	stp	x20, x19, [sp, #80]
  4073cc:	mov	x29, sp
  4073d0:	sub	sp, sp, #0x1, lsl #12
  4073d4:	sub	sp, sp, #0x20
  4073d8:	mov	x19, x0
  4073dc:	add	x0, sp, #0x18
  4073e0:	mov	w2, #0x1000                	// #4096
  4073e4:	mov	w1, wzr
  4073e8:	bl	401d10 <memset@plt>
  4073ec:	cbz	x19, 40744c <ferror@plt+0x53fc>
  4073f0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4073f4:	ldr	x8, [x8, #816]
  4073f8:	cbz	x8, 40744c <ferror@plt+0x53fc>
  4073fc:	ldrb	w8, [x8]
  407400:	cbz	w8, 40744c <ferror@plt+0x53fc>
  407404:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407408:	ldrb	w8, [x8, #888]
  40740c:	tbnz	w8, #2, 407820 <ferror@plt+0x57d0>
  407410:	mov	x0, x19
  407414:	bl	401bf0 <opendir@plt>
  407418:	cbz	x0, 407478 <ferror@plt+0x5428>
  40741c:	adrp	x21, 419000 <ferror@plt+0x16fb0>
  407420:	add	x21, x21, #0x330
  407424:	mov	x20, x0
  407428:	ldr	x0, [x21]
  40742c:	bl	401b50 <strlen@plt>
  407430:	ldr	x8, [x21, #8]
  407434:	str	x0, [sp, #16]
  407438:	cbz	x8, 407488 <ferror@plt+0x5438>
  40743c:	mov	x0, x8
  407440:	bl	401b50 <strlen@plt>
  407444:	str	x0, [sp, #8]
  407448:	b	40748c <ferror@plt+0x543c>
  40744c:	mov	w19, #0xffffffea            	// #-22
  407450:	mov	w0, w19
  407454:	add	sp, sp, #0x1, lsl #12
  407458:	add	sp, sp, #0x20
  40745c:	ldp	x20, x19, [sp, #80]
  407460:	ldp	x22, x21, [sp, #64]
  407464:	ldp	x24, x23, [sp, #48]
  407468:	ldp	x26, x25, [sp, #32]
  40746c:	ldp	x28, x27, [sp, #16]
  407470:	ldp	x29, x30, [sp], #96
  407474:	ret
  407478:	bl	401fe0 <__errno_location@plt>
  40747c:	ldr	w8, [x0]
  407480:	neg	w19, w8
  407484:	b	407450 <ferror@plt+0x5400>
  407488:	str	xzr, [sp, #8]
  40748c:	mov	x0, x20
  407490:	bl	401d60 <readdir@plt>
  407494:	cbz	x0, 4077d4 <ferror@plt+0x5784>
  407498:	mov	x24, x0
  40749c:	ldrb	w8, [x24, #19]!
  4074a0:	cmp	w8, #0x2e
  4074a4:	b.eq	40748c <ferror@plt+0x543c>  // b.none
  4074a8:	ldrb	w9, [x0, #18]
  4074ac:	cmp	w9, #0xa
  4074b0:	b.hi	40748c <ferror@plt+0x543c>  // b.pmore
  4074b4:	mov	w10, #0x1                   	// #1
  4074b8:	lsl	w9, w10, w9
  4074bc:	mov	w10, #0x501                 	// #1281
  4074c0:	tst	w9, w10
  4074c4:	b.eq	40748c <ferror@plt+0x543c>  // b.none
  4074c8:	cbz	w8, 40748c <ferror@plt+0x543c>
  4074cc:	mov	x0, x24
  4074d0:	bl	401b50 <strlen@plt>
  4074d4:	cmp	x0, #0x1, lsl #12
  4074d8:	b.hi	40748c <ferror@plt+0x543c>  // b.pmore
  4074dc:	mov	w1, #0x2e                  	// #46
  4074e0:	mov	x0, x24
  4074e4:	bl	401db0 <strrchr@plt>
  4074e8:	cmp	x0, #0x0
  4074ec:	csinc	x25, x24, x0, eq  // eq = none
  4074f0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4074f4:	mov	x0, x25
  4074f8:	add	x1, x1, #0x914
  4074fc:	bl	401e30 <strcmp@plt>
  407500:	cbz	w0, 407580 <ferror@plt+0x5530>
  407504:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407508:	mov	x0, x25
  40750c:	add	x1, x1, #0x91c
  407510:	bl	401e30 <strcmp@plt>
  407514:	cbz	w0, 4075c4 <ferror@plt+0x5574>
  407518:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40751c:	mov	x0, x25
  407520:	add	x1, x1, #0x94b
  407524:	bl	401e30 <strcmp@plt>
  407528:	cbz	w0, 407608 <ferror@plt+0x55b8>
  40752c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407530:	ldrb	w8, [x8, #888]
  407534:	tbz	w8, #2, 40748c <ferror@plt+0x543c>
  407538:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  40753c:	ldr	x8, [x8, #4048]
  407540:	ldr	x23, [x8]
  407544:	bl	401c80 <getpid@plt>
  407548:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40754c:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407550:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407554:	mov	w2, w0
  407558:	mov	x0, x23
  40755c:	add	x1, x1, #0x7ee
  407560:	add	x3, x3, #0x7df
  407564:	add	x4, x4, #0x7fc
  407568:	bl	402020 <fprintf@plt>
  40756c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407570:	add	x0, x0, #0x92d
  407574:	mov	x1, x25
  407578:	bl	407320 <ferror@plt+0x52d0>
  40757c:	b	40748c <ferror@plt+0x543c>
  407580:	mov	w22, wzr
  407584:	cmp	x25, x24
  407588:	b.eq	4075d0 <ferror@plt+0x5580>  // b.none
  40758c:	mov	w1, #0x40                  	// #64
  407590:	mov	x0, x24
  407594:	bl	401ee0 <strchr@plt>
  407598:	cmp	x0, #0x0
  40759c:	add	x26, x0, #0x1
  4075a0:	csinc	x8, xzr, x0, eq  // eq = none
  4075a4:	cbz	x0, 4075e4 <ferror@plt+0x5594>
  4075a8:	mvn	x9, x8
  4075ac:	sub	x8, x8, #0x1
  4075b0:	cmp	x8, x24
  4075b4:	add	x27, x9, x25
  4075b8:	b.eq	407618 <ferror@plt+0x55c8>  // b.none
  4075bc:	mov	x1, x26
  4075c0:	b	4075ec <ferror@plt+0x559c>
  4075c4:	mov	w22, #0x1                   	// #1
  4075c8:	cmp	x25, x24
  4075cc:	b.ne	40758c <ferror@plt+0x553c>  // b.any
  4075d0:	mov	x28, xzr
  4075d4:	mov	x26, xzr
  4075d8:	mov	x23, xzr
  4075dc:	mov	x27, xzr
  4075e0:	b	407620 <ferror@plt+0x55d0>
  4075e4:	mov	x1, xzr
  4075e8:	mov	x27, xzr
  4075ec:	cmp	x0, #0x0
  4075f0:	csel	x8, x26, x25, ne  // ne = any
  4075f4:	mvn	x9, x24
  4075f8:	add	x23, x8, x9
  4075fc:	mov	x28, x24
  407600:	mov	x26, x1
  407604:	b	407620 <ferror@plt+0x55d0>
  407608:	mov	w22, #0x2                   	// #2
  40760c:	cmp	x25, x24
  407610:	b.ne	40758c <ferror@plt+0x553c>  // b.any
  407614:	b	4075d0 <ferror@plt+0x5580>
  407618:	mov	x28, xzr
  40761c:	mov	x23, xzr
  407620:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407624:	cmp	x28, #0x0
  407628:	ldrb	w8, [x8, #888]
  40762c:	mov	w9, #0x15                  	// #21
  407630:	csinc	w9, w9, wzr, ne  // ne = any
  407634:	mov	w10, #0xa                   	// #10
  407638:	orr	w10, w9, w10
  40763c:	cmp	x26, #0x0
  407640:	csel	w25, w9, w10, eq  // eq = none
  407644:	tbnz	w8, #2, 4076e4 <ferror@plt+0x5694>
  407648:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40764c:	add	x8, x8, #0x330
  407650:	add	x21, x8, x22, lsl #2
  407654:	ldr	w8, [x21, #56]!
  407658:	cmp	w25, w8
  40765c:	b.lt	40748c <ferror@plt+0x543c>  // b.tstop
  407660:	cbz	x23, 407688 <ferror@plt+0x5638>
  407664:	ldr	x8, [sp, #16]
  407668:	cmp	x23, x8
  40766c:	b.ne	40748c <ferror@plt+0x543c>  // b.any
  407670:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407674:	ldr	x1, [x8, #816]
  407678:	ldr	x2, [sp, #16]
  40767c:	mov	x0, x28
  407680:	bl	401cc0 <strncmp@plt>
  407684:	cbnz	w0, 40748c <ferror@plt+0x543c>
  407688:	cbz	x27, 4076b8 <ferror@plt+0x5668>
  40768c:	ldr	x8, [sp, #8]
  407690:	cbz	x8, 40748c <ferror@plt+0x543c>
  407694:	ldr	x8, [sp, #8]
  407698:	cmp	x27, x8
  40769c:	b.ne	40748c <ferror@plt+0x543c>  // b.any
  4076a0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4076a4:	ldr	x1, [x8, #824]
  4076a8:	ldr	x2, [sp, #8]
  4076ac:	mov	x0, x26
  4076b0:	bl	401cc0 <strncmp@plt>
  4076b4:	cbnz	w0, 40748c <ferror@plt+0x543c>
  4076b8:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4076bc:	ldrb	w8, [x8, #888]
  4076c0:	tbnz	w8, #2, 407750 <ferror@plt+0x5700>
  4076c4:	cmp	w22, #0x2
  4076c8:	str	w25, [x21]
  4076cc:	b.ne	40748c <ferror@plt+0x543c>  // b.any
  4076d0:	add	x0, sp, #0x18
  4076d4:	mov	w2, #0x1000                	// #4096
  4076d8:	mov	x1, x24
  4076dc:	bl	401f80 <strncpy@plt>
  4076e0:	b	40748c <ferror@plt+0x543c>
  4076e4:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  4076e8:	ldr	x8, [x8, #4048]
  4076ec:	ldr	x21, [x8]
  4076f0:	bl	401c80 <getpid@plt>
  4076f4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4076f8:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4076fc:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407700:	mov	w2, w0
  407704:	mov	x0, x21
  407708:	add	x1, x1, #0x7ee
  40770c:	add	x3, x3, #0x7df
  407710:	add	x4, x4, #0x7fc
  407714:	bl	402020 <fprintf@plt>
  407718:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40771c:	add	x8, x8, #0x330
  407720:	add	x8, x8, w22, uxtw #2
  407724:	ldr	w3, [x8, #56]
  407728:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40772c:	add	x0, x0, #0x8ba
  407730:	mov	x1, x24
  407734:	mov	w2, w25
  407738:	mov	x4, x23
  40773c:	mov	x5, x28
  407740:	mov	x6, x27
  407744:	mov	x7, x26
  407748:	bl	407320 <ferror@plt+0x52d0>
  40774c:	b	407648 <ferror@plt+0x55f8>
  407750:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  407754:	ldr	x8, [x8, #4048]
  407758:	ldr	x23, [x8]
  40775c:	bl	401c80 <getpid@plt>
  407760:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407764:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407768:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  40776c:	mov	w2, w0
  407770:	mov	x0, x23
  407774:	add	x1, x1, #0x7ee
  407778:	add	x3, x3, #0x7df
  40777c:	add	x4, x4, #0x7fc
  407780:	bl	402020 <fprintf@plt>
  407784:	cbz	w22, 4077b4 <ferror@plt+0x5764>
  407788:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40778c:	cmp	w22, #0x2
  407790:	add	x1, x1, #0x94b
  407794:	b.eq	4077bc <ferror@plt+0x576c>  // b.none
  407798:	adrp	x8, 408000 <ferror@plt+0x5fb0>
  40779c:	adrp	x9, 408000 <ferror@plt+0x5fb0>
  4077a0:	cmp	w22, #0x1
  4077a4:	add	x8, x8, #0x923
  4077a8:	add	x9, x9, #0x91c
  4077ac:	csel	x1, x9, x8, eq  // eq = none
  4077b0:	b	4077bc <ferror@plt+0x576c>
  4077b4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4077b8:	add	x1, x1, #0x914
  4077bc:	ldr	w2, [x21]
  4077c0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4077c4:	add	x0, x0, #0x8f6
  4077c8:	mov	w3, w25
  4077cc:	bl	407320 <ferror@plt+0x52d0>
  4077d0:	b	4076c4 <ferror@plt+0x5674>
  4077d4:	ldrb	w8, [sp, #24]
  4077d8:	cbz	w8, 407810 <ferror@plt+0x57c0>
  4077dc:	adrp	x0, 419000 <ferror@plt+0x16fb0>
  4077e0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4077e4:	add	x8, sp, #0x18
  4077e8:	add	x0, x0, #0x340
  4077ec:	add	x1, x1, #0x927
  4077f0:	add	x3, sp, #0x18
  4077f4:	mov	x2, x19
  4077f8:	strb	wzr, [x8, #4095]
  4077fc:	bl	401c30 <asprintf@plt>
  407800:	cmp	w0, #0x0
  407804:	mov	w8, #0xfffffff4            	// #-12
  407808:	csel	w19, wzr, w8, gt
  40780c:	b	407814 <ferror@plt+0x57c4>
  407810:	mov	w19, wzr
  407814:	mov	x0, x20
  407818:	bl	401d90 <closedir@plt>
  40781c:	b	407450 <ferror@plt+0x5400>
  407820:	adrp	x8, 418000 <ferror@plt+0x15fb0>
  407824:	ldr	x8, [x8, #4048]
  407828:	ldr	x20, [x8]
  40782c:	bl	401c80 <getpid@plt>
  407830:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407834:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407838:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  40783c:	mov	w2, w0
  407840:	add	x1, x1, #0x7ee
  407844:	add	x3, x3, #0x7df
  407848:	add	x4, x4, #0x7fc
  40784c:	mov	x0, x20
  407850:	bl	402020 <fprintf@plt>
  407854:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407858:	add	x0, x0, #0x8a8
  40785c:	mov	x1, x19
  407860:	bl	407320 <ferror@plt+0x52d0>
  407864:	b	407410 <ferror@plt+0x53c0>
  407868:	ldr	x0, [x0]
  40786c:	ldr	x1, [x1]
  407870:	b	401e30 <strcmp@plt>
  407874:	nop
  407878:	stp	x29, x30, [sp, #-64]!
  40787c:	mov	x29, sp
  407880:	stp	x19, x20, [sp, #16]
  407884:	adrp	x20, 418000 <ferror@plt+0x15fb0>
  407888:	add	x20, x20, #0xc80
  40788c:	stp	x21, x22, [sp, #32]
  407890:	adrp	x21, 418000 <ferror@plt+0x15fb0>
  407894:	add	x21, x21, #0xc78
  407898:	sub	x20, x20, x21
  40789c:	mov	w22, w0
  4078a0:	stp	x23, x24, [sp, #48]
  4078a4:	mov	x23, x1
  4078a8:	mov	x24, x2
  4078ac:	bl	401ae8 <memcpy@plt-0x38>
  4078b0:	cmp	xzr, x20, asr #3
  4078b4:	b.eq	4078e0 <ferror@plt+0x5890>  // b.none
  4078b8:	asr	x20, x20, #3
  4078bc:	mov	x19, #0x0                   	// #0
  4078c0:	ldr	x3, [x21, x19, lsl #3]
  4078c4:	mov	x2, x24
  4078c8:	add	x19, x19, #0x1
  4078cc:	mov	x1, x23
  4078d0:	mov	w0, w22
  4078d4:	blr	x3
  4078d8:	cmp	x20, x19
  4078dc:	b.ne	4078c0 <ferror@plt+0x5870>  // b.any
  4078e0:	ldp	x19, x20, [sp, #16]
  4078e4:	ldp	x21, x22, [sp, #32]
  4078e8:	ldp	x23, x24, [sp, #48]
  4078ec:	ldp	x29, x30, [sp], #64
  4078f0:	ret
  4078f4:	nop
  4078f8:	ret
  4078fc:	nop
  407900:	adrp	x2, 419000 <ferror@plt+0x16fb0>
  407904:	mov	x1, #0x0                   	// #0
  407908:	ldr	x2, [x2, #680]
  40790c:	b	401c00 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407910 <.fini>:
  407910:	stp	x29, x30, [sp, #-16]!
  407914:	mov	x29, sp
  407918:	ldp	x29, x30, [sp], #16
  40791c:	ret
