Timing Analyzer report for bus
Mon Feb 28 13:48:04 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'scaledclock:CLK_DIV|clk'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'scaledclock:CLK_DIV|clk'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'scaledclock:CLK_DIV|clk'
 24. Slow 1200mV 0C Model Setup: 'clock'
 25. Slow 1200mV 0C Model Hold: 'clock'
 26. Slow 1200mV 0C Model Hold: 'scaledclock:CLK_DIV|clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'scaledclock:CLK_DIV|clk'
 34. Fast 1200mV 0C Model Setup: 'clock'
 35. Fast 1200mV 0C Model Hold: 'clock'
 36. Fast 1200mV 0C Model Hold: 'scaledclock:CLK_DIV|clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; bus                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
;     Processor 3            ;   4.2%      ;
;     Processor 4            ;   2.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; clock                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                   ;
; scaledclock:CLK_DIV|clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { scaledclock:CLK_DIV|clk } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                            ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 147.36 MHz ; 147.36 MHz      ; scaledclock:CLK_DIV|clk ;      ;
; 174.83 MHz ; 174.83 MHz      ; clock                   ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; scaledclock:CLK_DIV|clk ; -5.786 ; -1312.958     ;
; clock                   ; -4.720 ; -1775.832     ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; scaledclock:CLK_DIV|clk ; 0.384 ; 0.000         ;
; clock                   ; 0.385 ; 0.000         ;
+-------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; clock                   ; -3.000 ; -645.500       ;
; scaledclock:CLK_DIV|clk ; -1.285 ; -431.760       ;
+-------------------------+--------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'scaledclock:CLK_DIV|clk'                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -5.786 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.703      ;
; -5.786 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.703      ;
; -5.786 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.703      ;
; -5.786 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.703      ;
; -5.786 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.703      ;
; -5.786 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.703      ;
; -5.779 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.695      ;
; -5.779 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.695      ;
; -5.779 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.695      ;
; -5.779 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.695      ;
; -5.686 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.602      ;
; -5.686 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.602      ;
; -5.686 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.602      ;
; -5.686 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.602      ;
; -5.676 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.593      ;
; -5.676 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.593      ;
; -5.676 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.593      ;
; -5.676 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.593      ;
; -5.676 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.593      ;
; -5.676 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.593      ;
; -5.674 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.591      ;
; -5.674 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.591      ;
; -5.674 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.591      ;
; -5.674 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.591      ;
; -5.674 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.591      ;
; -5.674 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.591      ;
; -5.672 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.589      ;
; -5.672 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.589      ;
; -5.672 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.589      ;
; -5.672 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.589      ;
; -5.672 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.589      ;
; -5.672 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.589      ;
; -5.669 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.585      ;
; -5.669 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.585      ;
; -5.669 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.585      ;
; -5.669 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.585      ;
; -5.667 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.583      ;
; -5.667 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.583      ;
; -5.667 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.583      ;
; -5.667 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.583      ;
; -5.665 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.581      ;
; -5.665 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.581      ;
; -5.665 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.581      ;
; -5.665 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.581      ;
; -5.592 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.509      ;
; -5.592 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.509      ;
; -5.592 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.509      ;
; -5.592 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.509      ;
; -5.592 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.509      ;
; -5.592 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.509      ;
; -5.589 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.538     ; 6.049      ;
; -5.589 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.538     ; 6.049      ;
; -5.589 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.538     ; 6.049      ;
; -5.589 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.538     ; 6.049      ;
; -5.589 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.538     ; 6.049      ;
; -5.589 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.538     ; 6.049      ;
; -5.585 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.501      ;
; -5.585 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.501      ;
; -5.585 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.501      ;
; -5.585 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.501      ;
; -5.576 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.492      ;
; -5.576 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.492      ;
; -5.576 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.492      ;
; -5.576 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.492      ;
; -5.574 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.490      ;
; -5.574 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.490      ;
; -5.574 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.490      ;
; -5.574 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.490      ;
; -5.572 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.488      ;
; -5.572 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.488      ;
; -5.572 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.488      ;
; -5.572 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.488      ;
; -5.568 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.539     ; 6.027      ;
; -5.568 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.539     ; 6.027      ;
; -5.568 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.539     ; 6.027      ;
; -5.568 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.539     ; 6.027      ;
; -5.565 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.482      ;
; -5.565 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.482      ;
; -5.565 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.482      ;
; -5.565 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.482      ;
; -5.565 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.482      ;
; -5.565 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.482      ;
; -5.561 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.478      ;
; -5.561 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.478      ;
; -5.561 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.478      ;
; -5.561 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.478      ;
; -5.561 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.478      ;
; -5.561 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.478      ;
; -5.560 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.477      ;
; -5.560 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.477      ;
; -5.560 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.477      ;
; -5.560 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.477      ;
; -5.560 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.477      ;
; -5.560 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.477      ;
; -5.558 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.474      ;
; -5.558 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.474      ;
; -5.558 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.474      ;
; -5.558 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.082     ; 6.474      ;
; -5.555 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.472      ;
; -5.555 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.081     ; 6.472      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.720 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[15]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.078     ; 5.640      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.611 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.519      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.593 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.522     ; 5.069      ;
; -4.563 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.084     ; 5.477      ;
; -4.551 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[22]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.076     ; 5.473      ;
; -4.517 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.084     ; 5.431      ;
; -4.511 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.084     ; 5.425      ;
; -4.499 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[23]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.076     ; 5.421      ;
; -4.489 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[3]       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.078     ; 5.409      ;
; -4.473 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.084     ; 5.387      ;
; -4.456 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[22] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.083     ; 5.371      ;
; -4.441 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[0]       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.078     ; 5.361      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.440 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.522     ; 4.916      ;
; -4.432 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[1]       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.078     ; 5.352      ;
; -4.412 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.084     ; 5.326      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.316      ;
; -4.408 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.083     ; 5.323      ;
; -4.399 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[8]       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.078     ; 5.319      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.394 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[10]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.090     ; 5.302      ;
; -4.384 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.860      ;
; -4.384 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.860      ;
; -4.384 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.860      ;
; -4.384 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.860      ;
; -4.384 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.860      ;
; -4.384 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.522     ; 4.860      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'scaledclock:CLK_DIV|clk'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.384 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.096      ; 0.674      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_busy                                                        ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_busy                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.674      ;
; 0.426 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.692      ;
; 0.427 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.693      ;
; 0.430 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.695      ;
; 0.435 ; increment_module:INCREMENT|increment:inc1|delay_counter[5]                                                        ; increment_module:INCREMENT|increment:inc1|delay_counter[5]                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.700      ;
; 0.437 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.VALID                                                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.708      ;
; 0.451 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.717      ;
; 0.458 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_valid                                                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|state.001                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.723      ;
; 0.458 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid                   ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.723      ;
; 0.459 ; increment_module:INCREMENT|increment:inc1|output_data[6]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[6]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; increment_module:INCREMENT|increment:inc1|output_data[4]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[4]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.726      ;
; 0.460 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr1                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.727      ;
; 0.467 ; increment_module:INCREMENT|increment:inc1|output_data[2]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[2]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.733      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.733      ;
; 0.478 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|m_instruction[1]                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.744      ;
; 0.479 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.477      ; 1.142      ;
; 0.479 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.477      ; 1.142      ;
; 0.481 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.477      ; 1.144      ;
; 0.482 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.477      ; 1.145      ;
; 0.482 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.747      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.477      ; 1.146      ;
; 0.484 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.477      ; 1.147      ;
; 0.484 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.079      ; 0.749      ;
; 0.557 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                       ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|split_en                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.080      ; 0.823      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.385 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]          ; clock                   ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT              ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT   ; clock                   ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS  ; clock                   ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.656      ; 3.257      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                       ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]          ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]          ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]          ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]          ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]          ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]          ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]          ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT  ; clock                   ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]     ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                          ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                             ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                  ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done          ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                              ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                   ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT             ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT  ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done         ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                            ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                  ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT ; clock                   ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]         ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT             ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT  ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT              ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT   ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS  ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT  ; clock                   ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.440 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.656      ; 3.312      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[1]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[0]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[4]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[5]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.483 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[7]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.353      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[0]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[1]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[2]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[4]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[5]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[7]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[8]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[14]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[9]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.487 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.358      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[0]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[1]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[2]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[4]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[5]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[7]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[8]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[14]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[9]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.493 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.655      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[19]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[17]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[18]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[20]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[24]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[21]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[22]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[23]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[31]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[25]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[26]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[27]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[28]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[29]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.494 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[30]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.364      ;
; 0.496 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.000                           ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.366      ;
; 0.500 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.370      ;
; 0.500 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[19]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.370      ;
; 0.500 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[17]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.370      ;
; 0.500 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[18]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.654      ; 3.370      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                             ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 161.29 MHz ; 161.29 MHz      ; scaledclock:CLK_DIV|clk ;      ;
; 192.72 MHz ; 192.72 MHz      ; clock                   ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; scaledclock:CLK_DIV|clk ; -5.200 ; -1175.268     ;
; clock                   ; -4.189 ; -1588.443     ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; clock                   ; 0.304 ; 0.000         ;
; scaledclock:CLK_DIV|clk ; 0.337 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clock                   ; -3.000 ; -645.500      ;
; scaledclock:CLK_DIV|clk ; -1.285 ; -431.760      ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'scaledclock:CLK_DIV|clk'                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -5.200 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.127      ;
; -5.200 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.127      ;
; -5.200 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.127      ;
; -5.200 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.127      ;
; -5.200 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.127      ;
; -5.200 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.127      ;
; -5.193 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.118      ;
; -5.193 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.118      ;
; -5.193 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.118      ;
; -5.193 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.118      ;
; -5.105 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.031      ;
; -5.105 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.031      ;
; -5.105 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.031      ;
; -5.105 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.031      ;
; -5.093 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.019      ;
; -5.093 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.019      ;
; -5.093 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.019      ;
; -5.093 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.019      ;
; -5.093 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.019      ;
; -5.093 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.019      ;
; -5.091 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.018      ;
; -5.091 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.018      ;
; -5.091 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.018      ;
; -5.091 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.018      ;
; -5.091 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.018      ;
; -5.091 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 6.018      ;
; -5.088 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.014      ;
; -5.088 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.014      ;
; -5.088 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.014      ;
; -5.088 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.014      ;
; -5.088 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.014      ;
; -5.088 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 6.014      ;
; -5.086 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.010      ;
; -5.086 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.010      ;
; -5.086 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.010      ;
; -5.086 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.010      ;
; -5.084 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.009      ;
; -5.084 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.009      ;
; -5.084 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.009      ;
; -5.084 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 6.009      ;
; -5.081 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.005      ;
; -5.081 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.005      ;
; -5.081 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.005      ;
; -5.081 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.075     ; 6.005      ;
; -5.043 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.495     ; 5.547      ;
; -5.043 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.495     ; 5.547      ;
; -5.043 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.495     ; 5.547      ;
; -5.043 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.495     ; 5.547      ;
; -5.043 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.495     ; 5.547      ;
; -5.043 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.495     ; 5.547      ;
; -5.022 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.949      ;
; -5.022 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.949      ;
; -5.022 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.949      ;
; -5.022 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.949      ;
; -5.022 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.949      ;
; -5.022 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.949      ;
; -5.021 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.497     ; 5.523      ;
; -5.021 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.497     ; 5.523      ;
; -5.021 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.497     ; 5.523      ;
; -5.021 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.497     ; 5.523      ;
; -5.015 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.940      ;
; -5.015 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.940      ;
; -5.015 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.940      ;
; -5.015 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.940      ;
; -4.998 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.923      ;
; -4.998 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.923      ;
; -4.998 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.923      ;
; -4.998 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.923      ;
; -4.996 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.922      ;
; -4.996 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.922      ;
; -4.996 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.922      ;
; -4.996 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.922      ;
; -4.995 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.922      ;
; -4.995 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.922      ;
; -4.995 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.922      ;
; -4.995 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.922      ;
; -4.995 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.922      ;
; -4.995 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.072     ; 5.922      ;
; -4.993 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.918      ;
; -4.993 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.918      ;
; -4.993 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.918      ;
; -4.993 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.074     ; 5.918      ;
; -4.988 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.914      ;
; -4.988 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.914      ;
; -4.988 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.914      ;
; -4.988 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.914      ;
; -4.988 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.914      ;
; -4.988 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.914      ;
; -4.987 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.913      ;
; -4.987 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.913      ;
; -4.987 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.913      ;
; -4.987 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.913      ;
; -4.987 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.913      ;
; -4.987 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.913      ;
; -4.985 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.911      ;
; -4.985 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.911      ;
; -4.985 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.911      ;
; -4.985 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.911      ;
; -4.985 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.911      ;
; -4.985 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.073     ; 5.911      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                       ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.189 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[15]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.071     ; 5.117      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.132 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.657      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.129 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.077     ; 5.051      ;
; -4.117 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.075     ; 5.041      ;
; -4.076 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[3]       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.071     ; 5.004      ;
; -4.070 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.075     ; 4.994      ;
; -4.061 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.075     ; 4.985      ;
; -4.035 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.075     ; 4.959      ;
; -4.030 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[22]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.069     ; 4.960      ;
; -4.026 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[22] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.074     ; 4.951      ;
; -4.022 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[0]       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.071     ; 4.950      ;
; -4.016 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[1]       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.071     ; 4.944      ;
; -4.000 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[23]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.069     ; 4.930      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.989 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[20]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.514      ;
; -3.982 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.075     ; 4.906      ;
; -3.972 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.074     ; 4.897      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.945 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[25]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.474     ; 4.470      ;
; -3.940 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[17] ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.074     ; 4.865      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.939 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.077     ; 4.861      ;
; -3.936 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.461      ;
; -3.936 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.461      ;
; -3.936 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.461      ;
; -3.936 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.461      ;
; -3.936 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.461      ;
; -3.936 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[23]       ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.474     ; 4.461      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.304 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.396      ; 2.901      ;
; 0.337 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]          ; clock                   ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT              ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT   ; clock                   ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS  ; clock                   ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.345 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.396      ; 2.942      ;
; 0.353 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                  ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                       ; clock                   ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT  ; clock                   ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]     ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                             ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                  ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                              ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                   ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]          ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                       ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                            ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                  ; clock                   ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT             ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT  ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]         ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT             ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT  ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT            ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT              ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT   ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS  ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT             ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT  ; clock                   ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.423 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.000                           ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.017      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[1]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[0]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[4]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[5]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.428 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[7]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.022      ;
; 0.433 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                            ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.394      ; 3.028      ;
; 0.460 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.000                           ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.054      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[0]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[1]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[2]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[4]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[5]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[7]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[8]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[14]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[9]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.463 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.057      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[6]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[0]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[1]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[2]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[3]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[4]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[5]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[7]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[8]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[14]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[9]                         ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.468 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.393      ; 3.062      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[19]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[17]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[18]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[20]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[24]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[21]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[22]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[23]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[31]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[25]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[26]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[27]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[28]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[29]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.473 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[30]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.066      ;
; 0.478 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.071      ;
; 0.478 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[19]                        ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 2.392      ; 3.071      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'scaledclock:CLK_DIV|clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.337 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.086      ; 0.597      ;
; 0.350 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.087      ; 0.608      ;
; 0.353 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_busy                                                        ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_busy                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.608      ;
; 0.386 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.628      ;
; 0.388 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.630      ;
; 0.393 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.635      ;
; 0.394 ; increment_module:INCREMENT|increment:inc1|delay_counter[5]                                                        ; increment_module:INCREMENT|increment:inc1|delay_counter[5]                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.637      ;
; 0.396 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.VALID                                                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.638      ;
; 0.400 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.646      ;
; 0.408 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.650      ;
; 0.413 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid                   ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.655      ;
; 0.414 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_valid                                                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|state.001                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.656      ;
; 0.423 ; increment_module:INCREMENT|increment:inc1|output_data[6]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[6]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.666      ;
; 0.423 ; increment_module:INCREMENT|increment:inc1|output_data[4]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[4]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr1                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.667      ;
; 0.425 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.667      ;
; 0.430 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.672      ;
; 0.431 ; increment_module:INCREMENT|increment:inc1|output_data[2]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[2]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.674      ;
; 0.437 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.435      ; 1.043      ;
; 0.437 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.679      ;
; 0.438 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.435      ; 1.044      ;
; 0.438 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.680      ;
; 0.439 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.435      ; 1.045      ;
; 0.441 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|m_instruction[1]                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.072      ; 0.684      ;
; 0.441 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.435      ; 1.047      ;
; 0.441 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.435      ; 1.047      ;
; 0.442 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.435      ; 1.048      ;
; 0.507 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                       ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|split_en                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.071      ; 0.749      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; scaledclock:CLK_DIV|clk ; -2.218 ; -480.799      ;
; clock                   ; -1.746 ; -589.767      ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clock                   ; -0.056 ; -0.328        ;
; scaledclock:CLK_DIV|clk ; 0.172  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clock                   ; -3.000 ; -505.082      ;
; scaledclock:CLK_DIV|clk ; -1.000 ; -336.000      ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'scaledclock:CLK_DIV|clk'                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -2.218 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.162      ;
; -2.218 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.162      ;
; -2.218 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.162      ;
; -2.218 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.162      ;
; -2.218 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.162      ;
; -2.218 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.162      ;
; -2.203 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.145      ;
; -2.203 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.145      ;
; -2.203 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.145      ;
; -2.203 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.145      ;
; -2.173 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.117      ;
; -2.173 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.117      ;
; -2.173 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.117      ;
; -2.173 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.117      ;
; -2.173 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.117      ;
; -2.173 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.117      ;
; -2.167 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.109      ;
; -2.167 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.109      ;
; -2.167 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.109      ;
; -2.167 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.109      ;
; -2.164 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.107      ;
; -2.164 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.107      ;
; -2.164 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.107      ;
; -2.164 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.107      ;
; -2.164 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.107      ;
; -2.164 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.107      ;
; -2.162 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.105      ;
; -2.162 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.105      ;
; -2.162 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.105      ;
; -2.162 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.105      ;
; -2.162 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.105      ;
; -2.162 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.105      ;
; -2.158 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.099      ;
; -2.158 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.099      ;
; -2.158 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.099      ;
; -2.158 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.099      ;
; -2.156 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.097      ;
; -2.156 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.097      ;
; -2.156 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.097      ;
; -2.156 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.046     ; 3.097      ;
; -2.151 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.094      ;
; -2.151 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.094      ;
; -2.151 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.094      ;
; -2.151 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.094      ;
; -2.130 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.255     ; 2.862      ;
; -2.130 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.255     ; 2.862      ;
; -2.130 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.255     ; 2.862      ;
; -2.130 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.255     ; 2.862      ;
; -2.130 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.255     ; 2.862      ;
; -2.130 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.255     ; 2.862      ;
; -2.124 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.257     ; 2.854      ;
; -2.124 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.257     ; 2.854      ;
; -2.124 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.257     ; 2.854      ;
; -2.124 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.257     ; 2.854      ;
; -2.122 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.066      ;
; -2.122 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.066      ;
; -2.122 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.066      ;
; -2.122 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.066      ;
; -2.122 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.066      ;
; -2.122 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.066      ;
; -2.119 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.063      ;
; -2.119 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.063      ;
; -2.119 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.063      ;
; -2.119 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.063      ;
; -2.119 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.063      ;
; -2.119 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.043     ; 3.063      ;
; -2.118 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.061      ;
; -2.118 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.061      ;
; -2.118 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.061      ;
; -2.118 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.061      ;
; -2.116 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.058      ;
; -2.116 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.058      ;
; -2.116 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.058      ;
; -2.116 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.058      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.052      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.052      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.052      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.052      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.052      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.052      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.051      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.051      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.051      ;
; -2.109 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.051      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.050      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.050      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.050      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.050      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.051      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.051      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.051      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.051      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.051      ;
; -2.108 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.051      ;
; -2.107 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.049      ;
; -2.107 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.049      ;
; -2.107 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.049      ;
; -2.107 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.045     ; 3.049      ;
; -2.105 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.048      ;
; -2.105 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 1.000        ; -0.044     ; 3.048      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.746 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[15]                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.040     ; 2.693      ;
; -1.687 ; scaledclock:CLK_DIV|count[22]                                          ; scaledclock:CLK_DIV|clk                                         ; clock        ; clock       ; 1.000        ; -0.039     ; 2.635      ;
; -1.683 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[22]                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.039     ; 2.631      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.682 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[11]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.625      ;
; -1.680 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10]               ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.046     ; 2.621      ;
; -1.677 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[3]                     ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.040     ; 2.624      ;
; -1.673 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11]               ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.046     ; 2.614      ;
; -1.667 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[23]                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.039     ; 2.615      ;
; -1.662 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12]               ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.046     ; 2.603      ;
; -1.659 ; scaledclock:CLK_DIV|count[25]                                          ; scaledclock:CLK_DIV|clk                                         ; clock        ; clock       ; 1.000        ; -0.039     ; 2.607      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.657 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[22]                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.249     ; 2.395      ;
; -1.651 ; scaledclock:CLK_DIV|count[24]                                          ; scaledclock:CLK_DIV|clk                                         ; clock        ; clock       ; 1.000        ; -0.039     ; 2.599      ;
; -1.646 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13]               ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.046     ; 2.587      ;
; -1.641 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[0]                     ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.040     ; 2.588      ;
; -1.633 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[1]                     ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.040     ; 2.580      ;
; -1.630 ; scaledclock:CLK_DIV|count[29]                                          ; scaledclock:CLK_DIV|clk                                         ; clock        ; clock       ; 1.000        ; -0.039     ; 2.578      ;
; -1.623 ; scaledclock:CLK_DIV|count[26]                                          ; scaledclock:CLK_DIV|clk                                         ; clock        ; clock       ; 1.000        ; -0.039     ; 2.571      ;
; -1.615 ; scaledclock:CLK_DIV|count[27]                                          ; scaledclock:CLK_DIV|clk                                         ; clock        ; clock       ; 1.000        ; -0.039     ; 2.563      ;
; -1.612 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[8]                     ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.040     ; 2.559      ;
; -1.610 ; scaledclock:CLK_DIV|count[28]                                          ; scaledclock:CLK_DIV|clk                                         ; clock        ; clock       ; 1.000        ; -0.039     ; 2.558      ;
; -1.607 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[22]               ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.045     ; 2.549      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[14]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[15]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[12]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.602 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2] ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.069     ; 2.520      ;
; -1.600 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15]               ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.046     ; 2.541      ;
; -1.598 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[17]               ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.045     ; 2.540      ;
; -1.596 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[21]                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.039     ; 2.544      ;
; -1.595 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[20]                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT ; clock        ; clock       ; 1.000        ; -0.039     ; 2.543      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[9]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[0]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[1]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[2]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[3]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[4]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[5]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[6]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[7]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[8]               ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[11]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[10]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
; -1.591 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|time_count[12]                ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|count[13]              ; clock        ; clock       ; 1.000        ; -0.044     ; 2.534      ;
+--------+------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                  ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.056 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[6]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.464      ; 1.522      ;
; -0.046 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.464      ; 1.532      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[1]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[0]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[6]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[4]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[5]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.011 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[7]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.563      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[6]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[0]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[1]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[2]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[3]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[4]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[5]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[7]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[8]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[14] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[9]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.010 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.564      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[6]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[0]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[1]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[2]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[3]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[4]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[5]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[7]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[8]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[14] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[9]  ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[10] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[11] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[12] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[13] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; -0.006 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[15] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.460      ; 1.568      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[19] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[17] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[18] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[20] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[24] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[21] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[22] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[23] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[31] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[25] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[26] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[27] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[28] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[29] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.005  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[30] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.578      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[16] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[19] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[17] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[18] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[20] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[24] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[21] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[22] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[23] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[31] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[25] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[26] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[27] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[28] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[29] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.009  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|time_count[30] ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.459      ; 1.582      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[28]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[16]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[17]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[18]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[19]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[20]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[21]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[22]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[23]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[24]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[25]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[26]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[27]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[29]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[30]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.012  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[31]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.453      ; 1.579      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[7]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[0]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[1]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[2]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[3]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[4]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[5]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[6]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[10]      ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
; 0.013  ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done      ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|count[8]       ; scaledclock:CLK_DIV|clk ; clock       ; 0.000        ; 1.454      ; 1.581      ;
+--------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'scaledclock:CLK_DIV|clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.172 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_busy                                                        ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_busy                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; increment_module:INCREMENT|increment:inc1|delay_counter[5]                                                        ; increment_module:INCREMENT|increment:inc1|delay_counter[5]                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.323      ;
; 0.199 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.324      ;
; 0.201 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.VALID                                                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; increment_module:INCREMENT|increment:inc1|output_data[6]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[6]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.330      ;
; 0.203 ; increment_module:INCREMENT|increment:inc1|output_data[4]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[4]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.330      ;
; 0.205 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr1                                              ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.addr2                                              ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done                      ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.331      ;
; 0.208 ; increment_module:INCREMENT|increment:inc1|output_data[2]                                                          ; increment_module:INCREMENT|increment:inc1|data_to_master[2]                                                       ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.335      ;
; 0.208 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|slave_tx_done                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.231      ; 0.523      ;
; 0.209 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.231      ; 0.524      ;
; 0.209 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.231      ; 0.524      ;
; 0.211 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.231      ; 0.526      ;
; 0.212 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_valid                                                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|state.001                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.337      ;
; 0.212 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.231      ; 0.527      ;
; 0.213 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.231      ; 0.528      ;
; 0.213 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid                   ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.041      ; 0.338      ;
; 0.214 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|m_instruction[1]                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.043      ; 0.341      ;
; 0.224 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0]                     ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.350      ;
; 0.226 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.352      ;
; 0.255 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|state.001                                                       ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|split_en                                                        ; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 0.000        ; 0.042      ; 0.381      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+--------------------------+-----------+--------+----------+---------+---------------------+
; Clock                    ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack         ; -5.786    ; -0.056 ; N/A      ; N/A     ; -3.000              ;
;  clock                   ; -4.720    ; -0.056 ; N/A      ; N/A     ; -3.000              ;
;  scaledclock:CLK_DIV|clk ; -5.786    ; 0.172  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS          ; -3088.79  ; -0.328 ; 0.0      ; 0.0     ; -1077.26            ;
;  clock                   ; -1775.832 ; -0.328 ; N/A      ; N/A     ; -645.500            ;
;  scaledclock:CLK_DIV|clk ; -1312.958 ; 0.000  ; N/A      ; N/A     ; -431.760            ;
+--------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; scaled_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bi_uart_tx      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bo_uart_tx      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_switch             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button1_raw             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bi_uart_rx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bo_uart_rx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scaled_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; bi_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; bo_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display1_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display1_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display1_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display2_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scaled_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; bi_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; bo_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display2_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scaled_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bi_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bo_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display1_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display1_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display2_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clock                   ; clock                   ; 33713    ; 0        ; 0        ; 0        ;
; scaledclock:CLK_DIV|clk ; clock                   ; 163      ; 1        ; 0        ; 0        ;
; clock                   ; scaledclock:CLK_DIV|clk ; 87       ; 0        ; 0        ; 0        ;
; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 44041    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clock                   ; clock                   ; 33713    ; 0        ; 0        ; 0        ;
; scaledclock:CLK_DIV|clk ; clock                   ; 163      ; 1        ; 0        ; 0        ;
; clock                   ; scaledclock:CLK_DIV|clk ; 87       ; 0        ; 0        ; 0        ;
; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; 44041    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 872   ; 872  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; clock                   ; clock                   ; Base ; Constrained ;
; scaledclock:CLK_DIV|clk ; scaledclock:CLK_DIV|clk ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; bi_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1_raw     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode_switch     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; bi_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scaled_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; bi_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1_raw     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode_switch     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; bi_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scaled_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 28 13:48:00 2022
Info: Command: quartus_sta bus -c bus
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name scaledclock:CLK_DIV|clk scaledclock:CLK_DIV|clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.786           -1312.958 scaledclock:CLK_DIV|clk 
    Info (332119):    -4.720           -1775.832 clock 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 scaledclock:CLK_DIV|clk 
    Info (332119):     0.385               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -645.500 clock 
    Info (332119):    -1.285            -431.760 scaledclock:CLK_DIV|clk 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.200           -1175.268 scaledclock:CLK_DIV|clk 
    Info (332119):    -4.189           -1588.443 clock 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 clock 
    Info (332119):     0.337               0.000 scaledclock:CLK_DIV|clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -645.500 clock 
    Info (332119):    -1.285            -431.760 scaledclock:CLK_DIV|clk 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.218            -480.799 scaledclock:CLK_DIV|clk 
    Info (332119):    -1.746            -589.767 clock 
Info (332146): Worst-case hold slack is -0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.056              -0.328 clock 
    Info (332119):     0.172               0.000 scaledclock:CLK_DIV|clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -505.082 clock 
    Info (332119):    -1.000            -336.000 scaledclock:CLK_DIV|clk 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Mon Feb 28 13:48:04 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


