
---------- Begin Simulation Statistics ----------
final_tick                                61599415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67513240                       # Number of bytes of host memory used
host_seconds                                  1048.65                       # Real time elapsed on the host
host_tick_rate                               58741671                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.061599                       # Number of seconds simulated
sim_ticks                                 61599415000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 232141259                       # number of cc regfile reads
system.cpu.cc_regfile_writes                114137392                       # number of cc regfile writes
system.cpu.committedInsts::0                 89122802                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            189122802                       # Number of Instructions Simulated
system.cpu.committedOps::0                  168562570                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  189056780                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              357619350                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.382349                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.231988                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.651422                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9881407                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5770975                       # number of floating regfile writes
system.cpu.idleCycles                           14365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1667875                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              20079802                       # Number of branches executed
system.cpu.iew.exec_branches::1              22700333                       # Number of branches executed
system.cpu.iew.exec_branches::total          42780135                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.118718                       # Inst execution rate
system.cpu.iew.exec_refs::0                  36983739                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  40972903                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              77956642                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                14772449                       # Number of stores executed
system.cpu.iew.exec_stores::1                16456698                       # Number of stores executed
system.cpu.iew.exec_stores::total            31229147                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8093319                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48900234                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                123                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             32571353                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           403839495                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           22211290                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           24516205                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       46727495                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2908979                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             384222442                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 103403                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 36054                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1453300                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                269114                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          15297                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1345758                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         322117                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              206565943                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              227072934                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          433638877                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  181045026                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  202432041                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              383477067                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.615559                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.620067                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.617919                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              127153439                       # num instructions producing a value
system.cpu.iew.wb_producers::1              140800446                       # num instructions producing a value
system.cpu.iew.wb_producers::total          267953885                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.469535                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.643133                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.112668                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   181108106                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   202536241                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               383644347                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                592699650                       # number of integer regfile reads
system.cpu.int_regfile_writes               305912289                       # number of integer regfile writes
system.cpu.ipc::0                            0.723406                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.811696                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.535102                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1614416      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             139941623     76.02%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               907328      0.49%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                760076      0.41%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              432975      0.24%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  438      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                88204      0.05%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               421969      0.23%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1125109      0.61%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                117      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22146046     12.03%     90.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14255581      7.74%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1084034      0.59%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1307071      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              184085045                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1768895      0.86%      0.86% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             156960654     76.11%     76.97% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               987613      0.48%     77.45% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                805084      0.39%     77.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              510880      0.25%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  463      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                97821      0.05%     78.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               363654      0.18%     78.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1207848      0.59%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                120      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               4      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              2      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25186364     12.21%     91.11% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            15838610      7.68%     98.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1040223      0.50%     99.29% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1463651      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              206231938                       # Type of FU issued
system.cpu.iq.FU_type::total                390316983      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                13418463                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            23180333                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9213047                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           11744589                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 91982508                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 84325333                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            176307841                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.235661                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.216043                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.451704                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               100345766     56.92%     56.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                1280090      0.73%     57.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 4028478      2.28%     59.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                481852      0.27%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    27      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    652      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  65123      0.04%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     32      0.00%     60.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 635443      0.36%     60.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1083229      0.61%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  177      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                3      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               42145525     23.90%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              26241438     14.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              694786156                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1205508694                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    374264020                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         438330255                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  403839204                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 390316983                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 291                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        46220084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3599652                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     65908426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     123184466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.168557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.912533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17645471     14.32%     14.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12987559     10.54%     24.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12713796     10.32%     35.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14736837     11.96%     47.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28314597     22.99%     70.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            27441705     22.28%     92.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8349558      6.78%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              832484      0.68%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              162459      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       123184466                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.168187                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            680729                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           120004                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23351178                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15472106                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            514634                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           140797                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             25549056                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            17099247                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               167445008                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        123198831                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  119                       # Number of system calls
system.cpu.workload1.numSyscalls                  128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       342564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        751191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1149922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1078                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2300504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1078                       # Total number of snoops made to the snoop filter.
sim_insts                                   189122802                       # Number of instructions simulated
sim_ops                                     357619350                       # Number of ops (including micro ops) simulated
host_inst_rate                                 180349                       # Simulator instruction rate (inst/s)
host_op_rate                                   341028                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                51303375                       # Number of BP lookups
system.cpu.branchPred.condPredicted          42370017                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1884573                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19185092                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18078339                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.231182                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2175997                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1334993                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             962240                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           372753                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          492                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        42804201                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1431994                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    123086064                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.905441                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.215231                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        48959324     39.78%     39.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14000210     11.37%     51.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7357709      5.98%     57.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9639834      7.83%     64.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5037225      4.09%     69.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4656219      3.78%     72.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4178211      3.39%     76.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2573697      2.09%     78.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        26683635     21.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    123086064                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          89122802                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     189122802                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           168562570                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           189056780                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       357619350                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 34064274                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38145142                       # Number of memory references committed
system.cpu.commit.memRefs::total             72209416                       # Number of memory references committed
system.cpu.commit.loads::0                   20070249                       # Number of loads committed
system.cpu.commit.loads::1                   22524406                       # Number of loads committed
system.cpu.commit.loads::total               42594655                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       32                       # Number of memory barriers committed
system.cpu.commit.membars::1                       32                       # Number of memory barriers committed
system.cpu.commit.membars::total                   64                       # Number of memory barriers committed
system.cpu.commit.branches::0                19202514                       # Number of branches committed
system.cpu.commit.branches::1                21608762                       # Number of branches committed
system.cpu.commit.branches::total            40811276                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 3846391                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 4315334                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             8161725                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                165550456                       # Number of committed integer instructions.
system.cpu.commit.integer::1                185704102                       # Number of committed integer instructions.
system.cpu.commit.integer::total            351254558                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             888456                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             987396                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1875852                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1547182      0.92%      0.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    129683177     76.93%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       833923      0.49%     78.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       753142      0.45%     78.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       384614      0.23%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          400      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        87762      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       225320      0.13%     79.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       982606      0.58%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          112      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     19437155     11.53%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12697596      7.53%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       633094      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1296429      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    168562570                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1714802      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    145602533     77.02%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       913989      0.48%     78.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       797005      0.42%     78.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       431712      0.23%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          400      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        97180      0.05%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       255878      0.14%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1097969      0.58%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          112      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            4      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            2      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     21806378     11.53%     91.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     14171005      7.50%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       718028      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1449731      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    189056780                       # Class of committed instruction
system.cpu.commit.committedInstType::total    357619350      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      26683635                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     70492809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         70492809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     70492809                       # number of overall hits
system.cpu.dcache.overall_hits::total        70492809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       910233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         910233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       910233                       # number of overall misses
system.cpu.dcache.overall_misses::total        910233                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41604468749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41604468749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41604468749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41604468749                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     71403042                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     71403042                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     71403042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     71403042                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45707.493300                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45707.493300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45707.493300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45707.493300                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       203221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9327                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    21.788464                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       717841                       # number of writebacks
system.cpu.dcache.writebacks::total            717841                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       192244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       192244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       192244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       192244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       717989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       717989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       717989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       717989                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35480954758                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35480954758                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35480954758                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35480954758                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010055                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010055                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010055                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49417.128616                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49417.128616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49417.128616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49417.128616                       # average overall mshr miss latency
system.cpu.dcache.replacements                  75226                       # number of replacements
system.cpu.dcache.expired                      642615                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     41375947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41375947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       394444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        394444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12954570500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12954570500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41770391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41770391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32842.610104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32842.610104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       172643                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       172643                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       221801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       221801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7960197000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7960197000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35888.913936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35888.913936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     29116862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       29116862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       515789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       515789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28649898249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28649898249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     29632651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     29632651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55545.772106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55545.772106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       496188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       496188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27520757758                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27520757758                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55464.375918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55464.375918                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           161.593189                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            71210798                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            717989                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.180904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   161.593189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.315612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.315612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.289062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         571942325                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        571942325                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 37905916                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              70792112                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 122010215                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14207389                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1453300                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             17460192                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                457038                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              413658611                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               8871222                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    46828215                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    31256386                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1873894                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1324749                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1877339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      238478642                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    51303375                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           21216576                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     104630715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1906032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1082                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  81562570                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 47975                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     2462                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           123184466                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.350162                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.705893                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                 16675293     13.54%     13.54% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  46699380     37.91%     51.45% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  59809793     48.55%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             123184466                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          123184466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.654196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.819913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 30045029     24.39%     24.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7441840      6.04%     30.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8143596      6.61%     37.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 14008249     11.37%     48.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11207786      9.10%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 15251495     12.38%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 12562955     10.20%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  8268115      6.71%     86.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16255401     13.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            123184466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.416427                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.935722                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     81123757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         81123757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     81123757                       # number of overall hits
system.cpu.icache.overall_hits::total        81123757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       438813                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         438813                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       438813                       # number of overall misses
system.cpu.icache.overall_misses::total        438813                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3735018500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3735018500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3735018500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3735018500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     81562570                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     81562570                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     81562570                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     81562570                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005380                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005380                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8511.640494                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8511.640494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8511.640494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8511.640494                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          233                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    23.300000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       432081                       # number of writebacks
system.cpu.icache.writebacks::total            432081                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         6220                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6220                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6220                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6220                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       432593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       432593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       432593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       432593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3462989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3462989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3462989000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3462989000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8005.189636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8005.189636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8005.189636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8005.189636                       # average overall mshr miss latency
system.cpu.icache.replacements                 432081                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     81123757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        81123757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       438813                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        438813                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3735018500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3735018500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     81562570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     81562570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8511.640494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8511.640494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6220                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6220                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       432593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       432593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3462989000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3462989000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8005.189636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8005.189636                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.902470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            81556350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            432593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.529056                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.902470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         652933153                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        652933153                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    81565200                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          8803                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2567912                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3280928                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13362                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4322                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1478081                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                28251                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3047                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     2353852                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 3024649                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                11755                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               10975                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1478511                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                15640                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   3961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  61599415000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1453300                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 52679887                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                34457778                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3136                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 126493756                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              31281075                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              406610073                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               2879830                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             120164                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             258673                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         378837                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             1833739                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             2127960                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         3961699                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  74                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                  60                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             134                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             9519072                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1            11957904                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        21476976                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      2378465                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      2891813                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      5270278                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           452914158                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1064983114                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                623586879                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  10856984                       # Number of floating rename lookups
system.cpu.rename.committedMaps             396701858                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 56212218                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      79                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  42                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17162955                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1961464377                       # The number of ROB reads
system.cpu.rob.writes                       806967562                       # The number of ROB writes
system.cpu.thread21909.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21909.numOps               189056780                       # Number of Ops committed
system.cpu.thread21909.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               429673                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               314575                       # number of demand (read+write) hits
system.l2.demand_hits::total                   744248                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              429673                       # number of overall hits
system.l2.overall_hits::.cpu.data              314575                       # number of overall hits
system.l2.overall_hits::total                  744248                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             403414                       # number of demand (read+write) misses
system.l2.demand_misses::total                 406334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2920                       # number of overall misses
system.l2.overall_misses::.cpu.data            403414                       # number of overall misses
system.l2.overall_misses::total                406334                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    202797500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32235900000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32438697500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    202797500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32235900000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32438697500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           432593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           717989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1150582                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          432593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          717989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1150582                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.561867                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.353155                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.561867                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.353155                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69451.198630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79907.737461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79832.594614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69451.198630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79907.737461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79832.594614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        31                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              334842                       # number of writebacks
system.l2.writebacks::total                    334842                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        403410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            406330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       403410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           408628                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    185277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29815305000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30000582500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    185277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29815305000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    170312205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30170894705                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.561861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.353152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.561861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.355149                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63451.198630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73908.195136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73833.048261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63451.198630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73908.195136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74113.231070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73834.623924                       # average overall mshr miss latency
system.l2.replacements                         343641                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       641920                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           641920                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       641920                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       641920                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       507981                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           507981                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       507981                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       507981                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2298                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2298                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    170312205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    170312205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74113.231070                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74113.231070                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            178151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                178151                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          318170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              318170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  25613967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25613967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        496321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            496321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.641057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.641057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80504.029293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80504.029293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       318169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         318169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23704927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23704927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.641055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.641055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74504.200598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74504.200598                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         429673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             429673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    202797500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    202797500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       432593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         432593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69451.198630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69451.198630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    185277500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    185277500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63451.198630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63451.198630                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        136424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            136424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        85244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           85244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6621933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6621933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       221668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        221668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.384557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.384557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77682.100793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77682.100793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        85241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        85241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6110378000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6110378000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.384544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.384544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71683.556035                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71683.556035                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    2379                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2379                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   413                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 62246.316222                       # Cycle average of tags in use
system.l2.tags.total_refs                     2302776                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    409177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.627824                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      83.732610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       566.084637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     61039.267135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   557.231840                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.931385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.008503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949803                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           653                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         64883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        43606                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.009964                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.990036                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37216905                       # Number of tag accesses
system.l2.tags.data_accesses                 37216905                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    167452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    201685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples      1145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003028597652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         9591                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         9591                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             584213                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            157915                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     204371                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    167452                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   204371                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  167452                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    79                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.19                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     53.80                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               204371                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              167452                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 175173                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  26801                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1744                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    321                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    150                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     85                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  6281                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  6479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  9167                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  9679                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  9703                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  9696                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  9716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  9743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  9758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  9760                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  9783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  9821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  9845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  9596                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  9592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  9591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  9591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  9591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         9591                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     21.299864                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.383953                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   207.221972                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         9590     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19968-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         9591                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         9591                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.453863                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.419165                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.093985                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3178     33.14%     33.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             100      1.04%     34.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            5216     54.38%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             998     10.41%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              85      0.89%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               9      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         9591                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   5056                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               13079744                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            10716928                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   212.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   173.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  61598720000                       # Total gap between requests
system.mem_ctrls0.avgGap                    165666.78                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        93568                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     12907840                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher        73280                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks     10713600                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 1518975.464296211256                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 209544847.138564556837                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 1189621.687154009473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 173923729.632822006941                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1462                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       201764                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher         1145                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       167452                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     37080475                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   7388809483                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher     41077550                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3254928943692                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     25362.84                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     36621.05                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     35875.59                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  19437981.89                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        93568                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     12912896                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher        73280                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     13079744                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        93568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        93568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks     10716928                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total     10716928                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1462                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       201764                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher         1145                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        204371                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       167452                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       167452                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      1518975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    209626926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      1189622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       212335523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      1518975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      1518975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    173977756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      173977756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    173977756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      1518975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    209626926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      1189622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      386313279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              204292                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             167400                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         6285                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         6368                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         6441                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         6319                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         6491                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         6568                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         6408                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         6483                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         6397                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         6366                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         6624                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         6370                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         6316                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         6396                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         6465                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         6463                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         6462                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         6416                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         6354                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         6450                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         6441                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         6340                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         6211                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         6271                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         6248                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         6238                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         6237                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         6281                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         6417                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         6436                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         6473                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         6257                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         5232                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         5292                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         5276                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         5198                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         5306                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         5288                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         5203                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         5299                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         5225                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         5201                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         5252                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         5225                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         5220                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         5246                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         5292                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         5225                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         5236                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         5215                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         5212                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         5247                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         5207                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         5203                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         5174                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         5237                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         5146                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         5156                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         5225                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         5188                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         5318                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         5258                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         5189                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         5209                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             3893491844                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            680700944                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        7466967508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               19058.46                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          36550.46                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              67157                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             38615                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           32.87                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          23.07                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       265916                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean    89.456701                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean    77.766517                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev    72.426476                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127       214523     80.67%     80.67% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        38453     14.46%     95.13% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         8808      3.31%     98.45% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         2447      0.92%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          985      0.37%     99.74% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          360      0.14%     99.87% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          147      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           93      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          100      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       265916                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             13074688                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten          10713600                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             212.253444                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             173.923730                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.01                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              28.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   415714047.840001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   552674057.913594                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  432241114.367973                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 315638494.079998                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 10959722408.778294                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 47818739810.016243                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 3470015790.259266                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 63964745723.256195                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1038.398591                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   5093026526                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2768850000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  53737538474                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   413624484.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   549904302.259192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  427075757.337576                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 313533736.319998                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 10959722408.778294                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 48055419416.289833                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 3288160273.574448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 64007440378.559776                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1039.091692                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE   4814616963                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2768850000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  54015948037                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    167390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    201566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples      1152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002977799476                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         9578                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         9578                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             584004                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            157853                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     204256                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    167390                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   204256                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  167390                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    80                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.19                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     53.75                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               204256                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              167390                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 175030                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  26775                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1776                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    338                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    159                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     81                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  6380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  6550                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  9132                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  9666                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  9707                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  9700                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  9704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  9724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  9721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  9760                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  9732                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  9826                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  9831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  9582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  9580                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  9579                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  9578                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  9578                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         9578                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.316141                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.403516                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   206.740855                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         9576     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19968-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         9578                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         9578                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.470558                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.436716                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.079303                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3088     32.24%     32.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              76      0.79%     33.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            5330     55.65%     88.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1001     10.45%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              73      0.76%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               7      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         9578                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   5120                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               13072384                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            10712960                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   212.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   173.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  61598820000                       # Total gap between requests
system.mem_ctrls1.avgGap                    165745.95                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        93312                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     12900224                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher        73728                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks     10709312                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 1514819.580672965851                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 209421209.600773006678                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 1196894.483494688990                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 173854118.582132637501                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1458                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       201646                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher         1152                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       167390                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     38517037                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   7375003592                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher     39254934                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3251718710490                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     26417.72                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     36574.01                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     34075.46                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  19426003.41                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        93312                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     12905344                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher        73728                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     13072384                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        93312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        93312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks     10712960                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total     10712960                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1458                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       201646                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher         1152                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        204256                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       167390                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       167390                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      1514820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    209504327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      1196894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       212216041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      1514820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      1514820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    173913340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      173913340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    173913340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      1514820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    209504327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      1196894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      386129381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              204176                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             167333                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         6318                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         6351                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         6430                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         6378                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         6476                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         6539                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         6401                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         6437                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         6381                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         6393                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         6601                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         6385                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         6309                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         6359                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         6452                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         6469                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         6442                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         6435                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         6325                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         6436                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         6440                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         6343                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         6227                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         6271                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         6248                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         6259                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         6255                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         6305                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         6405                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         6378                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         6451                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         6277                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         5214                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         5284                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         5234                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         5214                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         5299                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         5292                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         5189                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         5325                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         5199                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         5226                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         5228                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         5196                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         5222                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         5227                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         5287                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         5205                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         5248                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         5231                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         5197                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         5273                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         5200                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         5211                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         5196                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         5177                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         5162                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         5174                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         5245                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         5259                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         5280                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         5216                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         5166                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         5257                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             3881328971                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            680314432                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        7452775563                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               19009.72                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          36501.72                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              66684                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             38462                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           32.66                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          22.99                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       266358                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean    89.264283                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean    77.636995                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev    72.344651                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127       215317     80.84%     80.84% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        38285     14.37%     95.21% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         8572      3.22%     98.43% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         2515      0.94%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          961      0.36%     99.73% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          379      0.14%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          137      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           91      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          101      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       266358                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             13067264                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten          10709312                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             212.132924                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             173.854119                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.01                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              28.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   416234879.423998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   553374789.508793                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  431900402.707174                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 315116063.135998                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 10959722408.778294                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 47923883879.558517                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 3389227126.656055                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 63989459549.769669                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1038.799793                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   4969095945                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2768850000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  53861469055                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   414485259.552001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   551036253.297594                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  426928536.249574                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 313804348.031998                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 10959722408.778294                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 47870467538.644943                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 3430270190.860849                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 63966714535.415916                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1038.430552                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE   5032048718                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2768850000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  53798516282                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90458                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       334842                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7722                       # Transaction distribution
system.membus.trans_dist::ReadExReq            318169                       # Transaction distribution
system.membus.trans_dist::ReadExResp           318169                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90458                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       580087                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       579731                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1159818                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1159818                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     23796672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     23785344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     47582016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                47582016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            408627                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  408627    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              408627                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1091453841                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1090576889                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2184979000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            654261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       976762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       508002                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8799                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           496321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          496321                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        432593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       221668                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1297267                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2153819                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3451086                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     55339136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91893120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              147232256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          347269                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21429888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1497851                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000734                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1496752     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1099      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1497851                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61599415000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2300174000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         648906466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1077452560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
