library verilog;
use verilog.vl_types.all;
entity nand_gate is
    port(
        nand_a          : in     vl_logic_vector(3 downto 0);
        nand_b          : in     vl_logic_vector(3 downto 0);
        nand_out        : out    vl_logic_vector(3 downto 0)
    );
end nand_gate;
