Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov  2 17:09:05 2016
| Host         : Error404 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/debounce_0/U0/Q1_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/debounce_0/U0/Q2_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/debounce_1/U0/Q1_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/debounce_1/U0/Q2_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/rotary_encoder_0/U0/pr_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.451        0.000                      0                   82        0.256        0.000                      0                   82        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1          0.451        0.000                      0                   82        0.256        0.000                      0                   82        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[14]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.426    12.404    design_1_i/rotary_encoder_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[15]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.426    12.404    design_1_i/rotary_encoder_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[30]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.426    12.404    design_1_i/rotary_encoder_0/U0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X38Y27         FDSE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDSE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X38Y27         FDSE (Setup_fdse_C_S)       -0.426    12.404    design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/outputz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[3]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.426    12.404    design_1_i/rotary_encoder_0/U0/outputz_reg[3]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/outputz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[4]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.426    12.404    design_1_i/rotary_encoder_0/U0/outputz_reg[4]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 4.720ns (52.931%)  route 4.197ns (47.068%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.038    11.965    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X43Y25         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.559    12.751    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X43Y25         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[18]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.335    12.493    design_1_i/rotary_encoder_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 4.720ns (52.931%)  route 4.197ns (47.068%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.038    11.965    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X43Y25         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.559    12.751    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X43Y25         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[19]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.335    12.493    design_1_i/rotary_encoder_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/outputz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X39Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X39Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[0]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X39Y27         FDRE (Setup_fdre_C_R)       -0.335    12.495    design_1_i/rotary_encoder_0/U0/outputz_reg[0]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/outputz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.720ns (53.005%)  route 4.185ns (46.995%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.740     3.048    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y21         FDRE                                         r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/Q
                         net (fo=7, routed)           0.618     4.122    design_1_i/rotary_encoder_0/U0/pr_state[1]
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry_i_1/O
                         net (fo=1, routed)           0.189     4.435    design_1_i/rotary_encoder_0/U0/counter0_carry_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.015 r  design_1_i/rotary_encoder_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/rotary_encoder_0/U0/counter0_carry_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.129 r  design_1_i/rotary_encoder_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/rotary_encoder_0/U0/counter0_carry__0_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  design_1_i/rotary_encoder_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/rotary_encoder_0/U0/counter0_carry__1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  design_1_i/rotary_encoder_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.357    design_1_i/rotary_encoder_0/U0/counter0_carry__2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.670 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.517     6.187    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_4
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682     6.869 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.878    design_1_i/rotary_encoder_0/U0/counter0__64_carry__3_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.995    design_1_i/rotary_encoder_0/U0/counter0__64_carry__4_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.234 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[2]
                         net (fo=4, routed)           0.812     8.046    design_1_i/rotary_encoder_0/U0/counter[26]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.301     8.347 r  design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.347    design_1_i/rotary_encoder_0/U0/counter1_carry__2_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.897 f  design_1_i/rotary_encoder_0/U0/counter1_carry__2/CO[3]
                         net (fo=50, routed)          1.005     9.902    design_1_i/rotary_encoder_0/U0/counter1
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.026 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4/O
                         net (fo=1, routed)           0.000    10.026    design_1_i/rotary_encoder_0/U0/counter1__15_carry_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.576 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry/CO[3]
                         net (fo=1, routed)           0.009    10.585    design_1_i/rotary_encoder_0/U0/counter1__15_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/rotary_encoder_0/U0/counter1__15_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/rotary_encoder_0/U0/counter1__15_carry__1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/rotary_encoder_0/U0/counter1__15_carry__2/CO[3]
                         net (fo=40, routed)          1.026    11.953    design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0
    SLICE_X39Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          1.561    12.753    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X39Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/outputz_reg[1]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X39Y27         FDRE (Setup_fdre_C_R)       -0.335    12.495    design_1_i/rotary_encoder_0/U0/outputz_reg[1]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/U0/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.582     0.923    design_1_i/debounce_0/U0/clk_in
    SLICE_X43Y21         FDRE                                         r  design_1_i/debounce_0/U0/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/debounce_0/U0/Q1_reg/Q
                         net (fo=2, routed)           0.181     1.245    design_1_i/debounce_0/U0/Q1
    SLICE_X43Y21         FDRE                                         r  design_1_i/debounce_0/U0/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.849     1.219    design_1_i/debounce_0/U0/clk_in
    SLICE_X43Y21         FDRE                                         r  design_1_i/debounce_0/U0/Q2_reg/C
                         clock pessimism             -0.296     0.923    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.066     0.988    design_1_i/debounce_0/U0/Q2_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/U0/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/U0/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.953%)  route 0.212ns (60.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.582     0.923    design_1_i/debounce_1/U0/clk_in
    SLICE_X43Y21         FDRE                                         r  design_1_i/debounce_1/U0/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/debounce_1/U0/Q1_reg/Q
                         net (fo=2, routed)           0.212     1.275    design_1_i/debounce_1/U0/Q1
    SLICE_X43Y21         FDRE                                         r  design_1_i/debounce_1/U0/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.849     1.219    design_1_i/debounce_1/U0/clk_in
    SLICE_X43Y21         FDRE                                         r  design_1_i/debounce_1/U0/Q2_reg/C
                         clock pessimism             -0.296     0.923    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.072     0.995    design_1_i/debounce_1/U0/Q2_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.608ns (59.216%)  route 0.419ns (40.784%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.582     0.923    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/rotary_encoder_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.062     1.112    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[29]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.199     1.311 r  design_1_i/rotary_encoder_0/U0/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.104     1.415    design_1_i/rotary_encoder_0/U0/counter0_carry__6_n_5
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.173     1.588 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__6/O[2]
                         net (fo=4, routed)           0.254     1.841    design_1_i/rotary_encoder_0/U0/counter[30]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.108     1.949 r  design_1_i/rotary_encoder_0/U0/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     1.949    design_1_i/rotary_encoder_0/U0/counter[30]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.846     1.216    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[30]/C
                         clock pessimism             -0.262     0.954    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.121     1.075    design_1_i/rotary_encoder_0/U0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.647ns (62.140%)  route 0.394ns (37.860%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.582     0.923    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/rotary_encoder_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.062     1.112    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[29]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.199     1.311 r  design_1_i/rotary_encoder_0/U0/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.104     1.415    design_1_i/rotary_encoder_0/U0/counter0_carry__6_n_5
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.209     1.624 f  design_1_i/rotary_encoder_0/U0/counter0__64_carry__6/O[3]
                         net (fo=5, routed)           0.229     1.853    design_1_i/rotary_encoder_0/U0/counter[31]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.111     1.964 r  design_1_i/rotary_encoder_0/U0/counter[31]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.964    design_1_i/rotary_encoder_0/U0/counter[31]_inv_i_1_n_0
    SLICE_X38Y27         FDSE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.846     1.216    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y27         FDSE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv/C
                         clock pessimism             -0.262     0.954    
    SLICE_X38Y27         FDSE (Hold_fdse_C_D)         0.121     1.075    design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.571ns (56.673%)  route 0.437ns (43.327%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.582     0.923    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.128     1.051 f  design_1_i/rotary_encoder_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.116     1.166    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[29]
    SLICE_X41Y27         LUT1 (Prop_lut1_I0_O)        0.098     1.264 r  design_1_i/rotary_encoder_0/U0/counter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/rotary_encoder_0/U0/counter0_carry__6_i_2_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.329 r  design_1_i/rotary_encoder_0/U0/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.103     1.432    design_1_i/rotary_encoder_0/U0/counter0_carry__6_n_6
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.173     1.605 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__6/O[1]
                         net (fo=4, routed)           0.218     1.823    design_1_i/rotary_encoder_0/U0/counter[29]
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.107     1.930 r  design_1_i/rotary_encoder_0/U0/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.930    design_1_i/rotary_encoder_0/U0/counter[29]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.848     1.218    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.107     1.030    design_1_i/rotary_encoder_0/U0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.571ns (56.011%)  route 0.448ns (43.989%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.582     0.923    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  design_1_i/rotary_encoder_0/U0/counter_reg[24]/Q
                         net (fo=2, routed)           0.122     1.186    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[24]
    SLICE_X41Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.231 r  design_1_i/rotary_encoder_0/U0/counter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/rotary_encoder_0/U0/counter0_carry__5_i_4_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.337 r  design_1_i/rotary_encoder_0/U0/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.103     1.440    design_1_i/rotary_encoder_0/U0/counter0_carry__5_n_6
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.173     1.613 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[1]
                         net (fo=4, routed)           0.223     1.836    design_1_i/rotary_encoder_0/U0/counter[25]
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.106     1.942 r  design_1_i/rotary_encoder_0/U0/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     1.942    design_1_i/rotary_encoder_0/U0/counter[25]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.848     1.218    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[25]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.107     1.030    design_1_i/rotary_encoder_0/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.538ns (52.778%)  route 0.481ns (47.222%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.582     0.923    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  design_1_i/rotary_encoder_0/U0/counter_reg[24]/Q
                         net (fo=2, routed)           0.122     1.186    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[24]
    SLICE_X41Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.231 r  design_1_i/rotary_encoder_0/U0/counter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/rotary_encoder_0/U0/counter0_carry__5_i_4_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.301 r  design_1_i/rotary_encoder_0/U0/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.158     1.459    design_1_i/rotary_encoder_0/U0/counter0_carry__5_n_7
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.177     1.636 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__5/O[0]
                         net (fo=4, routed)           0.201     1.837    design_1_i/rotary_encoder_0/U0/counter[24]
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.105     1.942 r  design_1_i/rotary_encoder_0/U0/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.942    design_1_i/rotary_encoder_0/U0/counter[24]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.848     1.218    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X40Y27         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[24]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.092     1.015    design_1_i/rotary_encoder_0/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.597ns (54.933%)  route 0.490ns (45.067%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.578     0.919    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y26         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     1.082 f  design_1_i/rotary_encoder_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.118     1.201    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[22]
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     1.246    design_1_i/rotary_encoder_0/U0/counter0_carry__4_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.312 r  design_1_i/rotary_encoder_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.104     1.415    design_1_i/rotary_encoder_0/U0/counter0_carry__4_n_5
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.209     1.624 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/O[3]
                         net (fo=4, routed)           0.268     1.892    design_1_i/rotary_encoder_0/U0/counter[23]
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.113     2.005 r  design_1_i/rotary_encoder_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.005    design_1_i/rotary_encoder_0/U0/counter[23]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.844     1.214    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y26         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[23]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.131     1.049    design_1_i/rotary_encoder_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.556ns (49.910%)  route 0.558ns (50.090%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.578     0.919    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y26         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     1.082 f  design_1_i/rotary_encoder_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.118     1.201    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[22]
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.246 r  design_1_i/rotary_encoder_0/U0/counter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     1.246    design_1_i/rotary_encoder_0/U0/counter0_carry__4_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.312 r  design_1_i/rotary_encoder_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.104     1.415    design_1_i/rotary_encoder_0/U0/counter0_carry__4_n_5
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.173     1.588 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__4/O[2]
                         net (fo=4, routed)           0.336     1.925    design_1_i/rotary_encoder_0/U0/counter[22]
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.108     2.033 r  design_1_i/rotary_encoder_0/U0/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.033    design_1_i/rotary_encoder_0/U0/counter[22]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.844     1.214    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X38Y26         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[22]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121     1.040    design_1_i/rotary_encoder_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/rotary_encoder_0/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rotary_encoder_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.573ns (51.737%)  route 0.535ns (48.263%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.579     0.919    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X43Y25         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  design_1_i/rotary_encoder_0/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.193     1.253    design_1_i/rotary_encoder_0/U0/counter_reg_n_0_[18]
    SLICE_X41Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.298 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/rotary_encoder_0/U0/counter0_carry__3_i_2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.364 r  design_1_i/rotary_encoder_0/U0/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.104     1.468    design_1_i/rotary_encoder_0/U0/counter0_carry__3_n_5
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.209     1.677 r  design_1_i/rotary_encoder_0/U0/counter0__64_carry__3/O[3]
                         net (fo=4, routed)           0.238     1.915    design_1_i/rotary_encoder_0/U0/counter[19]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.112     2.027 r  design_1_i/rotary_encoder_0/U0/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.027    design_1_i/rotary_encoder_0/U0/counter[19]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=46, routed)          0.845     1.215    design_1_i/rotary_encoder_0/U0/clk_200M
    SLICE_X43Y25         FDRE                                         r  design_1_i/rotary_encoder_0/U0/counter_reg[19]/C
                         clock pessimism             -0.295     0.920    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.107     1.027    design_1_i/rotary_encoder_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   design_1_i/debounce_0/U0/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   design_1_i/debounce_0/U0/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   design_1_i/debounce_1/U0/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21   design_1_i/debounce_1/U0/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   design_1_i/rotary_encoder_0/U0/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y26   design_1_i/rotary_encoder_0/U0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   design_1_i/rotary_encoder_0/U0/counter_reg[30]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   design_1_i/rotary_encoder_0/U0/counter_reg[31]_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   design_1_i/rotary_encoder_0/U0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y25   design_1_i/rotary_encoder_0/U0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   design_1_i/debounce_0/U0/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   design_1_i/debounce_0/U0/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   design_1_i/debounce_1/U0/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   design_1_i/debounce_1/U0/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y21   design_1_i/rotary_encoder_0/U0/pr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y21   design_1_i/rotary_encoder_0/U0/pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y21   design_1_i/rotary_encoder_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   design_1_i/debounce_0/U0/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   design_1_i/debounce_0/U0/Q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y21   design_1_i/debounce_1/U0/Q1_reg/C



