Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7118f71666a24fcc973845016c421b45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab6_6Test_behav xil_defaultlib.Lab6_6Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab6_6(AND_DELAY=3,OR_DELAY=3,XO...
Compiling module xil_defaultlib.cla_logic(AND_DELAY=3,OR_DELAY=3...
Compiling module xil_defaultlib.Lab6_1_1
Compiling module xil_defaultlib.Lab6_6Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab6_6Test_behav
