$comment
	File created using the following command:
		vcd file LAB08.msim.vcd -direction
$end
$date
	Fri Nov 29 14:48:02 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LAB08_3_vlg_vec_tst $end
$var reg 1 ! T $end
$var reg 1 " X $end
$var reg 1 # clock $end
$var wire 1 $ S [1] $end
$var wire 1 % S [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , S[0]~output_o $end
$var wire 1 - S[1]~output_o $end
$var wire 1 . clock~input_o $end
$var wire 1 / clock~inputclkctrl_outclk $end
$var wire 1 0 X~input_o $end
$var wire 1 1 T~input_o $end
$var wire 1 2 Mux0~0_combout $end
$var wire 1 3 S[1]~reg0_q $end
$var wire 1 4 Mux1~0_combout $end
$var wire 1 5 S[0]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0%
0$
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
14
05
$end
#50000
1#
1.
1/
15
1,
1%
#100000
0#
0.
0/
#150000
1!
1"
1#
11
10
1.
1/
04
12
#200000
0#
0.
0/
#250000
1#
1.
1/
05
13
1-
0,
0%
1$
14
#300000
0#
0.
0/
#350000
0!
0"
1#
01
00
1.
1/
15
1,
1%
04
02
#400000
0#
0.
0/
#450000
1"
1#
10
1.
1/
05
03
0-
0,
0%
0$
#500000
0#
0.
0/
#550000
1#
1.
1/
#600000
0#
0.
0/
#650000
0"
1#
00
1.
1/
14
#700000
0#
0.
0/
#750000
1#
1.
1/
15
1,
1%
#760000
1!
11
04
12
#800000
0#
0.
0/
#850000
1#
1.
1/
05
13
1-
0,
0%
1$
14
#900000
0#
0.
0/
#950000
0!
1#
01
1.
1/
15
1,
1%
04
02
#1000000
