

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_237_18'
================================================================
* Date:           Mon May 13 18:48:09 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.844 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  56.000 ns|  56.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_237_18  |        5|        5|         3|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_8_I_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_8_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_8_I_1_1 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_8_I_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_8_I_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_8_I_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_8_I_1_3 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_8_I_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_8_Q_1 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_8_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_8_Q_1_1 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_8_Q_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_8_Q_1_2 = alloca i32 1"   --->   Operation 13 'alloca' 'arr_8_Q_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_8_Q_1_3 = alloca i32 1"   --->   Operation 14 'alloca' 'arr_8_Q_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_8_Q_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %arr_8_I_1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body690"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i"   --->   Operation 19 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_6, i32 3" [receiver.cpp:237]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %tmp, void %for.body690.split, void %for.body732.preheader.exitStub" [receiver.cpp:237]   --->   Operation 22 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_17_cast75 = zext i4 %i_6"   --->   Operation 23 'zext' 'i_17_cast75' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_6"   --->   Operation 24 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln238 = or i3 %empty, i3 1" [receiver.cpp:238]   --->   Operation 25 'or' 'or_ln238' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i3 %or_ln238" [receiver.cpp:238]   --->   Operation 26 'zext' 'zext_ln238' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_7_I_addr = getelementptr i31 %arr_7_I, i64 0, i64 %i_17_cast75" [receiver.cpp:238]   --->   Operation 27 'getelementptr' 'arr_7_I_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%arr_7_I_load = load i3 %arr_7_I_addr" [receiver.cpp:238]   --->   Operation 28 'load' 'arr_7_I_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_7_I_addr_1 = getelementptr i31 %arr_7_I, i64 0, i64 %zext_ln238" [receiver.cpp:238]   --->   Operation 29 'getelementptr' 'arr_7_I_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%arr_7_I_load_1 = load i3 %arr_7_I_addr_1" [receiver.cpp:238]   --->   Operation 30 'load' 'arr_7_I_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_6, i32 1, i32 2" [receiver.cpp:238]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.86ns)   --->   "%switch_ln238 = switch i2 %trunc_ln, void %branch17, i2 0, void %for.body690.split.for.body690.split55_crit_edge, i2 1, void %for.body690.split.for.body690.split55_crit_edge5, i2 2, void %branch16" [receiver.cpp:238]   --->   Operation 32 'switch' 'switch_ln238' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_7_Q_addr = getelementptr i31 %arr_7_Q, i64 0, i64 %i_17_cast75" [receiver.cpp:239]   --->   Operation 33 'getelementptr' 'arr_7_Q_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%arr_7_Q_load = load i3 %arr_7_Q_addr" [receiver.cpp:239]   --->   Operation 34 'load' 'arr_7_Q_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_7_Q_addr_1 = getelementptr i31 %arr_7_Q, i64 0, i64 %zext_ln238" [receiver.cpp:239]   --->   Operation 35 'getelementptr' 'arr_7_Q_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%arr_7_Q_load_1 = load i3 %arr_7_Q_addr_1" [receiver.cpp:239]   --->   Operation 36 'load' 'arr_7_Q_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (1.86ns)   --->   "%switch_ln239 = switch i2 %trunc_ln, void %branch29, i2 0, void %for.body690.split55.for.body690.split5586_crit_edge, i2 1, void %for.body690.split55.for.body690.split5586_crit_edge4, i2 2, void %branch28" [receiver.cpp:239]   --->   Operation 37 'switch' 'switch_ln239' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln237 = add i4 %i_6, i4 2" [receiver.cpp:237]   --->   Operation 38 'add' 'add_ln237' <Predicate = (!tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln237 = store i4 %add_ln237, i4 %i" [receiver.cpp:237]   --->   Operation 39 'store' 'store_ln237' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.body690" [receiver.cpp:237]   --->   Operation 40 'br' 'br_ln237' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln237 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [receiver.cpp:237]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [receiver.cpp:237]   --->   Operation 42 'specloopname' 'specloopname_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%arr_7_I_load = load i3 %arr_7_I_addr" [receiver.cpp:238]   --->   Operation 43 'load' 'arr_7_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i31 %arr_7_I_load" [receiver.cpp:238]   --->   Operation 44 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%arr_7_I_load_1 = load i3 %arr_7_I_addr_1" [receiver.cpp:238]   --->   Operation 45 'load' 'arr_7_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln238_1 = sext i31 %arr_7_I_load_1" [receiver.cpp:238]   --->   Operation 46 'sext' 'sext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.52ns)   --->   "%add_ln238 = add i32 %sext_ln238_1, i32 %sext_ln238" [receiver.cpp:238]   --->   Operation 47 'add' 'add_ln238' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%arr_8_I_1_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln238, i32 8, i32 31" [receiver.cpp:238]   --->   Operation 48 'partselect' 'arr_8_I_1_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln238 = store i24 %arr_8_I_1_5, i24 %arr_8_I_1_2" [receiver.cpp:238]   --->   Operation 49 'store' 'store_ln238' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body690.split55" [receiver.cpp:238]   --->   Operation 50 'br' 'br_ln238' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln238 = store i24 %arr_8_I_1_5, i24 %arr_8_I_1_1" [receiver.cpp:238]   --->   Operation 51 'store' 'store_ln238' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body690.split55" [receiver.cpp:238]   --->   Operation 52 'br' 'br_ln238' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln238 = store i24 %arr_8_I_1_5, i24 %arr_8_I_1_3" [receiver.cpp:238]   --->   Operation 53 'store' 'store_ln238' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body690.split55" [receiver.cpp:238]   --->   Operation 54 'br' 'br_ln238' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%arr_7_Q_load = load i3 %arr_7_Q_addr" [receiver.cpp:239]   --->   Operation 55 'load' 'arr_7_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln239 = sext i31 %arr_7_Q_load" [receiver.cpp:239]   --->   Operation 56 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%arr_7_Q_load_1 = load i3 %arr_7_Q_addr_1" [receiver.cpp:239]   --->   Operation 57 'load' 'arr_7_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln239_1 = sext i31 %arr_7_Q_load_1" [receiver.cpp:239]   --->   Operation 58 'sext' 'sext_ln239_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.52ns)   --->   "%add_ln239 = add i32 %sext_ln239_1, i32 %sext_ln239" [receiver.cpp:239]   --->   Operation 59 'add' 'add_ln239' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%arr_8_Q_1_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln239, i32 8, i32 31" [receiver.cpp:239]   --->   Operation 60 'partselect' 'arr_8_Q_1_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln239 = store i24 %arr_8_Q_1_5, i24 %arr_8_Q_1_2" [receiver.cpp:239]   --->   Operation 61 'store' 'store_ln239' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body690.split5586" [receiver.cpp:239]   --->   Operation 62 'br' 'br_ln239' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln239 = store i24 %arr_8_Q_1_5, i24 %arr_8_Q_1_1" [receiver.cpp:239]   --->   Operation 63 'store' 'store_ln239' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body690.split5586" [receiver.cpp:239]   --->   Operation 64 'br' 'br_ln239' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln239 = store i24 %arr_8_Q_1_5, i24 %arr_8_Q_1_3" [receiver.cpp:239]   --->   Operation 65 'store' 'store_ln239' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body690.split5586" [receiver.cpp:239]   --->   Operation 66 'br' 'br_ln239' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%arr_8_I_1_load = load i24 %arr_8_I_1"   --->   Operation 71 'load' 'arr_8_I_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%arr_8_I_1_1_load = load i24 %arr_8_I_1_1"   --->   Operation 72 'load' 'arr_8_I_1_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%arr_8_I_1_2_load = load i24 %arr_8_I_1_2"   --->   Operation 73 'load' 'arr_8_I_1_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%arr_8_I_1_3_load = load i24 %arr_8_I_1_3"   --->   Operation 74 'load' 'arr_8_I_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%arr_8_Q_1_load = load i24 %arr_8_Q_1"   --->   Operation 75 'load' 'arr_8_Q_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arr_8_Q_1_1_load = load i24 %arr_8_Q_1_1"   --->   Operation 76 'load' 'arr_8_Q_1_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%arr_8_Q_1_2_load = load i24 %arr_8_Q_1_2"   --->   Operation 77 'load' 'arr_8_Q_1_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%arr_8_Q_1_3_load = load i24 %arr_8_Q_1_3"   --->   Operation 78 'load' 'arr_8_Q_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_Q_3_0279_out, i24 %arr_8_Q_1_3_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_Q_2_0278_out, i24 %arr_8_Q_1_2_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_Q_1_0277_out, i24 %arr_8_Q_1_1_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_Q_0_0_out, i24 %arr_8_Q_1_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_I_3_0276_out, i24 %arr_8_I_1_3_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_I_2_0275_out, i24 %arr_8_I_1_2_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_I_1_0274_out, i24 %arr_8_I_1_1_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %arr_8_I_0_0_out, i24 %arr_8_I_1_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln238 = store i24 %arr_8_I_1_5, i24 %arr_8_I_1" [receiver.cpp:238]   --->   Operation 67 'store' 'store_ln238' <Predicate = (trunc_ln == 0)> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body690.split55" [receiver.cpp:238]   --->   Operation 68 'br' 'br_ln238' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln239 = store i24 %arr_8_Q_1_5, i24 %arr_8_Q_1" [receiver.cpp:239]   --->   Operation 69 'store' 'store_ln239' <Predicate = (trunc_ln == 0)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body690.split5586" [receiver.cpp:239]   --->   Operation 70 'br' 'br_ln239' <Predicate = (trunc_ln == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_7_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ arr_7_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ arr_8_Q_3_0279_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_Q_2_0278_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_Q_1_0277_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_Q_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_I_3_0276_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_I_2_0275_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_I_1_0274_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_I_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
arr_8_I_1               (alloca           ) [ 0111]
arr_8_I_1_1             (alloca           ) [ 0110]
arr_8_I_1_2             (alloca           ) [ 0110]
arr_8_I_1_3             (alloca           ) [ 0110]
arr_8_Q_1               (alloca           ) [ 0111]
arr_8_Q_1_1             (alloca           ) [ 0110]
arr_8_Q_1_2             (alloca           ) [ 0110]
arr_8_Q_1_3             (alloca           ) [ 0110]
store_ln0               (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_6                     (load             ) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
tmp                     (bitselect        ) [ 0110]
br_ln237                (br               ) [ 0000]
i_17_cast75             (zext             ) [ 0000]
empty                   (trunc            ) [ 0000]
or_ln238                (or               ) [ 0000]
zext_ln238              (zext             ) [ 0000]
arr_7_I_addr            (getelementptr    ) [ 0110]
arr_7_I_addr_1          (getelementptr    ) [ 0110]
trunc_ln                (partselect       ) [ 0111]
switch_ln238            (switch           ) [ 0000]
arr_7_Q_addr            (getelementptr    ) [ 0110]
arr_7_Q_addr_1          (getelementptr    ) [ 0110]
switch_ln239            (switch           ) [ 0000]
add_ln237               (add              ) [ 0000]
store_ln237             (store            ) [ 0000]
br_ln237                (br               ) [ 0000]
speclooptripcount_ln237 (speclooptripcount) [ 0000]
specloopname_ln237      (specloopname     ) [ 0000]
arr_7_I_load            (load             ) [ 0000]
sext_ln238              (sext             ) [ 0000]
arr_7_I_load_1          (load             ) [ 0000]
sext_ln238_1            (sext             ) [ 0000]
add_ln238               (add              ) [ 0000]
arr_8_I_1_5             (partselect       ) [ 0101]
store_ln238             (store            ) [ 0000]
br_ln238                (br               ) [ 0000]
store_ln238             (store            ) [ 0000]
br_ln238                (br               ) [ 0000]
store_ln238             (store            ) [ 0000]
br_ln238                (br               ) [ 0000]
arr_7_Q_load            (load             ) [ 0000]
sext_ln239              (sext             ) [ 0000]
arr_7_Q_load_1          (load             ) [ 0000]
sext_ln239_1            (sext             ) [ 0000]
add_ln239               (add              ) [ 0000]
arr_8_Q_1_5             (partselect       ) [ 0101]
store_ln239             (store            ) [ 0000]
br_ln239                (br               ) [ 0000]
store_ln239             (store            ) [ 0000]
br_ln239                (br               ) [ 0000]
store_ln239             (store            ) [ 0000]
br_ln239                (br               ) [ 0000]
store_ln238             (store            ) [ 0000]
br_ln238                (br               ) [ 0000]
store_ln239             (store            ) [ 0000]
br_ln239                (br               ) [ 0000]
arr_8_I_1_load          (load             ) [ 0000]
arr_8_I_1_1_load        (load             ) [ 0000]
arr_8_I_1_2_load        (load             ) [ 0000]
arr_8_I_1_3_load        (load             ) [ 0000]
arr_8_Q_1_load          (load             ) [ 0000]
arr_8_Q_1_1_load        (load             ) [ 0000]
arr_8_Q_1_2_load        (load             ) [ 0000]
arr_8_Q_1_3_load        (load             ) [ 0000]
write_ln0               (write            ) [ 0000]
write_ln0               (write            ) [ 0000]
write_ln0               (write            ) [ 0000]
write_ln0               (write            ) [ 0000]
write_ln0               (write            ) [ 0000]
write_ln0               (write            ) [ 0000]
write_ln0               (write            ) [ 0000]
write_ln0               (write            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_7_Q">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_Q"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_7_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_8_Q_3_0279_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_3_0279_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_8_Q_2_0278_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_2_0278_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_8_Q_1_0277_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_1_0277_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_8_Q_0_0_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_8_I_3_0276_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_3_0276_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_8_I_2_0275_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_2_0275_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_8_I_1_0274_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_1_0274_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_8_I_0_0_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="arr_8_I_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_I_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="arr_8_I_1_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_I_1_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arr_8_I_1_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_I_1_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arr_8_I_1_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_I_1_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arr_8_Q_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_Q_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arr_8_Q_1_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_Q_1_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_8_Q_1_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_Q_1_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arr_8_Q_1_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8_Q_1_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="0"/>
<pin id="109" dir="0" index="2" bw="24" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln0_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="24" slack="0"/>
<pin id="116" dir="0" index="2" bw="24" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="0" index="2" bw="24" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="24" slack="0"/>
<pin id="130" dir="0" index="2" bw="24" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="0" index="2" bw="24" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="24" slack="0"/>
<pin id="144" dir="0" index="2" bw="24" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="0" index="2" bw="24" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="24" slack="0"/>
<pin id="158" dir="0" index="2" bw="24" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arr_7_I_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_I_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="31" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="31" slack="0"/>
<pin id="177" dir="1" index="7" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_I_load/1 arr_7_I_load_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="arr_7_I_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_I_addr_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="arr_7_Q_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_Q_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="31" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="31" slack="0"/>
<pin id="202" dir="1" index="7" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_Q_load/1 arr_7_Q_load_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="arr_7_Q_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_Q_addr_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_6_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_17_cast75_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_17_cast75/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln238_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln238/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln238_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="3" slack="0"/>
<pin id="265" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln237_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln237_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln238_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln238_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln238_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="0"/>
<pin id="291" dir="0" index="1" bw="31" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="arr_8_I_1_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arr_8_I_1_5/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln238_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="0"/>
<pin id="307" dir="0" index="1" bw="24" slack="1"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln238_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="24" slack="0"/>
<pin id="312" dir="0" index="1" bw="24" slack="1"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln238_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="24" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="1"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln239_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln239/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln239_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln239_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln239_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="arr_8_Q_1_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arr_8_Q_1_5/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln239_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="24" slack="0"/>
<pin id="346" dir="0" index="1" bw="24" slack="1"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln239_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="24" slack="0"/>
<pin id="351" dir="0" index="1" bw="24" slack="1"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln239_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="0" index="1" bw="24" slack="1"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln238_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="1"/>
<pin id="361" dir="0" index="1" bw="24" slack="2"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln239_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="24" slack="1"/>
<pin id="365" dir="0" index="1" bw="24" slack="2"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="arr_8_I_1_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="24" slack="1"/>
<pin id="369" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_I_1_load/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="arr_8_I_1_1_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="24" slack="1"/>
<pin id="373" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_I_1_1_load/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="arr_8_I_1_2_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="24" slack="1"/>
<pin id="377" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_I_1_2_load/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="arr_8_I_1_3_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="1"/>
<pin id="381" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_I_1_3_load/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="arr_8_Q_1_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="1"/>
<pin id="385" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_Q_1_load/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="arr_8_Q_1_1_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="24" slack="1"/>
<pin id="389" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_Q_1_1_load/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="arr_8_Q_1_2_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="1"/>
<pin id="393" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_Q_1_2_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="arr_8_Q_1_3_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="1"/>
<pin id="397" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_Q_1_3_load/2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="i_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="406" class="1005" name="arr_8_I_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="24" slack="0"/>
<pin id="408" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_8_I_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="arr_8_I_1_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="1"/>
<pin id="415" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_I_1_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="arr_8_I_1_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="1"/>
<pin id="421" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_I_1_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="arr_8_I_1_3_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="1"/>
<pin id="427" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_I_1_3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="arr_8_Q_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="arr_8_Q_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="arr_8_Q_1_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="1"/>
<pin id="440" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_Q_1_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="arr_8_Q_1_2_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="1"/>
<pin id="446" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_Q_1_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="arr_8_Q_1_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="1"/>
<pin id="452" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_Q_1_3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="460" class="1005" name="arr_7_I_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="1"/>
<pin id="462" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_I_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="arr_7_I_addr_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="1"/>
<pin id="467" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_I_addr_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="1"/>
<pin id="472" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="474" class="1005" name="arr_7_Q_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_Q_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="arr_7_Q_addr_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="1"/>
<pin id="481" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_Q_addr_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="arr_8_I_1_5_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="24" slack="1"/>
<pin id="486" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_I_1_5 "/>
</bind>
</comp>

<comp id="489" class="1005" name="arr_8_Q_1_5_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="24" slack="1"/>
<pin id="491" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arr_8_Q_1_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="187" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="227" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="247"><net_src comp="227" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="227" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="227" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="169" pin="7"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="169" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="64" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="309"><net_src comp="295" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="295" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="295" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="194" pin="7"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="194" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="320" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="348"><net_src comp="334" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="334" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="334" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="402"><net_src comp="70" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="409"><net_src comp="74" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="416"><net_src comp="78" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="422"><net_src comp="82" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="428"><net_src comp="86" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="434"><net_src comp="90" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="441"><net_src comp="94" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="447"><net_src comp="98" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="453"><net_src comp="102" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="459"><net_src comp="230" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="162" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="468"><net_src comp="179" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="473"><net_src comp="260" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="187" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="482"><net_src comp="204" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="487"><net_src comp="295" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="492"><net_src comp="334" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="363" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_8_Q_3_0279_out | {2 }
	Port: arr_8_Q_2_0278_out | {2 }
	Port: arr_8_Q_1_0277_out | {2 }
	Port: arr_8_Q_0_0_out | {2 }
	Port: arr_8_I_3_0276_out | {2 }
	Port: arr_8_I_2_0275_out | {2 }
	Port: arr_8_I_1_0274_out | {2 }
	Port: arr_8_I_0_0_out | {2 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_237_18 : arr_7_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_237_18 : arr_7_I | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_6 : 1
		tmp : 2
		br_ln237 : 3
		i_17_cast75 : 2
		empty : 2
		or_ln238 : 3
		zext_ln238 : 3
		arr_7_I_addr : 3
		arr_7_I_load : 4
		arr_7_I_addr_1 : 4
		arr_7_I_load_1 : 5
		trunc_ln : 2
		switch_ln238 : 3
		arr_7_Q_addr : 3
		arr_7_Q_load : 4
		arr_7_Q_addr_1 : 4
		arr_7_Q_load_1 : 5
		switch_ln239 : 3
		add_ln237 : 2
		store_ln237 : 3
	State 2
		sext_ln238 : 1
		sext_ln238_1 : 1
		add_ln238 : 2
		arr_8_I_1_5 : 3
		store_ln238 : 4
		store_ln238 : 4
		store_ln238 : 4
		sext_ln239 : 1
		sext_ln239_1 : 1
		add_ln239 : 2
		arr_8_Q_1_5 : 3
		store_ln239 : 4
		store_ln239 : 4
		store_ln239 : 4
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln237_fu_270    |    0    |    13   |
|    add   |    add_ln238_fu_289    |    0    |    38   |
|          |    add_ln239_fu_328    |    0    |    38   |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_106 |    0    |    0    |
|          | write_ln0_write_fu_113 |    0    |    0    |
|          | write_ln0_write_fu_120 |    0    |    0    |
|   write  | write_ln0_write_fu_127 |    0    |    0    |
|          | write_ln0_write_fu_134 |    0    |    0    |
|          | write_ln0_write_fu_141 |    0    |    0    |
|          | write_ln0_write_fu_148 |    0    |    0    |
|          | write_ln0_write_fu_155 |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_230       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |   i_17_cast75_fu_238   |    0    |    0    |
|          |    zext_ln238_fu_254   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      empty_fu_244      |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |     or_ln238_fu_248    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     trunc_ln_fu_260    |    0    |    0    |
|partselect|   arr_8_I_1_5_fu_295   |    0    |    0    |
|          |   arr_8_Q_1_5_fu_334   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    sext_ln238_fu_281   |    0    |    0    |
|   sext   |   sext_ln238_1_fu_285  |    0    |    0    |
|          |    sext_ln239_fu_320   |    0    |    0    |
|          |   sext_ln239_1_fu_324  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    89   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|arr_7_I_addr_1_reg_465|    3   |
| arr_7_I_addr_reg_460 |    3   |
|arr_7_Q_addr_1_reg_479|    3   |
| arr_7_Q_addr_reg_474 |    3   |
|  arr_8_I_1_1_reg_413 |   24   |
|  arr_8_I_1_2_reg_419 |   24   |
|  arr_8_I_1_3_reg_425 |   24   |
|  arr_8_I_1_5_reg_484 |   24   |
|   arr_8_I_1_reg_406  |   24   |
|  arr_8_Q_1_1_reg_438 |   24   |
|  arr_8_Q_1_2_reg_444 |   24   |
|  arr_8_Q_1_3_reg_450 |   24   |
|  arr_8_Q_1_5_reg_489 |   24   |
|   arr_8_Q_1_reg_431  |   24   |
|       i_reg_399      |    4   |
|      tmp_reg_456     |    1   |
|   trunc_ln_reg_470   |    2   |
+----------------------+--------+
|         Total        |   259  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_169 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   259  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   259  |   125  |
+-----------+--------+--------+--------+
