{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 10:25:22 2023 " "Info: Processing started: Mon Jun 12 10:25:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_7 -c Lab_7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_7 -c Lab_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(19) " "Warning (10273): Verilog HDL warning at Lab_7.v(19): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(20) " "Warning (10273): Verilog HDL warning at Lab_7.v(20): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Lab_7 Lab_7.v(2) " "Warning (10238): Verilog Module Declaration warning at Lab_7.v(2): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Lab_7\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 2 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(45) " "Warning (10273): Verilog HDL warning at Lab_7.v(45): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(66) " "Warning (10273): Verilog HDL warning at Lab_7.v(66): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_7.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Lab_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_7 " "Info: Found entity 1: Lab_7" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Accumulator " "Info: Found entity 2: Accumulator" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Reg8bit " "Info: Found entity 3: Reg8bit" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_7 " "Info: Elaborating entity \"Lab_7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8bit Reg8bit:R1 " "Info: Elaborating entity \"Reg8bit\" for hierarchy \"Reg8bit:R1\"" {  } { { "Lab_7.v" "R1" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:Acc " "Info: Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:Acc\"" {  } { { "Lab_7.v" "Acc" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[0\] Accumulator:Acc\|FFstore\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[0\]\" to the node \"Accumulator:Acc\|FFstore\[0\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[1\] Accumulator:Acc\|FFstore\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[1\]\" to the node \"Accumulator:Acc\|FFstore\[1\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[2\] Accumulator:Acc\|FFstore\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[2\]\" to the node \"Accumulator:Acc\|FFstore\[2\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[3\] Accumulator:Acc\|FFstore\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[3\]\" to the node \"Accumulator:Acc\|FFstore\[3\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[4\] Accumulator:Acc\|FFstore\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[4\]\" to the node \"Accumulator:Acc\|FFstore\[4\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[5\] Accumulator:Acc\|FFstore\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[5\]\" to the node \"Accumulator:Acc\|FFstore\[5\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[6\] Accumulator:Acc\|FFstore\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[6\]\" to the node \"Accumulator:Acc\|FFstore\[6\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[7\] Accumulator:Acc\|FFstore\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[7\]\" to the node \"Accumulator:Acc\|FFstore\[7\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/verilog/Labs/Lab_7/Lab_7.map.smsg " "Info: Generated suppressed messages file D:/Desktop/verilog/Labs/Lab_7/Lab_7.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Info: Implemented 75 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 10:25:22 2023 " "Info: Processing ended: Mon Jun 12 10:25:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
