###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-702.ucsd.edu)
#  Generated on:      Mon Mar 20 17:01:08 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin core_instance_sum_out_reg_14_/CP 
Endpoint:   core_instance_sum_out_reg_14_/D             (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_71_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.220
- Setup                        -0.009
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.429
- Arrival Time                  1.429
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_71_ | CP ^         |          |       |   0.220 |    0.220 | 
     | core_instance_psum_mem_instance_Q_reg_71_ | CP ^ -> Q ^  | EDFQD1   | 0.189 |   0.409 |    0.409 | 
     | DP_OP_995J1_122_2271_U136                 | B ^ -> S v   | CMPE42D1 | 0.324 |   0.733 |    0.733 | 
     | DP_OP_995J1_122_2271_U134                 | A v -> CO v  | CMPE42D1 | 0.319 |   1.052 |    1.052 | 
     | U3135                                     | A1 v -> ZN ^ | NR2XD0   | 0.076 |   1.128 |    1.128 | 
     | U3375                                     | A1 ^ -> ZN v | NR2D0    | 0.053 |   1.181 |    1.181 | 
     | U4697                                     | A2 v -> Z v  | AO21D0   | 0.088 |   1.269 |    1.269 | 
     | U9964                                     | B v -> Z v   | AO21D0   | 0.092 |   1.361 |    1.361 | 
     | U4902                                     | A1 v -> Z v  | CKAN2D1  | 0.068 |   1.429 |    1.429 | 
     | core_instance_sum_out_reg_14_             | D v          | DFQD1    | 0.000 |   1.429 |    1.429 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin core_instance_mac_array_instance_col_idx_6__
mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_7_/CP 
Endpoint:   core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_
instance_product4_4by4_reg_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_
32_/Q                              (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.173
- Setup                         0.013
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.359
- Arrival Time                  1.359
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.215
     = Beginpoint Arrival Time       0.215
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | core_instance_mac_array_instance_col_idx_6__mac_co | CP ^         |          |       |   0.215 |    0.216 | 
     | l_inst_key_q_reg_32_                               |              |          |       |         |          | 
     | core_instance_mac_array_instance_col_idx_6__mac_co | CP ^ -> Q v  | EDFQD1   | 0.158 |   0.374 |    0.374 | 
     | l_inst_key_q_reg_32_                               |              |          |       |         |          | 
     | FE_OFC728_core_instance_mac_array_instance_col_idx | I v -> ZN ^  | INVD1    | 0.075 |   0.449 |    0.449 | 
     | _6__mac_col_inst_key_q_32                          |              |          |       |         |          | 
     | U5767                                              | A2 ^ -> ZN v | NR2D0    | 0.053 |   0.501 |    0.502 | 
     | U6264                                              | A v -> CO v  | FA1D0    | 0.178 |   0.679 |    0.679 | 
     | U6804                                              | CI v -> S v  | FA1D0    | 0.102 |   0.781 |    0.782 | 
     | U6805                                              | A v -> CO v  | FA1D0    | 0.177 |   0.958 |    0.959 | 
     | U7888                                              | CI v -> CO v | FA1D0    | 0.103 |   1.062 |    1.062 | 
     | U9246                                              | CI v -> CO v | FA1D0    | 0.096 |   1.158 |    1.159 | 
     | U4222                                              | A2 v -> Z ^  | CKXOR2D0 | 0.128 |   1.286 |    1.287 | 
     | U4221                                              | A1 ^ -> Z ^  | CKAN2D1  | 0.072 |   1.359 |    1.359 | 
     | core_instance_mac_array_instance_col_idx_6__mac_co | D ^          | DFQD1    | 0.000 |   1.359 |    1.359 | 
     | l_inst_mac_16in_instance_product4_4by4_reg_reg_7_  |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin core_instance_sum_out_reg_13_/CP 
Endpoint:   core_instance_sum_out_reg_13_/D             (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_70_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.220
- Setup                         0.011
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.410
- Arrival Time                  1.407
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.221
     = Beginpoint Arrival Time       0.221
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_70_ | CP ^         |          |       |   0.221 |    0.224 | 
     | core_instance_psum_mem_instance_Q_reg_70_ | CP ^ -> Q ^  | EDFQD2   | 0.163 |   0.384 |    0.387 | 
     | DP_OP_995J1_122_2271_U139                 | B ^ -> S v   | CMPE42D1 | 0.316 |   0.700 |    0.703 | 
     | DP_OP_995J1_122_2271_U137                 | A v -> S ^   | CMPE42D1 | 0.306 |   1.006 |    1.009 | 
     | U9962                                     | A2 ^ -> ZN v | CKND2D1  | 0.058 |   1.064 |    1.067 | 
     | U3376                                     | A2 v -> ZN ^ | OAI21D1  | 0.086 |   1.150 |    1.153 | 
     | FE_OFC219_n8406                           | I ^ -> ZN v  | CKND1    | 0.037 |   1.187 |    1.190 | 
     | U3556                                     | A1 v -> ZN ^ | OAI21D0  | 0.064 |   1.251 |    1.254 | 
     | U10910                                    | B ^ -> ZN v  | AOI21D1  | 0.043 |   1.294 |    1.297 | 
     | FE_RC_239_0                               | A2 v -> ZN ^ | ND2D1    | 0.031 |   1.325 |    1.328 | 
     | FE_RC_238_0                               | B ^ -> ZN v  | OAI21D1  | 0.051 |   1.376 |    1.379 | 
     | FE_RC_232_0                               | A1 v -> ZN ^ | NR2XD1   | 0.031 |   1.407 |    1.410 | 
     | core_instance_sum_out_reg_13_             | D ^          | DFQD1    | 0.000 |   1.407 |    1.410 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin core_instance_sum_out_reg_11_/CP 
Endpoint:   core_instance_sum_out_reg_11_/D             (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_92_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.220
- Setup                        -0.007
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.427
- Arrival Time                  1.424
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_92_ | CP ^         |          |       |   0.220 |    0.223 | 
     | core_instance_psum_mem_instance_Q_reg_92_ | CP ^ -> Q ^  | EDFQD2   | 0.171 |   0.392 |    0.395 | 
     | DP_OP_995J1_122_2271_U145                 | A ^ -> S v   | CMPE42D1 | 0.302 |   0.694 |    0.696 | 
     | DP_OP_995J1_122_2271_U143                 | A v -> CO v  | CMPE42D2 | 0.337 |   1.031 |    1.034 | 
     | U9960_dup                                 | A1 v -> ZN ^ | ND2D1    | 0.032 |   1.063 |    1.066 | 
     | U3435                                     | B ^ -> ZN v  | OAI21D1  | 0.042 |   1.105 |    1.107 | 
     | FE_RC_54_0                                | B v -> ZN ^  | AOI21D2  | 0.069 |   1.173 |    1.176 | 
     | U9961                                     | B ^ -> ZN v  | OAI21D4  | 0.057 |   1.230 |    1.233 | 
     | U10916                                    | A1 v -> ZN ^ | AOI21D1  | 0.049 |   1.279 |    1.282 | 
     | U10918                                    | A1 ^ -> Z v  | CKXOR2D1 | 0.092 |   1.371 |    1.374 | 
     | U10919                                    | A1 v -> ZN v | INR2XD1  | 0.053 |   1.424 |    1.427 | 
     | core_instance_sum_out_reg_11_             | D v          | DFQD1    | 0.000 |   1.424 |    1.427 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin core_instance_sum_out_reg_12_/CP 
Endpoint:   core_instance_sum_out_reg_12_/D             (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_92_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.220
- Setup                        -0.006
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.426
- Arrival Time                  1.419
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.220
     = Beginpoint Arrival Time       0.220
     +--------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |              |          |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_92_ | CP ^         |          |       |   0.220 |    0.227 | 
     | core_instance_psum_mem_instance_Q_reg_92_ | CP ^ -> Q ^  | EDFQD2   | 0.171 |   0.392 |    0.399 | 
     | DP_OP_995J1_122_2271_U145                 | A ^ -> S v   | CMPE42D1 | 0.302 |   0.694 |    0.700 | 
     | DP_OP_995J1_122_2271_U143                 | A v -> CO v  | CMPE42D2 | 0.337 |   1.031 |    1.037 | 
     | U9960_dup                                 | A1 v -> ZN ^ | ND2D1    | 0.032 |   1.063 |    1.070 | 
     | U3435                                     | B ^ -> ZN v  | OAI21D1  | 0.042 |   1.105 |    1.111 | 
     | FE_RC_54_0                                | B v -> ZN ^  | AOI21D2  | 0.069 |   1.173 |    1.180 | 
     | U9961                                     | B ^ -> ZN v  | OAI21D4  | 0.057 |   1.230 |    1.237 | 
     | U10920                                    | A1 v -> ZN ^ | AOI21D2  | 0.043 |   1.273 |    1.280 | 
     | U10922                                    | A1 ^ -> Z v  | CKXOR2D1 | 0.091 |   1.364 |    1.371 | 
     | U10923                                    | A1 v -> ZN v | INR2XD1  | 0.055 |   1.419 |    1.426 | 
     | core_instance_sum_out_reg_12_             | D v          | DFQD1    | 0.000 |   1.419 |    1.426 | 
     +--------------------------------------------------------------------------------------------------+ 

