
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001197                       # Number of seconds simulated
sim_ticks                                  1197326679                       # Number of ticks simulated
final_tick                               449092406319                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205024                       # Simulator instruction rate (inst/s)
host_op_rate                                   264009                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36742                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342324                       # Number of bytes of host memory used
host_seconds                                 32587.71                       # Real time elapsed on the host
sim_insts                                  6681259507                       # Number of instructions simulated
sim_ops                                    8603452969                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        23040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        73216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        11648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        22144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12288                       # Number of bytes read from this memory
system.physmem.bytes_read::total               216704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           25344                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       106496                       # Number of bytes written to this memory
system.physmem.bytes_written::total            106496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          572                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           91                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          173                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           96                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1693                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             832                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  832                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2672621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19242869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2565716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61149560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2993335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13470008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2886430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14111437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2993335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13363103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2779525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9728339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1496668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18494535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2779525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10262863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               180989870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2672621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2565716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2993335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2886430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2993335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2779525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1496668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2779525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21167156                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          88944815                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               88944815                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          88944815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2672621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19242869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2565716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61149560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2993335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13470008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2886430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14111437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2993335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13363103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2779525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9728339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1496668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18494535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2779525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10262863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              269934685                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221426                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196064                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19207                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141277                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137709                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13606                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          631                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2305375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1256172                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221426                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151315                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62643                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         33841                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140639                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18624                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2660779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.787522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2382531     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41175      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21636      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40465      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13524      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37432      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5957      0.22%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10542      0.40%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107517      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2660779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077117                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437494                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2219626                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       120414                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277525                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42894                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21956                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1411745                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1763                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42894                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2229090                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          80059                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        14436                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270394                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        23900                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1408792                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1015                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21998                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1853350                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6393349                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6393349                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          375266                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            42327                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          277                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9398                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1399735                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1301095                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1186                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       267073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       565668                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2660779                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.488990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.105569                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2088110     78.48%     78.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       191475      7.20%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       178330      6.70%     92.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       111235      4.18%     96.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58265      2.19%     98.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15152      0.57%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17422      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          417      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          373      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2660779                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2337     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           953     23.44%     80.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          775     19.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023514     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10490      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225002     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        41994      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1301095                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453140                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4065                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003124                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5268218                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1667031                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1266205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1305160                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1043                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52984                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1716                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42894                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          37884                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         3163                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1399945                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248281                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42602                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          105                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20273                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282569                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221269                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18524                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263246                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194499                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41977                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446688                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266774                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1266205                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           764961                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1689049                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.440989                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452894                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       270332                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18892                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2617885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299261                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2195447     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166795      6.37%     90.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106861      4.08%     94.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33131      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55213      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11182      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7282      0.28%     98.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6479      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35495      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2617885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35495                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3982386                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2842951                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 210509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.871277                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.871277                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348277                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348277                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5950765                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1656263                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1487442                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          224523                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       183057                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23623                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        91359                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           85750                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           22283                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1018                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2177548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1326896                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             224523                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       108033                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               272218                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          73977                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         73268                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           135791                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        23697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2572525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.626698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.992797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2300307     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           14472      0.56%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           22953      0.89%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           34062      1.32%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           14425      0.56%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           16938      0.66%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           17671      0.69%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           12359      0.48%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          139338      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2572525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078196                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462126                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2149516                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       102086                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           270195                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1622                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         49103                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        36464                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          389                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1607683                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1361                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         49103                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2155128                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48789                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        36266                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           266362                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        16874                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1604401                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          584                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3196                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         8763                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          968                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2195459                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7478737                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7478737                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1810072                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          385387                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            49305                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       162114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        89340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4535                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        18896                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1598958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1492057                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2169                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       245362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       568688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2572525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263830                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1936198     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       258333     10.04%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       142636      5.54%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        93985      3.65%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        85319      3.32%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        26205      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        19015      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6566      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4268      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2572525                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            397     10.56%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1643     43.69%     54.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1721     45.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1229031     82.37%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        27399      1.84%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       147724      9.90%     94.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        87738      5.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1492057                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.519647                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3761                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002521                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5562569                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1844746                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1464630                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1495818                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6785                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        33709                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5343                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1138                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         49103                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          35105                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2164                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1599314                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       162114                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        89340                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          186                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        27347                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1470195                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       139760                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21862                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              227364                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          199836                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             87604                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.512033                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1464780                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1464630                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           865802                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2198273                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.510095                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393856                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1085051                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1323188                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       277188                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24041                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2523422                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.375102                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1987139     78.75%     78.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       255555     10.13%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       105986      4.20%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        54249      2.15%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        40343      1.60%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23184      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        14159      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        11788      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31019      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2523422                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1085051                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1323188                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                212402                       # Number of memory references committed
system.switch_cpus1.commit.loads               128405                       # Number of loads committed
system.switch_cpus1.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            184074                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1195936                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25801                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31019                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4092766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3249867                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 298763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1085051                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1323188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1085051                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.646224                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.646224                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377897                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377897                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6671773                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2001317                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1523629                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          236872                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       193768                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        24944                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        96448                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           90858                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24026                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1146                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2274585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1326746                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             236872                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       114884                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               275515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          69271                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         47939                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           140813                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2642079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.964318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2366564     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           12779      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19931      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           26884      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           28216      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           23958      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           12847      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20326      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          130574      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2642079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082497                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462073                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2251354                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        71680                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           274840                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         43805                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        38841                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1626307                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         43805                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2257926                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          15199                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        42011                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           268679                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        14454                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1624704                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1867                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2268135                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7554046                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7554046                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1931096                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          337016                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          393                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            45352                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       152983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        81483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          910                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17431                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1621337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1528294                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          323                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       200146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       485591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2642079                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272027                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1997483     75.60%     75.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       263818      9.99%     85.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       133916      5.07%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       102158      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        79632      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        32383      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        20572      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        10641      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1476      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2642079                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            320     11.82%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           981     36.23%     48.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1407     51.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1285773     84.13%     84.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22727      1.49%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       138533      9.06%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        81071      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1528294                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532268                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2708                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001772                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5701698                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1821892                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1503237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1531002                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3047                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27484                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1614                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         43805                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11939                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1457                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1621738                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       152983                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        81483                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1255                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        13646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28150                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1505572                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       130159                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        22722                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              211210                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          213251                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             81051                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524354                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1503320                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1503237                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           863855                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2327508                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523541                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371150                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1125575                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1385014                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       236728                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25031                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2598274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.381788                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2030683     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       281119     10.82%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106393      4.09%     93.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        50488      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        42399      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        24651      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21954      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9626      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        30961      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2598274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1125575                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1385014                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                205366                       # Number of memory references committed
system.switch_cpus2.commit.loads               125497                       # Number of loads committed
system.switch_cpus2.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            199686                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1247914                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        28522                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        30961                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4189042                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3287311                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 229209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1125575                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1385014                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1125575                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.550952                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.550952                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392010                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392010                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6774810                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2096013                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1506735                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          236854                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       193765                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24794                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        96502                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           90863                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24096                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1162                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2274738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1326244                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             236854                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       114959                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               275588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          68510                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         47727                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           140668                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2641479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.963905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2365891     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12816      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20035      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           26982      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           28119      1.06%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           23993      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           13001      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20113      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          130529      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2641479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082491                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461899                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2251550                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        71414                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           274926                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          392                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         43191                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        38824                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1625771                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1285                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         43191                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2258078                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          15271                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        41796                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           268820                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14318                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1624180                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1855                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6322                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2268049                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7551636                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7551636                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1936940                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          331078                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          391                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            44958                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       152967                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        81521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          917                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        21105                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1620861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1530068                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          336                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       195535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       474723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2641479                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579247                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270870                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1993086     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       267745     10.14%     85.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       135333      5.12%     90.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       101047      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        79129      3.00%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        32428      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        20608      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        10612      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1491      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2641479                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            326     12.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           984     36.23%     48.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1406     51.77%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1287065     84.12%     84.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22777      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       138894      9.08%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        81142      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1530068                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532886                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2716                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001775                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5704665                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1816806                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1505168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1532784                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3248                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27098                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1430                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         43191                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11968                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1475                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1621259                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       152967                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        81521                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14406                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        27965                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1507510                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       130549                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22556                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              211674                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          213627                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             81125                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525029                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1505250                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1505168                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           865035                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2329262                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524214                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371377                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1128935                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1389158                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       232084                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24882                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2598288                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534644                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.380120                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2026699     78.00%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       284191     10.94%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       106614      4.10%     93.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        50482      1.94%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44063      1.70%     96.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        24753      0.95%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21001      0.81%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9610      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        30875      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2598288                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1128935                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1389158                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                205957                       # Number of memory references committed
system.switch_cpus3.commit.loads               125866                       # Number of loads committed
system.switch_cpus3.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            200291                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1251623                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        28601                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        30875                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4188642                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3285706                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 229809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1128935                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1389158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1128935                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.543360                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.543360                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393181                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393181                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6783885                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2098696                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1506579                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          237014                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       193850                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        24892                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        96496                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           90903                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24042                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1149                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2275157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1327515                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             237014                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       114945                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          69105                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         48251                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           140817                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2643011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.964425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2367334     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12824      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19896      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           26903      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           28275      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           24006      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           12801      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20313      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          130659      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2643011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082546                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462341                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2251893                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        72023                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           275009                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          389                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         43691                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        38901                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1627151                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         43691                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2258450                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15290                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        42320                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           268858                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14397                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1625535                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1849                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2269273                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7557784                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7557784                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1933241                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          335995                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          393                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            45167                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       152946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        81579                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          909                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17471                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1622204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1529515                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       199292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       483258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2643011                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578702                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272118                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1997868     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       263957      9.99%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       134141      5.08%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       102253      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        79726      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        32357      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        20611      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        10622      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1476      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2643011                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            324     11.95%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           981     36.17%     48.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1407     51.88%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1286765     84.13%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        22764      1.49%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       138628      9.06%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        81168      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1529515                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532693                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2712                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001773                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5705073                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1821905                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1504565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1532227                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3090                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27304                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1626                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         43691                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          12011                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1463                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1622605                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       152946                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        81579                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1262                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13568                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        28066                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1506853                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       130327                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22658                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              211474                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          213485                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             81147                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524800                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1504651                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1504565                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           864615                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2328982                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524004                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371242                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1126801                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1386534                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       236053                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        24979                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2599320                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533422                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382157                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2031098     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       281437     10.83%     88.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       106474      4.10%     93.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50585      1.95%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        42447      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        24686      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        21951      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9666      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        30976      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2599320                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1126801                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1386534                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                205592                       # Number of memory references committed
system.switch_cpus4.commit.loads               125642                       # Number of loads committed
system.switch_cpus4.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            199914                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1249270                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        28551                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        30976                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4190918                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3288901                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 228277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1126801                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1386534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1126801                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.548177                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.548177                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392437                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392437                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6780774                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2097683                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1507776                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          259916                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       216482                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        25397                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       102389                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           92946                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           27633                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1191                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2260073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1427530                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             259916                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       120579                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               296565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          71485                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         68292                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           141893                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2670783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.657464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.036329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2374218     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           17906      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           22648      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           36260      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           14868      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19550      0.73%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           22652      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10620      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          152061      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2670783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090522                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.497174                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2246760                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        83176                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           295027                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          175                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         45639                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        39303                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1743980                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         45639                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2249575                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           7319                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        69159                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           292354                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6732                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1732167                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           934                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4602                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2420281                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      8051548                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      8051548                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1992120                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          428144                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          414                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            24599                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       163798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        83883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          966                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        18990                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1689338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1608945                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1992                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       226081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       477637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2670783                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.602424                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.324224                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1989792     74.50%     74.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       310007     11.61%     86.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       126836      4.75%     90.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        71983      2.70%     93.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        95676      3.58%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        30379      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        29285      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        15592      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1233      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2670783                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          11189     78.78%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1568     11.04%     89.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1445     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1355643     84.26%     84.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21770      1.35%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          197      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       147916      9.19%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        83419      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1608945                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560357                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              14202                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5904867                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1915856                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1565347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1623147                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1254                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        34399                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1720                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         45639                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           5539                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          721                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1689756                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       163798                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        83883                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        14465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        29037                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1580053                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       145177                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        28892                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              228562                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          222853                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             83385                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550294                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1565387                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1565347                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           937660                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2519992                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545172                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372088                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1158692                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1427544                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       262231                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        25404                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2625144                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543796                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363085                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2020309     76.96%     76.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       306906     11.69%     88.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       111338      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        55128      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        50693      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21341      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        21150      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10031      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28248      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2625144                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1158692                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1427544                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                211562                       # Number of memory references committed
system.switch_cpus5.commit.loads               129399                       # Number of loads committed
system.switch_cpus5.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            206868                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1285277                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        29454                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28248                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4286658                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3425204                       # The number of ROB writes
system.switch_cpus5.timesIdled                  36278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 200505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1158692                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1427544                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1158692                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.478042                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.478042                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.403544                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.403544                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7106696                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2189606                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1611138                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          233050                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191361                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        24841                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        96254                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           89768                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           23350                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2236436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1330398                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             233050                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       113118                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               291560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          70730                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         63526                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           139445                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2637027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.970240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2345467     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           30851      1.17%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           37100      1.41%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           19758      0.75%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           22313      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           12960      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            8862      0.34%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           22598      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          137118      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2637027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081166                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463345                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2217901                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        82697                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           288918                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2379                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         45123                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        37414                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          382                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1621670                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2135                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         45123                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2221888                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          21326                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        51059                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           287389                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        10234                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1619441                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2288                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4904                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2254580                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7537845                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7537845                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1895989                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          358591                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            29424                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       154071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        83276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1887                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17117                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1615482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1517406                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1688                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       217976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       507736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2637027                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575423                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266288                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1997383     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257974      9.78%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       137971      5.23%     90.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        95637      3.63%     94.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        83198      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        42347      1.61%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        10660      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6764      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         5093      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2637027                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            410     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1434     42.72%     54.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1513     45.07%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1271892     83.82%     83.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23712      1.56%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.40% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.40% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.40% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.40% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       139040      9.16%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        82577      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1517406                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528476                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3357                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002212                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5676884                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1833908                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1491095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1520763                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3615                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        28540                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1913                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         45123                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          16274                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1435                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1615902                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       154071                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        83276                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1032                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        28098                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1493721                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       130733                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        23685                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              213273                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          208296                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             82540                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.520227                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1491182                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1491095                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           888417                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2325215                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.519312                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382080                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1113390                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1365698                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       250248                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        24820                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2591904                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.526909                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.344825                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2033575     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       259114     10.00%     88.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       108768      4.20%     92.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        64879      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44919      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        29119      1.12%     98.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        15500      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        12100      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23930      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2591904                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1113390                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1365698                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                206894                       # Number of memory references committed
system.switch_cpus6.commit.loads               125531                       # Number of loads committed
system.switch_cpus6.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            195276                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1231353                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        27764                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23930                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4183920                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3277020                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 234261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1113390                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1365698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1113390                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.578870                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.578870                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.387767                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.387767                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6737740                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2073351                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1512995                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2871288                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          259775                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       216390                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25382                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       102326                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           92888                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           27608                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1189                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2258534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1426853                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             259775                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       120496                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               296413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          71446                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         69713                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           141803                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2670489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.657208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.035991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2374076     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           17896      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           22638      0.85%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           36237      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           14874      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19524      0.73%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           22638      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10607      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          151999      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2670489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090473                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.496938                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2245221                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        84596                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           294876                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          175                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         45615                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        39269                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1743134                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         45615                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2248033                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           7320                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        70579                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           292207                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6730                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1731340                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           934                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2419207                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      8047778                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      8047778                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1991260                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          427939                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          414                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            24607                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       163712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          966                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        18984                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1688563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1608206                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1986                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       225991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       477426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2670489                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.602214                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.324083                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1989843     74.51%     74.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       309840     11.60%     86.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       126771      4.75%     90.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        71927      2.69%     93.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        95647      3.58%     97.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        30367      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        29272      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        15588      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1234      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2670489                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          11186     78.79%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1566     11.03%     89.82% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1445     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1355028     84.26%     84.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21766      1.35%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          197      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       147838      9.19%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        83377      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1608206                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560099                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              14197                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008828                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5903084                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1914991                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1564627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1622403                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1255                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        34381                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1720                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         45615                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           5542                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          720                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1688981                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       163712                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83841                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        14455                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14567                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        29022                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1579327                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       145101                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        28879                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              228444                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          222731                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             83343                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550041                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1564667                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1564627                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           937277                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2519050                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544922                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372076                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1158181                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1426878                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       262117                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25389                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2624874                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.543599                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362932                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2020356     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       306731     11.69%     88.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       111290      4.24%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        55085      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        50670      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21330      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        21143      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10028      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        28241      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2624874                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1158181                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1426878                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                211449                       # Number of memory references committed
system.switch_cpus7.commit.loads               129328                       # Number of loads committed
system.switch_cpus7.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            206755                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1284657                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        29425                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        28241                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4285615                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3423617                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 200799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1158181                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1426878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1158181                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.479136                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.479136                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.403366                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.403366                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7103449                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2188685                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1610355                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           400                       # number of misc regfile writes
system.l2.replacements                           1696                       # number of replacements
system.l2.tagsinuse                      32753.628074                       # Cycle average of tags in use
system.l2.total_refs                          1140039                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34444                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.098334                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1686.843645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.301666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     89.297472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.062339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    245.172410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     16.157364                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     64.253961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     16.003879                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     66.739054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     16.161822                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     62.549584                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     18.165668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     48.024830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.818255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     96.398751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     18.158923                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     49.936517                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5065.786989                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6259.110549                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3261.842508                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3230.582523                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3219.795628                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2487.123456                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4176.625199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2506.715084                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.051478                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002725                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000704                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.007482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000493                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001961                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000488                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002037                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000493                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001466                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001524                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.154596                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.191013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.099544                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.098590                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.098260                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.075901                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.127460                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.076499                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999561                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          714                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          365                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          360                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          366                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          441                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          348                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3411                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1503                       # number of Writeback hits
system.l2.Writeback_hits::total                  1503                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          368                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          363                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          356                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          351                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3433                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          457                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          718                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          368                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          363                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          369                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          356                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          441                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          351                       # number of overall hits
system.l2.overall_hits::total                    3433                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          180                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          486                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          126                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           91                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          172                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           96                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1606                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           86                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          572                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          126                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           91                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           96                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1693                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          180                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          572                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          126                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          132                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          125                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           91                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          173                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           96                       # number of overall misses
system.l2.overall_misses::total                  1693                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3809452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     27056522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3595977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     73408429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4381110                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     19117261                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4092139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     20196403                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4224653                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     18900713                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3902174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     13788018                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2188392                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     25836517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3976596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     14717132                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       243191488                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     12891867                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       148938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13040805                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3809452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     27056522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3595977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     86300296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4381110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     19117261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4092139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     20196403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4224653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     18900713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3902174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     13788018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2188392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     25985455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3976596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     14717132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        256232293                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3809452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     27056522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3595977                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     86300296                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4381110                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     19117261                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4092139                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     20196403                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4224653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     18900713                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3902174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     13788018                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2188392                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     25985455                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3976596                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     14717132                       # number of overall miss cycles
system.l2.overall_miss_latency::total       256232293                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1200                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5017                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1503                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1503                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               109                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          637                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1290                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5126                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          637                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1290                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5126                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.283912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.405000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.256619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.268293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.254582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.204955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.280587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.216216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.320112                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.955556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.798165                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.282575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.443411                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.255061                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.253036                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.203579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.281759                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.214765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330277                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.282575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.443411                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.255061                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.253036                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.203579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.281759                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.214765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330277                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152378.080000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150314.011111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149832.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151046.150206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156468.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151724.293651                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151560.703704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 153003.053030                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150880.464286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151205.704000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150083.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151516.681319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 156313.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150212.308140                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst       152946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 153303.458333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151426.829390                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 149905.430233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       148938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149894.310345                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152378.080000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150314.011111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149832.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150874.643357                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156468.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151724.293651                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151560.703704                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 153003.053030                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150880.464286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151205.704000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150083.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151516.681319                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 156313.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150204.942197                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst       152946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 153303.458333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151348.076196                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152378.080000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150314.011111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149832.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150874.643357                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156468.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151724.293651                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151560.703704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 153003.053030                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150880.464286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151205.704000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150083.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151516.681319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 156313.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150204.942197                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst       152946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 153303.458333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151348.076196                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  832                       # number of writebacks
system.l2.writebacks::total                       832                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          180                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          486                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           91                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1606                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             87                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1693                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1693                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2355803                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     16570981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2197549                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     45101064                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2755994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     11784459                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2522432                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12511946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2595521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     11617780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2391627                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      8491263                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1371707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     15821889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2466492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      9126138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    149682645                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      7877317                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data        90530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7967847                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2355803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     16570981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2197549                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     52978381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2755994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     11784459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2522432                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     12511946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2595521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     11617780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2391627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      8491263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1371707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     15912419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2466492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      9126138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    157650492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2355803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     16570981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2197549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     52978381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2755994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     11784459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2522432                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     12511946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2595521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     11617780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2391627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      8491263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1371707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     15912419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2466492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      9126138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    157650492                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.283912                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.405000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.256619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.268293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.254582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.204955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.280587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.216216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.320112                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.955556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.798165                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.282575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.443411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.255061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.253036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.203579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.281759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.214765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330277                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.282575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.443411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.255061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.253036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.203579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.281759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.214765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330277                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94232.120000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92061.005556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91564.541667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92800.543210                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98428.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93527.452381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93423.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94787.469697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92697.178571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92942.240000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91985.653846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93310.582418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97979.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91987.726744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94865.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95063.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93202.145081                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 91596.709302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        90530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91584.448276                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94232.120000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92061.005556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91564.541667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92619.547203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98428.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93527.452381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93423.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94787.469697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92697.178571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92942.240000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91985.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93310.582418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97979.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91979.300578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94865.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 95063.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93119.014767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94232.120000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92061.005556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91564.541667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92619.547203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98428.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93527.452381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93423.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94787.469697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92697.178571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92942.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91985.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93310.582418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97979.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91979.300578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94865.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 95063.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93119.014767                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.300850                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172805                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1356551.184448                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.565011                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.735839                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024944                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844128                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869072                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140608                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140608                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140608                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140608                       # number of overall hits
system.cpu0.icache.overall_hits::total         140608                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           31                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           31                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           31                       # number of overall misses
system.cpu0.icache.overall_misses::total           31                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4709626                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4709626                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4709626                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4709626                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4709626                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4709626                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140639                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140639                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140639                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140639                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000220                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000220                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151923.419355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151923.419355                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151923.419355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151923.419355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151923.419355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151923.419355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4116651                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4116651                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4116651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4116651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4116651                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4116651                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158332.730769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158332.730769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158332.730769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158332.730769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158332.730769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158332.730769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   637                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131021                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   893                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191636.081747                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.182026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.817974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.606180                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.393820                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201351                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201351                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242020                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242020                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242020                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242020                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2099                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2099                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2114                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2114                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2114                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2114                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    211505363                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    211505363                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1265054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1265054                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    212770417                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    212770417                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    212770417                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    212770417                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203450                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203450                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244134                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244134                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244134                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244134                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010317                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008659                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100764.822773                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100764.822773                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84336.933333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84336.933333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100648.257805                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100648.257805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100648.257805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100648.257805                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu0.dcache.writebacks::total               91                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1477                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          634                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          637                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          637                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     58855445                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     58855445                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     59047745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59047745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     59047745                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59047745                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002609                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002609                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92831.932177                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92831.932177                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92696.616954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92696.616954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92696.616954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92696.616954                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.006713                       # Cycle average of tags in use
system.cpu1.icache.total_refs               849096207                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1648730.499029                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.006713                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.038472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823729                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       135759                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         135759                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       135759                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          135759                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       135759                       # number of overall hits
system.cpu1.icache.overall_hits::total         135759                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.cpu1.icache.overall_misses::total           32                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4728086                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4728086                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4728086                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4728086                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4728086                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4728086                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135791                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000236                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000236                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000236                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000236                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147752.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147752.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147752.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147752.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147752.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147752.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3881091                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3881091                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3881091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3881091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3881091                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3881091                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155243.640000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155243.640000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155243.640000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155243.640000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155243.640000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155243.640000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1290                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               141325543                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1546                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              91413.675938                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.755474                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.244526                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.788107                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.211893                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       102738                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         102738                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        82898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         82898                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          170                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          170                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       185636                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          185636                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       185636                       # number of overall hits
system.cpu1.dcache.overall_hits::total         185636                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2887                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          652                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          652                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3539                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3539                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3539                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3539                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    359331631                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    359331631                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    114107252                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    114107252                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    473438883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    473438883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    473438883                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    473438883                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       105625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       105625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        83550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        83550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       189175                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       189175                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       189175                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       189175                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027333                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.007804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007804                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018708                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018708                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018708                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018708                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124465.407343                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124465.407343                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 175011.122699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 175011.122699                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133777.587737                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133777.587737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133777.587737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133777.587737                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          654                       # number of writebacks
system.cpu1.dcache.writebacks::total              654                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1687                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          562                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          562                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2249                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2249                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2249                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1200                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1290                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1290                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    126018966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    126018966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     13886965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     13886965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    139905931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    139905931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    139905931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    139905931                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011361                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011361                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006819                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006819                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006819                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006819                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105015.805000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105015.805000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 154299.611111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 154299.611111                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 108454.210078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108454.210078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 108454.210078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108454.210078                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.330354                       # Cycle average of tags in use
system.cpu2.icache.total_refs               844471552                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1675538.793651                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.330354                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.026170                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787388                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       140780                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         140780                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       140780                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          140780                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       140780                       # number of overall hits
system.cpu2.icache.overall_hits::total         140780                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           33                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5523609                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5523609                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5523609                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5523609                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5523609                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5523609                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       140813                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       140813                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       140813                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       140813                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       140813                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       140813                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000234                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000234                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 167382.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 167382.090909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 167382.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 167382.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 167382.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 167382.090909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4797053                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4797053                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4797053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4797053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4797053                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4797053                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165415.620690                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165415.620690                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165415.620690                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165415.620690                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165415.620690                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165415.620690                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   494                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               127661027                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170214.702667                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   154.545169                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   101.454831                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.603692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.396308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        95448                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          95448                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        79479                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         79479                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          193                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          192                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       174927                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          174927                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       174927                       # number of overall hits
system.cpu2.dcache.overall_hits::total         174927                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1548                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1562                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1562                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1562                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1562                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    173733527                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    173733527                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1268926                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1268926                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    175002453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    175002453                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    175002453                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    175002453                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        96996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        96996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        79493                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        79493                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       176489                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       176489                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       176489                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       176489                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015959                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015959                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000176                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008850                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008850                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008850                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008850                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112230.960594                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112230.960594                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90637.571429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90637.571429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112037.421895                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112037.421895                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112037.421895                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112037.421895                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          109                       # number of writebacks
system.cpu2.dcache.writebacks::total              109                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1057                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1057                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1068                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1068                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          494                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          494                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     44928744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     44928744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       220473                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       220473                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     45149217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     45149217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     45149217                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     45149217                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002799                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002799                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91504.570265                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91504.570265                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        73491                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        73491                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91395.176113                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91395.176113                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91395.176113                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91395.176113                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.354384                       # Cycle average of tags in use
system.cpu3.icache.total_refs               844471406                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1675538.503968                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.354384                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.026209                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.787427                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       140634                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         140634                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       140634                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          140634                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       140634                       # number of overall hits
system.cpu3.icache.overall_hits::total         140634                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.cpu3.icache.overall_misses::total           34                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5361348                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5361348                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5361348                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5361348                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5361348                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5361348                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       140668                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       140668                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       140668                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       140668                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       140668                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       140668                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000242                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000242                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157686.705882                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157686.705882                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157686.705882                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157686.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157686.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157686.705882                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4738663                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4738663                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4738663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4738663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4738663                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4738663                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 163402.172414                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 163402.172414                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 163402.172414                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 163402.172414                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 163402.172414                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 163402.172414                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   495                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               127661316                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   751                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              169988.436751                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   154.552581                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   101.447419                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.603721                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.396279                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        95517                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          95517                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79699                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79699                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          193                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          192                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       175216                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          175216                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       175216                       # number of overall hits
system.cpu3.dcache.overall_hits::total         175216                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1558                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1558                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           16                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1574                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1574                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1574                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1574                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    177951864                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    177951864                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1380158                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1380158                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    179332022                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    179332022                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    179332022                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    179332022                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        97075                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        97075                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        79715                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        79715                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       176790                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       176790                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       176790                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       176790                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016049                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016049                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000201                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008903                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008903                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008903                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008903                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114218.141207                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114218.141207                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86259.875000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86259.875000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113933.940280                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113933.940280                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113933.940280                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113933.940280                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          110                       # number of writebacks
system.cpu3.dcache.writebacks::total              110                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1066                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1066                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1079                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1079                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          492                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          495                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          495                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45573753                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45573753                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       212423                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       212423                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     45786176                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     45786176                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     45786176                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     45786176                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005068                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005068                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002800                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002800                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002800                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002800                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92629.579268                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92629.579268                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70807.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70807.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92497.325253                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92497.325253                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92497.325253                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92497.325253                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.334990                       # Cycle average of tags in use
system.cpu4.icache.total_refs               844471556                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1675538.801587                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    16.334990                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.026178                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787396                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       140784                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         140784                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       140784                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          140784                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       140784                       # number of overall hits
system.cpu4.icache.overall_hits::total         140784                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.cpu4.icache.overall_misses::total           33                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5399240                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5399240                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5399240                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5399240                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5399240                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5399240                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       140817                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       140817                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       140817                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       140817                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       140817                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       140817                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000234                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000234                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 163613.333333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 163613.333333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 163613.333333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 163613.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 163613.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 163613.333333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4766607                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4766607                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4766607                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4766607                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4766607                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4766607                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 164365.758621                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 164365.758621                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 164365.758621                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 164365.758621                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 164365.758621                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 164365.758621                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   494                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               127661177                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170214.902667                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   154.580820                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   101.419180                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.603831                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.396169                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        95519                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          95519                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        79558                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         79558                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          193                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          192                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       175077                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          175077                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       175077                       # number of overall hits
system.cpu4.dcache.overall_hits::total         175077                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1560                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1560                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1575                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1575                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1575                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1575                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    174754561                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    174754561                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1228111                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1228111                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    175982672                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    175982672                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    175982672                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    175982672                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97079                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97079                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        79573                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        79573                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       176652                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       176652                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       176652                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       176652                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016069                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016069                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000189                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000189                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008916                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008916                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008916                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008916                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112022.154487                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112022.154487                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81874.066667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81874.066667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111735.029841                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111735.029841                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111735.029841                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111735.029841                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          109                       # number of writebacks
system.cpu4.dcache.writebacks::total              109                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1069                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1069                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1081                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1081                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1081                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1081                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          491                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          494                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          494                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     44807311                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     44807311                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       208720                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       208720                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     45016031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     45016031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     45016031                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     45016031                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005058                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002796                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002796                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002796                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002796                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91257.252546                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91257.252546                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69573.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69573.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91125.568826                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91125.568826                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91125.568826                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91125.568826                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               474.150211                       # Cycle average of tags in use
system.cpu5.icache.total_refs               847782430                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1755243.126294                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    19.150211                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.030689                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.759856                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       141855                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         141855                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       141855                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          141855                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       141855                       # number of overall hits
system.cpu5.icache.overall_hits::total         141855                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.cpu5.icache.overall_misses::total           38                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5586576                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5586576                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5586576                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5586576                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5586576                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5586576                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       141893                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       141893                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       141893                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       141893                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       141893                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       141893                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000268                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000268                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 147015.157895                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 147015.157895                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 147015.157895                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 147015.157895                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 147015.157895                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 147015.157895                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4315494                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4315494                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4315494                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4315494                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4315494                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4315494                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 154124.785714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 154124.785714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 154124.785714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 154124.785714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 154124.785714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 154124.785714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   447                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               123769555                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   703                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              176059.110953                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   150.462733                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   105.537267                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.587745                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.412255                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       111291                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         111291                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        81749                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         81749                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          205                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          200                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       193040                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          193040                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       193040                       # number of overall hits
system.cpu5.dcache.overall_hits::total         193040                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1128                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1128                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            8                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1136                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1136                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1136                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1136                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    106787520                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    106787520                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       750639                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       750639                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    107538159                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    107538159                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    107538159                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    107538159                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       112419                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       112419                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        81757                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        81757                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       194176                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       194176                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       194176                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       194176                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010034                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010034                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005850                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005850                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005850                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005850                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 94669.787234                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 94669.787234                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93829.875000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93829.875000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 94663.872359                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 94663.872359                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 94663.872359                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 94663.872359                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu5.dcache.writebacks::total              102                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          684                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          684                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          689                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          689                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          689                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          689                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          444                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          447                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          447                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     37913248                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     37913248                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208371                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208371                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     38121619                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     38121619                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     38121619                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     38121619                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002302                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002302                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002302                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002302                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 85390.198198                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 85390.198198                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        69457                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        69457                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 85283.263982                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 85283.263982                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 85283.263982                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 85283.263982                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.817563                       # Cycle average of tags in use
system.cpu6.icache.total_refs               845324456                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1704283.177419                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.817563                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022144                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794579                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       139428                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         139428                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       139428                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          139428                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       139428                       # number of overall hits
system.cpu6.icache.overall_hits::total         139428                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           17                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           17                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           17                       # number of overall misses
system.cpu6.icache.overall_misses::total           17                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2718723                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2718723                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2718723                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2718723                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2718723                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2718723                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       139445                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       139445                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       139445                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       139445                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       139445                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       139445                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 159924.882353                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 159924.882353                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 159924.882353                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 159924.882353                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 159924.882353                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 159924.882353                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2317833                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2317833                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2317833                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2317833                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2317833                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2317833                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 165559.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 165559.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 165559.500000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 165559.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 165559.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 165559.500000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   614                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               132975212                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              152845.071264                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   176.619126                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    79.380874                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.689918                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.310082                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        95713                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          95713                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80879                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80879                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          193                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          186                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       176592                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          176592                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       176592                       # number of overall hits
system.cpu6.dcache.overall_hits::total         176592                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2054                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2054                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           85                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2139                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2139                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2139                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2139                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    241200422                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    241200422                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      9788601                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9788601                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    250989023                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    250989023                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    250989023                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    250989023                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        97767                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        97767                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        80964                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        80964                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       178731                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       178731                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       178731                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       178731                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021009                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021009                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001050                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001050                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011968                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011968                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011968                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011968                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 117429.611490                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 117429.611490                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 115160.011765                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 115160.011765                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 117339.421692                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 117339.421692                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 117339.421692                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 117339.421692                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu6.dcache.writebacks::total              227                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1441                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1441                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           84                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1525                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1525                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1525                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1525                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          613                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          614                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          614                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     56747523                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     56747523                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       157238                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       157238                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     56904761                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     56904761                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     56904761                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     56904761                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006270                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006270                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003435                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003435                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003435                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003435                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92573.446982                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92573.446982                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data       157238                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total       157238                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92678.763844                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92678.763844                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92678.763844                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92678.763844                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               474.142600                       # Cycle average of tags in use
system.cpu7.icache.total_refs               847782339                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1755242.937888                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    19.142600                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.030677                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.759844                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       141764                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         141764                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       141764                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          141764                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       141764                       # number of overall hits
system.cpu7.icache.overall_hits::total         141764                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.cpu7.icache.overall_misses::total           39                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5746390                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5746390                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5746390                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5746390                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5746390                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5746390                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       141803                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       141803                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       141803                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       141803                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       141803                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       141803                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000275                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000275                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000275                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000275                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000275                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000275                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 147343.333333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 147343.333333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 147343.333333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 147343.333333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 147343.333333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 147343.333333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4396673                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4396673                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4396673                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4396673                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4396673                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4396673                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157024.035714                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157024.035714                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157024.035714                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157024.035714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157024.035714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157024.035714                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   447                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               123769442                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   703                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              176058.950213                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   150.424505                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   105.575495                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.587596                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.412404                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       111220                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         111220                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        81707                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         81707                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          205                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          200                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       192927                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          192927                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       192927                       # number of overall hits
system.cpu7.dcache.overall_hits::total         192927                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1128                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1128                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            8                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1136                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1136                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1136                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1136                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    108718526                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    108718526                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       751493                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       751493                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    109470019                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    109470019                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    109470019                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    109470019                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       112348                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       112348                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        81715                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        81715                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       194063                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       194063                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       194063                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       194063                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010040                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010040                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000098                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005854                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005854                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005854                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005854                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 96381.671986                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 96381.671986                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 93936.625000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 93936.625000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96364.453345                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96364.453345                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96364.453345                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96364.453345                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          101                       # number of writebacks
system.cpu7.dcache.writebacks::total              101                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          684                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          684                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          689                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          689                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          689                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          689                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          444                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          447                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          447                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     38773616                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     38773616                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208983                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208983                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     38982599                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     38982599                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     38982599                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     38982599                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003952                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003952                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002303                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002303                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002303                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002303                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87327.963964                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87327.963964                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        69661                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        69661                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87209.393736                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87209.393736                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87209.393736                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87209.393736                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
