// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum,
        col_sum_ap_vld,
        col_sum_1,
        col_sum_1_ap_vld,
        col_sum_2,
        col_sum_2_ap_vld,
        col_sum_3,
        col_sum_3_ap_vld,
        col_sum_4,
        col_sum_4_ap_vld,
        col_sum_5,
        col_sum_5_ap_vld,
        col_sum_6,
        col_sum_6_ap_vld,
        col_sum_7,
        col_sum_7_ap_vld,
        col_sum_8,
        col_sum_8_ap_vld,
        col_sum_9,
        col_sum_9_ap_vld,
        col_sum_10,
        col_sum_10_ap_vld,
        col_sum_11,
        col_sum_11_ap_vld,
        col_sum_12,
        col_sum_12_ap_vld,
        col_sum_13,
        col_sum_13_ap_vld,
        col_sum_14,
        col_sum_14_ap_vld,
        col_sum_15,
        col_sum_15_ap_vld,
        col_sum_16,
        col_sum_16_ap_vld,
        col_sum_17,
        col_sum_17_ap_vld,
        col_sum_18,
        col_sum_18_ap_vld,
        col_sum_19,
        col_sum_19_ap_vld,
        col_sum_20,
        col_sum_20_ap_vld,
        col_sum_21,
        col_sum_21_ap_vld,
        col_sum_22,
        col_sum_22_ap_vld,
        col_sum_23,
        col_sum_23_ap_vld,
        col_sum_24,
        col_sum_24_ap_vld,
        col_sum_25,
        col_sum_25_ap_vld,
        col_sum_26,
        col_sum_26_ap_vld,
        col_sum_27,
        col_sum_27_ap_vld,
        col_sum_28,
        col_sum_28_ap_vld,
        col_sum_29,
        col_sum_29_ap_vld,
        col_sum_30,
        col_sum_30_ap_vld,
        col_sum_31,
        col_sum_31_ap_vld,
        col_sum_32,
        col_sum_32_ap_vld,
        col_sum_33,
        col_sum_33_ap_vld,
        col_sum_34,
        col_sum_34_ap_vld,
        col_sum_35,
        col_sum_35_ap_vld,
        col_sum_36,
        col_sum_36_ap_vld,
        col_sum_37,
        col_sum_37_ap_vld,
        col_sum_38,
        col_sum_38_ap_vld,
        col_sum_39,
        col_sum_39_ap_vld,
        col_sum_40,
        col_sum_40_ap_vld,
        col_sum_41,
        col_sum_41_ap_vld,
        col_sum_42,
        col_sum_42_ap_vld,
        col_sum_43,
        col_sum_43_ap_vld,
        col_sum_44,
        col_sum_44_ap_vld,
        col_sum_45,
        col_sum_45_ap_vld,
        col_sum_46,
        col_sum_46_ap_vld,
        col_sum_47,
        col_sum_47_ap_vld,
        col_sum_48,
        col_sum_48_ap_vld,
        col_sum_49,
        col_sum_49_ap_vld,
        col_sum_50,
        col_sum_50_ap_vld,
        col_sum_51,
        col_sum_51_ap_vld,
        col_sum_52,
        col_sum_52_ap_vld,
        col_sum_53,
        col_sum_53_ap_vld,
        col_sum_54,
        col_sum_54_ap_vld,
        col_sum_55,
        col_sum_55_ap_vld,
        col_sum_56,
        col_sum_56_ap_vld,
        col_sum_57,
        col_sum_57_ap_vld,
        col_sum_58,
        col_sum_58_ap_vld,
        col_sum_59,
        col_sum_59_ap_vld,
        col_sum_60,
        col_sum_60_ap_vld,
        col_sum_61,
        col_sum_61_ap_vld,
        col_sum_62,
        col_sum_62_ap_vld,
        col_sum_63,
        col_sum_63_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] col_sum;
output   col_sum_ap_vld;
output  [23:0] col_sum_1;
output   col_sum_1_ap_vld;
output  [23:0] col_sum_2;
output   col_sum_2_ap_vld;
output  [23:0] col_sum_3;
output   col_sum_3_ap_vld;
output  [23:0] col_sum_4;
output   col_sum_4_ap_vld;
output  [23:0] col_sum_5;
output   col_sum_5_ap_vld;
output  [23:0] col_sum_6;
output   col_sum_6_ap_vld;
output  [23:0] col_sum_7;
output   col_sum_7_ap_vld;
output  [23:0] col_sum_8;
output   col_sum_8_ap_vld;
output  [23:0] col_sum_9;
output   col_sum_9_ap_vld;
output  [23:0] col_sum_10;
output   col_sum_10_ap_vld;
output  [23:0] col_sum_11;
output   col_sum_11_ap_vld;
output  [23:0] col_sum_12;
output   col_sum_12_ap_vld;
output  [23:0] col_sum_13;
output   col_sum_13_ap_vld;
output  [23:0] col_sum_14;
output   col_sum_14_ap_vld;
output  [23:0] col_sum_15;
output   col_sum_15_ap_vld;
output  [23:0] col_sum_16;
output   col_sum_16_ap_vld;
output  [23:0] col_sum_17;
output   col_sum_17_ap_vld;
output  [23:0] col_sum_18;
output   col_sum_18_ap_vld;
output  [23:0] col_sum_19;
output   col_sum_19_ap_vld;
output  [23:0] col_sum_20;
output   col_sum_20_ap_vld;
output  [23:0] col_sum_21;
output   col_sum_21_ap_vld;
output  [23:0] col_sum_22;
output   col_sum_22_ap_vld;
output  [23:0] col_sum_23;
output   col_sum_23_ap_vld;
output  [23:0] col_sum_24;
output   col_sum_24_ap_vld;
output  [23:0] col_sum_25;
output   col_sum_25_ap_vld;
output  [23:0] col_sum_26;
output   col_sum_26_ap_vld;
output  [23:0] col_sum_27;
output   col_sum_27_ap_vld;
output  [23:0] col_sum_28;
output   col_sum_28_ap_vld;
output  [23:0] col_sum_29;
output   col_sum_29_ap_vld;
output  [23:0] col_sum_30;
output   col_sum_30_ap_vld;
output  [23:0] col_sum_31;
output   col_sum_31_ap_vld;
output  [23:0] col_sum_32;
output   col_sum_32_ap_vld;
output  [23:0] col_sum_33;
output   col_sum_33_ap_vld;
output  [23:0] col_sum_34;
output   col_sum_34_ap_vld;
output  [23:0] col_sum_35;
output   col_sum_35_ap_vld;
output  [23:0] col_sum_36;
output   col_sum_36_ap_vld;
output  [23:0] col_sum_37;
output   col_sum_37_ap_vld;
output  [23:0] col_sum_38;
output   col_sum_38_ap_vld;
output  [23:0] col_sum_39;
output   col_sum_39_ap_vld;
output  [23:0] col_sum_40;
output   col_sum_40_ap_vld;
output  [23:0] col_sum_41;
output   col_sum_41_ap_vld;
output  [23:0] col_sum_42;
output   col_sum_42_ap_vld;
output  [23:0] col_sum_43;
output   col_sum_43_ap_vld;
output  [23:0] col_sum_44;
output   col_sum_44_ap_vld;
output  [23:0] col_sum_45;
output   col_sum_45_ap_vld;
output  [23:0] col_sum_46;
output   col_sum_46_ap_vld;
output  [23:0] col_sum_47;
output   col_sum_47_ap_vld;
output  [23:0] col_sum_48;
output   col_sum_48_ap_vld;
output  [23:0] col_sum_49;
output   col_sum_49_ap_vld;
output  [23:0] col_sum_50;
output   col_sum_50_ap_vld;
output  [23:0] col_sum_51;
output   col_sum_51_ap_vld;
output  [23:0] col_sum_52;
output   col_sum_52_ap_vld;
output  [23:0] col_sum_53;
output   col_sum_53_ap_vld;
output  [23:0] col_sum_54;
output   col_sum_54_ap_vld;
output  [23:0] col_sum_55;
output   col_sum_55_ap_vld;
output  [23:0] col_sum_56;
output   col_sum_56_ap_vld;
output  [23:0] col_sum_57;
output   col_sum_57_ap_vld;
output  [23:0] col_sum_58;
output   col_sum_58_ap_vld;
output  [23:0] col_sum_59;
output   col_sum_59_ap_vld;
output  [23:0] col_sum_60;
output   col_sum_60_ap_vld;
output  [23:0] col_sum_61;
output   col_sum_61_ap_vld;
output  [23:0] col_sum_62;
output   col_sum_62_ap_vld;
output  [23:0] col_sum_63;
output   col_sum_63_ap_vld;

reg ap_idle;
reg col_sum_ap_vld;
reg col_sum_1_ap_vld;
reg col_sum_2_ap_vld;
reg col_sum_3_ap_vld;
reg col_sum_4_ap_vld;
reg col_sum_5_ap_vld;
reg col_sum_6_ap_vld;
reg col_sum_7_ap_vld;
reg col_sum_8_ap_vld;
reg col_sum_9_ap_vld;
reg col_sum_10_ap_vld;
reg col_sum_11_ap_vld;
reg col_sum_12_ap_vld;
reg col_sum_13_ap_vld;
reg col_sum_14_ap_vld;
reg col_sum_15_ap_vld;
reg col_sum_16_ap_vld;
reg col_sum_17_ap_vld;
reg col_sum_18_ap_vld;
reg col_sum_19_ap_vld;
reg col_sum_20_ap_vld;
reg col_sum_21_ap_vld;
reg col_sum_22_ap_vld;
reg col_sum_23_ap_vld;
reg col_sum_24_ap_vld;
reg col_sum_25_ap_vld;
reg col_sum_26_ap_vld;
reg col_sum_27_ap_vld;
reg col_sum_28_ap_vld;
reg col_sum_29_ap_vld;
reg col_sum_30_ap_vld;
reg col_sum_31_ap_vld;
reg col_sum_32_ap_vld;
reg col_sum_33_ap_vld;
reg col_sum_34_ap_vld;
reg col_sum_35_ap_vld;
reg col_sum_36_ap_vld;
reg col_sum_37_ap_vld;
reg col_sum_38_ap_vld;
reg col_sum_39_ap_vld;
reg col_sum_40_ap_vld;
reg col_sum_41_ap_vld;
reg col_sum_42_ap_vld;
reg col_sum_43_ap_vld;
reg col_sum_44_ap_vld;
reg col_sum_45_ap_vld;
reg col_sum_46_ap_vld;
reg col_sum_47_ap_vld;
reg col_sum_48_ap_vld;
reg col_sum_49_ap_vld;
reg col_sum_50_ap_vld;
reg col_sum_51_ap_vld;
reg col_sum_52_ap_vld;
reg col_sum_53_ap_vld;
reg col_sum_54_ap_vld;
reg col_sum_55_ap_vld;
reg col_sum_56_ap_vld;
reg col_sum_57_ap_vld;
reg col_sum_58_ap_vld;
reg col_sum_59_ap_vld;
reg col_sum_60_ap_vld;
reg col_sum_61_ap_vld;
reg col_sum_62_ap_vld;
reg col_sum_63_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln34_fu_804_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [6:0] j_fu_280;
wire   [6:0] add_ln34_fu_810_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_10;
wire   [5:0] trunc_ln34_fu_816_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_280 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln34_fu_804_p2 == 1'd0)) begin
            j_fu_280 <= add_ln34_fu_810_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_280 <= 7'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_10 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_10 = j_fu_280;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd10))) begin
        col_sum_10_ap_vld = 1'b1;
    end else begin
        col_sum_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd11))) begin
        col_sum_11_ap_vld = 1'b1;
    end else begin
        col_sum_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd12))) begin
        col_sum_12_ap_vld = 1'b1;
    end else begin
        col_sum_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd13))) begin
        col_sum_13_ap_vld = 1'b1;
    end else begin
        col_sum_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd14))) begin
        col_sum_14_ap_vld = 1'b1;
    end else begin
        col_sum_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd15))) begin
        col_sum_15_ap_vld = 1'b1;
    end else begin
        col_sum_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd16))) begin
        col_sum_16_ap_vld = 1'b1;
    end else begin
        col_sum_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd17))) begin
        col_sum_17_ap_vld = 1'b1;
    end else begin
        col_sum_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd18))) begin
        col_sum_18_ap_vld = 1'b1;
    end else begin
        col_sum_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd19))) begin
        col_sum_19_ap_vld = 1'b1;
    end else begin
        col_sum_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd1))) begin
        col_sum_1_ap_vld = 1'b1;
    end else begin
        col_sum_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd20))) begin
        col_sum_20_ap_vld = 1'b1;
    end else begin
        col_sum_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd21))) begin
        col_sum_21_ap_vld = 1'b1;
    end else begin
        col_sum_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd22))) begin
        col_sum_22_ap_vld = 1'b1;
    end else begin
        col_sum_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd23))) begin
        col_sum_23_ap_vld = 1'b1;
    end else begin
        col_sum_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd24))) begin
        col_sum_24_ap_vld = 1'b1;
    end else begin
        col_sum_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd25))) begin
        col_sum_25_ap_vld = 1'b1;
    end else begin
        col_sum_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd26))) begin
        col_sum_26_ap_vld = 1'b1;
    end else begin
        col_sum_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd27))) begin
        col_sum_27_ap_vld = 1'b1;
    end else begin
        col_sum_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd28))) begin
        col_sum_28_ap_vld = 1'b1;
    end else begin
        col_sum_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd29))) begin
        col_sum_29_ap_vld = 1'b1;
    end else begin
        col_sum_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd2))) begin
        col_sum_2_ap_vld = 1'b1;
    end else begin
        col_sum_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd30))) begin
        col_sum_30_ap_vld = 1'b1;
    end else begin
        col_sum_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd31))) begin
        col_sum_31_ap_vld = 1'b1;
    end else begin
        col_sum_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd32))) begin
        col_sum_32_ap_vld = 1'b1;
    end else begin
        col_sum_32_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd33))) begin
        col_sum_33_ap_vld = 1'b1;
    end else begin
        col_sum_33_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd34))) begin
        col_sum_34_ap_vld = 1'b1;
    end else begin
        col_sum_34_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd35))) begin
        col_sum_35_ap_vld = 1'b1;
    end else begin
        col_sum_35_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd36))) begin
        col_sum_36_ap_vld = 1'b1;
    end else begin
        col_sum_36_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd37))) begin
        col_sum_37_ap_vld = 1'b1;
    end else begin
        col_sum_37_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd38))) begin
        col_sum_38_ap_vld = 1'b1;
    end else begin
        col_sum_38_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd39))) begin
        col_sum_39_ap_vld = 1'b1;
    end else begin
        col_sum_39_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd3))) begin
        col_sum_3_ap_vld = 1'b1;
    end else begin
        col_sum_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd40))) begin
        col_sum_40_ap_vld = 1'b1;
    end else begin
        col_sum_40_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd41))) begin
        col_sum_41_ap_vld = 1'b1;
    end else begin
        col_sum_41_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd42))) begin
        col_sum_42_ap_vld = 1'b1;
    end else begin
        col_sum_42_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd43))) begin
        col_sum_43_ap_vld = 1'b1;
    end else begin
        col_sum_43_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd44))) begin
        col_sum_44_ap_vld = 1'b1;
    end else begin
        col_sum_44_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd45))) begin
        col_sum_45_ap_vld = 1'b1;
    end else begin
        col_sum_45_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd46))) begin
        col_sum_46_ap_vld = 1'b1;
    end else begin
        col_sum_46_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd47))) begin
        col_sum_47_ap_vld = 1'b1;
    end else begin
        col_sum_47_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd48))) begin
        col_sum_48_ap_vld = 1'b1;
    end else begin
        col_sum_48_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd49))) begin
        col_sum_49_ap_vld = 1'b1;
    end else begin
        col_sum_49_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd4))) begin
        col_sum_4_ap_vld = 1'b1;
    end else begin
        col_sum_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd50))) begin
        col_sum_50_ap_vld = 1'b1;
    end else begin
        col_sum_50_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd51))) begin
        col_sum_51_ap_vld = 1'b1;
    end else begin
        col_sum_51_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd52))) begin
        col_sum_52_ap_vld = 1'b1;
    end else begin
        col_sum_52_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd53))) begin
        col_sum_53_ap_vld = 1'b1;
    end else begin
        col_sum_53_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd54))) begin
        col_sum_54_ap_vld = 1'b1;
    end else begin
        col_sum_54_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd55))) begin
        col_sum_55_ap_vld = 1'b1;
    end else begin
        col_sum_55_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd56))) begin
        col_sum_56_ap_vld = 1'b1;
    end else begin
        col_sum_56_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd57))) begin
        col_sum_57_ap_vld = 1'b1;
    end else begin
        col_sum_57_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd58))) begin
        col_sum_58_ap_vld = 1'b1;
    end else begin
        col_sum_58_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd59))) begin
        col_sum_59_ap_vld = 1'b1;
    end else begin
        col_sum_59_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd5))) begin
        col_sum_5_ap_vld = 1'b1;
    end else begin
        col_sum_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd60))) begin
        col_sum_60_ap_vld = 1'b1;
    end else begin
        col_sum_60_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd61))) begin
        col_sum_61_ap_vld = 1'b1;
    end else begin
        col_sum_61_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd62))) begin
        col_sum_62_ap_vld = 1'b1;
    end else begin
        col_sum_62_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd63))) begin
        col_sum_63_ap_vld = 1'b1;
    end else begin
        col_sum_63_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd6))) begin
        col_sum_6_ap_vld = 1'b1;
    end else begin
        col_sum_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd7))) begin
        col_sum_7_ap_vld = 1'b1;
    end else begin
        col_sum_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd8))) begin
        col_sum_8_ap_vld = 1'b1;
    end else begin
        col_sum_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd9))) begin
        col_sum_9_ap_vld = 1'b1;
    end else begin
        col_sum_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_fu_804_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (trunc_ln34_fu_816_p1 == 6'd0))) begin
        col_sum_ap_vld = 1'b1;
    end else begin
        col_sum_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln34_fu_810_p2 = (ap_sig_allocacmp_j_10 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum = 24'd0;

assign col_sum_1 = 24'd0;

assign col_sum_10 = 24'd0;

assign col_sum_11 = 24'd0;

assign col_sum_12 = 24'd0;

assign col_sum_13 = 24'd0;

assign col_sum_14 = 24'd0;

assign col_sum_15 = 24'd0;

assign col_sum_16 = 24'd0;

assign col_sum_17 = 24'd0;

assign col_sum_18 = 24'd0;

assign col_sum_19 = 24'd0;

assign col_sum_2 = 24'd0;

assign col_sum_20 = 24'd0;

assign col_sum_21 = 24'd0;

assign col_sum_22 = 24'd0;

assign col_sum_23 = 24'd0;

assign col_sum_24 = 24'd0;

assign col_sum_25 = 24'd0;

assign col_sum_26 = 24'd0;

assign col_sum_27 = 24'd0;

assign col_sum_28 = 24'd0;

assign col_sum_29 = 24'd0;

assign col_sum_3 = 24'd0;

assign col_sum_30 = 24'd0;

assign col_sum_31 = 24'd0;

assign col_sum_32 = 24'd0;

assign col_sum_33 = 24'd0;

assign col_sum_34 = 24'd0;

assign col_sum_35 = 24'd0;

assign col_sum_36 = 24'd0;

assign col_sum_37 = 24'd0;

assign col_sum_38 = 24'd0;

assign col_sum_39 = 24'd0;

assign col_sum_4 = 24'd0;

assign col_sum_40 = 24'd0;

assign col_sum_41 = 24'd0;

assign col_sum_42 = 24'd0;

assign col_sum_43 = 24'd0;

assign col_sum_44 = 24'd0;

assign col_sum_45 = 24'd0;

assign col_sum_46 = 24'd0;

assign col_sum_47 = 24'd0;

assign col_sum_48 = 24'd0;

assign col_sum_49 = 24'd0;

assign col_sum_5 = 24'd0;

assign col_sum_50 = 24'd0;

assign col_sum_51 = 24'd0;

assign col_sum_52 = 24'd0;

assign col_sum_53 = 24'd0;

assign col_sum_54 = 24'd0;

assign col_sum_55 = 24'd0;

assign col_sum_56 = 24'd0;

assign col_sum_57 = 24'd0;

assign col_sum_58 = 24'd0;

assign col_sum_59 = 24'd0;

assign col_sum_6 = 24'd0;

assign col_sum_60 = 24'd0;

assign col_sum_61 = 24'd0;

assign col_sum_62 = 24'd0;

assign col_sum_63 = 24'd0;

assign col_sum_7 = 24'd0;

assign col_sum_8 = 24'd0;

assign col_sum_9 = 24'd0;

assign icmp_ln34_fu_804_p2 = ((ap_sig_allocacmp_j_10 == 7'd64) ? 1'b1 : 1'b0);

assign trunc_ln34_fu_816_p1 = ap_sig_allocacmp_j_10[5:0];

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_1
