{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Start by importing basic magma and mantle functions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma import *\n",
    "from mantle import and_, or_, xor"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will also want to demonstrate compiling to verilog and generating test vectors."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "from magma.simulator.python_simulator import testvectors"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "First version of a Full Adder.\n",
    "\n",
    "In order to make an adder, we create a subclass of `Circuit`. The class arguments are the name of the circuit (\"FullAdder\") and the interface. The adder interface has three inputs `a`, `b`, and `cin` which are type `In(Bit)`. There are two outputs `sum` and `cout` which are of type `Out(Bit)`.\n",
    "\n",
    "The adder body is defined in the method `definition`. This method takes the interface as an argument (`io`). The inputs and outputs to the adder are accessed through `io`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "class FullAdder1(Circuit):\n",
    "    name = \"FullAdder1\"\n",
    "    IO = [\"a\", In(Bit), \"b\", In(Bit), \"cin\", In(Bit), \"sum\", Out(Bit), \"cout\", Out(Bit)]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        # Compute the sum\n",
    "        _sum = io.a ^ io.b ^ io.cin\n",
    "        wire(_sum, io.sum)\n",
    "        # Compute the carry\n",
    "        cout = (io.a & io.b) | (io.b & io.cin) | (io.a & io.cin)\n",
    "        # Wire cout\n",
    "        wire(cout, io.cout)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "`FullAdder1` can be converted to a verilog module. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling xor_wrapped\n",
      "compiling and_wrapped\n",
      "compiling or_wrapped\n",
      "compiling FullAdder1\n",
      "module xor_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_xor inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module and_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_and inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module or_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_or inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module FullAdder1 (input  a, input  b, input  cin, output  sum, output  cout);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "xor_wrapped inst0 (.I0(a), .I1(b), .O(inst0_O));\n",
      "xor_wrapped inst1 (.I0(inst0_O), .I1(cin), .O(inst1_O));\n",
      "and_wrapped inst2 (.I0(a), .I1(b), .O(inst2_O));\n",
      "and_wrapped inst3 (.I0(b), .I1(cin), .O(inst3_O));\n",
      "or_wrapped inst4 (.I0(inst2_O), .I1(inst3_O), .O(inst4_O));\n",
      "and_wrapped inst5 (.I0(a), .I1(cin), .O(inst5_O));\n",
      "or_wrapped inst6 (.I0(inst4_O), .I1(inst5_O), .O(inst6_O));\n",
      "assign sum = inst1_O;\n",
      "assign cout = inst6_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(compile_verilog(FullAdder1))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Next let's test the adder by using a list of test vectors,\n",
    "which are enumerated manually."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success\n"
     ]
    }
   ],
   "source": [
    "full_adder_test_vectors = [\n",
    "    [0, 0, 0, 0, 0],\n",
    "    [0, 0, 1, 1, 0],\n",
    "    [0, 1, 0, 1, 0],\n",
    "    [0, 1, 1, 0, 1],\n",
    "    [1, 0, 0, 1, 0],\n",
    "    [1, 0, 1, 0, 1],\n",
    "    [1, 1, 0, 0, 1],\n",
    "    [1, 1, 1, 1, 1]\n",
    "]\n",
    "\n",
    "tests = testvectors(FullAdder1)\n",
    "print( \"Success\" if tests == full_adder_test_vectors else \"Failure\" )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Here is another way of generating an adder."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "class FullAdder2(Circuit):\n",
    "    name = \"FullAdder2\"\n",
    "    IO = [\"a\", In(Bit), \"b\", In(Bit), \"cin\", In(Bit), \"out\", Out(Bit), \"cout\", Out(Bit)]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        # Generate the sum\n",
    "        sum_ = xor(xor(io.a, io.b), io.cin)\n",
    "        wire(sum_, io.out)\n",
    "        # Generate the carry\n",
    "        ab = and_(io.a, io.b)\n",
    "        bc = and_(io.b, io.cin)\n",
    "        ca = and_(io.cin, io.a)\n",
    "        carry = or_(or_(ab, bc), ca)\n",
    "        wire(carry, io.cout)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling xor_wrapped\n",
      "compiling and_wrapped\n",
      "compiling or_wrapped\n",
      "compiling FullAdder2\n",
      "module xor_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_xor inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module and_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_and inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module or_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_or inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module FullAdder2 (input  a, input  b, input  cin, output  out, output  cout);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "xor_wrapped inst0 (.I0(a), .I1(b), .O(inst0_O));\n",
      "xor_wrapped inst1 (.I0(inst0_O), .I1(cin), .O(inst1_O));\n",
      "and_wrapped inst2 (.I0(a), .I1(b), .O(inst2_O));\n",
      "and_wrapped inst3 (.I0(b), .I1(cin), .O(inst3_O));\n",
      "and_wrapped inst4 (.I0(cin), .I1(a), .O(inst4_O));\n",
      "or_wrapped inst5 (.I0(inst2_O), .I1(inst3_O), .O(inst5_O));\n",
      "or_wrapped inst6 (.I0(inst5_O), .I1(inst4_O), .O(inst6_O));\n",
      "assign out = inst1_O;\n",
      "assign cout = inst6_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(compile_verilog(FullAdder2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success\n"
     ]
    }
   ],
   "source": [
    "tests = testvectors(FullAdder2)\n",
    "print( \"Success\" if tests == full_adder_test_vectors else \"Failure\" )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can print the tests as a table."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " a  b ci  o co\n",
      " 0  0  0  0  0 \n",
      " 0  0  1  1  0 \n",
      " 0  1  0  1  0 \n",
      " 0  1  1  0  1 \n",
      " 1  0  0  1  0 \n",
      " 1  0  1  0  1 \n",
      " 1  1  0  0  1 \n",
      " 1  1  1  1  1 \n"
     ]
    }
   ],
   "source": [
    "print(\" a  b ci  o co\")\n",
    "for test in tests:\n",
    "    for t in test:\n",
    "        print(\"{:2d}\".format(t), end=' ')\n",
    "    print()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Or plot them as waveforms."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAcMAAAD8CAYAAAAL3c8SAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAACbtJREFUeJzt3UuIZGcZx+H/GzuSeEFNAoJgGBBRUQkkIkYS1EFBJiJe\nURQUFcQLeIEILgIRVIgXEFzoSnQwulFEFzOOC+NIVBSRGJMQFIRRwY0x4oVIyOVzYTWJmYld1elT\ndarf54Fhiunq029/VV0/TlfVNzXGCAB0dt6mBwCATRNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hND\nANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDa29n0AMASqk4kObbpMf6P\nkxnjmk0P8T/mv2asYoya8vA1xpjy+MBBqJr/D+rED1Yr24Y1Y3kT37+cGcI2mVtwkvlHZ45rxux4\nzhCA9sQQgPbWEsOqOlJVb1vH1wKAVa3rzPBIEjEEYJaWimFVvaOqflNVt1bV1xdnejct/u2HVXXp\n4npfq6o3Pezz/rW4eEOSq6vq11X10YP/NgBg//Z8NWlVPT/JdUleOsa4q6ouSnI8yfExxvGqeneS\nLyZ53f85zMeTXDvGeM1BDA0AB2mZM8OjSb41xrgrScYYdye5Msk3Fx//epKrphkPAKZ30M8Z3r97\nzKo6L8njD/j4AHDglonhTUneXFUXJ8ni16Q/S/LWxcffnuTmxeUzSa5YXH5tkvMXl/+Z5MkHMC8A\nHLiltmOrqncm+ViSB5LckuT6JF9NckmSvyR51xjjj1X19CTfS3JhklNJPjjGeFJVnZ/kB0kuTvK1\nMcYXpvhm4NDa3eVljrupzHW2uc7FLNmbFLbBnB/Y5zrbXOdiluxAA0B7YghAe2IIQHtiCEB7YghA\ne2IIQHtiCEB7YghAe3v+rxVsud03HsPU3NfYYs4MYXuc3PQAj2KucyXzno0ZsR0bAO05MwSgPTEE\noD0xBKA9MQSgPTEEoD0xBKA9MQSgPTEEoD0xBKA9MQSgPTEEoD0xBKA9MQSgPTEEoD0xBKA9MQSg\nPTEEoD0xBKA9MQSgvZ1ND0BTVSeSHNv0GFvmZMa4ZtNDnGXet+U812yO5n07JmPUlIevMcaUx4dz\nq3LH24+JHxD2Ze635RzXbI6a347ODNksD1TLmfsDVTK/23Ib1myO5nY7ronnDAFoTwwBaE8MAWhv\nzxhW1ROr6kRV3VpVt1fVW6rqTFVdsvj4i6rq9OLyJ6rqeFXdXFV/qKo3VNVnq+q2qjpVVedP/P0A\nwMqWOTN8dZI/jzEuG2O8IMmpPa7/rCRHk7w2yY1JfjTGeGGSfyfxEmcAZmeZGN6W5FVV9ZmqunqM\n8fc9rv/9McZ9i897XB6K521Jjux7UgCYyJ5vrRhj/K6qLs9/34z5qar6YZL781BIL3jEp9y7+LwH\nq+q+8dAbGR9c5usBwLot85zhM5LcM8a4Mcnnklye5EySKxZXeeNk0wHAGixzpvbCJJ+rqgeT3Jfk\n/UkuTPKVqvpkktPTjQcA07MdG5uxuztI090uVjbn9ZrrbHOda66ar5f3GQLQnhgC0J4YAtCeGALQ\nnhgC0J4YAtCeGALQnhgC0J4YAtCejbMPu91dJTgc3J6rs2YswZkhm3Ry0wNskbmv1Rznm+NMc9d2\nzexNCkB7zgwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwB\naE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8M2YyqE6kaM/1zYtPLc5Z5r5c1s17T/5n62x9j8q8B\nZ1vDnfsxGaM2PcL/mPt6JdZsVdZrNROv186UB4c9eUBYzdzWK7Fmq7Jes+TXpAC0t68YVtX7quod\nBz0MAGyC5wzZjN1fFc3tVzLmWt1cZzPXauY615os9Zzh4izw2iQjyW+S/D7Jv8YYn6+q00l+keQV\nSZ6a5D1jjJunGRcADt6evyatqucnuS7J0THGZUk+fI6r7YwxXpzkI0muP9gRAWBayzxneDTJt8YY\ndyXJGOPuc1znO4u/f5XkyMGMBgDrcVCvJr138fcD8XYNALbMMjG8Kcmbq+riJKmqi6YdCQDWa8+z\nuDHGHVX16SQ/rqoHktyS5MzUgwHAunhrBZsx15dxm2t1c53NXKuZ61xrYgcaANoTQwDaE0MA2hND\nANoTQwDaE0MA2hNDANoTQwDaE0MA2rOp9mG3u6sEq7Fuq7Nmq7Fes+LMkE06uekBzmGOM+2a62xz\nnSuZ52xznGnXnGeblL1JAWjPmSEA7YkhAO2JIQDtiSEA7YkhAO2JIQDtiSEA7YkhAO2JIQDtiSEA\n7YkhAO2JIQDtiSEA7YkhAO2JIQDtiSEA7YkhAO2JIQDtiSEA7e1segCYlaoTSY5teowtdDJjXLPp\nIbaC+9j+jFFTHr7GGFMeH7ZLlR+I/Zr4werQcB/bn4nvX84M4Vw8sC/Pg/v+uI/NiucMAWhvzxhW\n1ZGqun0dwwDAJjgzBKC9ZWO4U1XfqKo7q+rbVfWESacCgDVaNobPSfKlMcbzkvwjyQemGwkA1mvZ\nGP5pjPHTxeUbk1w10TwAsHbLxvCRL532UmoADo1lY3hpVV25uPy2JD+ZaB4AWLtlY/jbJB+sqjuT\nPC3Jl6cbCQDWy3Zs8HC7u6nYHWR51mw11muWvM8QgPbEEID2xBCA9sQQgPbEEID2xBCA9sQQgPbE\nEID2xBCA9nY2PQAT293tAqbmvsYWc2YIZzu56QG2jPVanTWbGXuTAtCeM0MA2hNDANoTQwDaE0MA\n2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDa\nE0MA2tvZ9ADAlqs6keTYpsfgkBujpjx8jTGmPD5w2FV5EGF6E8fQmSFwMCZ+sIIpec4QgPbEEID2\nxBCA9paKYVV9t6p+VVV3VNV7px4KANZpqVeTVtVFY4y7q+rCJL9M8rIxxl8nnw6Yv91Xk3oBDVts\n2VeTfqiqXr+4/Mwkz04ihgAcCnvGsKpenuSVSa4cY9xTVaeTXDDxXACwNss8Z/iUJH9bhPC5SV4y\n8UwAsFbLxPBUkp2qujPJDUl+Pu1IALBetmMDHhsvoOEQ8D5DANoTQwDaE0MA2hNDANoTQwDaE0MA\n2hNDANoTQwDaE0MA2lv2f61gW+3uDgLAo3JmCByEk5seAB4Le5MC0J4zQwDaE0MA2hNDANoTQwDa\nE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoT\nQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2vsP\n7ReKur9mvWEAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x108aa5ef0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from magma.waveform import waveform\n",
    "\n",
    "waveform(tests, [\"a\", \"b\", \"cin\", \"sum\", \"cout\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
