
EMS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003e  00800100  00001a82  00001b16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a82  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000057  0080013e  0080013e  00001b54  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001b54  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001b84  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000340  00000000  00000000  00001bc8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003a27  00000000  00000000  00001f08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001655  00000000  00000000  0000592f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001bd9  00000000  00000000  00006f84  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007e8  00000000  00000000  00008b60  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c5a  00000000  00000000  00009348  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000275e  00000000  00000000  00009fa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000240  00000000  00000000  0000c700  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 f8 00 	jmp	0x1f0	; 0x1f0 <__vector_11>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e2 e8       	ldi	r30, 0x82	; 130
      7c:	fa e1       	ldi	r31, 0x1A	; 26
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ae 33       	cpi	r26, 0x3E	; 62
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	ae e3       	ldi	r26, 0x3E	; 62
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a5 39       	cpi	r26, 0x95	; 149
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 dd 00 	call	0x1ba	; 0x1ba <main>
      9e:	0c 94 3f 0d 	jmp	0x1a7e	; 0x1a7e <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <setup>:
			dataStream[1] = hex [0];
		}
		else
		{
			dataStream[0] = hex [0];
			dataStream[1] = hex [1];
      a6:	8a b1       	in	r24, 0x0a	; 10
      a8:	88 63       	ori	r24, 0x38	; 56
      aa:	8a b9       	out	0x0a, r24	; 10
      ac:	80 e0       	ldi	r24, 0x00	; 0
      ae:	90 e0       	ldi	r25, 0x00	; 0
      b0:	0e 94 22 03 	call	0x644	; 0x644 <enableChannel>
      b4:	38 9a       	sbi	0x07, 0	; 7
      b6:	39 9a       	sbi	0x07, 1	; 7
      b8:	82 e0       	ldi	r24, 0x02	; 2
      ba:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
      be:	2c e9       	ldi	r18, 0x9C	; 156
      c0:	30 e0       	ldi	r19, 0x00	; 0
      c2:	30 93 8b 00 	sts	0x008B, r19	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
      c6:	20 93 8a 00 	sts	0x008A, r18	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
      ca:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
      ce:	81 e0       	ldi	r24, 0x01	; 1
      d0:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
      d4:	80 e4       	ldi	r24, 0x40	; 64
      d6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
      da:	87 e8       	ldi	r24, 0x87	; 135
      dc:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
      e0:	78 94       	sei
      e2:	2f ef       	ldi	r18, 0xFF	; 255
      e4:	87 ea       	ldi	r24, 0xA7	; 167
      e6:	91 e6       	ldi	r25, 0x61	; 97
      e8:	21 50       	subi	r18, 0x01	; 1
      ea:	80 40       	sbci	r24, 0x00	; 0
      ec:	90 40       	sbci	r25, 0x00	; 0
      ee:	e1 f7       	brne	.-8      	; 0xe8 <setup+0x42>
      f0:	00 c0       	rjmp	.+0      	; 0xf2 <setup+0x4c>
      f2:	00 00       	nop
      f4:	08 95       	ret

000000f6 <gatherData>:
      f6:	0f 93       	push	r16
      f8:	1f 93       	push	r17
      fa:	cf 93       	push	r28
      fc:	df 93       	push	r29
      fe:	cd b7       	in	r28, 0x3d	; 61
     100:	de b7       	in	r29, 0x3e	; 62
     102:	2c 97       	sbiw	r28, 0x0c	; 12
     104:	0f b6       	in	r0, 0x3f	; 63
     106:	f8 94       	cli
     108:	de bf       	out	0x3e, r29	; 62
     10a:	0f be       	out	0x3f, r0	; 63
     10c:	cd bf       	out	0x3d, r28	; 61
     10e:	8a e2       	ldi	r24, 0x2A	; 42
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <eeprom_read_byte>
     116:	08 2f       	mov	r16, r24
     118:	10 e0       	ldi	r17, 0x00	; 0
     11a:	c8 01       	movw	r24, r16
     11c:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     120:	0f 30       	cpi	r16, 0x0F	; 15
     122:	11 05       	cpc	r17, r1
     124:	3c f4       	brge	.+14     	; 0x134 <gatherData+0x3e>
     126:	e7 e6       	ldi	r30, 0x67	; 103
     128:	f1 e0       	ldi	r31, 0x01	; 1
     12a:	10 82       	st	Z, r1
     12c:	80 91 86 01 	lds	r24, 0x0186	; 0x800186 <hex>
     130:	81 83       	std	Z+1, r24	; 0x01
     132:	09 c0       	rjmp	.+18     	; 0x146 <gatherData+0x50>
     134:	e7 e6       	ldi	r30, 0x67	; 103
     136:	f1 e0       	ldi	r31, 0x01	; 1
     138:	a6 e8       	ldi	r26, 0x86	; 134
     13a:	b1 e0       	ldi	r27, 0x01	; 1
     13c:	8c 91       	ld	r24, X
     13e:	80 83       	st	Z, r24
     140:	11 96       	adiw	r26, 0x01	; 1
     142:	8c 91       	ld	r24, X
     144:	81 83       	std	Z+1, r24	; 0x01
     146:	0e 94 18 08 	call	0x1030	; 0x1030 <readGas>
     14a:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     14e:	0e 94 49 03 	call	0x692	; 0x692 <readCell1>
     152:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     156:	0e 94 49 03 	call	0x692	; 0x692 <readCell1>
     15a:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     15e:	0e 94 e5 07 	call	0xfca	; 0xfca <readCapacitance>
     162:	0e 94 4c 0a 	call	0x1498	; 0x1498 <__fixsfsi>
     166:	cb 01       	movw	r24, r22
     168:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     16c:	0e 94 c3 07 	call	0xf86	; 0xf86 <readLight>
     170:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     174:	ae 01       	movw	r20, r28
     176:	47 5f       	subi	r20, 0xF7	; 247
     178:	5f 4f       	sbci	r21, 0xFF	; 255
     17a:	be 01       	movw	r22, r28
     17c:	6b 5f       	subi	r22, 0xFB	; 251
     17e:	7f 4f       	sbci	r23, 0xFF	; 255
     180:	ce 01       	movw	r24, r28
     182:	01 96       	adiw	r24, 0x01	; 1
     184:	0e 94 e9 03 	call	0x7d2	; 0x7d2 <BME280_readout>
     188:	89 81       	ldd	r24, Y+1	; 0x01
     18a:	9a 81       	ldd	r25, Y+2	; 0x02
     18c:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     190:	89 85       	ldd	r24, Y+9	; 0x09
     192:	9a 85       	ldd	r25, Y+10	; 0x0a
     194:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     198:	8d 81       	ldd	r24, Y+5	; 0x05
     19a:	9e 81       	ldd	r25, Y+6	; 0x06
     19c:	0e 94 b2 08 	call	0x1164	; 0x1164 <intToHex>
     1a0:	0e 94 41 09 	call	0x1282	; 0x1282 <windDirection>
     1a4:	2c 96       	adiw	r28, 0x0c	; 12
     1a6:	0f b6       	in	r0, 0x3f	; 63
     1a8:	f8 94       	cli
     1aa:	de bf       	out	0x3e, r29	; 62
     1ac:	0f be       	out	0x3f, r0	; 63
     1ae:	cd bf       	out	0x3d, r28	; 61
     1b0:	df 91       	pop	r29
     1b2:	cf 91       	pop	r28
     1b4:	1f 91       	pop	r17
     1b6:	0f 91       	pop	r16
     1b8:	08 95       	ret

000001ba <main>:
     1ba:	0e 94 c7 09 	call	0x138e	; 0x138e <ioinit>
     1be:	0e 94 53 00 	call	0xa6	; 0xa6 <setup>
     1c2:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <sec>
     1c6:	90 91 85 01 	lds	r25, 0x0185	; 0x800185 <sec+0x1>
     1ca:	81 30       	cpi	r24, 0x01	; 1
     1cc:	91 05       	cpc	r25, r1
     1ce:	e9 f7       	brne	.-6      	; 0x1ca <main+0x10>
     1d0:	10 92 85 01 	sts	0x0185, r1	; 0x800185 <sec+0x1>
     1d4:	10 92 84 01 	sts	0x0184, r1	; 0x800184 <sec>
     1d8:	0e 94 18 08 	call	0x1030	; 0x1030 <readGas>
     1dc:	89 35       	cpi	r24, 0x59	; 89
     1de:	92 40       	sbci	r25, 0x02	; 2
     1e0:	84 f3       	brlt	.-32     	; 0x1c2 <main+0x8>
     1e2:	0e 94 7b 00 	call	0xf6	; 0xf6 <gatherData>
     1e6:	87 e6       	ldi	r24, 0x67	; 103
     1e8:	91 e0       	ldi	r25, 0x01	; 1
     1ea:	0e 94 3e 08 	call	0x107c	; 0x107c <transmit>
     1ee:	e9 cf       	rjmp	.-46     	; 0x1c2 <main+0x8>

000001f0 <__vector_11>:
	
}

// Interrupt Service Routine (approx. every second)
ISR(TIMER1_COMPA_vect)
{
     1f0:	1f 92       	push	r1
     1f2:	0f 92       	push	r0
     1f4:	0f b6       	in	r0, 0x3f	; 63
     1f6:	0f 92       	push	r0
     1f8:	11 24       	eor	r1, r1
     1fa:	2f 93       	push	r18
     1fc:	8f 93       	push	r24
     1fe:	9f 93       	push	r25
     200:	af 93       	push	r26
     202:	bf 93       	push	r27
	++timer;
     204:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <timer>
     208:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <timer+0x1>
     20c:	a0 91 65 01 	lds	r26, 0x0165	; 0x800165 <timer+0x2>
     210:	b0 91 66 01 	lds	r27, 0x0166	; 0x800166 <timer+0x3>
     214:	01 96       	adiw	r24, 0x01	; 1
     216:	a1 1d       	adc	r26, r1
     218:	b1 1d       	adc	r27, r1
     21a:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <timer>
     21e:	90 93 64 01 	sts	0x0164, r25	; 0x800164 <timer+0x1>
     222:	a0 93 65 01 	sts	0x0165, r26	; 0x800165 <timer+0x2>
     226:	b0 93 66 01 	sts	0x0166, r27	; 0x800166 <timer+0x3>
	
	if(timer > 15600)	
     22a:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <timer>
     22e:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <timer+0x1>
     232:	a0 91 65 01 	lds	r26, 0x0165	; 0x800165 <timer+0x2>
     236:	b0 91 66 01 	lds	r27, 0x0166	; 0x800166 <timer+0x3>
     23a:	81 3f       	cpi	r24, 0xF1	; 241
     23c:	9c 43       	sbci	r25, 0x3C	; 60
     23e:	a1 05       	cpc	r26, r1
     240:	b1 05       	cpc	r27, r1
     242:	30 f0       	brcs	.+12     	; 0x250 <__vector_11+0x60>
	{
		sec = true;
     244:	81 e0       	ldi	r24, 0x01	; 1
     246:	90 e0       	ldi	r25, 0x00	; 0
     248:	90 93 85 01 	sts	0x0185, r25	; 0x800185 <sec+0x1>
     24c:	80 93 84 01 	sts	0x0184, r24	; 0x800184 <sec>
	}
}
     250:	bf 91       	pop	r27
     252:	af 91       	pop	r26
     254:	9f 91       	pop	r25
     256:	8f 91       	pop	r24
     258:	2f 91       	pop	r18
     25a:	0f 90       	pop	r0
     25c:	0f be       	out	0x3f, r0	; 63
     25e:	0f 90       	pop	r0
     260:	1f 90       	pop	r1
     262:	18 95       	reti

00000264 <copy_address>:
    uint8_t config;
    nRF24L01_read_register(rf, CONFIG, &config, 1);
    config &= ~_BV(PRIM_RX);
    nRF24L01_write_register(rf, CONFIG, &config, 1);
    set_high(rf->ce);
}
     264:	fc 01       	movw	r30, r24
     266:	a6 2f       	mov	r26, r22
     268:	b7 2f       	mov	r27, r23
     26a:	9c 01       	movw	r18, r24
     26c:	2b 5f       	subi	r18, 0xFB	; 251
     26e:	3f 4f       	sbci	r19, 0xFF	; 255
     270:	91 91       	ld	r25, Z+
     272:	9d 93       	st	X+, r25
     274:	e2 17       	cp	r30, r18
     276:	f3 07       	cpc	r31, r19
     278:	d9 f7       	brne	.-10     	; 0x270 <copy_address+0xc>
     27a:	08 95       	ret

0000027c <nRF24L01_init>:
     27c:	80 e1       	ldi	r24, 0x10	; 16
     27e:	90 e0       	ldi	r25, 0x00	; 0
     280:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <malloc>
     284:	20 e1       	ldi	r18, 0x10	; 16
     286:	fc 01       	movw	r30, r24
     288:	11 92       	st	Z+, r1
     28a:	2a 95       	dec	r18
     28c:	e9 f7       	brne	.-6      	; 0x288 <nRF24L01_init+0xc>
     28e:	08 95       	ret

00000290 <nRF24L01_send_command>:
     290:	cf 93       	push	r28
     292:	df 93       	push	r29
     294:	ec 01       	movw	r28, r24
     296:	da 01       	movw	r26, r20
     298:	e8 81       	ld	r30, Y
     29a:	f9 81       	ldd	r31, Y+1	; 0x01
     29c:	50 81       	ld	r21, Z
     29e:	81 e0       	ldi	r24, 0x01	; 1
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	0a 80       	ldd	r0, Y+2	; 0x02
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <nRF24L01_send_command+0x1a>
     2a6:	88 0f       	add	r24, r24
     2a8:	99 1f       	adc	r25, r25
     2aa:	0a 94       	dec	r0
     2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <nRF24L01_send_command+0x16>
     2ae:	80 95       	com	r24
     2b0:	85 23       	and	r24, r21
     2b2:	80 83       	st	Z, r24
     2b4:	6e bd       	out	0x2e, r22	; 46
     2b6:	0d b4       	in	r0, 0x2d	; 45
     2b8:	07 fe       	sbrs	r0, 7
     2ba:	fd cf       	rjmp	.-6      	; 0x2b6 <nRF24L01_send_command+0x26>
     2bc:	8e b5       	in	r24, 0x2e	; 46
     2be:	8f 87       	std	Y+15, r24	; 0x0f
     2c0:	21 15       	cp	r18, r1
     2c2:	31 05       	cpc	r19, r1
     2c4:	79 f0       	breq	.+30     	; 0x2e4 <nRF24L01_send_command+0x54>
     2c6:	fd 01       	movw	r30, r26
     2c8:	2a 0f       	add	r18, r26
     2ca:	3b 1f       	adc	r19, r27
     2cc:	df 01       	movw	r26, r30
     2ce:	90 81       	ld	r25, Z
     2d0:	9e bd       	out	0x2e, r25	; 46
     2d2:	0d b4       	in	r0, 0x2d	; 45
     2d4:	07 fe       	sbrs	r0, 7
     2d6:	fd cf       	rjmp	.-6      	; 0x2d2 <nRF24L01_send_command+0x42>
     2d8:	9e b5       	in	r25, 0x2e	; 46
     2da:	9c 93       	st	X, r25
     2dc:	31 96       	adiw	r30, 0x01	; 1
     2de:	e2 17       	cp	r30, r18
     2e0:	f3 07       	cpc	r31, r19
     2e2:	a1 f7       	brne	.-24     	; 0x2cc <nRF24L01_send_command+0x3c>
     2e4:	e8 81       	ld	r30, Y
     2e6:	f9 81       	ldd	r31, Y+1	; 0x01
     2e8:	20 81       	ld	r18, Z
     2ea:	81 e0       	ldi	r24, 0x01	; 1
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	0a 80       	ldd	r0, Y+2	; 0x02
     2f0:	02 c0       	rjmp	.+4      	; 0x2f6 <nRF24L01_send_command+0x66>
     2f2:	88 0f       	add	r24, r24
     2f4:	99 1f       	adc	r25, r25
     2f6:	0a 94       	dec	r0
     2f8:	e2 f7       	brpl	.-8      	; 0x2f2 <nRF24L01_send_command+0x62>
     2fa:	82 2b       	or	r24, r18
     2fc:	80 83       	st	Z, r24
     2fe:	8f 85       	ldd	r24, Y+15	; 0x0f
     300:	df 91       	pop	r29
     302:	cf 91       	pop	r28
     304:	08 95       	ret

00000306 <nRF24L01_write_register>:
     306:	60 62       	ori	r22, 0x20	; 32
     308:	0e 94 48 01 	call	0x290	; 0x290 <nRF24L01_send_command>
     30c:	08 95       	ret

0000030e <nRF24L01_read_register>:
     30e:	0e 94 48 01 	call	0x290	; 0x290 <nRF24L01_send_command>
     312:	08 95       	ret

00000314 <nRF24L01_flush_transmit_message>:
     314:	20 e0       	ldi	r18, 0x00	; 0
     316:	30 e0       	ldi	r19, 0x00	; 0
     318:	40 e0       	ldi	r20, 0x00	; 0
     31a:	50 e0       	ldi	r21, 0x00	; 0
     31c:	61 ee       	ldi	r22, 0xE1	; 225
     31e:	0e 94 48 01 	call	0x290	; 0x290 <nRF24L01_send_command>
     322:	08 95       	ret

00000324 <nRF24L01_clear_interrupts>:

void nRF24L01_clear_interrupts(nRF24L01 *rf) {
     324:	cf 93       	push	r28
     326:	df 93       	push	r29
     328:	1f 92       	push	r1
     32a:	cd b7       	in	r28, 0x3d	; 61
     32c:	de b7       	in	r29, 0x3e	; 62
    uint8_t data = _BV(RX_DR) | _BV(TX_DS) | _BV(MAX_RT);
     32e:	20 e7       	ldi	r18, 0x70	; 112
     330:	29 83       	std	Y+1, r18	; 0x01
    nRF24L01_write_register(rf, STATUS, &data, 1);
     332:	21 e0       	ldi	r18, 0x01	; 1
     334:	30 e0       	ldi	r19, 0x00	; 0
     336:	ae 01       	movw	r20, r28
     338:	4f 5f       	subi	r20, 0xFF	; 255
     33a:	5f 4f       	sbci	r21, 0xFF	; 255
     33c:	67 e0       	ldi	r22, 0x07	; 7
     33e:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>
}
     342:	0f 90       	pop	r0
     344:	df 91       	pop	r29
     346:	cf 91       	pop	r28
     348:	08 95       	ret

0000034a <nRF24L01_begin>:
    nRF24L01 *rf = malloc(sizeof(nRF24L01));
    memset(rf, 0, sizeof(nRF24L01));
    return rf;
}

void nRF24L01_begin(nRF24L01 *rf) {
     34a:	ff 92       	push	r15
     34c:	0f 93       	push	r16
     34e:	1f 93       	push	r17
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	1f 92       	push	r1
     356:	cd b7       	in	r28, 0x3d	; 61
     358:	de b7       	in	r29, 0x3e	; 62
     35a:	8c 01       	movw	r16, r24
        destination[i] = source[i];
}

inline static void set_as_output(gpio_pin pin) {
    volatile uint8_t *ddr = pin.port - 1;
    *ddr |= _BV(pin.pin);
     35c:	dc 01       	movw	r26, r24
     35e:	ed 91       	ld	r30, X+
     360:	fc 91       	ld	r31, X
     362:	11 97       	sbiw	r26, 0x01	; 1
     364:	42 91       	ld	r20, -Z
     366:	81 e0       	ldi	r24, 0x01	; 1
     368:	90 e0       	ldi	r25, 0x00	; 0
     36a:	9c 01       	movw	r18, r24
     36c:	12 96       	adiw	r26, 0x02	; 2
     36e:	0c 90       	ld	r0, X
     370:	12 97       	sbiw	r26, 0x02	; 2
     372:	02 c0       	rjmp	.+4      	; 0x378 <nRF24L01_begin+0x2e>
     374:	22 0f       	add	r18, r18
     376:	33 1f       	adc	r19, r19
     378:	0a 94       	dec	r0
     37a:	e2 f7       	brpl	.-8      	; 0x374 <nRF24L01_begin+0x2a>
     37c:	24 2b       	or	r18, r20
     37e:	20 83       	st	Z, r18
     380:	13 96       	adiw	r26, 0x03	; 3
     382:	ed 91       	ld	r30, X+
     384:	fc 91       	ld	r31, X
     386:	14 97       	sbiw	r26, 0x04	; 4
     388:	42 91       	ld	r20, -Z
     38a:	9c 01       	movw	r18, r24
     38c:	15 96       	adiw	r26, 0x05	; 5
     38e:	0c 90       	ld	r0, X
     390:	15 97       	sbiw	r26, 0x05	; 5
     392:	02 c0       	rjmp	.+4      	; 0x398 <nRF24L01_begin+0x4e>
     394:	22 0f       	add	r18, r18
     396:	33 1f       	adc	r19, r19
     398:	0a 94       	dec	r0
     39a:	e2 f7       	brpl	.-8      	; 0x394 <nRF24L01_begin+0x4a>
     39c:	24 2b       	or	r18, r20
     39e:	20 83       	st	Z, r18
     3a0:	ed 91       	ld	r30, X+
     3a2:	fc 91       	ld	r31, X
     3a4:	11 97       	sbiw	r26, 0x01	; 1
    volatile uint8_t *ddr = pin.port - 1;
    *ddr &= ~_BV(pin.pin);
}

inline static void set_high(gpio_pin pin) {
    *pin.port |= _BV(pin.pin);
     3a6:	40 81       	ld	r20, Z
     3a8:	9c 01       	movw	r18, r24
     3aa:	12 96       	adiw	r26, 0x02	; 2
     3ac:	0c 90       	ld	r0, X
     3ae:	12 97       	sbiw	r26, 0x02	; 2
     3b0:	02 c0       	rjmp	.+4      	; 0x3b6 <nRF24L01_begin+0x6c>
     3b2:	22 0f       	add	r18, r18
     3b4:	33 1f       	adc	r19, r19
     3b6:	0a 94       	dec	r0
     3b8:	e2 f7       	brpl	.-8      	; 0x3b2 <nRF24L01_begin+0x68>
     3ba:	24 2b       	or	r18, r20
     3bc:	20 83       	st	Z, r18
     3be:	13 96       	adiw	r26, 0x03	; 3
     3c0:	ed 91       	ld	r30, X+
     3c2:	fc 91       	ld	r31, X
     3c4:	14 97       	sbiw	r26, 0x04	; 4
}

inline static void set_low(gpio_pin pin) {
    *pin.port &= ~_BV(pin.pin);
     3c6:	30 81       	ld	r19, Z
     3c8:	ac 01       	movw	r20, r24
     3ca:	15 96       	adiw	r26, 0x05	; 5
     3cc:	0c 90       	ld	r0, X
     3ce:	15 97       	sbiw	r26, 0x05	; 5
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <nRF24L01_begin+0x8c>
     3d2:	44 0f       	add	r20, r20
     3d4:	55 1f       	adc	r21, r21
     3d6:	0a 94       	dec	r0
     3d8:	e2 f7       	brpl	.-8      	; 0x3d2 <nRF24L01_begin+0x88>
     3da:	24 2f       	mov	r18, r20
     3dc:	20 95       	com	r18
     3de:	23 23       	and	r18, r19
     3e0:	20 83       	st	Z, r18
}

static void spi_init(nRF24L01 *rf) {
    // set as master
    SPCR |= _BV(MSTR);
     3e2:	2c b5       	in	r18, 0x2c	; 44
     3e4:	20 61       	ori	r18, 0x10	; 16
     3e6:	2c bd       	out	0x2c, r18	; 44
    // enable SPI
    SPCR |= _BV(SPE);
     3e8:	2c b5       	in	r18, 0x2c	; 44
     3ea:	20 64       	ori	r18, 0x40	; 64
     3ec:	2c bd       	out	0x2c, r18	; 44
        destination[i] = source[i];
}

inline static void set_as_output(gpio_pin pin) {
    volatile uint8_t *ddr = pin.port - 1;
    *ddr |= _BV(pin.pin);
     3ee:	16 96       	adiw	r26, 0x06	; 6
     3f0:	ed 91       	ld	r30, X+
     3f2:	fc 91       	ld	r31, X
     3f4:	17 97       	sbiw	r26, 0x07	; 7
     3f6:	42 91       	ld	r20, -Z
     3f8:	9c 01       	movw	r18, r24
     3fa:	18 96       	adiw	r26, 0x08	; 8
     3fc:	0c 90       	ld	r0, X
     3fe:	18 97       	sbiw	r26, 0x08	; 8
     400:	02 c0       	rjmp	.+4      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     402:	22 0f       	add	r18, r18
     404:	33 1f       	adc	r19, r19
     406:	0a 94       	dec	r0
     408:	e2 f7       	brpl	.-8      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     40a:	24 2b       	or	r18, r20
     40c:	20 83       	st	Z, r18
     40e:	19 96       	adiw	r26, 0x09	; 9
     410:	ed 91       	ld	r30, X+
     412:	fc 91       	ld	r31, X
     414:	1a 97       	sbiw	r26, 0x0a	; 10
     416:	42 91       	ld	r20, -Z
     418:	9c 01       	movw	r18, r24
     41a:	1b 96       	adiw	r26, 0x0b	; 11
     41c:	0c 90       	ld	r0, X
     41e:	1b 97       	sbiw	r26, 0x0b	; 11
     420:	02 c0       	rjmp	.+4      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     422:	22 0f       	add	r18, r18
     424:	33 1f       	adc	r19, r19
     426:	0a 94       	dec	r0
     428:	e2 f7       	brpl	.-8      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     42a:	24 2b       	or	r18, r20
     42c:	20 83       	st	Z, r18
}

inline static void set_as_input(gpio_pin pin) {
    volatile uint8_t *ddr = pin.port - 1;
    *ddr &= ~_BV(pin.pin);
     42e:	1c 96       	adiw	r26, 0x0c	; 12
     430:	ed 91       	ld	r30, X+
     432:	fc 91       	ld	r31, X
     434:	1d 97       	sbiw	r26, 0x0d	; 13
     436:	22 91       	ld	r18, -Z
     438:	1e 96       	adiw	r26, 0x0e	; 14
     43a:	0c 90       	ld	r0, X
     43c:	02 c0       	rjmp	.+4      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     43e:	88 0f       	add	r24, r24
     440:	99 1f       	adc	r25, r25
     442:	0a 94       	dec	r0
     444:	e2 f7       	brpl	.-8      	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     446:	80 95       	com	r24
     448:	82 23       	and	r24, r18
     44a:	80 83       	st	Z, r24
    // MISO pin automatically overrides to input
    set_as_output(rf->sck);
    set_as_output(rf->mosi);
    set_as_input(rf->miso);
    // SPI mode 0: Clock Polarity CPOL = 0, Clock Phase CPHA = 0
    SPCR &= ~_BV(CPOL);
     44c:	8c b5       	in	r24, 0x2c	; 44
     44e:	87 7f       	andi	r24, 0xF7	; 247
     450:	8c bd       	out	0x2c, r24	; 44
    SPCR &= ~_BV(CPHA);
     452:	8c b5       	in	r24, 0x2c	; 44
     454:	8b 7f       	andi	r24, 0xFB	; 251
     456:	8c bd       	out	0x2c, r24	; 44
    // Clock 2X speed
    SPCR &= ~_BV(SPR0);
     458:	8c b5       	in	r24, 0x2c	; 44
     45a:	8e 7f       	andi	r24, 0xFE	; 254
     45c:	8c bd       	out	0x2c, r24	; 44
    SPCR &= ~_BV(SPR1);
     45e:	8c b5       	in	r24, 0x2c	; 44
     460:	8d 7f       	andi	r24, 0xFD	; 253
     462:	8c bd       	out	0x2c, r24	; 44
    SPSR |= _BV(SPI2X);
     464:	8d b5       	in	r24, 0x2d	; 45
     466:	81 60       	ori	r24, 0x01	; 1
     468:	8d bd       	out	0x2d, r24	; 45
    // most significant first (MSB)
    SPCR &= ~_BV(DORD);
     46a:	8c b5       	in	r24, 0x2c	; 44
     46c:	8f 7d       	andi	r24, 0xDF	; 223
     46e:	8c bd       	out	0x2c, r24	; 44
    set_high(rf->ss);
    set_low(rf->ce);

    spi_init(rf);

    nRF24L01_send_command(rf, FLUSH_RX, NULL, 0);
     470:	20 e0       	ldi	r18, 0x00	; 0
     472:	30 e0       	ldi	r19, 0x00	; 0
     474:	40 e0       	ldi	r20, 0x00	; 0
     476:	50 e0       	ldi	r21, 0x00	; 0
     478:	62 ee       	ldi	r22, 0xE2	; 226
     47a:	c8 01       	movw	r24, r16
     47c:	0e 94 48 01 	call	0x290	; 0x290 <nRF24L01_send_command>
    nRF24L01_send_command(rf, FLUSH_TX, NULL, 0);
     480:	20 e0       	ldi	r18, 0x00	; 0
     482:	30 e0       	ldi	r19, 0x00	; 0
     484:	40 e0       	ldi	r20, 0x00	; 0
     486:	50 e0       	ldi	r21, 0x00	; 0
     488:	61 ee       	ldi	r22, 0xE1	; 225
     48a:	c8 01       	movw	r24, r16
     48c:	0e 94 48 01 	call	0x290	; 0x290 <nRF24L01_send_command>
    nRF24L01_clear_interrupts(rf);
     490:	c8 01       	movw	r24, r16
     492:	0e 94 92 01 	call	0x324	; 0x324 <nRF24L01_clear_interrupts>

    uint8_t data;
    data = _BV(EN_CRC) | _BV(CRCO) | _BV(PWR_UP) | _BV(PRIM_RX);
     496:	8f e0       	ldi	r24, 0x0F	; 15
     498:	89 83       	std	Y+1, r24	; 0x01
    nRF24L01_write_register(rf, CONFIG, &data, 1);
     49a:	21 e0       	ldi	r18, 0x01	; 1
     49c:	30 e0       	ldi	r19, 0x00	; 0
     49e:	ae 01       	movw	r20, r28
     4a0:	4f 5f       	subi	r20, 0xFF	; 255
     4a2:	5f 4f       	sbci	r21, 0xFF	; 255
     4a4:	60 e0       	ldi	r22, 0x00	; 0
     4a6:	c8 01       	movw	r24, r16
     4a8:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>

    // enable Auto Acknowlegde on all pipes
    data = _BV(ENAA_P0) | _BV(ENAA_P1) | _BV(ENAA_P2)
     4ac:	0f 2e       	mov	r0, r31
     4ae:	ff e3       	ldi	r31, 0x3F	; 63
     4b0:	ff 2e       	mov	r15, r31
     4b2:	f0 2d       	mov	r31, r0
     4b4:	f9 82       	std	Y+1, r15	; 0x01
         | _BV(ENAA_P3) | _BV(ENAA_P4) | _BV(ENAA_P5);
    nRF24L01_write_register(rf, EN_AA, &data, 1);
     4b6:	21 e0       	ldi	r18, 0x01	; 1
     4b8:	30 e0       	ldi	r19, 0x00	; 0
     4ba:	ae 01       	movw	r20, r28
     4bc:	4f 5f       	subi	r20, 0xFF	; 255
     4be:	5f 4f       	sbci	r21, 0xFF	; 255
     4c0:	61 e0       	ldi	r22, 0x01	; 1
     4c2:	c8 01       	movw	r24, r16
     4c4:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>

    // enable Dynamic Payload on al pipes
    data = _BV(DPL_P0) | _BV(DPL_P1) | _BV(DPL_P2)
     4c8:	f9 82       	std	Y+1, r15	; 0x01
         | _BV(DPL_P3) | _BV(DPL_P4) | _BV(DPL_P5);
    nRF24L01_write_register(rf, DYNPD, &data, 1);
     4ca:	21 e0       	ldi	r18, 0x01	; 1
     4cc:	30 e0       	ldi	r19, 0x00	; 0
     4ce:	ae 01       	movw	r20, r28
     4d0:	4f 5f       	subi	r20, 0xFF	; 255
     4d2:	5f 4f       	sbci	r21, 0xFF	; 255
     4d4:	6c e1       	ldi	r22, 0x1C	; 28
     4d6:	c8 01       	movw	r24, r16
     4d8:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>

    // enable Dynamic Payload (global)
    data = _BV(EN_DPL);
     4dc:	84 e0       	ldi	r24, 0x04	; 4
     4de:	89 83       	std	Y+1, r24	; 0x01
    nRF24L01_write_register(rf, FEATURE, &data, 1);
     4e0:	21 e0       	ldi	r18, 0x01	; 1
     4e2:	30 e0       	ldi	r19, 0x00	; 0
     4e4:	ae 01       	movw	r20, r28
     4e6:	4f 5f       	subi	r20, 0xFF	; 255
     4e8:	5f 4f       	sbci	r21, 0xFF	; 255
     4ea:	6d e1       	ldi	r22, 0x1D	; 29
     4ec:	c8 01       	movw	r24, r16
     4ee:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>

    // disable all rx addresses
    data = 0;
     4f2:	19 82       	std	Y+1, r1	; 0x01
    nRF24L01_write_register(rf, EN_RXADDR, &data, 1);
     4f4:	21 e0       	ldi	r18, 0x01	; 1
     4f6:	30 e0       	ldi	r19, 0x00	; 0
     4f8:	ae 01       	movw	r20, r28
     4fa:	4f 5f       	subi	r20, 0xFF	; 255
     4fc:	5f 4f       	sbci	r21, 0xFF	; 255
     4fe:	62 e0       	ldi	r22, 0x02	; 2
     500:	c8 01       	movw	r24, r16
     502:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>

	    // disable all rx addresses
    data = 0;
     506:	19 82       	std	Y+1, r1	; 0x01
    nRF24L01_write_register(rf, EN_RXADDR, &data, 1);
     508:	21 e0       	ldi	r18, 0x01	; 1
     50a:	30 e0       	ldi	r19, 0x00	; 0
     50c:	ae 01       	movw	r20, r28
     50e:	4f 5f       	subi	r20, 0xFF	; 255
     510:	5f 4f       	sbci	r21, 0xFF	; 255
     512:	62 e0       	ldi	r22, 0x02	; 2
     514:	c8 01       	movw	r24, r16
     516:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>
    
	// Set RF channel
    data = 0x40;
     51a:	80 e4       	ldi	r24, 0x40	; 64
     51c:	89 83       	std	Y+1, r24	; 0x01
    nRF24L01_write_register(rf, RF_CH, &data, 1);	
     51e:	21 e0       	ldi	r18, 0x01	; 1
     520:	30 e0       	ldi	r19, 0x00	; 0
     522:	ae 01       	movw	r20, r28
     524:	4f 5f       	subi	r20, 0xFF	; 255
     526:	5f 4f       	sbci	r21, 0xFF	; 255
     528:	65 e0       	ldi	r22, 0x05	; 5
     52a:	c8 01       	movw	r24, r16
     52c:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>
	/*
	uncomment Set to 1MBPS
	data = 0;
	nRF24L01_write_register(rf, RF_DR_HIGH, &data, 1)
	*/
}
     530:	0f 90       	pop	r0
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	1f 91       	pop	r17
     538:	0f 91       	pop	r16
     53a:	ff 90       	pop	r15
     53c:	08 95       	ret

0000053e <nRF24L01_clear_transmit_interrupts>:
void nRF24L01_clear_interrupts(nRF24L01 *rf) {
    uint8_t data = _BV(RX_DR) | _BV(TX_DS) | _BV(MAX_RT);
    nRF24L01_write_register(rf, STATUS, &data, 1);
}

void nRF24L01_clear_transmit_interrupts(nRF24L01 *rf) {
     53e:	cf 93       	push	r28
     540:	df 93       	push	r29
     542:	1f 92       	push	r1
     544:	cd b7       	in	r28, 0x3d	; 61
     546:	de b7       	in	r29, 0x3e	; 62
    uint8_t data = _BV(TX_DS) | _BV(MAX_RT);
     548:	20 e3       	ldi	r18, 0x30	; 48
     54a:	29 83       	std	Y+1, r18	; 0x01
    nRF24L01_write_register(rf, STATUS, &data, 1);
     54c:	21 e0       	ldi	r18, 0x01	; 1
     54e:	30 e0       	ldi	r19, 0x00	; 0
     550:	ae 01       	movw	r20, r28
     552:	4f 5f       	subi	r20, 0xFF	; 255
     554:	5f 4f       	sbci	r21, 0xFF	; 255
     556:	67 e0       	ldi	r22, 0x07	; 7
     558:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>
}
     55c:	0f 90       	pop	r0
     55e:	df 91       	pop	r29
     560:	cf 91       	pop	r28
     562:	08 95       	ret

00000564 <nRF24L01_transmit>:
int nRF24L01_pipe_number_received(nRF24L01 *rf) {
    int pipe_number = (rf->status & RX_P_NO_MASK) >> 1;
    return pipe_number <= 5 ? pipe_number : -1;
}

void nRF24L01_transmit(nRF24L01 *rf, void *address, nRF24L01Message *msg) {
     564:	cf 92       	push	r12
     566:	df 92       	push	r13
     568:	ef 92       	push	r14
     56a:	ff 92       	push	r15
     56c:	0f 93       	push	r16
     56e:	1f 93       	push	r17
     570:	cf 93       	push	r28
     572:	df 93       	push	r29
     574:	00 d0       	rcall	.+0      	; 0x576 <nRF24L01_transmit+0x12>
     576:	00 d0       	rcall	.+0      	; 0x578 <nRF24L01_transmit+0x14>
     578:	00 d0       	rcall	.+0      	; 0x57a <nRF24L01_transmit+0x16>
     57a:	cd b7       	in	r28, 0x3d	; 61
     57c:	de b7       	in	r29, 0x3e	; 62
     57e:	8c 01       	movw	r16, r24
     580:	6b 01       	movw	r12, r22
     582:	7a 01       	movw	r14, r20
    nRF24L01_clear_transmit_interrupts(rf);
     584:	0e 94 9f 02 	call	0x53e	; 0x53e <nRF24L01_clear_transmit_interrupts>
    uint8_t addr[5];
    copy_address((uint8_t *)address, addr);
     588:	be 01       	movw	r22, r28
     58a:	6f 5f       	subi	r22, 0xFF	; 255
     58c:	7f 4f       	sbci	r23, 0xFF	; 255
     58e:	c6 01       	movw	r24, r12
     590:	0e 94 32 01 	call	0x264	; 0x264 <copy_address>
    nRF24L01_write_register(rf, TX_ADDR, addr, 5);
     594:	25 e0       	ldi	r18, 0x05	; 5
     596:	30 e0       	ldi	r19, 0x00	; 0
     598:	ae 01       	movw	r20, r28
     59a:	4f 5f       	subi	r20, 0xFF	; 255
     59c:	5f 4f       	sbci	r21, 0xFF	; 255
     59e:	60 e1       	ldi	r22, 0x10	; 16
     5a0:	c8 01       	movw	r24, r16
     5a2:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>
    copy_address((uint8_t *)address, addr);
     5a6:	be 01       	movw	r22, r28
     5a8:	6f 5f       	subi	r22, 0xFF	; 255
     5aa:	7f 4f       	sbci	r23, 0xFF	; 255
     5ac:	c6 01       	movw	r24, r12
     5ae:	0e 94 32 01 	call	0x264	; 0x264 <copy_address>
    nRF24L01_write_register(rf, RX_ADDR_P0, addr, 5);
     5b2:	25 e0       	ldi	r18, 0x05	; 5
     5b4:	30 e0       	ldi	r19, 0x00	; 0
     5b6:	ae 01       	movw	r20, r28
     5b8:	4f 5f       	subi	r20, 0xFF	; 255
     5ba:	5f 4f       	sbci	r21, 0xFF	; 255
     5bc:	6a e0       	ldi	r22, 0x0A	; 10
     5be:	c8 01       	movw	r24, r16
     5c0:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>
    nRF24L01_send_command(rf, W_TX_PAYLOAD, &msg->data, msg->length);
     5c4:	d7 01       	movw	r26, r14
     5c6:	92 96       	adiw	r26, 0x22	; 34
     5c8:	2c 91       	ld	r18, X
     5ca:	30 e0       	ldi	r19, 0x00	; 0
     5cc:	a7 01       	movw	r20, r14
     5ce:	4e 5f       	subi	r20, 0xFE	; 254
     5d0:	5f 4f       	sbci	r21, 0xFF	; 255
     5d2:	60 ea       	ldi	r22, 0xA0	; 160
     5d4:	c8 01       	movw	r24, r16
     5d6:	0e 94 48 01 	call	0x290	; 0x290 <nRF24L01_send_command>
    uint8_t config;
    nRF24L01_read_register(rf, CONFIG, &config, 1);
     5da:	21 e0       	ldi	r18, 0x01	; 1
     5dc:	30 e0       	ldi	r19, 0x00	; 0
     5de:	ae 01       	movw	r20, r28
     5e0:	4a 5f       	subi	r20, 0xFA	; 250
     5e2:	5f 4f       	sbci	r21, 0xFF	; 255
     5e4:	60 e0       	ldi	r22, 0x00	; 0
     5e6:	c8 01       	movw	r24, r16
     5e8:	0e 94 87 01 	call	0x30e	; 0x30e <nRF24L01_read_register>
    config &= ~_BV(PRIM_RX);
     5ec:	8e 81       	ldd	r24, Y+6	; 0x06
     5ee:	8e 7f       	andi	r24, 0xFE	; 254
     5f0:	8e 83       	std	Y+6, r24	; 0x06
    nRF24L01_write_register(rf, CONFIG, &config, 1);
     5f2:	21 e0       	ldi	r18, 0x01	; 1
     5f4:	30 e0       	ldi	r19, 0x00	; 0
     5f6:	ae 01       	movw	r20, r28
     5f8:	4a 5f       	subi	r20, 0xFA	; 250
     5fa:	5f 4f       	sbci	r21, 0xFF	; 255
     5fc:	60 e0       	ldi	r22, 0x00	; 0
     5fe:	c8 01       	movw	r24, r16
     600:	0e 94 83 01 	call	0x306	; 0x306 <nRF24L01_write_register>
     604:	d8 01       	movw	r26, r16
     606:	13 96       	adiw	r26, 0x03	; 3
     608:	ed 91       	ld	r30, X+
     60a:	fc 91       	ld	r31, X
     60c:	14 97       	sbiw	r26, 0x04	; 4
    volatile uint8_t *ddr = pin.port - 1;
    *ddr &= ~_BV(pin.pin);
}

inline static void set_high(gpio_pin pin) {
    *pin.port |= _BV(pin.pin);
     60e:	20 81       	ld	r18, Z
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	15 96       	adiw	r26, 0x05	; 5
     616:	0c 90       	ld	r0, X
     618:	02 c0       	rjmp	.+4      	; 0x61e <nRF24L01_transmit+0xba>
     61a:	88 0f       	add	r24, r24
     61c:	99 1f       	adc	r25, r25
     61e:	0a 94       	dec	r0
     620:	e2 f7       	brpl	.-8      	; 0x61a <nRF24L01_transmit+0xb6>
     622:	82 2b       	or	r24, r18
     624:	80 83       	st	Z, r24
    uint8_t config;
    nRF24L01_read_register(rf, CONFIG, &config, 1);
    config &= ~_BV(PRIM_RX);
    nRF24L01_write_register(rf, CONFIG, &config, 1);
    set_high(rf->ce);
}
     626:	26 96       	adiw	r28, 0x06	; 6
     628:	0f b6       	in	r0, 0x3f	; 63
     62a:	f8 94       	cli
     62c:	de bf       	out	0x3e, r29	; 62
     62e:	0f be       	out	0x3f, r0	; 63
     630:	cd bf       	out	0x3d, r28	; 61
     632:	df 91       	pop	r29
     634:	cf 91       	pop	r28
     636:	1f 91       	pop	r17
     638:	0f 91       	pop	r16
     63a:	ff 90       	pop	r15
     63c:	ef 90       	pop	r14
     63e:	df 90       	pop	r13
     640:	cf 90       	pop	r12
     642:	08 95       	ret

00000644 <enableChannel>:
#include "../header.h"


void enableChannel(int ch)
{
	switch(ch)
     644:	82 30       	cpi	r24, 0x02	; 2
     646:	91 05       	cpc	r25, r1
     648:	a9 f0       	breq	.+42     	; 0x674 <enableChannel+0x30>
     64a:	2c f4       	brge	.+10     	; 0x656 <enableChannel+0x12>
     64c:	00 97       	sbiw	r24, 0x00	; 0
     64e:	49 f0       	breq	.+18     	; 0x662 <enableChannel+0x1e>
     650:	01 97       	sbiw	r24, 0x01	; 1
     652:	59 f0       	breq	.+22     	; 0x66a <enableChannel+0x26>
     654:	08 95       	ret
     656:	83 30       	cpi	r24, 0x03	; 3
     658:	91 05       	cpc	r25, r1
     65a:	89 f0       	breq	.+34     	; 0x67e <enableChannel+0x3a>
     65c:	04 97       	sbiw	r24, 0x04	; 4
     65e:	a1 f0       	breq	.+40     	; 0x688 <enableChannel+0x44>
     660:	08 95       	ret
	{
		case 0:
		PORTD &= ~(S0 | S1 | S2);	// All LOW (check flowchart and/or datasheet for select pin states)
     662:	8b b1       	in	r24, 0x0b	; 11
     664:	87 7c       	andi	r24, 0xC7	; 199
     666:	8b b9       	out	0x0b, r24	; 11
		break;
     668:	08 95       	ret
		case 1:
		PORTD |= S0;
     66a:	5b 9a       	sbi	0x0b, 3	; 11
		PORTD &= ~(S1 | S2);
     66c:	8b b1       	in	r24, 0x0b	; 11
     66e:	8f 7c       	andi	r24, 0xCF	; 207
     670:	8b b9       	out	0x0b, r24	; 11
		break;
     672:	08 95       	ret
		case 2:
		PORTD |= S1;
     674:	5c 9a       	sbi	0x0b, 4	; 11
		PORTD &= ~(S0 | S2);
     676:	8b b1       	in	r24, 0x0b	; 11
     678:	87 7d       	andi	r24, 0xD7	; 215
     67a:	8b b9       	out	0x0b, r24	; 11
		break;
     67c:	08 95       	ret
		case 3:
		PORTD |= (S0 | S1);
     67e:	8b b1       	in	r24, 0x0b	; 11
     680:	88 61       	ori	r24, 0x18	; 24
     682:	8b b9       	out	0x0b, r24	; 11
		PORTD &= ~(S2);
     684:	5d 98       	cbi	0x0b, 5	; 11
		break;
     686:	08 95       	ret
		case 4:
		PORTD |= S2;
     688:	5d 9a       	sbi	0x0b, 5	; 11
		PORTD &= ~(S0 | S1);
     68a:	8b b1       	in	r24, 0x0b	; 11
     68c:	87 7e       	andi	r24, 0xE7	; 231
     68e:	8b b9       	out	0x0b, r24	; 11
     690:	08 95       	ret

00000692 <readCell1>:
#include "../header.h"
#include <avr/io.h>

int readCell1(void)
{
	int cell1 = ReadADC(2);
     692:	82 e0       	ldi	r24, 0x02	; 2
     694:	0e 94 cb 07 	call	0xf96	; 0xf96 <ReadADC>
	return (cell1);
}
     698:	08 95       	ret

0000069a <BME280_write>:
	if (failed){
		return BME280_I2C_FAIL;
	}
	
	return 0;
}
     69a:	ef 92       	push	r14
     69c:	ff 92       	push	r15
     69e:	0f 93       	push	r16
     6a0:	1f 93       	push	r17
     6a2:	cf 93       	push	r28
     6a4:	df 93       	push	r29
     6a6:	e8 2e       	mov	r14, r24
     6a8:	d9 2f       	mov	r29, r25
     6aa:	f6 2e       	mov	r15, r22
     6ac:	c4 2f       	mov	r28, r20
     6ae:	8c ee       	ldi	r24, 0xEC	; 236
     6b0:	0e 94 68 07 	call	0xed0	; 0xed0 <i2c_start>
     6b4:	81 11       	cpse	r24, r1
     6b6:	1d c0       	rjmp	.+58     	; 0x6f2 <BME280_write+0x58>
     6b8:	ff 20       	and	r15, r15
     6ba:	b9 f0       	breq	.+46     	; 0x6ea <BME280_write+0x50>
     6bc:	0e 2d       	mov	r16, r14
     6be:	1d 2f       	mov	r17, r29
     6c0:	fc 0e       	add	r15, r28
     6c2:	d1 e0       	ldi	r29, 0x01	; 1
     6c4:	dc 0f       	add	r29, r28
     6c6:	8c 2f       	mov	r24, r28
     6c8:	0e 94 9b 07 	call	0xf36	; 0xf36 <i2c_write>
     6cc:	c8 2f       	mov	r28, r24
     6ce:	f8 01       	movw	r30, r16
     6d0:	81 91       	ld	r24, Z+
     6d2:	8f 01       	movw	r16, r30
     6d4:	0e 94 9b 07 	call	0xf36	; 0xf36 <i2c_write>
     6d8:	8c 2b       	or	r24, r28
     6da:	21 f0       	breq	.+8      	; 0x6e4 <BME280_write+0x4a>
     6dc:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_stop>
     6e0:	81 e0       	ldi	r24, 0x01	; 1
     6e2:	08 c0       	rjmp	.+16     	; 0x6f4 <BME280_write+0x5a>
     6e4:	cd 2f       	mov	r28, r29
     6e6:	df 11       	cpse	r29, r15
     6e8:	ec cf       	rjmp	.-40     	; 0x6c2 <BME280_write+0x28>
     6ea:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_stop>
     6ee:	80 e0       	ldi	r24, 0x00	; 0
     6f0:	01 c0       	rjmp	.+2      	; 0x6f4 <BME280_write+0x5a>
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	df 91       	pop	r29
     6f6:	cf 91       	pop	r28
     6f8:	1f 91       	pop	r17
     6fa:	0f 91       	pop	r16
     6fc:	ff 90       	pop	r15
     6fe:	ef 90       	pop	r14
     700:	08 95       	ret

00000702 <BME280_read>:
     702:	cf 92       	push	r12
     704:	df 92       	push	r13
     706:	ef 92       	push	r14
     708:	ff 92       	push	r15
     70a:	0f 93       	push	r16
     70c:	1f 93       	push	r17
     70e:	cf 93       	push	r28
     710:	df 93       	push	r29
     712:	6c 01       	movw	r12, r24
     714:	e6 2e       	mov	r14, r22
     716:	c4 2f       	mov	r28, r20
     718:	8c ee       	ldi	r24, 0xEC	; 236
     71a:	0e 94 68 07 	call	0xed0	; 0xed0 <i2c_start>
     71e:	81 11       	cpse	r24, r1
     720:	2f c0       	rjmp	.+94     	; 0x780 <BME280_read+0x7e>
     722:	8c 2f       	mov	r24, r28
     724:	0e 94 9b 07 	call	0xf36	; 0xf36 <i2c_write>
     728:	c8 2f       	mov	r28, r24
     72a:	8d ee       	ldi	r24, 0xED	; 237
     72c:	0e 94 8f 07 	call	0xf1e	; 0xf1e <i2c_rep_start>
     730:	8c 2b       	or	r24, r28
     732:	49 f4       	brne	.+18     	; 0x746 <BME280_read+0x44>
     734:	f1 2c       	mov	r15, r1
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	e8 1a       	sub	r14, r24
     73a:	f1 08       	sbc	r15, r1
     73c:	1e 14       	cp	r1, r14
     73e:	1f 04       	cpc	r1, r15
     740:	34 f0       	brlt	.+12     	; 0x74e <BME280_read+0x4c>
     742:	c0 e0       	ldi	r28, 0x00	; 0
     744:	12 c0       	rjmp	.+36     	; 0x76a <BME280_read+0x68>
     746:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_stop>
     74a:	81 e0       	ldi	r24, 0x01	; 1
     74c:	1a c0       	rjmp	.+52     	; 0x782 <BME280_read+0x80>
     74e:	c0 e0       	ldi	r28, 0x00	; 0
     750:	86 01       	movw	r16, r12
     752:	0c 0f       	add	r16, r28
     754:	11 1d       	adc	r17, r1
     756:	0e 94 ad 07 	call	0xf5a	; 0xf5a <i2c_readAck>
     75a:	f8 01       	movw	r30, r16
     75c:	80 83       	st	Z, r24
     75e:	cf 5f       	subi	r28, 0xFF	; 255
     760:	8c 2f       	mov	r24, r28
     762:	90 e0       	ldi	r25, 0x00	; 0
     764:	8e 15       	cp	r24, r14
     766:	9f 05       	cpc	r25, r15
     768:	9c f3       	brlt	.-26     	; 0x750 <BME280_read+0x4e>
     76a:	c6 01       	movw	r24, r12
     76c:	8c 0f       	add	r24, r28
     76e:	91 1d       	adc	r25, r1
     770:	ec 01       	movw	r28, r24
     772:	0e 94 b8 07 	call	0xf70	; 0xf70 <i2c_readNak>
     776:	88 83       	st	Y, r24
     778:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_stop>
     77c:	80 e0       	ldi	r24, 0x00	; 0
     77e:	01 c0       	rjmp	.+2      	; 0x782 <BME280_read+0x80>
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	df 91       	pop	r29
     784:	cf 91       	pop	r28
     786:	1f 91       	pop	r17
     788:	0f 91       	pop	r16
     78a:	ff 90       	pop	r15
     78c:	ef 90       	pop	r14
     78e:	df 90       	pop	r13
     790:	cf 90       	pop	r12
     792:	08 95       	ret

00000794 <BME280_waitfor_status>:
     794:	0f 93       	push	r16
     796:	1f 93       	push	r17
     798:	cf 93       	push	r28
     79a:	df 93       	push	r29
     79c:	1f 92       	push	r1
     79e:	cd b7       	in	r28, 0x3d	; 61
     7a0:	de b7       	in	r29, 0x3e	; 62
     7a2:	08 2f       	mov	r16, r24
     7a4:	14 e6       	ldi	r17, 0x64	; 100
     7a6:	43 ef       	ldi	r20, 0xF3	; 243
     7a8:	61 e0       	ldi	r22, 0x01	; 1
     7aa:	ce 01       	movw	r24, r28
     7ac:	01 96       	adiw	r24, 0x01	; 1
     7ae:	0e 94 81 03 	call	0x702	; 0x702 <BME280_read>
     7b2:	81 11       	cpse	r24, r1
     7b4:	07 c0       	rjmp	.+14     	; 0x7c4 <BME280_waitfor_status+0x30>
     7b6:	89 81       	ldd	r24, Y+1	; 0x01
     7b8:	80 23       	and	r24, r16
     7ba:	29 f0       	breq	.+10     	; 0x7c6 <BME280_waitfor_status+0x32>
     7bc:	11 50       	subi	r17, 0x01	; 1
     7be:	99 f7       	brne	.-26     	; 0x7a6 <BME280_waitfor_status+0x12>
     7c0:	82 e0       	ldi	r24, 0x02	; 2
     7c2:	01 c0       	rjmp	.+2      	; 0x7c6 <BME280_waitfor_status+0x32>
     7c4:	81 e0       	ldi	r24, 0x01	; 1
     7c6:	0f 90       	pop	r0
     7c8:	df 91       	pop	r29
     7ca:	cf 91       	pop	r28
     7cc:	1f 91       	pop	r17
     7ce:	0f 91       	pop	r16
     7d0:	08 95       	ret

000007d2 <BME280_readout>:

uint8_t BME280_readout(int32_t* temp_p, uint32_t* press_p, uint32_t* hum_p){
     7d2:	2f 92       	push	r2
     7d4:	3f 92       	push	r3
     7d6:	4f 92       	push	r4
     7d8:	5f 92       	push	r5
     7da:	6f 92       	push	r6
     7dc:	7f 92       	push	r7
     7de:	8f 92       	push	r8
     7e0:	9f 92       	push	r9
     7e2:	af 92       	push	r10
     7e4:	bf 92       	push	r11
     7e6:	cf 92       	push	r12
     7e8:	df 92       	push	r13
     7ea:	ef 92       	push	r14
     7ec:	ff 92       	push	r15
     7ee:	0f 93       	push	r16
     7f0:	1f 93       	push	r17
     7f2:	cf 93       	push	r28
     7f4:	df 93       	push	r29
     7f6:	cd b7       	in	r28, 0x3d	; 61
     7f8:	de b7       	in	r29, 0x3e	; 62
     7fa:	69 97       	sbiw	r28, 0x19	; 25
     7fc:	0f b6       	in	r0, 0x3f	; 63
     7fe:	f8 94       	cli
     800:	de bf       	out	0x3e, r29	; 62
     802:	0f be       	out	0x3f, r0	; 63
     804:	cd bf       	out	0x3d, r28	; 61
     806:	7c 01       	movw	r14, r24
     808:	1b 01       	movw	r2, r22
     80a:	5b 87       	std	Y+11, r21	; 0x0b
     80c:	4a 87       	std	Y+10, r20	; 0x0a

	uint8_t failed = 0;
	
	//Messung triggern wenn sleep mode statt normal mode
	uint8_t ctrl_meas;
	failed |= BME280_read(&ctrl_meas, 1, 0xF4);
     80e:	44 ef       	ldi	r20, 0xF4	; 244
     810:	61 e0       	ldi	r22, 0x01	; 1
     812:	ce 01       	movw	r24, r28
     814:	01 96       	adiw	r24, 0x01	; 1
     816:	0e 94 81 03 	call	0x702	; 0x702 <BME280_read>
	if (failed){
     81a:	81 11       	cpse	r24, r1
     81c:	38 c3       	rjmp	.+1648   	; 0xe8e <__stack+0x58f>
		return BME280_I2C_FAIL;
	}
	if ((ctrl_meas & 0x03) == BME280_MODE_SLEEP){
     81e:	89 81       	ldd	r24, Y+1	; 0x01
     820:	98 2f       	mov	r25, r24
     822:	93 70       	andi	r25, 0x03	; 3
     824:	79 f4       	brne	.+30     	; 0x844 <BME280_readout+0x72>
		ctrl_meas |= BME280_MODE_FORCE;
     826:	81 60       	ori	r24, 0x01	; 1
     828:	89 83       	std	Y+1, r24	; 0x01
		failed |= BME280_write(&ctrl_meas, 1, 0xF4);
     82a:	44 ef       	ldi	r20, 0xF4	; 244
     82c:	61 e0       	ldi	r22, 0x01	; 1
     82e:	ce 01       	movw	r24, r28
     830:	01 96       	adiw	r24, 0x01	; 1
     832:	0e 94 4d 03 	call	0x69a	; 0x69a <BME280_write>
		if (failed){
     836:	81 11       	cpse	r24, r1
     838:	2c c3       	rjmp	.+1624   	; 0xe92 <__stack+0x593>
			return BME280_I2C_FAIL;
		}
		//warten nach anstoﬂen der Messung
		failed |= BME280_waitfor_status(BME_280_STAT_MEASURING);
     83a:	88 e0       	ldi	r24, 0x08	; 8
     83c:	0e 94 ca 03 	call	0x794	; 0x794 <BME280_waitfor_status>
		if (failed){
     840:	81 11       	cpse	r24, r1
     842:	29 c3       	rjmp	.+1618   	; 0xe96 <__stack+0x597>
		}
	}
	
	
	uint8_t measurebytes[8];
	failed |= BME280_read(measurebytes, 8, 0xF7);
     844:	47 ef       	ldi	r20, 0xF7	; 247
     846:	68 e0       	ldi	r22, 0x08	; 8
     848:	ce 01       	movw	r24, r28
     84a:	02 96       	adiw	r24, 0x02	; 2
     84c:	0e 94 81 03 	call	0x702	; 0x702 <BME280_read>
     850:	18 2f       	mov	r17, r24
	if (failed){
     852:	81 11       	cpse	r24, r1
     854:	22 c3       	rjmp	.+1604   	; 0xe9a <__stack+0x59b>
		return BME280_I2C_FAIL;
	}
	
	int32_t press = (int32_t)(((uint32_t)measurebytes[0]<<12) | ((uint32_t)measurebytes[1]<<4) | (uint32_t)measurebytes[2] >> 4);
     856:	0a 81       	ldd	r16, Y+2	; 0x02
     858:	eb 81       	ldd	r30, Y+3	; 0x03
     85a:	e8 8f       	std	Y+24, r30	; 0x18
     85c:	fc 81       	ldd	r31, Y+4	; 0x04
     85e:	f9 8f       	std	Y+25, r31	; 0x19
	int32_t temp  = (int32_t)(((uint32_t)measurebytes[3]<<12) | ((uint32_t)measurebytes[4]<<4) | (uint32_t)measurebytes[5] >> 4);
     860:	2d 81       	ldd	r18, Y+5	; 0x05
     862:	82 2f       	mov	r24, r18
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	a0 e0       	ldi	r26, 0x00	; 0
     868:	b0 e0       	ldi	r27, 0x00	; 0
     86a:	ac 01       	movw	r20, r24
     86c:	bd 01       	movw	r22, r26
     86e:	03 2e       	mov	r0, r19
     870:	3c e0       	ldi	r19, 0x0C	; 12
     872:	44 0f       	add	r20, r20
     874:	55 1f       	adc	r21, r21
     876:	66 1f       	adc	r22, r22
     878:	77 1f       	adc	r23, r23
     87a:	3a 95       	dec	r19
     87c:	d1 f7       	brne	.-12     	; 0x872 <BME280_readout+0xa0>
     87e:	30 2d       	mov	r19, r0
     880:	8e 81       	ldd	r24, Y+6	; 0x06
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	a0 e0       	ldi	r26, 0x00	; 0
     886:	b0 e0       	ldi	r27, 0x00	; 0
     888:	88 0f       	add	r24, r24
     88a:	99 1f       	adc	r25, r25
     88c:	aa 1f       	adc	r26, r26
     88e:	bb 1f       	adc	r27, r27
     890:	88 0f       	add	r24, r24
     892:	99 1f       	adc	r25, r25
     894:	aa 1f       	adc	r26, r26
     896:	bb 1f       	adc	r27, r27
     898:	88 0f       	add	r24, r24
     89a:	99 1f       	adc	r25, r25
     89c:	aa 1f       	adc	r26, r26
     89e:	bb 1f       	adc	r27, r27
     8a0:	88 0f       	add	r24, r24
     8a2:	99 1f       	adc	r25, r25
     8a4:	aa 1f       	adc	r26, r26
     8a6:	bb 1f       	adc	r27, r27
     8a8:	48 2b       	or	r20, r24
     8aa:	59 2b       	or	r21, r25
     8ac:	6a 2b       	or	r22, r26
     8ae:	7b 2b       	or	r23, r27
     8b0:	8f 81       	ldd	r24, Y+7	; 0x07
     8b2:	82 95       	swap	r24
     8b4:	8f 70       	andi	r24, 0x0F	; 15
     8b6:	2a 01       	movw	r4, r20
     8b8:	3b 01       	movw	r6, r22
     8ba:	48 2a       	or	r4, r24
	int32_t hum   = (int32_t)(((uint32_t)measurebytes[6]<<8)  | ((uint32_t)measurebytes[7]));
     8bc:	88 85       	ldd	r24, Y+8	; 0x08
     8be:	90 e0       	ldi	r25, 0x00	; 0
     8c0:	a0 e0       	ldi	r26, 0x00	; 0
     8c2:	b0 e0       	ldi	r27, 0x00	; 0
     8c4:	ba 2f       	mov	r27, r26
     8c6:	a9 2f       	mov	r26, r25
     8c8:	98 2f       	mov	r25, r24
     8ca:	88 27       	eor	r24, r24
     8cc:	69 85       	ldd	r22, Y+9	; 0x09
     8ce:	9c 01       	movw	r18, r24
     8d0:	ad 01       	movw	r20, r26
     8d2:	26 2b       	or	r18, r22
     8d4:	2c 8b       	std	Y+20, r18	; 0x14
     8d6:	3d 8b       	std	Y+21, r19	; 0x15
     8d8:	4e 8b       	std	Y+22, r20	; 0x16
     8da:	5f 8b       	std	Y+23, r21	; 0x17
}

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of ì5123î equals 51.23 DegC.
static int32_t BME280_compensate_T_int32(int32_t adc_T){
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
     8dc:	80 91 61 01 	lds	r24, 0x0161	; 0x800161 <dig_T1>
     8e0:	90 91 62 01 	lds	r25, 0x0162	; 0x800162 <dig_T1+0x1>
     8e4:	a0 e0       	ldi	r26, 0x00	; 0
     8e6:	b0 e0       	ldi	r27, 0x00	; 0
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
     8e8:	53 01       	movw	r10, r6
     8ea:	42 01       	movw	r8, r4
     8ec:	68 94       	set
     8ee:	13 f8       	bld	r1, 3
     8f0:	b5 94       	asr	r11
     8f2:	a7 94       	ror	r10
     8f4:	97 94       	ror	r9
     8f6:	87 94       	ror	r8
     8f8:	16 94       	lsr	r1
     8fa:	d1 f7       	brne	.-12     	; 0x8f0 <BME280_readout+0x11e>
     8fc:	88 1a       	sub	r8, r24
     8fe:	99 0a       	sbc	r9, r25
     900:	aa 0a       	sbc	r10, r26
     902:	bb 0a       	sbc	r11, r27
	t_fine = var1 + var2;
     904:	b3 01       	movw	r22, r6
     906:	a2 01       	movw	r20, r4
     908:	68 94       	set
     90a:	12 f8       	bld	r1, 2
     90c:	75 95       	asr	r23
     90e:	67 95       	ror	r22
     910:	57 95       	ror	r21
     912:	47 95       	ror	r20
     914:	16 94       	lsr	r1
     916:	d1 f7       	brne	.-12     	; 0x90c <__stack+0xd>
     918:	88 0f       	add	r24, r24
     91a:	99 1f       	adc	r25, r25
     91c:	aa 1f       	adc	r26, r26
     91e:	bb 1f       	adc	r27, r27
     920:	9a 01       	movw	r18, r20
     922:	ab 01       	movw	r20, r22
     924:	28 1b       	sub	r18, r24
     926:	39 0b       	sbc	r19, r25
     928:	4a 0b       	sbc	r20, r26
     92a:	5b 0b       	sbc	r21, r27
     92c:	a0 91 5f 01 	lds	r26, 0x015F	; 0x80015f <dig_T2>
     930:	b0 91 60 01 	lds	r27, 0x0160	; 0x800160 <dig_T2+0x1>
     934:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     938:	2b 01       	movw	r4, r22
     93a:	3c 01       	movw	r6, r24
     93c:	03 2e       	mov	r0, r19
     93e:	3b e0       	ldi	r19, 0x0B	; 11
     940:	75 94       	asr	r7
     942:	67 94       	ror	r6
     944:	57 94       	ror	r5
     946:	47 94       	ror	r4
     948:	3a 95       	dec	r19
     94a:	d1 f7       	brne	.-12     	; 0x940 <__stack+0x41>
     94c:	30 2d       	mov	r19, r0
     94e:	a5 01       	movw	r20, r10
     950:	94 01       	movw	r18, r8
     952:	c5 01       	movw	r24, r10
     954:	b4 01       	movw	r22, r8
     956:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <__mulsi3>
     95a:	9b 01       	movw	r18, r22
     95c:	ac 01       	movw	r20, r24
     95e:	01 2e       	mov	r0, r17
     960:	1c e0       	ldi	r17, 0x0C	; 12
     962:	55 95       	asr	r21
     964:	47 95       	ror	r20
     966:	37 95       	ror	r19
     968:	27 95       	ror	r18
     96a:	1a 95       	dec	r17
     96c:	d1 f7       	brne	.-12     	; 0x962 <__stack+0x63>
     96e:	10 2d       	mov	r17, r0
     970:	a0 91 5d 01 	lds	r26, 0x015D	; 0x80015d <dig_T3>
     974:	b0 91 5e 01 	lds	r27, 0x015E	; 0x80015e <dig_T3+0x1>
     978:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     97c:	dc 01       	movw	r26, r24
     97e:	cb 01       	movw	r24, r22
     980:	07 2e       	mov	r0, r23
     982:	7e e0       	ldi	r23, 0x0E	; 14
     984:	b5 95       	asr	r27
     986:	a7 95       	ror	r26
     988:	97 95       	ror	r25
     98a:	87 95       	ror	r24
     98c:	7a 95       	dec	r23
     98e:	d1 f7       	brne	.-12     	; 0x984 <__stack+0x85>
     990:	70 2d       	mov	r23, r0
     992:	48 0e       	add	r4, r24
     994:	59 1e       	adc	r5, r25
     996:	6a 1e       	adc	r6, r26
     998:	7b 1e       	adc	r7, r27
     99a:	40 92 3e 01 	sts	0x013E, r4	; 0x80013e <__data_end>
     99e:	50 92 3f 01 	sts	0x013F, r5	; 0x80013f <__data_end+0x1>
     9a2:	60 92 40 01 	sts	0x0140, r6	; 0x800140 <__data_end+0x2>
     9a6:	70 92 41 01 	sts	0x0141, r7	; 0x800141 <__data_end+0x3>
	
	int32_t press = (int32_t)(((uint32_t)measurebytes[0]<<12) | ((uint32_t)measurebytes[1]<<4) | (uint32_t)measurebytes[2] >> 4);
	int32_t temp  = (int32_t)(((uint32_t)measurebytes[3]<<12) | ((uint32_t)measurebytes[4]<<4) | (uint32_t)measurebytes[5] >> 4);
	int32_t hum   = (int32_t)(((uint32_t)measurebytes[6]<<8)  | ((uint32_t)measurebytes[7]));
	
	*temp_p  = BME280_compensate_T_int32(temp);
     9aa:	d3 01       	movw	r26, r6
     9ac:	c2 01       	movw	r24, r4
     9ae:	88 0f       	add	r24, r24
     9b0:	99 1f       	adc	r25, r25
     9b2:	aa 1f       	adc	r26, r26
     9b4:	bb 1f       	adc	r27, r27
     9b6:	88 0f       	add	r24, r24
     9b8:	99 1f       	adc	r25, r25
     9ba:	aa 1f       	adc	r26, r26
     9bc:	bb 1f       	adc	r27, r27
     9be:	84 0d       	add	r24, r4
     9c0:	95 1d       	adc	r25, r5
     9c2:	a6 1d       	adc	r26, r6
     9c4:	b7 1d       	adc	r27, r7
     9c6:	80 58       	subi	r24, 0x80	; 128
     9c8:	9f 4f       	sbci	r25, 0xFF	; 255
     9ca:	af 4f       	sbci	r26, 0xFF	; 255
     9cc:	bf 4f       	sbci	r27, 0xFF	; 255
     9ce:	89 2f       	mov	r24, r25
     9d0:	9a 2f       	mov	r25, r26
     9d2:	ab 2f       	mov	r26, r27
     9d4:	bb 27       	eor	r27, r27
     9d6:	a7 fd       	sbrc	r26, 7
     9d8:	ba 95       	dec	r27
     9da:	f7 01       	movw	r30, r14
     9dc:	80 83       	st	Z, r24
     9de:	91 83       	std	Z+1, r25	; 0x01
     9e0:	a2 83       	std	Z+2, r26	; 0x02
     9e2:	b3 83       	std	Z+3, r27	; 0x03
	
// Returns pressure in Pa as unsigned 32 bit integer. Output value of ì96386î equals 96386 Pa = 963.86 hPa
static uint32_t BME280_compensate_P_int32(int32_t adc_P){
	int32_t var1, var2;
	uint32_t p;
	var1 = (((int32_t)t_fine)>>1) - (int32_t)64000;
     9e4:	53 01       	movw	r10, r6
     9e6:	42 01       	movw	r8, r4
     9e8:	b5 94       	asr	r11
     9ea:	a7 94       	ror	r10
     9ec:	97 94       	ror	r9
     9ee:	87 94       	ror	r8
     9f0:	fa ef       	ldi	r31, 0xFA	; 250
     9f2:	9f 1a       	sub	r9, r31
     9f4:	a1 08       	sbc	r10, r1
     9f6:	b1 08       	sbc	r11, r1
	var2 = (((var1>>2) * (var1>>2)) >> 11 ) * ((int32_t)dig_P6);
     9f8:	c5 01       	movw	r24, r10
     9fa:	b4 01       	movw	r22, r8
     9fc:	95 95       	asr	r25
     9fe:	87 95       	ror	r24
     a00:	77 95       	ror	r23
     a02:	67 95       	ror	r22
     a04:	95 95       	asr	r25
     a06:	87 95       	ror	r24
     a08:	77 95       	ror	r23
     a0a:	67 95       	ror	r22
     a0c:	9b 01       	movw	r18, r22
     a0e:	ac 01       	movw	r20, r24
     a10:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <__mulsi3>
     a14:	6c 87       	std	Y+12, r22	; 0x0c
     a16:	7d 87       	std	Y+13, r23	; 0x0d
     a18:	8e 87       	std	Y+14, r24	; 0x0e
     a1a:	9f 87       	std	Y+15, r25	; 0x0f
	var2 = var2 + ((var1*((int32_t)dig_P5))<<1);
	var2 = (var2>>2)+(((int32_t)dig_P4)<<16);
	var1 = (((dig_P3 * (((var1>>2) * (var1>>2)) >> 13 )) >> 3) + ((((int32_t)dig_P2) * var1)>>1))>>18;
     a1c:	a0 91 57 01 	lds	r26, 0x0157	; 0x800157 <dig_P3>
     a20:	b0 91 58 01 	lds	r27, 0x0158	; 0x800158 <dig_P3+0x1>
     a24:	9b 01       	movw	r18, r22
     a26:	ac 01       	movw	r20, r24
     a28:	01 2e       	mov	r0, r17
     a2a:	1d e0       	ldi	r17, 0x0D	; 13
     a2c:	55 95       	asr	r21
     a2e:	47 95       	ror	r20
     a30:	37 95       	ror	r19
     a32:	27 95       	ror	r18
     a34:	1a 95       	dec	r17
     a36:	d1 f7       	brne	.-12     	; 0xa2c <__stack+0x12d>
     a38:	10 2d       	mov	r17, r0
     a3a:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     a3e:	6b 01       	movw	r12, r22
     a40:	7c 01       	movw	r14, r24
     a42:	68 94       	set
     a44:	12 f8       	bld	r1, 2
     a46:	f5 94       	asr	r15
     a48:	e7 94       	ror	r14
     a4a:	d7 94       	ror	r13
     a4c:	c7 94       	ror	r12
     a4e:	16 94       	lsr	r1
     a50:	d1 f7       	brne	.-12     	; 0xa46 <__stack+0x147>
     a52:	a0 91 59 01 	lds	r26, 0x0159	; 0x800159 <dig_P2>
     a56:	b0 91 5a 01 	lds	r27, 0x015A	; 0x80015a <dig_P2+0x1>
     a5a:	a5 01       	movw	r20, r10
     a5c:	94 01       	movw	r18, r8
     a5e:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     a62:	dc 01       	movw	r26, r24
     a64:	cb 01       	movw	r24, r22
     a66:	b5 95       	asr	r27
     a68:	a7 95       	ror	r26
     a6a:	97 95       	ror	r25
     a6c:	87 95       	ror	r24
     a6e:	8c 0d       	add	r24, r12
     a70:	9d 1d       	adc	r25, r13
     a72:	ae 1d       	adc	r26, r14
     a74:	bf 1d       	adc	r27, r15
	var1 =((((32768L+var1))*((int32_t)dig_P1))>>15);
     a76:	07 2e       	mov	r0, r23
     a78:	72 e1       	ldi	r23, 0x12	; 18
     a7a:	b5 95       	asr	r27
     a7c:	a7 95       	ror	r26
     a7e:	97 95       	ror	r25
     a80:	87 95       	ror	r24
     a82:	7a 95       	dec	r23
     a84:	d1 f7       	brne	.-12     	; 0xa7a <__stack+0x17b>
     a86:	70 2d       	mov	r23, r0
     a88:	9c 01       	movw	r18, r24
     a8a:	ad 01       	movw	r20, r26
     a8c:	30 58       	subi	r19, 0x80	; 128
     a8e:	4f 4f       	sbci	r20, 0xFF	; 255
     a90:	5f 4f       	sbci	r21, 0xFF	; 255
     a92:	a0 91 5b 01 	lds	r26, 0x015B	; 0x80015b <dig_P1>
     a96:	b0 91 5c 01 	lds	r27, 0x015C	; 0x80015c <dig_P1+0x1>
     a9a:	0e 94 af 0b 	call	0x175e	; 0x175e <__muluhisi3>
     a9e:	9b 01       	movw	r18, r22
     aa0:	ac 01       	movw	r20, r24
     aa2:	01 2e       	mov	r0, r17
     aa4:	1f e0       	ldi	r17, 0x0F	; 15
     aa6:	55 95       	asr	r21
     aa8:	47 95       	ror	r20
     aaa:	37 95       	ror	r19
     aac:	27 95       	ror	r18
     aae:	1a 95       	dec	r17
     ab0:	d1 f7       	brne	.-12     	; 0xaa6 <__stack+0x1a7>
     ab2:	10 2d       	mov	r17, r0
     ab4:	28 8b       	std	Y+16, r18	; 0x10
     ab6:	39 8b       	std	Y+17, r19	; 0x11
     ab8:	4a 8b       	std	Y+18, r20	; 0x12
     aba:	5b 8b       	std	Y+19, r21	; 0x13
	if (var1 == 0){
     abc:	23 2b       	or	r18, r19
     abe:	24 2b       	or	r18, r20
     ac0:	25 2b       	or	r18, r21
     ac2:	09 f4       	brne	.+2      	; 0xac6 <__stack+0x1c7>
     ac4:	fa c0       	rjmp	.+500    	; 0xcba <__stack+0x3bb>
// Returns pressure in Pa as unsigned 32 bit integer. Output value of ì96386î equals 96386 Pa = 963.86 hPa
static uint32_t BME280_compensate_P_int32(int32_t adc_P){
	int32_t var1, var2;
	uint32_t p;
	var1 = (((int32_t)t_fine)>>1) - (int32_t)64000;
	var2 = (((var1>>2) * (var1>>2)) >> 11 ) * ((int32_t)dig_P6);
     ac6:	2c 85       	ldd	r18, Y+12	; 0x0c
     ac8:	3d 85       	ldd	r19, Y+13	; 0x0d
     aca:	4e 85       	ldd	r20, Y+14	; 0x0e
     acc:	5f 85       	ldd	r21, Y+15	; 0x0f
     ace:	01 2e       	mov	r0, r17
     ad0:	1b e0       	ldi	r17, 0x0B	; 11
     ad2:	55 95       	asr	r21
     ad4:	47 95       	ror	r20
     ad6:	37 95       	ror	r19
     ad8:	27 95       	ror	r18
     ada:	1a 95       	dec	r17
     adc:	d1 f7       	brne	.-12     	; 0xad2 <__stack+0x1d3>
     ade:	10 2d       	mov	r17, r0
     ae0:	a0 91 51 01 	lds	r26, 0x0151	; 0x800151 <dig_P6>
     ae4:	b0 91 52 01 	lds	r27, 0x0152	; 0x800152 <dig_P6+0x1>
     ae8:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     aec:	6b 01       	movw	r12, r22
     aee:	7c 01       	movw	r14, r24
	var2 = var2 + ((var1*((int32_t)dig_P5))<<1);
	var2 = (var2>>2)+(((int32_t)dig_P4)<<16);
     af0:	a0 91 53 01 	lds	r26, 0x0153	; 0x800153 <dig_P5>
     af4:	b0 91 54 01 	lds	r27, 0x0154	; 0x800154 <dig_P5+0x1>
     af8:	a5 01       	movw	r20, r10
     afa:	94 01       	movw	r18, r8
     afc:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     b00:	dc 01       	movw	r26, r24
     b02:	cb 01       	movw	r24, r22
     b04:	88 0f       	add	r24, r24
     b06:	99 1f       	adc	r25, r25
     b08:	aa 1f       	adc	r26, r26
     b0a:	bb 1f       	adc	r27, r27
     b0c:	c8 0e       	add	r12, r24
     b0e:	d9 1e       	adc	r13, r25
     b10:	ea 1e       	adc	r14, r26
     b12:	fb 1e       	adc	r15, r27
     b14:	f5 94       	asr	r15
     b16:	e7 94       	ror	r14
     b18:	d7 94       	ror	r13
     b1a:	c7 94       	ror	r12
     b1c:	f5 94       	asr	r15
     b1e:	e7 94       	ror	r14
     b20:	d7 94       	ror	r13
     b22:	c7 94       	ror	r12
	var1 = (((dig_P3 * (((var1>>2) * (var1>>2)) >> 13 )) >> 3) + ((((int32_t)dig_P2) * var1)>>1))>>18;
	var1 =((((32768L+var1))*((int32_t)dig_P1))>>15);
	if (var1 == 0){
		return 0; // avoid exception caused by division by zero
	}
	p = (((uint32_t)(((int32_t)1048576)-adc_P)-(var2>>12)))*3125L;
     b24:	e8 8d       	ldd	r30, Y+24	; 0x18
     b26:	8e 2f       	mov	r24, r30
     b28:	90 e0       	ldi	r25, 0x00	; 0
     b2a:	a0 e0       	ldi	r26, 0x00	; 0
     b2c:	b0 e0       	ldi	r27, 0x00	; 0
     b2e:	88 0f       	add	r24, r24
     b30:	99 1f       	adc	r25, r25
     b32:	aa 1f       	adc	r26, r26
     b34:	bb 1f       	adc	r27, r27
     b36:	88 0f       	add	r24, r24
     b38:	99 1f       	adc	r25, r25
     b3a:	aa 1f       	adc	r26, r26
     b3c:	bb 1f       	adc	r27, r27
     b3e:	88 0f       	add	r24, r24
     b40:	99 1f       	adc	r25, r25
     b42:	aa 1f       	adc	r26, r26
     b44:	bb 1f       	adc	r27, r27
     b46:	88 0f       	add	r24, r24
     b48:	99 1f       	adc	r25, r25
     b4a:	aa 1f       	adc	r26, r26
     b4c:	bb 1f       	adc	r27, r27
     b4e:	f9 8d       	ldd	r31, Y+25	; 0x19
     b50:	f2 95       	swap	r31
     b52:	ff 70       	andi	r31, 0x0F	; 15
     b54:	8f 2b       	or	r24, r31
     b56:	40 2f       	mov	r20, r16
     b58:	50 e0       	ldi	r21, 0x00	; 0
     b5a:	60 e0       	ldi	r22, 0x00	; 0
     b5c:	70 e0       	ldi	r23, 0x00	; 0
     b5e:	03 2e       	mov	r0, r19
     b60:	3c e0       	ldi	r19, 0x0C	; 12
     b62:	44 0f       	add	r20, r20
     b64:	55 1f       	adc	r21, r21
     b66:	66 1f       	adc	r22, r22
     b68:	77 1f       	adc	r23, r23
     b6a:	3a 95       	dec	r19
     b6c:	d1 f7       	brne	.-12     	; 0xb62 <__stack+0x263>
     b6e:	30 2d       	mov	r19, r0
     b70:	84 2b       	or	r24, r20
     b72:	95 2b       	or	r25, r21
     b74:	a6 2b       	or	r26, r22
     b76:	b7 2b       	or	r27, r23
     b78:	40 91 55 01 	lds	r20, 0x0155	; 0x800155 <dig_P4>
     b7c:	50 91 56 01 	lds	r21, 0x0156	; 0x800156 <dig_P4+0x1>
     b80:	05 2e       	mov	r0, r21
     b82:	00 0c       	add	r0, r0
     b84:	66 0b       	sbc	r22, r22
     b86:	77 0b       	sbc	r23, r23
     b88:	ba 01       	movw	r22, r20
     b8a:	55 27       	eor	r21, r21
     b8c:	44 27       	eor	r20, r20
     b8e:	4c 0d       	add	r20, r12
     b90:	5d 1d       	adc	r21, r13
     b92:	6e 1d       	adc	r22, r14
     b94:	7f 1d       	adc	r23, r15
     b96:	03 2e       	mov	r0, r19
     b98:	3c e0       	ldi	r19, 0x0C	; 12
     b9a:	75 95       	asr	r23
     b9c:	67 95       	ror	r22
     b9e:	57 95       	ror	r21
     ba0:	47 95       	ror	r20
     ba2:	3a 95       	dec	r19
     ba4:	d1 f7       	brne	.-12     	; 0xb9a <__stack+0x29b>
     ba6:	30 2d       	mov	r19, r0
     ba8:	9a 01       	movw	r18, r20
     baa:	ab 01       	movw	r20, r22
     bac:	28 0f       	add	r18, r24
     bae:	39 1f       	adc	r19, r25
     bb0:	4a 1f       	adc	r20, r26
     bb2:	5b 1f       	adc	r21, r27
     bb4:	ab ec       	ldi	r26, 0xCB	; 203
     bb6:	b3 ef       	ldi	r27, 0xF3	; 243
     bb8:	0e 94 bd 0b 	call	0x177a	; 0x177a <__mulohisi3>
     bbc:	80 5b       	subi	r24, 0xB0	; 176
     bbe:	9c 43       	sbci	r25, 0x3C	; 60
	if (p < 0x80000000L){
     bc0:	99 23       	and	r25, r25
     bc2:	6c f0       	brlt	.+26     	; 0xbde <__stack+0x2df>
		p = (p << 1) / ((uint32_t)var1);
     bc4:	66 0f       	add	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	88 1f       	adc	r24, r24
     bca:	99 1f       	adc	r25, r25
     bcc:	28 89       	ldd	r18, Y+16	; 0x10
     bce:	39 89       	ldd	r19, Y+17	; 0x11
     bd0:	4a 89       	ldd	r20, Y+18	; 0x12
     bd2:	5b 89       	ldd	r21, Y+19	; 0x13
     bd4:	0e 94 8d 0b 	call	0x171a	; 0x171a <__udivmodsi4>
     bd8:	69 01       	movw	r12, r18
     bda:	7a 01       	movw	r14, r20
     bdc:	0c c0       	rjmp	.+24     	; 0xbf6 <__stack+0x2f7>
	}else{
		p = (p / (uint32_t)var1) * 2;
     bde:	28 89       	ldd	r18, Y+16	; 0x10
     be0:	39 89       	ldd	r19, Y+17	; 0x11
     be2:	4a 89       	ldd	r20, Y+18	; 0x12
     be4:	5b 89       	ldd	r21, Y+19	; 0x13
     be6:	0e 94 8d 0b 	call	0x171a	; 0x171a <__udivmodsi4>
     bea:	69 01       	movw	r12, r18
     bec:	7a 01       	movw	r14, r20
     bee:	cc 0c       	add	r12, r12
     bf0:	dd 1c       	adc	r13, r13
     bf2:	ee 1c       	adc	r14, r14
     bf4:	ff 1c       	adc	r15, r15
	}
	var1 = (((int32_t)dig_P9) * ((int32_t)(((p>>3) * (p>>3))>>13)))>>12;
     bf6:	c7 01       	movw	r24, r14
     bf8:	b6 01       	movw	r22, r12
     bfa:	68 94       	set
     bfc:	12 f8       	bld	r1, 2
     bfe:	96 95       	lsr	r25
     c00:	87 95       	ror	r24
     c02:	77 95       	ror	r23
     c04:	67 95       	ror	r22
     c06:	16 94       	lsr	r1
     c08:	d1 f7       	brne	.-12     	; 0xbfe <__stack+0x2ff>
	var2 = (((int32_t)(p>>2)) * ((int32_t)dig_P8))>>13;
	p = (uint32_t)((int32_t)p + ((var1 + var2 + dig_P7) >> 4));
     c0a:	9b 01       	movw	r18, r22
     c0c:	ac 01       	movw	r20, r24
     c0e:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <__mulsi3>
     c12:	9b 01       	movw	r18, r22
     c14:	ac 01       	movw	r20, r24
     c16:	01 2e       	mov	r0, r17
     c18:	1d e0       	ldi	r17, 0x0D	; 13
     c1a:	56 95       	lsr	r21
     c1c:	47 95       	ror	r20
     c1e:	37 95       	ror	r19
     c20:	27 95       	ror	r18
     c22:	1a 95       	dec	r17
     c24:	d1 f7       	brne	.-12     	; 0xc1a <__stack+0x31b>
     c26:	10 2d       	mov	r17, r0
     c28:	a0 91 4b 01 	lds	r26, 0x014B	; 0x80014b <dig_P9>
     c2c:	b0 91 4c 01 	lds	r27, 0x014C	; 0x80014c <dig_P9+0x1>
     c30:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     c34:	4b 01       	movw	r8, r22
     c36:	5c 01       	movw	r10, r24
     c38:	07 2e       	mov	r0, r23
     c3a:	7c e0       	ldi	r23, 0x0C	; 12
     c3c:	b5 94       	asr	r11
     c3e:	a7 94       	ror	r10
     c40:	97 94       	ror	r9
     c42:	87 94       	ror	r8
     c44:	7a 95       	dec	r23
     c46:	d1 f7       	brne	.-12     	; 0xc3c <__stack+0x33d>
     c48:	70 2d       	mov	r23, r0
     c4a:	a7 01       	movw	r20, r14
     c4c:	96 01       	movw	r18, r12
     c4e:	56 95       	lsr	r21
     c50:	47 95       	ror	r20
     c52:	37 95       	ror	r19
     c54:	27 95       	ror	r18
     c56:	56 95       	lsr	r21
     c58:	47 95       	ror	r20
     c5a:	37 95       	ror	r19
     c5c:	27 95       	ror	r18
     c5e:	a0 91 4d 01 	lds	r26, 0x014D	; 0x80014d <dig_P8>
     c62:	b0 91 4e 01 	lds	r27, 0x014E	; 0x80014e <dig_P8+0x1>
     c66:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     c6a:	dc 01       	movw	r26, r24
     c6c:	cb 01       	movw	r24, r22
     c6e:	07 2e       	mov	r0, r23
     c70:	7d e0       	ldi	r23, 0x0D	; 13
     c72:	b5 95       	asr	r27
     c74:	a7 95       	ror	r26
     c76:	97 95       	ror	r25
     c78:	87 95       	ror	r24
     c7a:	7a 95       	dec	r23
     c7c:	d1 f7       	brne	.-12     	; 0xc72 <__stack+0x373>
     c7e:	70 2d       	mov	r23, r0
     c80:	88 0e       	add	r8, r24
     c82:	99 1e       	adc	r9, r25
     c84:	aa 1e       	adc	r10, r26
     c86:	bb 1e       	adc	r11, r27
     c88:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <dig_P7>
     c8c:	90 91 50 01 	lds	r25, 0x0150	; 0x800150 <dig_P7+0x1>
     c90:	09 2e       	mov	r0, r25
     c92:	00 0c       	add	r0, r0
     c94:	aa 0b       	sbc	r26, r26
     c96:	bb 0b       	sbc	r27, r27
     c98:	88 0e       	add	r8, r24
     c9a:	99 1e       	adc	r9, r25
     c9c:	aa 1e       	adc	r10, r26
     c9e:	bb 1e       	adc	r11, r27
     ca0:	68 94       	set
     ca2:	13 f8       	bld	r1, 3
     ca4:	b5 94       	asr	r11
     ca6:	a7 94       	ror	r10
     ca8:	97 94       	ror	r9
     caa:	87 94       	ror	r8
     cac:	16 94       	lsr	r1
     cae:	d1 f7       	brne	.-12     	; 0xca4 <__stack+0x3a5>
	return p;
     cb0:	c8 0c       	add	r12, r8
     cb2:	d9 1c       	adc	r13, r9
     cb4:	ea 1c       	adc	r14, r10
     cb6:	fb 1c       	adc	r15, r11
     cb8:	03 c0       	rjmp	.+6      	; 0xcc0 <__stack+0x3c1>
	var2 = var2 + ((var1*((int32_t)dig_P5))<<1);
	var2 = (var2>>2)+(((int32_t)dig_P4)<<16);
	var1 = (((dig_P3 * (((var1>>2) * (var1>>2)) >> 13 )) >> 3) + ((((int32_t)dig_P2) * var1)>>1))>>18;
	var1 =((((32768L+var1))*((int32_t)dig_P1))>>15);
	if (var1 == 0){
		return 0; // avoid exception caused by division by zero
     cba:	c1 2c       	mov	r12, r1
     cbc:	d1 2c       	mov	r13, r1
     cbe:	76 01       	movw	r14, r12
	int32_t press = (int32_t)(((uint32_t)measurebytes[0]<<12) | ((uint32_t)measurebytes[1]<<4) | (uint32_t)measurebytes[2] >> 4);
	int32_t temp  = (int32_t)(((uint32_t)measurebytes[3]<<12) | ((uint32_t)measurebytes[4]<<4) | (uint32_t)measurebytes[5] >> 4);
	int32_t hum   = (int32_t)(((uint32_t)measurebytes[6]<<8)  | ((uint32_t)measurebytes[7]));
	
	*temp_p  = BME280_compensate_T_int32(temp);
	*press_p = BME280_compensate_P_int32(press);
     cc0:	d1 01       	movw	r26, r2
     cc2:	cd 92       	st	X+, r12
     cc4:	dd 92       	st	X+, r13
     cc6:	ed 92       	st	X+, r14
     cc8:	fc 92       	st	X, r15
     cca:	13 97       	sbiw	r26, 0x03	; 3

// Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
// Output value of ì47445î represents 47445/1024 = 46.333 %RH
static uint32_t bme280_compensate_H_int32(int32_t adc_H){
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
     ccc:	53 01       	movw	r10, r6
     cce:	42 01       	movw	r8, r4
     cd0:	bc e2       	ldi	r27, 0x2C	; 44
     cd2:	9b 1a       	sub	r9, r27
     cd4:	b1 e0       	ldi	r27, 0x01	; 1
     cd6:	ab 0a       	sbc	r10, r27
     cd8:	b1 08       	sbc	r11, r1
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
		((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *	
     cda:	cc 88       	ldd	r12, Y+20	; 0x14
     cdc:	dd 88       	ldd	r13, Y+21	; 0x15
     cde:	ee 88       	ldd	r14, Y+22	; 0x16
     ce0:	ff 88       	ldd	r15, Y+23	; 0x17
     ce2:	0b 2e       	mov	r0, r27
     ce4:	be e0       	ldi	r27, 0x0E	; 14
     ce6:	cc 0c       	add	r12, r12
     ce8:	dd 1c       	adc	r13, r13
     cea:	ee 1c       	adc	r14, r14
     cec:	ff 1c       	adc	r15, r15
     cee:	ba 95       	dec	r27
     cf0:	d1 f7       	brne	.-12     	; 0xce6 <__stack+0x3e7>
     cf2:	b0 2d       	mov	r27, r0
     cf4:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <dig_H4>
     cf8:	90 91 46 01 	lds	r25, 0x0146	; 0x800146 <dig_H4+0x1>
     cfc:	09 2e       	mov	r0, r25
     cfe:	00 0c       	add	r0, r0
     d00:	aa 0b       	sbc	r26, r26
     d02:	bb 0b       	sbc	r27, r27
     d04:	07 2e       	mov	r0, r23
     d06:	74 e1       	ldi	r23, 0x14	; 20
     d08:	88 0f       	add	r24, r24
     d0a:	99 1f       	adc	r25, r25
     d0c:	aa 1f       	adc	r26, r26
     d0e:	bb 1f       	adc	r27, r27
     d10:	7a 95       	dec	r23
     d12:	d1 f7       	brne	.-12     	; 0xd08 <__stack+0x409>
     d14:	70 2d       	mov	r23, r0
     d16:	c8 1a       	sub	r12, r24
     d18:	d9 0a       	sbc	r13, r25
     d1a:	ea 0a       	sbc	r14, r26
     d1c:	fb 0a       	sbc	r15, r27
     d1e:	a0 91 43 01 	lds	r26, 0x0143	; 0x800143 <dig_H5>
     d22:	b0 91 44 01 	lds	r27, 0x0144	; 0x800144 <dig_H5+0x1>
     d26:	a5 01       	movw	r20, r10
     d28:	94 01       	movw	r18, r8
     d2a:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     d2e:	c6 1a       	sub	r12, r22
     d30:	d7 0a       	sbc	r13, r23
     d32:	e8 0a       	sbc	r14, r24
     d34:	f9 0a       	sbc	r15, r25
     d36:	e0 e4       	ldi	r30, 0x40	; 64
     d38:	de 0e       	add	r13, r30
     d3a:	e1 1c       	adc	r14, r1
     d3c:	f1 1c       	adc	r15, r1
     d3e:	0b 2e       	mov	r0, r27
     d40:	bf e0       	ldi	r27, 0x0F	; 15
     d42:	f5 94       	asr	r15
     d44:	e7 94       	ror	r14
     d46:	d7 94       	ror	r13
     d48:	c7 94       	ror	r12
     d4a:	ba 95       	dec	r27
     d4c:	d1 f7       	brne	.-12     	; 0xd42 <__stack+0x443>
     d4e:	b0 2d       	mov	r27, r0
		((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
		((int32_t)dig_H2) + 8192) >> 14));
     d50:	a0 91 47 01 	lds	r26, 0x0147	; 0x800147 <dig_H3>
     d54:	b0 e0       	ldi	r27, 0x00	; 0
     d56:	0e 94 af 0b 	call	0x175e	; 0x175e <__muluhisi3>
     d5a:	2b 01       	movw	r4, r22
     d5c:	3c 01       	movw	r6, r24
     d5e:	03 2e       	mov	r0, r19
     d60:	3b e0       	ldi	r19, 0x0B	; 11
     d62:	75 94       	asr	r7
     d64:	67 94       	ror	r6
     d66:	57 94       	ror	r5
     d68:	47 94       	ror	r4
     d6a:	3a 95       	dec	r19
     d6c:	d1 f7       	brne	.-12     	; 0xd62 <__stack+0x463>
     d6e:	30 2d       	mov	r19, r0
     d70:	f0 e8       	ldi	r31, 0x80	; 128
     d72:	5f 0e       	add	r5, r31
     d74:	61 1c       	adc	r6, r1
     d76:	71 1c       	adc	r7, r1
     d78:	a0 91 42 01 	lds	r26, 0x0142	; 0x800142 <dig_H6>
     d7c:	0a 2e       	mov	r0, r26
     d7e:	00 0c       	add	r0, r0
     d80:	bb 0b       	sbc	r27, r27
     d82:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     d86:	05 2e       	mov	r0, r21
     d88:	5a e0       	ldi	r21, 0x0A	; 10
     d8a:	95 95       	asr	r25
     d8c:	87 95       	ror	r24
     d8e:	77 95       	ror	r23
     d90:	67 95       	ror	r22
     d92:	5a 95       	dec	r21
     d94:	d1 f7       	brne	.-12     	; 0xd8a <__stack+0x48b>
     d96:	50 2d       	mov	r21, r0
     d98:	a3 01       	movw	r20, r6
     d9a:	92 01       	movw	r18, r4
     d9c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <__mulsi3>
     da0:	dc 01       	movw	r26, r24
     da2:	cb 01       	movw	r24, r22
     da4:	07 2e       	mov	r0, r23
     da6:	7a e0       	ldi	r23, 0x0A	; 10
     da8:	b5 95       	asr	r27
     daa:	a7 95       	ror	r26
     dac:	97 95       	ror	r25
     dae:	87 95       	ror	r24
     db0:	7a 95       	dec	r23
     db2:	d1 f7       	brne	.-12     	; 0xda8 <__stack+0x4a9>
     db4:	70 2d       	mov	r23, r0
     db6:	9c 01       	movw	r18, r24
     db8:	ad 01       	movw	r20, r26
     dba:	40 5e       	subi	r20, 0xE0	; 224
     dbc:	5f 4f       	sbci	r21, 0xFF	; 255
     dbe:	a0 91 48 01 	lds	r26, 0x0148	; 0x800148 <dig_H2>
     dc2:	b0 91 49 01 	lds	r27, 0x0149	; 0x800149 <dig_H2+0x1>
     dc6:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__mulshisi3>
     dca:	dc 01       	movw	r26, r24
     dcc:	cb 01       	movw	r24, r22
     dce:	90 5e       	subi	r25, 0xE0	; 224
     dd0:	af 4f       	sbci	r26, 0xFF	; 255
     dd2:	bf 4f       	sbci	r27, 0xFF	; 255
     dd4:	bc 01       	movw	r22, r24
     dd6:	cd 01       	movw	r24, r26
     dd8:	05 2e       	mov	r0, r21
     dda:	5e e0       	ldi	r21, 0x0E	; 14
     ddc:	95 95       	asr	r25
     dde:	87 95       	ror	r24
     de0:	77 95       	ror	r23
     de2:	67 95       	ror	r22
     de4:	5a 95       	dec	r21
     de6:	d1 f7       	brne	.-12     	; 0xddc <__stack+0x4dd>
     de8:	50 2d       	mov	r21, r0
// Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
// Output value of ì47445î represents 47445/1024 = 46.333 %RH
static uint32_t bme280_compensate_H_int32(int32_t adc_H){
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) * v_x1_u32r)) +
     dea:	a7 01       	movw	r20, r14
     dec:	96 01       	movw	r18, r12
     dee:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <__mulsi3>
     df2:	6b 01       	movw	r12, r22
     df4:	7c 01       	movw	r14, r24
		((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)dig_H6)) >> 10) * (((v_x1_u32r *	
		((int32_t)dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
		((int32_t)dig_H2) + 8192) >> 14));
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)dig_H1)) >> 4));
     df6:	05 2e       	mov	r0, r21
     df8:	5f e0       	ldi	r21, 0x0F	; 15
     dfa:	95 95       	asr	r25
     dfc:	87 95       	ror	r24
     dfe:	77 95       	ror	r23
     e00:	67 95       	ror	r22
     e02:	5a 95       	dec	r21
     e04:	d1 f7       	brne	.-12     	; 0xdfa <__stack+0x4fb>
     e06:	50 2d       	mov	r21, r0
     e08:	9b 01       	movw	r18, r22
     e0a:	ac 01       	movw	r20, r24
     e0c:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <__mulsi3>
     e10:	9b 01       	movw	r18, r22
     e12:	ac 01       	movw	r20, r24
     e14:	68 94       	set
     e16:	16 f8       	bld	r1, 6
     e18:	55 95       	asr	r21
     e1a:	47 95       	ror	r20
     e1c:	37 95       	ror	r19
     e1e:	27 95       	ror	r18
     e20:	16 94       	lsr	r1
     e22:	d1 f7       	brne	.-12     	; 0xe18 <__stack+0x519>
     e24:	a0 91 4a 01 	lds	r26, 0x014A	; 0x80014a <dig_H1>
     e28:	b0 e0       	ldi	r27, 0x00	; 0
     e2a:	0e 94 af 0b 	call	0x175e	; 0x175e <__muluhisi3>
     e2e:	dc 01       	movw	r26, r24
     e30:	cb 01       	movw	r24, r22
     e32:	68 94       	set
     e34:	13 f8       	bld	r1, 3
     e36:	b5 95       	asr	r27
     e38:	a7 95       	ror	r26
     e3a:	97 95       	ror	r25
     e3c:	87 95       	ror	r24
     e3e:	16 94       	lsr	r1
     e40:	d1 f7       	brne	.-12     	; 0xe36 <__stack+0x537>
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
     e42:	a7 01       	movw	r20, r14
     e44:	96 01       	movw	r18, r12
     e46:	28 1b       	sub	r18, r24
     e48:	39 0b       	sbc	r19, r25
     e4a:	4a 0b       	sbc	r20, r26
     e4c:	5b 0b       	sbc	r21, r27
     e4e:	da 01       	movw	r26, r20
     e50:	c9 01       	movw	r24, r18
     e52:	1a f4       	brpl	.+6      	; 0xe5a <__stack+0x55b>
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	dc 01       	movw	r26, r24
	int32_t temp  = (int32_t)(((uint32_t)measurebytes[3]<<12) | ((uint32_t)measurebytes[4]<<4) | (uint32_t)measurebytes[5] >> 4);
	int32_t hum   = (int32_t)(((uint32_t)measurebytes[6]<<8)  | ((uint32_t)measurebytes[7]));
	
	*temp_p  = BME280_compensate_T_int32(temp);
	*press_p = BME280_compensate_P_int32(press);
	*hum_p   = bme280_compensate_H_int32(hum);
     e5a:	81 30       	cpi	r24, 0x01	; 1
     e5c:	91 05       	cpc	r25, r1
     e5e:	a1 05       	cpc	r26, r1
     e60:	39 e1       	ldi	r19, 0x19	; 25
     e62:	b3 07       	cpc	r27, r19
     e64:	24 f0       	brlt	.+8      	; 0xe6e <__stack+0x56f>
     e66:	80 e0       	ldi	r24, 0x00	; 0
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	a0 e0       	ldi	r26, 0x00	; 0
     e6c:	b9 e1       	ldi	r27, 0x19	; 25
     e6e:	07 2e       	mov	r0, r23
     e70:	7c e0       	ldi	r23, 0x0C	; 12
     e72:	b5 95       	asr	r27
     e74:	a7 95       	ror	r26
     e76:	97 95       	ror	r25
     e78:	87 95       	ror	r24
     e7a:	7a 95       	dec	r23
     e7c:	d1 f7       	brne	.-12     	; 0xe72 <__stack+0x573>
     e7e:	70 2d       	mov	r23, r0
     e80:	ea 85       	ldd	r30, Y+10	; 0x0a
     e82:	fb 85       	ldd	r31, Y+11	; 0x0b
     e84:	80 83       	st	Z, r24
     e86:	91 83       	std	Z+1, r25	; 0x01
     e88:	a2 83       	std	Z+2, r26	; 0x02
     e8a:	b3 83       	std	Z+3, r27	; 0x03
	
	return 0;
     e8c:	07 c0       	rjmp	.+14     	; 0xe9c <__stack+0x59d>
	
	//Messung triggern wenn sleep mode statt normal mode
	uint8_t ctrl_meas;
	failed |= BME280_read(&ctrl_meas, 1, 0xF4);
	if (failed){
		return BME280_I2C_FAIL;
     e8e:	11 e0       	ldi	r17, 0x01	; 1
     e90:	05 c0       	rjmp	.+10     	; 0xe9c <__stack+0x59d>
	}
	if ((ctrl_meas & 0x03) == BME280_MODE_SLEEP){
		ctrl_meas |= BME280_MODE_FORCE;
		failed |= BME280_write(&ctrl_meas, 1, 0xF4);
		if (failed){
			return BME280_I2C_FAIL;
     e92:	11 e0       	ldi	r17, 0x01	; 1
     e94:	03 c0       	rjmp	.+6      	; 0xe9c <__stack+0x59d>
		}
		//warten nach anstoﬂen der Messung
		failed |= BME280_waitfor_status(BME_280_STAT_MEASURING);
		if (failed){
			return BME280_I2C_FAIL;
     e96:	11 e0       	ldi	r17, 0x01	; 1
     e98:	01 c0       	rjmp	.+2      	; 0xe9c <__stack+0x59d>
	
	
	uint8_t measurebytes[8];
	failed |= BME280_read(measurebytes, 8, 0xF7);
	if (failed){
		return BME280_I2C_FAIL;
     e9a:	11 e0       	ldi	r17, 0x01	; 1
	*temp_p  = BME280_compensate_T_int32(temp);
	*press_p = BME280_compensate_P_int32(press);
	*hum_p   = bme280_compensate_H_int32(hum);
	
	return 0;
}
     e9c:	81 2f       	mov	r24, r17
     e9e:	69 96       	adiw	r28, 0x19	; 25
     ea0:	0f b6       	in	r0, 0x3f	; 63
     ea2:	f8 94       	cli
     ea4:	de bf       	out	0x3e, r29	; 62
     ea6:	0f be       	out	0x3f, r0	; 63
     ea8:	cd bf       	out	0x3d, r28	; 61
     eaa:	df 91       	pop	r29
     eac:	cf 91       	pop	r28
     eae:	1f 91       	pop	r17
     eb0:	0f 91       	pop	r16
     eb2:	ff 90       	pop	r15
     eb4:	ef 90       	pop	r14
     eb6:	df 90       	pop	r13
     eb8:	cf 90       	pop	r12
     eba:	bf 90       	pop	r11
     ebc:	af 90       	pop	r10
     ebe:	9f 90       	pop	r9
     ec0:	8f 90       	pop	r8
     ec2:	7f 90       	pop	r7
     ec4:	6f 90       	pop	r6
     ec6:	5f 90       	pop	r5
     ec8:	4f 90       	pop	r4
     eca:	3f 90       	pop	r3
     ecc:	2f 90       	pop	r2
     ece:	08 95       	ret

00000ed0 <i2c_start>:
    	}
    	//if( twst != TW_MT_SLA_ACK) return 1;
    	break;
     }

}/* i2c_start_wait */
     ed0:	94 ea       	ldi	r25, 0xA4	; 164
     ed2:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     ed6:	ec eb       	ldi	r30, 0xBC	; 188
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	90 81       	ld	r25, Z
     edc:	99 23       	and	r25, r25
     ede:	ec f7       	brge	.-6      	; 0xeda <i2c_start+0xa>
     ee0:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     ee4:	98 7f       	andi	r25, 0xF8	; 248
     ee6:	98 30       	cpi	r25, 0x08	; 8
     ee8:	11 f0       	breq	.+4      	; 0xeee <i2c_start+0x1e>
     eea:	90 31       	cpi	r25, 0x10	; 16
     eec:	a1 f4       	brne	.+40     	; 0xf16 <i2c_start+0x46>
     eee:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     ef2:	84 e8       	ldi	r24, 0x84	; 132
     ef4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     ef8:	ec eb       	ldi	r30, 0xBC	; 188
     efa:	f0 e0       	ldi	r31, 0x00	; 0
     efc:	80 81       	ld	r24, Z
     efe:	88 23       	and	r24, r24
     f00:	ec f7       	brge	.-6      	; 0xefc <i2c_start+0x2c>
     f02:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     f06:	98 7f       	andi	r25, 0xF8	; 248
     f08:	98 31       	cpi	r25, 0x18	; 24
     f0a:	39 f0       	breq	.+14     	; 0xf1a <i2c_start+0x4a>
     f0c:	81 e0       	ldi	r24, 0x01	; 1
     f0e:	90 34       	cpi	r25, 0x40	; 64
     f10:	29 f4       	brne	.+10     	; 0xf1c <i2c_start+0x4c>
     f12:	80 e0       	ldi	r24, 0x00	; 0
     f14:	08 95       	ret
     f16:	81 e0       	ldi	r24, 0x01	; 1
     f18:	08 95       	ret
     f1a:	80 e0       	ldi	r24, 0x00	; 0
     f1c:	08 95       	ret

00000f1e <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
     f1e:	0e 94 68 07 	call	0xed0	; 0xed0 <i2c_start>

}/* i2c_rep_start */
     f22:	08 95       	ret

00000f24 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     f24:	84 e9       	ldi	r24, 0x94	; 148
     f26:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     f2a:	ec eb       	ldi	r30, 0xBC	; 188
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	84 fd       	sbrc	r24, 4
     f32:	fd cf       	rjmp	.-6      	; 0xf2e <i2c_stop+0xa>

}/* i2c_stop */
     f34:	08 95       	ret

00000f36 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     f36:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
     f3a:	84 e8       	ldi	r24, 0x84	; 132
     f3c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     f40:	ec eb       	ldi	r30, 0xBC	; 188
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	88 23       	and	r24, r24
     f48:	ec f7       	brge	.-6      	; 0xf44 <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     f4a:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     f4e:	98 7f       	andi	r25, 0xF8	; 248
     f50:	81 e0       	ldi	r24, 0x01	; 1
     f52:	98 32       	cpi	r25, 0x28	; 40
     f54:	09 f4       	brne	.+2      	; 0xf58 <i2c_write+0x22>
     f56:	80 e0       	ldi	r24, 0x00	; 0
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
     f58:	08 95       	ret

00000f5a <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     f5a:	84 ec       	ldi	r24, 0xC4	; 196
     f5c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(!(TWCR & (1<<TWINT)));    
     f60:	ec eb       	ldi	r30, 0xBC	; 188
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	88 23       	and	r24, r24
     f68:	ec f7       	brge	.-6      	; 0xf64 <i2c_readAck+0xa>

    return TWDR;
     f6a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>

}/* i2c_readAck */
     f6e:	08 95       	ret

00000f70 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     f70:	84 e8       	ldi	r24, 0x84	; 132
     f72:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(!(TWCR & (1<<TWINT)));
     f76:	ec eb       	ldi	r30, 0xBC	; 188
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	88 23       	and	r24, r24
     f7e:	ec f7       	brge	.-6      	; 0xf7a <i2c_readNak+0xa>
	
    return TWDR;
     f80:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>

}/* i2c_readNak */
     f84:	08 95       	ret

00000f86 <readLight>:
#include "../header.h"
#include <avr/io.h>

int readLight(void)
{
	enableChannel(CH0);
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	0e 94 22 03 	call	0x644	; 0x644 <enableChannel>
	int light = ReadADC(7);
     f8e:	87 e0       	ldi	r24, 0x07	; 7
     f90:	0e 94 cb 07 	call	0xf96	; 0xf96 <ReadADC>
	return (light);
     f94:	08 95       	ret

00000f96 <ReadADC>:


uint16_t ReadADC(uint8_t adcx)
{
	// Select ADC Channel
	ADMUX	&=	0xf0;
     f96:	ec e7       	ldi	r30, 0x7C	; 124
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	90 81       	ld	r25, Z
     f9c:	90 7f       	andi	r25, 0xF0	; 240
     f9e:	90 83       	st	Z, r25
	ADMUX	|=	adcx;
     fa0:	90 81       	ld	r25, Z
     fa2:	89 2b       	or	r24, r25
     fa4:	80 83       	st	Z, r24

	
	// Start Single conversion
	ADCSRA|=(1<<ADSC);
     fa6:	ea e7       	ldi	r30, 0x7A	; 122
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	80 64       	ori	r24, 0x40	; 64
     fae:	80 83       	st	Z, r24

	// Wait for conversion to complete
	while(!(ADCSRA & (1<<ADIF)));
     fb0:	80 81       	ld	r24, Z
     fb2:	84 ff       	sbrs	r24, 4
     fb4:	fd cf       	rjmp	.-6      	; 0xfb0 <ReadADC+0x1a>

	//Clear ADIF by writing 1 to it
	ADCSRA|=(1<<ADIF);
     fb6:	ea e7       	ldi	r30, 0x7A	; 122
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	80 61       	ori	r24, 0x10	; 16
     fbe:	80 83       	st	Z, r24

	return(ADC);
     fc0:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     fc4:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     fc8:	08 95       	ret

00000fca <readCapacitance>:

#include <avr/io.h>
#include "../header.h"

float readCapacitance(void)
{
     fca:	cf 92       	push	r12
     fcc:	df 92       	push	r13
     fce:	ef 92       	push	r14
     fd0:	ff 92       	push	r15
     fd2:	cf 93       	push	r28
     fd4:	df 93       	push	r29
	float capacitance;
	int adc_result;
	float IC = 24.48;			// Internal capacitance (error)
	
	DDRC &= ~(A0);				// A0 as INPUT
     fd6:	38 98       	cbi	0x07, 0	; 7
	PORTC |= A1;				// A1 HIGH (charge)
     fd8:	41 9a       	sbi	0x08, 1	; 8
	adc_result = ReadADC(0);	// Read ADC from A0
     fda:	80 e0       	ldi	r24, 0x00	; 0
     fdc:	0e 94 cb 07 	call	0xf96	; 0xf96 <ReadADC>
     fe0:	ec 01       	movw	r28, r24
	PORTC &= ~(A1);				// A1 LOW (discharge)
     fe2:	41 98       	cbi	0x08, 1	; 8
	DDRC |= A0;					// A0 as OUTPUT (to make sure it discharges)
     fe4:	38 9a       	sbi	0x07, 0	; 7
	
	capacitance = (adc_result*IC)/(1023-adc_result);
	
	return(capacitance);
     fe6:	bc 01       	movw	r22, r24
     fe8:	99 0f       	add	r25, r25
     fea:	88 0b       	sbc	r24, r24
     fec:	99 0b       	sbc	r25, r25
     fee:	0e 94 84 0a 	call	0x1508	; 0x1508 <__floatsisf>
     ff2:	2a e0       	ldi	r18, 0x0A	; 10
     ff4:	37 ed       	ldi	r19, 0xD7	; 215
     ff6:	43 ec       	ldi	r20, 0xC3	; 195
     ff8:	51 e4       	ldi	r21, 0x41	; 65
     ffa:	0e 94 10 0b 	call	0x1620	; 0x1620 <__mulsf3>
     ffe:	6b 01       	movw	r12, r22
    1000:	7c 01       	movw	r14, r24
    1002:	6f ef       	ldi	r22, 0xFF	; 255
    1004:	73 e0       	ldi	r23, 0x03	; 3
    1006:	6c 1b       	sub	r22, r28
    1008:	7d 0b       	sbc	r23, r29
    100a:	07 2e       	mov	r0, r23
    100c:	00 0c       	add	r0, r0
    100e:	88 0b       	sbc	r24, r24
    1010:	99 0b       	sbc	r25, r25
    1012:	0e 94 84 0a 	call	0x1508	; 0x1508 <__floatsisf>
    1016:	9b 01       	movw	r18, r22
    1018:	ac 01       	movw	r20, r24
    101a:	c7 01       	movw	r24, r14
    101c:	b6 01       	movw	r22, r12
    101e:	0e 94 da 09 	call	0x13b4	; 0x13b4 <__divsf3>
}
    1022:	df 91       	pop	r29
    1024:	cf 91       	pop	r28
    1026:	ff 90       	pop	r15
    1028:	ef 90       	pop	r14
    102a:	df 90       	pop	r13
    102c:	cf 90       	pop	r12
    102e:	08 95       	ret

00001030 <readGas>:
#include "../header.h"
#include <avr/io.h>

int readGas(void)
{
	int gasADC = ReadADC(6);
    1030:	86 e0       	ldi	r24, 0x06	; 6
    1032:	0e 94 cb 07 	call	0xf96	; 0xf96 <ReadADC>
	return (gasADC);
    1036:	08 95       	ret

00001038 <setup_rf>:
	{
		// Do something
	}
}

nRF24L01 *setup_rf(void) {
    1038:	cf 93       	push	r28
    103a:	df 93       	push	r29
	nRF24L01 *rf = nRF24L01_init();
    103c:	0e 94 3e 01 	call	0x27c	; 0x27c <nRF24L01_init>
    1040:	ec 01       	movw	r28, r24
	rf->ss.port = &PORTB;
    1042:	85 e2       	ldi	r24, 0x25	; 37
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	99 83       	std	Y+1, r25	; 0x01
    1048:	88 83       	st	Y, r24
	rf->ss.pin = PB1;
    104a:	21 e0       	ldi	r18, 0x01	; 1
    104c:	2a 83       	std	Y+2, r18	; 0x02
	rf->ce.port = &PORTB;
    104e:	9c 83       	std	Y+4, r25	; 0x04
    1050:	8b 83       	std	Y+3, r24	; 0x03
	rf->ce.pin = PB2;
    1052:	22 e0       	ldi	r18, 0x02	; 2
    1054:	2d 83       	std	Y+5, r18	; 0x05
	rf->sck.port = &PORTB;
    1056:	9f 83       	std	Y+7, r25	; 0x07
    1058:	8e 83       	std	Y+6, r24	; 0x06
	rf->sck.pin = PB5;
    105a:	25 e0       	ldi	r18, 0x05	; 5
    105c:	28 87       	std	Y+8, r18	; 0x08
	rf->mosi.port = &PORTB;
    105e:	9a 87       	std	Y+10, r25	; 0x0a
    1060:	89 87       	std	Y+9, r24	; 0x09
	rf->mosi.pin = PB3;
    1062:	23 e0       	ldi	r18, 0x03	; 3
    1064:	2b 87       	std	Y+11, r18	; 0x0b
	rf->miso.port = &PORTB;
    1066:	9d 87       	std	Y+13, r25	; 0x0d
    1068:	8c 87       	std	Y+12, r24	; 0x0c
	rf->miso.pin = PB4;
    106a:	84 e0       	ldi	r24, 0x04	; 4
    106c:	8e 87       	std	Y+14, r24	; 0x0e
	nRF24L01_begin(rf);
    106e:	ce 01       	movw	r24, r28
    1070:	0e 94 a5 01 	call	0x34a	; 0x34a <nRF24L01_begin>
	return rf;
    1074:	ce 01       	movw	r24, r28
    1076:	df 91       	pop	r29
    1078:	cf 91       	pop	r28
    107a:	08 95       	ret

0000107c <transmit>:
#include "../header.h"
#include <string.h>


void transmit(char *message)
{
    107c:	cf 92       	push	r12
    107e:	df 92       	push	r13
    1080:	ef 92       	push	r14
    1082:	ff 92       	push	r15
    1084:	0f 93       	push	r16
    1086:	1f 93       	push	r17
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62
    1090:	c5 54       	subi	r28, 0x45	; 69
    1092:	d1 09       	sbc	r29, r1
    1094:	0f b6       	in	r0, 0x3f	; 63
    1096:	f8 94       	cli
    1098:	de bf       	out	0x3e, r29	; 62
    109a:	0f be       	out	0x3f, r0	; 63
    109c:	cd bf       	out	0x3d, r28	; 61
	char text[29];									// Placeholder
	strcpy(text, message);							// Copy string from *message to placeholder
    109e:	bc 01       	movw	r22, r24
    10a0:	8e 01       	movw	r16, r28
    10a2:	0f 5f       	subi	r16, 0xFF	; 255
    10a4:	1f 4f       	sbci	r17, 0xFF	; 255
    10a6:	c8 01       	movw	r24, r16
    10a8:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <strcpy>
	int messageLength = strlen(text);				// Get the length
    10ac:	f8 01       	movw	r30, r16
    10ae:	01 90       	ld	r0, Z+
    10b0:	00 20       	and	r0, r0
    10b2:	e9 f7       	brne	.-6      	; 0x10ae <transmit+0x32>
    10b4:	31 97       	sbiw	r30, 0x01	; 1
    10b6:	cf 01       	movw	r24, r30
    10b8:	80 1b       	sub	r24, r16
    10ba:	91 0b       	sbc	r25, r17
    10bc:	8c 01       	movw	r16, r24

	if (messageLength>29)							// If string exceeds length (nRF24L01 max packet size = 32 bytes)
    10be:	4e 97       	sbiw	r24, 0x1e	; 30
    10c0:	bc f0       	brlt	.+46     	; 0x10f0 <transmit+0x74>
	{
		memset(text, 0, sizeof(text));				// Clear string
    10c2:	ce 01       	movw	r24, r28
    10c4:	01 96       	adiw	r24, 0x01	; 1
    10c6:	2d e1       	ldi	r18, 0x1D	; 29
    10c8:	fc 01       	movw	r30, r24
    10ca:	11 92       	st	Z+, r1
    10cc:	2a 95       	dec	r18
    10ce:	e9 f7       	brne	.-6      	; 0x10ca <transmit+0x4e>
		strcpy(text, "Error: string too long");
    10d0:	27 e1       	ldi	r18, 0x17	; 23
    10d2:	e7 e2       	ldi	r30, 0x27	; 39
    10d4:	f1 e0       	ldi	r31, 0x01	; 1
    10d6:	dc 01       	movw	r26, r24
    10d8:	01 90       	ld	r0, Z+
    10da:	0d 92       	st	X+, r0
    10dc:	2a 95       	dec	r18
    10de:	e1 f7       	brne	.-8      	; 0x10d8 <transmit+0x5c>
		messageLength = strlen(text);
    10e0:	fc 01       	movw	r30, r24
    10e2:	01 90       	ld	r0, Z+
    10e4:	00 20       	and	r0, r0
    10e6:	e9 f7       	brne	.-6      	; 0x10e2 <transmit+0x66>
    10e8:	31 97       	sbiw	r30, 0x01	; 1
    10ea:	8f 01       	movw	r16, r30
    10ec:	08 1b       	sub	r16, r24
    10ee:	19 0b       	sbc	r17, r25
	}

	uint8_t to_address[5] = { 0xe7, 0xe7, 0xe7, 0xe7, 0xe7 };
    10f0:	85 e0       	ldi	r24, 0x05	; 5
    10f2:	e2 e2       	ldi	r30, 0x22	; 34
    10f4:	f1 e0       	ldi	r31, 0x01	; 1
    10f6:	de 01       	movw	r26, r28
    10f8:	5e 96       	adiw	r26, 0x1e	; 30
    10fa:	01 90       	ld	r0, Z+
    10fc:	0d 92       	st	X+, r0
    10fe:	8a 95       	dec	r24
    1100:	e1 f7       	brne	.-8      	; 0x10fa <transmit+0x7e>
	nRF24L01 *rf = setup_rf();
    1102:	0e 94 1c 08 	call	0x1038	; 0x1038 <setup_rf>
    1106:	6c 01       	movw	r12, r24
	nRF24L01Message msg;
	nRF24L01_flush_transmit_message(rf);
    1108:	0e 94 8a 01 	call	0x314	; 0x314 <nRF24L01_flush_transmit_message>
	memcpy(msg.data, text, messageLength);
    110c:	7e 01       	movw	r14, r28
    110e:	f5 e2       	ldi	r31, 0x25	; 37
    1110:	ef 0e       	add	r14, r31
    1112:	f1 1c       	adc	r15, r1
    1114:	a8 01       	movw	r20, r16
    1116:	be 01       	movw	r22, r28
    1118:	6f 5f       	subi	r22, 0xFF	; 255
    111a:	7f 4f       	sbci	r23, 0xFF	; 255
    111c:	c7 01       	movw	r24, r14
    111e:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <memcpy>
	msg.length = strlen((char *)msg.data) + 1;
    1122:	f7 01       	movw	r30, r14
    1124:	01 90       	ld	r0, Z+
    1126:	00 20       	and	r0, r0
    1128:	e9 f7       	brne	.-6      	; 0x1124 <transmit+0xa8>
    112a:	ee 19       	sub	r30, r14
    112c:	26 96       	adiw	r28, 0x06	; 6
    112e:	ef af       	std	Y+63, r30	; 0x3f
    1130:	26 97       	sbiw	r28, 0x06	; 6
	nRF24L01_transmit(rf, to_address, &msg);
    1132:	ae 01       	movw	r20, r28
    1134:	4d 5d       	subi	r20, 0xDD	; 221
    1136:	5f 4f       	sbci	r21, 0xFF	; 255
    1138:	be 01       	movw	r22, r28
    113a:	62 5e       	subi	r22, 0xE2	; 226
    113c:	7f 4f       	sbci	r23, 0xFF	; 255
    113e:	c6 01       	movw	r24, r12
    1140:	0e 94 b2 02 	call	0x564	; 0x564 <nRF24L01_transmit>
}
    1144:	cb 5b       	subi	r28, 0xBB	; 187
    1146:	df 4f       	sbci	r29, 0xFF	; 255
    1148:	0f b6       	in	r0, 0x3f	; 63
    114a:	f8 94       	cli
    114c:	de bf       	out	0x3e, r29	; 62
    114e:	0f be       	out	0x3f, r0	; 63
    1150:	cd bf       	out	0x3d, r28	; 61
    1152:	df 91       	pop	r29
    1154:	cf 91       	pop	r28
    1156:	1f 91       	pop	r17
    1158:	0f 91       	pop	r16
    115a:	ff 90       	pop	r15
    115c:	ef 90       	pop	r14
    115e:	df 90       	pop	r13
    1160:	cf 90       	pop	r12
    1162:	08 95       	ret

00001164 <intToHex>:
#include <string.h>

void intToHex(int var)
{
	int i;
	if (var>255)
    1164:	8f 3f       	cpi	r24, 0xFF	; 255
    1166:	91 05       	cpc	r25, r1
    1168:	09 f0       	breq	.+2      	; 0x116c <intToHex+0x8>
    116a:	1c f4       	brge	.+6      	; 0x1172 <intToHex+0xe>
	i = 2;
	else
	i = 1;
    116c:	e1 e0       	ldi	r30, 0x01	; 1
    116e:	f0 e0       	ldi	r31, 0x00	; 0
    1170:	02 c0       	rjmp	.+4      	; 0x1176 <intToHex+0x12>

void intToHex(int var)
{
	int i;
	if (var>255)
	i = 2;
    1172:	e2 e0       	ldi	r30, 0x02	; 2
    1174:	f0 e0       	ldi	r31, 0x00	; 0
	else
	i = 1;
	
	if (var<=15)
    1176:	80 31       	cpi	r24, 0x10	; 16
    1178:	91 05       	cpc	r25, r1
    117a:	0c f0       	brlt	.+2      	; 0x117e <intToHex+0x1a>
    117c:	44 c0       	rjmp	.+136    	; 0x1206 <intToHex+0xa2>
	{
		if (var<=9)
    117e:	8a 30       	cpi	r24, 0x0A	; 10
    1180:	91 05       	cpc	r25, r1
    1182:	34 f4       	brge	.+12     	; 0x1190 <intToHex+0x2c>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
    1184:	4a e0       	ldi	r20, 0x0A	; 10
    1186:	66 e8       	ldi	r22, 0x86	; 134
    1188:	71 e0       	ldi	r23, 0x01	; 1
    118a:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <__itoa_ncheck>
    118e:	08 95       	ret
		{
			itoa(var,hex,10);		// Int to string
		}
		else
		{
			switch(var)
    1190:	8c 30       	cpi	r24, 0x0C	; 12
    1192:	91 05       	cpc	r25, r1
    1194:	e1 f0       	breq	.+56     	; 0x11ce <intToHex+0x6a>
    1196:	34 f4       	brge	.+12     	; 0x11a4 <intToHex+0x40>
    1198:	8a 30       	cpi	r24, 0x0A	; 10
    119a:	91 05       	cpc	r25, r1
    119c:	51 f0       	breq	.+20     	; 0x11b2 <intToHex+0x4e>
    119e:	0b 97       	sbiw	r24, 0x0b	; 11
    11a0:	79 f0       	breq	.+30     	; 0x11c0 <intToHex+0x5c>
    11a2:	08 95       	ret
    11a4:	8e 30       	cpi	r24, 0x0E	; 14
    11a6:	91 05       	cpc	r25, r1
    11a8:	01 f1       	breq	.+64     	; 0x11ea <intToHex+0x86>
    11aa:	c4 f0       	brlt	.+48     	; 0x11dc <intToHex+0x78>
    11ac:	0f 97       	sbiw	r24, 0x0f	; 15
    11ae:	21 f1       	breq	.+72     	; 0x11f8 <intToHex+0x94>
    11b0:	08 95       	ret
			{
				case 10:
				strcpy(hex,"A");
    11b2:	81 e4       	ldi	r24, 0x41	; 65
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	90 93 87 01 	sts	0x0187, r25	; 0x800187 <hex+0x1>
    11ba:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <hex>
				break;
    11be:	08 95       	ret
				case 11:
				strcpy(hex,"B");
    11c0:	82 e4       	ldi	r24, 0x42	; 66
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	90 93 87 01 	sts	0x0187, r25	; 0x800187 <hex+0x1>
    11c8:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <hex>
				break;
    11cc:	08 95       	ret
				case 12:
				strcpy(hex,"C");
    11ce:	83 e4       	ldi	r24, 0x43	; 67
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	90 93 87 01 	sts	0x0187, r25	; 0x800187 <hex+0x1>
    11d6:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <hex>
				break;
    11da:	08 95       	ret
				case 13:
				strcpy(hex,"D");
    11dc:	84 e4       	ldi	r24, 0x44	; 68
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	90 93 87 01 	sts	0x0187, r25	; 0x800187 <hex+0x1>
    11e4:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <hex>
				break;
    11e8:	08 95       	ret
				case 14:
				strcpy(hex,"E");
    11ea:	85 e4       	ldi	r24, 0x45	; 69
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	90 93 87 01 	sts	0x0187, r25	; 0x800187 <hex+0x1>
    11f2:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <hex>
				break;
    11f6:	08 95       	ret
				case 15:
				strcpy(hex,"F");
    11f8:	86 e4       	ldi	r24, 0x46	; 70
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	90 93 87 01 	sts	0x0187, r25	; 0x800187 <hex+0x1>
    1200:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <hex>
    1204:	08 95       	ret
	}
	else
	{
		long int quotient;
		int temp;
		quotient = var;
    1206:	09 2e       	mov	r0, r25
    1208:	00 0c       	add	r0, r0
    120a:	aa 0b       	sbc	r26, r26
    120c:	bb 0b       	sbc	r27, r27
		while(quotient!=0)
    120e:	00 97       	sbiw	r24, 0x00	; 0
    1210:	a1 05       	cpc	r26, r1
    1212:	b1 05       	cpc	r27, r1
    1214:	a9 f1       	breq	.+106    	; 0x1280 <intToHex+0x11c>
    1216:	e9 57       	subi	r30, 0x79	; 121
    1218:	fe 4f       	sbci	r31, 0xFE	; 254
		{
			temp = quotient % 16;
    121a:	ac 01       	movw	r20, r24
    121c:	bd 01       	movw	r22, r26
    121e:	4f 70       	andi	r20, 0x0F	; 15
    1220:	55 27       	eor	r21, r21
    1222:	66 27       	eor	r22, r22
    1224:	70 78       	andi	r23, 0x80	; 128
    1226:	77 23       	and	r23, r23
    1228:	64 f4       	brge	.+24     	; 0x1242 <intToHex+0xde>
    122a:	41 50       	subi	r20, 0x01	; 1
    122c:	51 09       	sbc	r21, r1
    122e:	61 09       	sbc	r22, r1
    1230:	71 09       	sbc	r23, r1
    1232:	40 6f       	ori	r20, 0xF0	; 240
    1234:	5f 6f       	ori	r21, 0xFF	; 255
    1236:	6f 6f       	ori	r22, 0xFF	; 255
    1238:	7f 6f       	ori	r23, 0xFF	; 255
    123a:	4f 5f       	subi	r20, 0xFF	; 255
    123c:	5f 4f       	sbci	r21, 0xFF	; 255
    123e:	6f 4f       	sbci	r22, 0xFF	; 255
    1240:	7f 4f       	sbci	r23, 0xFF	; 255
			//To convert integer into character
			if( temp < 10)
    1242:	4a 30       	cpi	r20, 0x0A	; 10
    1244:	51 05       	cpc	r21, r1
    1246:	1c f4       	brge	.+6      	; 0x124e <intToHex+0xea>
			{
				temp =temp + 48;
    1248:	40 5d       	subi	r20, 0xD0	; 208
    124a:	5f 4f       	sbci	r21, 0xFF	; 255
    124c:	02 c0       	rjmp	.+4      	; 0x1252 <intToHex+0xee>
			}
			else
			{
				temp = temp + 55;
    124e:	49 5c       	subi	r20, 0xC9	; 201
    1250:	5f 4f       	sbci	r21, 0xFF	; 255
			}
			hex[i--]= temp;
    1252:	42 93       	st	-Z, r20
			quotient = quotient / 16;
    1254:	ac 01       	movw	r20, r24
    1256:	bd 01       	movw	r22, r26
    1258:	bb 23       	and	r27, r27
    125a:	24 f4       	brge	.+8      	; 0x1264 <intToHex+0x100>
    125c:	41 5f       	subi	r20, 0xF1	; 241
    125e:	5f 4f       	sbci	r21, 0xFF	; 255
    1260:	6f 4f       	sbci	r22, 0xFF	; 255
    1262:	7f 4f       	sbci	r23, 0xFF	; 255
    1264:	db 01       	movw	r26, r22
    1266:	ca 01       	movw	r24, r20
    1268:	68 94       	set
    126a:	13 f8       	bld	r1, 3
    126c:	b5 95       	asr	r27
    126e:	a7 95       	ror	r26
    1270:	97 95       	ror	r25
    1272:	87 95       	ror	r24
    1274:	16 94       	lsr	r1
    1276:	d1 f7       	brne	.-12     	; 0x126c <intToHex+0x108>
	else
	{
		long int quotient;
		int temp;
		quotient = var;
		while(quotient!=0)
    1278:	00 97       	sbiw	r24, 0x00	; 0
    127a:	a1 05       	cpc	r26, r1
    127c:	b1 05       	cpc	r27, r1
    127e:	69 f6       	brne	.-102    	; 0x121a <intToHex+0xb6>
    1280:	08 95       	ret

00001282 <windDirection>:
#include <avr/io.h>
#include <string.h>


char* windDirection(void)
{
    1282:	cf 93       	push	r28
    1284:	df 93       	push	r29
	enableChannel(CH3);
    1286:	83 e0       	ldi	r24, 0x03	; 3
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	0e 94 22 03 	call	0x644	; 0x644 <enableChannel>
	int i = ReadADC(7);
    128e:	87 e0       	ldi	r24, 0x07	; 7
    1290:	0e 94 cb 07 	call	0xf96	; 0xf96 <ReadADC>
    1294:	ec 01       	movw	r28, r24
	char *winDir= malloc (sizeof (char) * 2);
    1296:	82 e0       	ldi	r24, 0x02	; 2
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <malloc>
	
	if (i > 230 && i < 250)
    129e:	9e 01       	movw	r18, r28
    12a0:	27 5e       	subi	r18, 0xE7	; 231
    12a2:	31 09       	sbc	r19, r1
    12a4:	23 31       	cpi	r18, 0x13	; 19
    12a6:	31 05       	cpc	r19, r1
    12a8:	28 f4       	brcc	.+10     	; 0x12b4 <windDirection+0x32>
	{
		strcpy(winDir,"N");
    12aa:	2e e4       	ldi	r18, 0x4E	; 78
    12ac:	30 e0       	ldi	r19, 0x00	; 0
    12ae:	fc 01       	movw	r30, r24
    12b0:	31 83       	std	Z+1, r19	; 0x01
    12b2:	20 83       	st	Z, r18
	}
	if (i > 110 && i < 150)
    12b4:	9e 01       	movw	r18, r28
    12b6:	2f 56       	subi	r18, 0x6F	; 111
    12b8:	31 09       	sbc	r19, r1
    12ba:	27 32       	cpi	r18, 0x27	; 39
    12bc:	31 05       	cpc	r19, r1
    12be:	30 f4       	brcc	.+12     	; 0x12cc <windDirection+0x4a>
	{
		strcpy(winDir,"NE");
    12c0:	2e e4       	ldi	r18, 0x4E	; 78
    12c2:	35 e4       	ldi	r19, 0x45	; 69
    12c4:	fc 01       	movw	r30, r24
    12c6:	31 83       	std	Z+1, r19	; 0x01
    12c8:	20 83       	st	Z, r18
    12ca:	12 82       	std	Z+2, r1	; 0x02
	}
	if (i > 10 && i < 140)
    12cc:	9e 01       	movw	r18, r28
    12ce:	2b 50       	subi	r18, 0x0B	; 11
    12d0:	31 09       	sbc	r19, r1
    12d2:	21 38       	cpi	r18, 0x81	; 129
    12d4:	31 05       	cpc	r19, r1
    12d6:	28 f4       	brcc	.+10     	; 0x12e2 <windDirection+0x60>
	{
		strcpy(winDir,"E");
    12d8:	25 e4       	ldi	r18, 0x45	; 69
    12da:	30 e0       	ldi	r19, 0x00	; 0
    12dc:	fc 01       	movw	r30, r24
    12de:	31 83       	std	Z+1, r19	; 0x01
    12e0:	20 83       	st	Z, r18
	}
	if (i > 840 && i < 880)
    12e2:	9e 01       	movw	r18, r28
    12e4:	29 54       	subi	r18, 0x49	; 73
    12e6:	33 40       	sbci	r19, 0x03	; 3
    12e8:	27 32       	cpi	r18, 0x27	; 39
    12ea:	31 05       	cpc	r19, r1
    12ec:	30 f4       	brcc	.+12     	; 0x12fa <windDirection+0x78>
	{
		strcpy(winDir,"SE");
    12ee:	23 e5       	ldi	r18, 0x53	; 83
    12f0:	35 e4       	ldi	r19, 0x45	; 69
    12f2:	fc 01       	movw	r30, r24
    12f4:	31 83       	std	Z+1, r19	; 0x01
    12f6:	20 83       	st	Z, r18
    12f8:	12 82       	std	Z+2, r1	; 0x02
	}
	if (i > 710 && i < 750)
    12fa:	9e 01       	movw	r18, r28
    12fc:	27 5c       	subi	r18, 0xC7	; 199
    12fe:	32 40       	sbci	r19, 0x02	; 2
    1300:	27 32       	cpi	r18, 0x27	; 39
    1302:	31 05       	cpc	r19, r1
    1304:	28 f4       	brcc	.+10     	; 0x1310 <windDirection+0x8e>
	{
		strcpy(winDir,"S");
    1306:	23 e5       	ldi	r18, 0x53	; 83
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	fc 01       	movw	r30, r24
    130c:	31 83       	std	Z+1, r19	; 0x01
    130e:	20 83       	st	Z, r18
	}
	if (i > 590 && i < 630)
    1310:	9e 01       	movw	r18, r28
    1312:	2f 54       	subi	r18, 0x4F	; 79
    1314:	32 40       	sbci	r19, 0x02	; 2
    1316:	27 32       	cpi	r18, 0x27	; 39
    1318:	31 05       	cpc	r19, r1
    131a:	30 f4       	brcc	.+12     	; 0x1328 <windDirection+0xa6>
	{
		strcpy(winDir,"SW");
    131c:	23 e5       	ldi	r18, 0x53	; 83
    131e:	37 e5       	ldi	r19, 0x57	; 87
    1320:	fc 01       	movw	r30, r24
    1322:	31 83       	std	Z+1, r19	; 0x01
    1324:	20 83       	st	Z, r18
    1326:	12 82       	std	Z+2, r1	; 0x02
	}
	if (i > 490 && i < 530)
    1328:	9e 01       	movw	r18, r28
    132a:	2b 5e       	subi	r18, 0xEB	; 235
    132c:	31 40       	sbci	r19, 0x01	; 1
    132e:	27 32       	cpi	r18, 0x27	; 39
    1330:	31 05       	cpc	r19, r1
    1332:	28 f4       	brcc	.+10     	; 0x133e <windDirection+0xbc>
	{
		strcpy(winDir,"W");
    1334:	27 e5       	ldi	r18, 0x57	; 87
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	fc 01       	movw	r30, r24
    133a:	31 83       	std	Z+1, r19	; 0x01
    133c:	20 83       	st	Z, r18
	}
	if (i > 340 && i < 380)
    133e:	c5 55       	subi	r28, 0x55	; 85
    1340:	d1 40       	sbci	r29, 0x01	; 1
    1342:	a7 97       	sbiw	r28, 0x27	; 39
    1344:	30 f4       	brcc	.+12     	; 0x1352 <windDirection+0xd0>
	{
		strcpy(winDir,"NW");
    1346:	2e e4       	ldi	r18, 0x4E	; 78
    1348:	37 e5       	ldi	r19, 0x57	; 87
    134a:	fc 01       	movw	r30, r24
    134c:	31 83       	std	Z+1, r19	; 0x01
    134e:	20 83       	st	Z, r18
    1350:	12 82       	std	Z+2, r1	; 0x02
	}
	return(char *)winDir;
	
    1352:	df 91       	pop	r29
    1354:	cf 91       	pop	r28
    1356:	08 95       	ret

00001358 <uart_putchar>:
    stdout = &mystdout; //required by printf
    stdin  = &mystdin; //required by scanf
}

//redirect stdout to UART
int uart_putchar(char c, FILE *stream) {
    1358:	cf 93       	push	r28
    135a:	c8 2f       	mov	r28, r24
	if (c == '\n') {
    135c:	8a 30       	cpi	r24, 0x0A	; 10
    135e:	19 f4       	brne	.+6      	; 0x1366 <uart_putchar+0xe>
		uart_putchar('\r', stream);
    1360:	8d e0       	ldi	r24, 0x0D	; 13
    1362:	0e 94 ac 09 	call	0x1358	; 0x1358 <uart_putchar>
	}
	loop_until_bit_is_set(UCSR0A, UDRE0);
    1366:	e0 ec       	ldi	r30, 0xC0	; 192
    1368:	f0 e0       	ldi	r31, 0x00	; 0
    136a:	80 81       	ld	r24, Z
    136c:	85 ff       	sbrs	r24, 5
    136e:	fd cf       	rjmp	.-6      	; 0x136a <uart_putchar+0x12>
	UDR0 = c;
    1370:	c0 93 c6 00 	sts	0x00C6, r28	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
	return 0;
}
    1374:	80 e0       	ldi	r24, 0x00	; 0
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	cf 91       	pop	r28
    137a:	08 95       	ret

0000137c <uart_getchar>:

//redirect stdin to UART
int uart_getchar(FILE *stream) {
	loop_until_bit_is_set(UCSR0A, RXC0); /* Wait until data exists. */
    137c:	e0 ec       	ldi	r30, 0xC0	; 192
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	80 81       	ld	r24, Z
    1382:	88 23       	and	r24, r24
    1384:	ec f7       	brge	.-6      	; 0x1380 <uart_getchar+0x4>
	return UDR0;
    1386:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	08 95       	ret

0000138e <ioinit>:
static FILE mystdin = FDEV_SETUP_STREAM(NULL, uart_getchar, _FDEV_SETUP_READ); //redirect uart_getchar() to stdio

void ioinit (void)
{
    //USART Baud rate: 9600, 8data, 1stop
    UBRR0H = MYUBRR >> 8;
    138e:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    UBRR0L = MYUBRR;
    1392:	87 e6       	ldi	r24, 0x67	; 103
    1394:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    UCSR0B = (1<<RXEN0)|(1<<TXEN0);
    1398:	88 e1       	ldi	r24, 0x18	; 24
    139a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    
    stdout = &mystdout; //required by printf
    139e:	ef e8       	ldi	r30, 0x8F	; 143
    13a0:	f1 e0       	ldi	r31, 0x01	; 1
    13a2:	84 e1       	ldi	r24, 0x14	; 20
    13a4:	91 e0       	ldi	r25, 0x01	; 1
    13a6:	93 83       	std	Z+3, r25	; 0x03
    13a8:	82 83       	std	Z+2, r24	; 0x02
    stdin  = &mystdin; //required by scanf
    13aa:	86 e0       	ldi	r24, 0x06	; 6
    13ac:	91 e0       	ldi	r25, 0x01	; 1
    13ae:	91 83       	std	Z+1, r25	; 0x01
    13b0:	80 83       	st	Z, r24
    13b2:	08 95       	ret

000013b4 <__divsf3>:
    13b4:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__divsf3x>
    13b8:	0c 94 d6 0a 	jmp	0x15ac	; 0x15ac <__fp_round>
    13bc:	0e 94 cf 0a 	call	0x159e	; 0x159e <__fp_pscB>
    13c0:	58 f0       	brcs	.+22     	; 0x13d8 <__divsf3+0x24>
    13c2:	0e 94 c8 0a 	call	0x1590	; 0x1590 <__fp_pscA>
    13c6:	40 f0       	brcs	.+16     	; 0x13d8 <__divsf3+0x24>
    13c8:	29 f4       	brne	.+10     	; 0x13d4 <__divsf3+0x20>
    13ca:	5f 3f       	cpi	r21, 0xFF	; 255
    13cc:	29 f0       	breq	.+10     	; 0x13d8 <__divsf3+0x24>
    13ce:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    13d2:	51 11       	cpse	r21, r1
    13d4:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    13d8:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__fp_nan>

000013dc <__divsf3x>:
    13dc:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <__fp_split3>
    13e0:	68 f3       	brcs	.-38     	; 0x13bc <__divsf3+0x8>

000013e2 <__divsf3_pse>:
    13e2:	99 23       	and	r25, r25
    13e4:	b1 f3       	breq	.-20     	; 0x13d2 <__divsf3+0x1e>
    13e6:	55 23       	and	r21, r21
    13e8:	91 f3       	breq	.-28     	; 0x13ce <__divsf3+0x1a>
    13ea:	95 1b       	sub	r25, r21
    13ec:	55 0b       	sbc	r21, r21
    13ee:	bb 27       	eor	r27, r27
    13f0:	aa 27       	eor	r26, r26
    13f2:	62 17       	cp	r22, r18
    13f4:	73 07       	cpc	r23, r19
    13f6:	84 07       	cpc	r24, r20
    13f8:	38 f0       	brcs	.+14     	; 0x1408 <__divsf3_pse+0x26>
    13fa:	9f 5f       	subi	r25, 0xFF	; 255
    13fc:	5f 4f       	sbci	r21, 0xFF	; 255
    13fe:	22 0f       	add	r18, r18
    1400:	33 1f       	adc	r19, r19
    1402:	44 1f       	adc	r20, r20
    1404:	aa 1f       	adc	r26, r26
    1406:	a9 f3       	breq	.-22     	; 0x13f2 <__divsf3_pse+0x10>
    1408:	35 d0       	rcall	.+106    	; 0x1474 <__divsf3_pse+0x92>
    140a:	0e 2e       	mov	r0, r30
    140c:	3a f0       	brmi	.+14     	; 0x141c <__divsf3_pse+0x3a>
    140e:	e0 e8       	ldi	r30, 0x80	; 128
    1410:	32 d0       	rcall	.+100    	; 0x1476 <__divsf3_pse+0x94>
    1412:	91 50       	subi	r25, 0x01	; 1
    1414:	50 40       	sbci	r21, 0x00	; 0
    1416:	e6 95       	lsr	r30
    1418:	00 1c       	adc	r0, r0
    141a:	ca f7       	brpl	.-14     	; 0x140e <__divsf3_pse+0x2c>
    141c:	2b d0       	rcall	.+86     	; 0x1474 <__divsf3_pse+0x92>
    141e:	fe 2f       	mov	r31, r30
    1420:	29 d0       	rcall	.+82     	; 0x1474 <__divsf3_pse+0x92>
    1422:	66 0f       	add	r22, r22
    1424:	77 1f       	adc	r23, r23
    1426:	88 1f       	adc	r24, r24
    1428:	bb 1f       	adc	r27, r27
    142a:	26 17       	cp	r18, r22
    142c:	37 07       	cpc	r19, r23
    142e:	48 07       	cpc	r20, r24
    1430:	ab 07       	cpc	r26, r27
    1432:	b0 e8       	ldi	r27, 0x80	; 128
    1434:	09 f0       	breq	.+2      	; 0x1438 <__divsf3_pse+0x56>
    1436:	bb 0b       	sbc	r27, r27
    1438:	80 2d       	mov	r24, r0
    143a:	bf 01       	movw	r22, r30
    143c:	ff 27       	eor	r31, r31
    143e:	93 58       	subi	r25, 0x83	; 131
    1440:	5f 4f       	sbci	r21, 0xFF	; 255
    1442:	3a f0       	brmi	.+14     	; 0x1452 <__divsf3_pse+0x70>
    1444:	9e 3f       	cpi	r25, 0xFE	; 254
    1446:	51 05       	cpc	r21, r1
    1448:	78 f0       	brcs	.+30     	; 0x1468 <__divsf3_pse+0x86>
    144a:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    144e:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    1452:	5f 3f       	cpi	r21, 0xFF	; 255
    1454:	e4 f3       	brlt	.-8      	; 0x144e <__divsf3_pse+0x6c>
    1456:	98 3e       	cpi	r25, 0xE8	; 232
    1458:	d4 f3       	brlt	.-12     	; 0x144e <__divsf3_pse+0x6c>
    145a:	86 95       	lsr	r24
    145c:	77 95       	ror	r23
    145e:	67 95       	ror	r22
    1460:	b7 95       	ror	r27
    1462:	f7 95       	ror	r31
    1464:	9f 5f       	subi	r25, 0xFF	; 255
    1466:	c9 f7       	brne	.-14     	; 0x145a <__divsf3_pse+0x78>
    1468:	88 0f       	add	r24, r24
    146a:	91 1d       	adc	r25, r1
    146c:	96 95       	lsr	r25
    146e:	87 95       	ror	r24
    1470:	97 f9       	bld	r25, 7
    1472:	08 95       	ret
    1474:	e1 e0       	ldi	r30, 0x01	; 1
    1476:	66 0f       	add	r22, r22
    1478:	77 1f       	adc	r23, r23
    147a:	88 1f       	adc	r24, r24
    147c:	bb 1f       	adc	r27, r27
    147e:	62 17       	cp	r22, r18
    1480:	73 07       	cpc	r23, r19
    1482:	84 07       	cpc	r24, r20
    1484:	ba 07       	cpc	r27, r26
    1486:	20 f0       	brcs	.+8      	; 0x1490 <__divsf3_pse+0xae>
    1488:	62 1b       	sub	r22, r18
    148a:	73 0b       	sbc	r23, r19
    148c:	84 0b       	sbc	r24, r20
    148e:	ba 0b       	sbc	r27, r26
    1490:	ee 1f       	adc	r30, r30
    1492:	88 f7       	brcc	.-30     	; 0x1476 <__divsf3_pse+0x94>
    1494:	e0 95       	com	r30
    1496:	08 95       	ret

00001498 <__fixsfsi>:
    1498:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <__fixunssfsi>
    149c:	68 94       	set
    149e:	b1 11       	cpse	r27, r1
    14a0:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    14a4:	08 95       	ret

000014a6 <__fixunssfsi>:
    14a6:	0e 94 ef 0a 	call	0x15de	; 0x15de <__fp_splitA>
    14aa:	88 f0       	brcs	.+34     	; 0x14ce <__fixunssfsi+0x28>
    14ac:	9f 57       	subi	r25, 0x7F	; 127
    14ae:	98 f0       	brcs	.+38     	; 0x14d6 <__fixunssfsi+0x30>
    14b0:	b9 2f       	mov	r27, r25
    14b2:	99 27       	eor	r25, r25
    14b4:	b7 51       	subi	r27, 0x17	; 23
    14b6:	b0 f0       	brcs	.+44     	; 0x14e4 <__fixunssfsi+0x3e>
    14b8:	e1 f0       	breq	.+56     	; 0x14f2 <__fixunssfsi+0x4c>
    14ba:	66 0f       	add	r22, r22
    14bc:	77 1f       	adc	r23, r23
    14be:	88 1f       	adc	r24, r24
    14c0:	99 1f       	adc	r25, r25
    14c2:	1a f0       	brmi	.+6      	; 0x14ca <__fixunssfsi+0x24>
    14c4:	ba 95       	dec	r27
    14c6:	c9 f7       	brne	.-14     	; 0x14ba <__fixunssfsi+0x14>
    14c8:	14 c0       	rjmp	.+40     	; 0x14f2 <__fixunssfsi+0x4c>
    14ca:	b1 30       	cpi	r27, 0x01	; 1
    14cc:	91 f0       	breq	.+36     	; 0x14f2 <__fixunssfsi+0x4c>
    14ce:	0e 94 09 0b 	call	0x1612	; 0x1612 <__fp_zero>
    14d2:	b1 e0       	ldi	r27, 0x01	; 1
    14d4:	08 95       	ret
    14d6:	0c 94 09 0b 	jmp	0x1612	; 0x1612 <__fp_zero>
    14da:	67 2f       	mov	r22, r23
    14dc:	78 2f       	mov	r23, r24
    14de:	88 27       	eor	r24, r24
    14e0:	b8 5f       	subi	r27, 0xF8	; 248
    14e2:	39 f0       	breq	.+14     	; 0x14f2 <__fixunssfsi+0x4c>
    14e4:	b9 3f       	cpi	r27, 0xF9	; 249
    14e6:	cc f3       	brlt	.-14     	; 0x14da <__fixunssfsi+0x34>
    14e8:	86 95       	lsr	r24
    14ea:	77 95       	ror	r23
    14ec:	67 95       	ror	r22
    14ee:	b3 95       	inc	r27
    14f0:	d9 f7       	brne	.-10     	; 0x14e8 <__fixunssfsi+0x42>
    14f2:	3e f4       	brtc	.+14     	; 0x1502 <__fixunssfsi+0x5c>
    14f4:	90 95       	com	r25
    14f6:	80 95       	com	r24
    14f8:	70 95       	com	r23
    14fa:	61 95       	neg	r22
    14fc:	7f 4f       	sbci	r23, 0xFF	; 255
    14fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1500:	9f 4f       	sbci	r25, 0xFF	; 255
    1502:	08 95       	ret

00001504 <__floatunsisf>:
    1504:	e8 94       	clt
    1506:	09 c0       	rjmp	.+18     	; 0x151a <__floatsisf+0x12>

00001508 <__floatsisf>:
    1508:	97 fb       	bst	r25, 7
    150a:	3e f4       	brtc	.+14     	; 0x151a <__floatsisf+0x12>
    150c:	90 95       	com	r25
    150e:	80 95       	com	r24
    1510:	70 95       	com	r23
    1512:	61 95       	neg	r22
    1514:	7f 4f       	sbci	r23, 0xFF	; 255
    1516:	8f 4f       	sbci	r24, 0xFF	; 255
    1518:	9f 4f       	sbci	r25, 0xFF	; 255
    151a:	99 23       	and	r25, r25
    151c:	a9 f0       	breq	.+42     	; 0x1548 <__floatsisf+0x40>
    151e:	f9 2f       	mov	r31, r25
    1520:	96 e9       	ldi	r25, 0x96	; 150
    1522:	bb 27       	eor	r27, r27
    1524:	93 95       	inc	r25
    1526:	f6 95       	lsr	r31
    1528:	87 95       	ror	r24
    152a:	77 95       	ror	r23
    152c:	67 95       	ror	r22
    152e:	b7 95       	ror	r27
    1530:	f1 11       	cpse	r31, r1
    1532:	f8 cf       	rjmp	.-16     	; 0x1524 <__floatsisf+0x1c>
    1534:	fa f4       	brpl	.+62     	; 0x1574 <__floatsisf+0x6c>
    1536:	bb 0f       	add	r27, r27
    1538:	11 f4       	brne	.+4      	; 0x153e <__floatsisf+0x36>
    153a:	60 ff       	sbrs	r22, 0
    153c:	1b c0       	rjmp	.+54     	; 0x1574 <__floatsisf+0x6c>
    153e:	6f 5f       	subi	r22, 0xFF	; 255
    1540:	7f 4f       	sbci	r23, 0xFF	; 255
    1542:	8f 4f       	sbci	r24, 0xFF	; 255
    1544:	9f 4f       	sbci	r25, 0xFF	; 255
    1546:	16 c0       	rjmp	.+44     	; 0x1574 <__floatsisf+0x6c>
    1548:	88 23       	and	r24, r24
    154a:	11 f0       	breq	.+4      	; 0x1550 <__floatsisf+0x48>
    154c:	96 e9       	ldi	r25, 0x96	; 150
    154e:	11 c0       	rjmp	.+34     	; 0x1572 <__floatsisf+0x6a>
    1550:	77 23       	and	r23, r23
    1552:	21 f0       	breq	.+8      	; 0x155c <__floatsisf+0x54>
    1554:	9e e8       	ldi	r25, 0x8E	; 142
    1556:	87 2f       	mov	r24, r23
    1558:	76 2f       	mov	r23, r22
    155a:	05 c0       	rjmp	.+10     	; 0x1566 <__floatsisf+0x5e>
    155c:	66 23       	and	r22, r22
    155e:	71 f0       	breq	.+28     	; 0x157c <__floatsisf+0x74>
    1560:	96 e8       	ldi	r25, 0x86	; 134
    1562:	86 2f       	mov	r24, r22
    1564:	70 e0       	ldi	r23, 0x00	; 0
    1566:	60 e0       	ldi	r22, 0x00	; 0
    1568:	2a f0       	brmi	.+10     	; 0x1574 <__floatsisf+0x6c>
    156a:	9a 95       	dec	r25
    156c:	66 0f       	add	r22, r22
    156e:	77 1f       	adc	r23, r23
    1570:	88 1f       	adc	r24, r24
    1572:	da f7       	brpl	.-10     	; 0x156a <__floatsisf+0x62>
    1574:	88 0f       	add	r24, r24
    1576:	96 95       	lsr	r25
    1578:	87 95       	ror	r24
    157a:	97 f9       	bld	r25, 7
    157c:	08 95       	ret

0000157e <__fp_inf>:
    157e:	97 f9       	bld	r25, 7
    1580:	9f 67       	ori	r25, 0x7F	; 127
    1582:	80 e8       	ldi	r24, 0x80	; 128
    1584:	70 e0       	ldi	r23, 0x00	; 0
    1586:	60 e0       	ldi	r22, 0x00	; 0
    1588:	08 95       	ret

0000158a <__fp_nan>:
    158a:	9f ef       	ldi	r25, 0xFF	; 255
    158c:	80 ec       	ldi	r24, 0xC0	; 192
    158e:	08 95       	ret

00001590 <__fp_pscA>:
    1590:	00 24       	eor	r0, r0
    1592:	0a 94       	dec	r0
    1594:	16 16       	cp	r1, r22
    1596:	17 06       	cpc	r1, r23
    1598:	18 06       	cpc	r1, r24
    159a:	09 06       	cpc	r0, r25
    159c:	08 95       	ret

0000159e <__fp_pscB>:
    159e:	00 24       	eor	r0, r0
    15a0:	0a 94       	dec	r0
    15a2:	12 16       	cp	r1, r18
    15a4:	13 06       	cpc	r1, r19
    15a6:	14 06       	cpc	r1, r20
    15a8:	05 06       	cpc	r0, r21
    15aa:	08 95       	ret

000015ac <__fp_round>:
    15ac:	09 2e       	mov	r0, r25
    15ae:	03 94       	inc	r0
    15b0:	00 0c       	add	r0, r0
    15b2:	11 f4       	brne	.+4      	; 0x15b8 <__fp_round+0xc>
    15b4:	88 23       	and	r24, r24
    15b6:	52 f0       	brmi	.+20     	; 0x15cc <__fp_round+0x20>
    15b8:	bb 0f       	add	r27, r27
    15ba:	40 f4       	brcc	.+16     	; 0x15cc <__fp_round+0x20>
    15bc:	bf 2b       	or	r27, r31
    15be:	11 f4       	brne	.+4      	; 0x15c4 <__fp_round+0x18>
    15c0:	60 ff       	sbrs	r22, 0
    15c2:	04 c0       	rjmp	.+8      	; 0x15cc <__fp_round+0x20>
    15c4:	6f 5f       	subi	r22, 0xFF	; 255
    15c6:	7f 4f       	sbci	r23, 0xFF	; 255
    15c8:	8f 4f       	sbci	r24, 0xFF	; 255
    15ca:	9f 4f       	sbci	r25, 0xFF	; 255
    15cc:	08 95       	ret

000015ce <__fp_split3>:
    15ce:	57 fd       	sbrc	r21, 7
    15d0:	90 58       	subi	r25, 0x80	; 128
    15d2:	44 0f       	add	r20, r20
    15d4:	55 1f       	adc	r21, r21
    15d6:	59 f0       	breq	.+22     	; 0x15ee <__fp_splitA+0x10>
    15d8:	5f 3f       	cpi	r21, 0xFF	; 255
    15da:	71 f0       	breq	.+28     	; 0x15f8 <__fp_splitA+0x1a>
    15dc:	47 95       	ror	r20

000015de <__fp_splitA>:
    15de:	88 0f       	add	r24, r24
    15e0:	97 fb       	bst	r25, 7
    15e2:	99 1f       	adc	r25, r25
    15e4:	61 f0       	breq	.+24     	; 0x15fe <__fp_splitA+0x20>
    15e6:	9f 3f       	cpi	r25, 0xFF	; 255
    15e8:	79 f0       	breq	.+30     	; 0x1608 <__fp_splitA+0x2a>
    15ea:	87 95       	ror	r24
    15ec:	08 95       	ret
    15ee:	12 16       	cp	r1, r18
    15f0:	13 06       	cpc	r1, r19
    15f2:	14 06       	cpc	r1, r20
    15f4:	55 1f       	adc	r21, r21
    15f6:	f2 cf       	rjmp	.-28     	; 0x15dc <__fp_split3+0xe>
    15f8:	46 95       	lsr	r20
    15fa:	f1 df       	rcall	.-30     	; 0x15de <__fp_splitA>
    15fc:	08 c0       	rjmp	.+16     	; 0x160e <__fp_splitA+0x30>
    15fe:	16 16       	cp	r1, r22
    1600:	17 06       	cpc	r1, r23
    1602:	18 06       	cpc	r1, r24
    1604:	99 1f       	adc	r25, r25
    1606:	f1 cf       	rjmp	.-30     	; 0x15ea <__fp_splitA+0xc>
    1608:	86 95       	lsr	r24
    160a:	71 05       	cpc	r23, r1
    160c:	61 05       	cpc	r22, r1
    160e:	08 94       	sec
    1610:	08 95       	ret

00001612 <__fp_zero>:
    1612:	e8 94       	clt

00001614 <__fp_szero>:
    1614:	bb 27       	eor	r27, r27
    1616:	66 27       	eor	r22, r22
    1618:	77 27       	eor	r23, r23
    161a:	cb 01       	movw	r24, r22
    161c:	97 f9       	bld	r25, 7
    161e:	08 95       	ret

00001620 <__mulsf3>:
    1620:	0e 94 23 0b 	call	0x1646	; 0x1646 <__mulsf3x>
    1624:	0c 94 d6 0a 	jmp	0x15ac	; 0x15ac <__fp_round>
    1628:	0e 94 c8 0a 	call	0x1590	; 0x1590 <__fp_pscA>
    162c:	38 f0       	brcs	.+14     	; 0x163c <__mulsf3+0x1c>
    162e:	0e 94 cf 0a 	call	0x159e	; 0x159e <__fp_pscB>
    1632:	20 f0       	brcs	.+8      	; 0x163c <__mulsf3+0x1c>
    1634:	95 23       	and	r25, r21
    1636:	11 f0       	breq	.+4      	; 0x163c <__mulsf3+0x1c>
    1638:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    163c:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__fp_nan>
    1640:	11 24       	eor	r1, r1
    1642:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>

00001646 <__mulsf3x>:
    1646:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <__fp_split3>
    164a:	70 f3       	brcs	.-36     	; 0x1628 <__mulsf3+0x8>

0000164c <__mulsf3_pse>:
    164c:	95 9f       	mul	r25, r21
    164e:	c1 f3       	breq	.-16     	; 0x1640 <__mulsf3+0x20>
    1650:	95 0f       	add	r25, r21
    1652:	50 e0       	ldi	r21, 0x00	; 0
    1654:	55 1f       	adc	r21, r21
    1656:	62 9f       	mul	r22, r18
    1658:	f0 01       	movw	r30, r0
    165a:	72 9f       	mul	r23, r18
    165c:	bb 27       	eor	r27, r27
    165e:	f0 0d       	add	r31, r0
    1660:	b1 1d       	adc	r27, r1
    1662:	63 9f       	mul	r22, r19
    1664:	aa 27       	eor	r26, r26
    1666:	f0 0d       	add	r31, r0
    1668:	b1 1d       	adc	r27, r1
    166a:	aa 1f       	adc	r26, r26
    166c:	64 9f       	mul	r22, r20
    166e:	66 27       	eor	r22, r22
    1670:	b0 0d       	add	r27, r0
    1672:	a1 1d       	adc	r26, r1
    1674:	66 1f       	adc	r22, r22
    1676:	82 9f       	mul	r24, r18
    1678:	22 27       	eor	r18, r18
    167a:	b0 0d       	add	r27, r0
    167c:	a1 1d       	adc	r26, r1
    167e:	62 1f       	adc	r22, r18
    1680:	73 9f       	mul	r23, r19
    1682:	b0 0d       	add	r27, r0
    1684:	a1 1d       	adc	r26, r1
    1686:	62 1f       	adc	r22, r18
    1688:	83 9f       	mul	r24, r19
    168a:	a0 0d       	add	r26, r0
    168c:	61 1d       	adc	r22, r1
    168e:	22 1f       	adc	r18, r18
    1690:	74 9f       	mul	r23, r20
    1692:	33 27       	eor	r19, r19
    1694:	a0 0d       	add	r26, r0
    1696:	61 1d       	adc	r22, r1
    1698:	23 1f       	adc	r18, r19
    169a:	84 9f       	mul	r24, r20
    169c:	60 0d       	add	r22, r0
    169e:	21 1d       	adc	r18, r1
    16a0:	82 2f       	mov	r24, r18
    16a2:	76 2f       	mov	r23, r22
    16a4:	6a 2f       	mov	r22, r26
    16a6:	11 24       	eor	r1, r1
    16a8:	9f 57       	subi	r25, 0x7F	; 127
    16aa:	50 40       	sbci	r21, 0x00	; 0
    16ac:	9a f0       	brmi	.+38     	; 0x16d4 <__mulsf3_pse+0x88>
    16ae:	f1 f0       	breq	.+60     	; 0x16ec <__mulsf3_pse+0xa0>
    16b0:	88 23       	and	r24, r24
    16b2:	4a f0       	brmi	.+18     	; 0x16c6 <__mulsf3_pse+0x7a>
    16b4:	ee 0f       	add	r30, r30
    16b6:	ff 1f       	adc	r31, r31
    16b8:	bb 1f       	adc	r27, r27
    16ba:	66 1f       	adc	r22, r22
    16bc:	77 1f       	adc	r23, r23
    16be:	88 1f       	adc	r24, r24
    16c0:	91 50       	subi	r25, 0x01	; 1
    16c2:	50 40       	sbci	r21, 0x00	; 0
    16c4:	a9 f7       	brne	.-22     	; 0x16b0 <__mulsf3_pse+0x64>
    16c6:	9e 3f       	cpi	r25, 0xFE	; 254
    16c8:	51 05       	cpc	r21, r1
    16ca:	80 f0       	brcs	.+32     	; 0x16ec <__mulsf3_pse+0xa0>
    16cc:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    16d0:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    16d4:	5f 3f       	cpi	r21, 0xFF	; 255
    16d6:	e4 f3       	brlt	.-8      	; 0x16d0 <__mulsf3_pse+0x84>
    16d8:	98 3e       	cpi	r25, 0xE8	; 232
    16da:	d4 f3       	brlt	.-12     	; 0x16d0 <__mulsf3_pse+0x84>
    16dc:	86 95       	lsr	r24
    16de:	77 95       	ror	r23
    16e0:	67 95       	ror	r22
    16e2:	b7 95       	ror	r27
    16e4:	f7 95       	ror	r31
    16e6:	e7 95       	ror	r30
    16e8:	9f 5f       	subi	r25, 0xFF	; 255
    16ea:	c1 f7       	brne	.-16     	; 0x16dc <__mulsf3_pse+0x90>
    16ec:	fe 2b       	or	r31, r30
    16ee:	88 0f       	add	r24, r24
    16f0:	91 1d       	adc	r25, r1
    16f2:	96 95       	lsr	r25
    16f4:	87 95       	ror	r24
    16f6:	97 f9       	bld	r25, 7
    16f8:	08 95       	ret

000016fa <__mulsi3>:
    16fa:	db 01       	movw	r26, r22
    16fc:	8f 93       	push	r24
    16fe:	9f 93       	push	r25
    1700:	0e 94 af 0b 	call	0x175e	; 0x175e <__muluhisi3>
    1704:	bf 91       	pop	r27
    1706:	af 91       	pop	r26
    1708:	a2 9f       	mul	r26, r18
    170a:	80 0d       	add	r24, r0
    170c:	91 1d       	adc	r25, r1
    170e:	a3 9f       	mul	r26, r19
    1710:	90 0d       	add	r25, r0
    1712:	b2 9f       	mul	r27, r18
    1714:	90 0d       	add	r25, r0
    1716:	11 24       	eor	r1, r1
    1718:	08 95       	ret

0000171a <__udivmodsi4>:
    171a:	a1 e2       	ldi	r26, 0x21	; 33
    171c:	1a 2e       	mov	r1, r26
    171e:	aa 1b       	sub	r26, r26
    1720:	bb 1b       	sub	r27, r27
    1722:	fd 01       	movw	r30, r26
    1724:	0d c0       	rjmp	.+26     	; 0x1740 <__udivmodsi4_ep>

00001726 <__udivmodsi4_loop>:
    1726:	aa 1f       	adc	r26, r26
    1728:	bb 1f       	adc	r27, r27
    172a:	ee 1f       	adc	r30, r30
    172c:	ff 1f       	adc	r31, r31
    172e:	a2 17       	cp	r26, r18
    1730:	b3 07       	cpc	r27, r19
    1732:	e4 07       	cpc	r30, r20
    1734:	f5 07       	cpc	r31, r21
    1736:	20 f0       	brcs	.+8      	; 0x1740 <__udivmodsi4_ep>
    1738:	a2 1b       	sub	r26, r18
    173a:	b3 0b       	sbc	r27, r19
    173c:	e4 0b       	sbc	r30, r20
    173e:	f5 0b       	sbc	r31, r21

00001740 <__udivmodsi4_ep>:
    1740:	66 1f       	adc	r22, r22
    1742:	77 1f       	adc	r23, r23
    1744:	88 1f       	adc	r24, r24
    1746:	99 1f       	adc	r25, r25
    1748:	1a 94       	dec	r1
    174a:	69 f7       	brne	.-38     	; 0x1726 <__udivmodsi4_loop>
    174c:	60 95       	com	r22
    174e:	70 95       	com	r23
    1750:	80 95       	com	r24
    1752:	90 95       	com	r25
    1754:	9b 01       	movw	r18, r22
    1756:	ac 01       	movw	r20, r24
    1758:	bd 01       	movw	r22, r26
    175a:	cf 01       	movw	r24, r30
    175c:	08 95       	ret

0000175e <__muluhisi3>:
    175e:	0e 94 c2 0b 	call	0x1784	; 0x1784 <__umulhisi3>
    1762:	a5 9f       	mul	r26, r21
    1764:	90 0d       	add	r25, r0
    1766:	b4 9f       	mul	r27, r20
    1768:	90 0d       	add	r25, r0
    176a:	a4 9f       	mul	r26, r20
    176c:	80 0d       	add	r24, r0
    176e:	91 1d       	adc	r25, r1
    1770:	11 24       	eor	r1, r1
    1772:	08 95       	ret

00001774 <__mulshisi3>:
    1774:	b7 ff       	sbrs	r27, 7
    1776:	0c 94 af 0b 	jmp	0x175e	; 0x175e <__muluhisi3>

0000177a <__mulohisi3>:
    177a:	0e 94 af 0b 	call	0x175e	; 0x175e <__muluhisi3>
    177e:	82 1b       	sub	r24, r18
    1780:	93 0b       	sbc	r25, r19
    1782:	08 95       	ret

00001784 <__umulhisi3>:
    1784:	a2 9f       	mul	r26, r18
    1786:	b0 01       	movw	r22, r0
    1788:	b3 9f       	mul	r27, r19
    178a:	c0 01       	movw	r24, r0
    178c:	a3 9f       	mul	r26, r19
    178e:	70 0d       	add	r23, r0
    1790:	81 1d       	adc	r24, r1
    1792:	11 24       	eor	r1, r1
    1794:	91 1d       	adc	r25, r1
    1796:	b2 9f       	mul	r27, r18
    1798:	70 0d       	add	r23, r0
    179a:	81 1d       	adc	r24, r1
    179c:	11 24       	eor	r1, r1
    179e:	91 1d       	adc	r25, r1
    17a0:	08 95       	ret

000017a2 <malloc>:
    17a2:	0f 93       	push	r16
    17a4:	1f 93       	push	r17
    17a6:	cf 93       	push	r28
    17a8:	df 93       	push	r29
    17aa:	82 30       	cpi	r24, 0x02	; 2
    17ac:	91 05       	cpc	r25, r1
    17ae:	10 f4       	brcc	.+4      	; 0x17b4 <malloc+0x12>
    17b0:	82 e0       	ldi	r24, 0x02	; 2
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	e0 91 8d 01 	lds	r30, 0x018D	; 0x80018d <__flp>
    17b8:	f0 91 8e 01 	lds	r31, 0x018E	; 0x80018e <__flp+0x1>
    17bc:	20 e0       	ldi	r18, 0x00	; 0
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	a0 e0       	ldi	r26, 0x00	; 0
    17c2:	b0 e0       	ldi	r27, 0x00	; 0
    17c4:	30 97       	sbiw	r30, 0x00	; 0
    17c6:	19 f1       	breq	.+70     	; 0x180e <malloc+0x6c>
    17c8:	40 81       	ld	r20, Z
    17ca:	51 81       	ldd	r21, Z+1	; 0x01
    17cc:	02 81       	ldd	r16, Z+2	; 0x02
    17ce:	13 81       	ldd	r17, Z+3	; 0x03
    17d0:	48 17       	cp	r20, r24
    17d2:	59 07       	cpc	r21, r25
    17d4:	c8 f0       	brcs	.+50     	; 0x1808 <malloc+0x66>
    17d6:	84 17       	cp	r24, r20
    17d8:	95 07       	cpc	r25, r21
    17da:	69 f4       	brne	.+26     	; 0x17f6 <malloc+0x54>
    17dc:	10 97       	sbiw	r26, 0x00	; 0
    17de:	31 f0       	breq	.+12     	; 0x17ec <malloc+0x4a>
    17e0:	12 96       	adiw	r26, 0x02	; 2
    17e2:	0c 93       	st	X, r16
    17e4:	12 97       	sbiw	r26, 0x02	; 2
    17e6:	13 96       	adiw	r26, 0x03	; 3
    17e8:	1c 93       	st	X, r17
    17ea:	27 c0       	rjmp	.+78     	; 0x183a <malloc+0x98>
    17ec:	00 93 8d 01 	sts	0x018D, r16	; 0x80018d <__flp>
    17f0:	10 93 8e 01 	sts	0x018E, r17	; 0x80018e <__flp+0x1>
    17f4:	22 c0       	rjmp	.+68     	; 0x183a <malloc+0x98>
    17f6:	21 15       	cp	r18, r1
    17f8:	31 05       	cpc	r19, r1
    17fa:	19 f0       	breq	.+6      	; 0x1802 <malloc+0x60>
    17fc:	42 17       	cp	r20, r18
    17fe:	53 07       	cpc	r21, r19
    1800:	18 f4       	brcc	.+6      	; 0x1808 <malloc+0x66>
    1802:	9a 01       	movw	r18, r20
    1804:	bd 01       	movw	r22, r26
    1806:	ef 01       	movw	r28, r30
    1808:	df 01       	movw	r26, r30
    180a:	f8 01       	movw	r30, r16
    180c:	db cf       	rjmp	.-74     	; 0x17c4 <malloc+0x22>
    180e:	21 15       	cp	r18, r1
    1810:	31 05       	cpc	r19, r1
    1812:	f9 f0       	breq	.+62     	; 0x1852 <malloc+0xb0>
    1814:	28 1b       	sub	r18, r24
    1816:	39 0b       	sbc	r19, r25
    1818:	24 30       	cpi	r18, 0x04	; 4
    181a:	31 05       	cpc	r19, r1
    181c:	80 f4       	brcc	.+32     	; 0x183e <malloc+0x9c>
    181e:	8a 81       	ldd	r24, Y+2	; 0x02
    1820:	9b 81       	ldd	r25, Y+3	; 0x03
    1822:	61 15       	cp	r22, r1
    1824:	71 05       	cpc	r23, r1
    1826:	21 f0       	breq	.+8      	; 0x1830 <malloc+0x8e>
    1828:	fb 01       	movw	r30, r22
    182a:	93 83       	std	Z+3, r25	; 0x03
    182c:	82 83       	std	Z+2, r24	; 0x02
    182e:	04 c0       	rjmp	.+8      	; 0x1838 <malloc+0x96>
    1830:	90 93 8e 01 	sts	0x018E, r25	; 0x80018e <__flp+0x1>
    1834:	80 93 8d 01 	sts	0x018D, r24	; 0x80018d <__flp>
    1838:	fe 01       	movw	r30, r28
    183a:	32 96       	adiw	r30, 0x02	; 2
    183c:	44 c0       	rjmp	.+136    	; 0x18c6 <malloc+0x124>
    183e:	fe 01       	movw	r30, r28
    1840:	e2 0f       	add	r30, r18
    1842:	f3 1f       	adc	r31, r19
    1844:	81 93       	st	Z+, r24
    1846:	91 93       	st	Z+, r25
    1848:	22 50       	subi	r18, 0x02	; 2
    184a:	31 09       	sbc	r19, r1
    184c:	39 83       	std	Y+1, r19	; 0x01
    184e:	28 83       	st	Y, r18
    1850:	3a c0       	rjmp	.+116    	; 0x18c6 <malloc+0x124>
    1852:	20 91 8b 01 	lds	r18, 0x018B	; 0x80018b <__brkval>
    1856:	30 91 8c 01 	lds	r19, 0x018C	; 0x80018c <__brkval+0x1>
    185a:	23 2b       	or	r18, r19
    185c:	41 f4       	brne	.+16     	; 0x186e <malloc+0xcc>
    185e:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    1862:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1866:	30 93 8c 01 	sts	0x018C, r19	; 0x80018c <__brkval+0x1>
    186a:	20 93 8b 01 	sts	0x018B, r18	; 0x80018b <__brkval>
    186e:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    1872:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    1876:	21 15       	cp	r18, r1
    1878:	31 05       	cpc	r19, r1
    187a:	41 f4       	brne	.+16     	; 0x188c <malloc+0xea>
    187c:	2d b7       	in	r18, 0x3d	; 61
    187e:	3e b7       	in	r19, 0x3e	; 62
    1880:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1884:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1888:	24 1b       	sub	r18, r20
    188a:	35 0b       	sbc	r19, r21
    188c:	e0 91 8b 01 	lds	r30, 0x018B	; 0x80018b <__brkval>
    1890:	f0 91 8c 01 	lds	r31, 0x018C	; 0x80018c <__brkval+0x1>
    1894:	e2 17       	cp	r30, r18
    1896:	f3 07       	cpc	r31, r19
    1898:	a0 f4       	brcc	.+40     	; 0x18c2 <malloc+0x120>
    189a:	2e 1b       	sub	r18, r30
    189c:	3f 0b       	sbc	r19, r31
    189e:	28 17       	cp	r18, r24
    18a0:	39 07       	cpc	r19, r25
    18a2:	78 f0       	brcs	.+30     	; 0x18c2 <malloc+0x120>
    18a4:	ac 01       	movw	r20, r24
    18a6:	4e 5f       	subi	r20, 0xFE	; 254
    18a8:	5f 4f       	sbci	r21, 0xFF	; 255
    18aa:	24 17       	cp	r18, r20
    18ac:	35 07       	cpc	r19, r21
    18ae:	48 f0       	brcs	.+18     	; 0x18c2 <malloc+0x120>
    18b0:	4e 0f       	add	r20, r30
    18b2:	5f 1f       	adc	r21, r31
    18b4:	50 93 8c 01 	sts	0x018C, r21	; 0x80018c <__brkval+0x1>
    18b8:	40 93 8b 01 	sts	0x018B, r20	; 0x80018b <__brkval>
    18bc:	81 93       	st	Z+, r24
    18be:	91 93       	st	Z+, r25
    18c0:	02 c0       	rjmp	.+4      	; 0x18c6 <malloc+0x124>
    18c2:	e0 e0       	ldi	r30, 0x00	; 0
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	cf 01       	movw	r24, r30
    18c8:	df 91       	pop	r29
    18ca:	cf 91       	pop	r28
    18cc:	1f 91       	pop	r17
    18ce:	0f 91       	pop	r16
    18d0:	08 95       	ret

000018d2 <free>:
    18d2:	cf 93       	push	r28
    18d4:	df 93       	push	r29
    18d6:	00 97       	sbiw	r24, 0x00	; 0
    18d8:	09 f4       	brne	.+2      	; 0x18dc <free+0xa>
    18da:	81 c0       	rjmp	.+258    	; 0x19de <free+0x10c>
    18dc:	fc 01       	movw	r30, r24
    18de:	32 97       	sbiw	r30, 0x02	; 2
    18e0:	13 82       	std	Z+3, r1	; 0x03
    18e2:	12 82       	std	Z+2, r1	; 0x02
    18e4:	a0 91 8d 01 	lds	r26, 0x018D	; 0x80018d <__flp>
    18e8:	b0 91 8e 01 	lds	r27, 0x018E	; 0x80018e <__flp+0x1>
    18ec:	10 97       	sbiw	r26, 0x00	; 0
    18ee:	81 f4       	brne	.+32     	; 0x1910 <free+0x3e>
    18f0:	20 81       	ld	r18, Z
    18f2:	31 81       	ldd	r19, Z+1	; 0x01
    18f4:	82 0f       	add	r24, r18
    18f6:	93 1f       	adc	r25, r19
    18f8:	20 91 8b 01 	lds	r18, 0x018B	; 0x80018b <__brkval>
    18fc:	30 91 8c 01 	lds	r19, 0x018C	; 0x80018c <__brkval+0x1>
    1900:	28 17       	cp	r18, r24
    1902:	39 07       	cpc	r19, r25
    1904:	51 f5       	brne	.+84     	; 0x195a <free+0x88>
    1906:	f0 93 8c 01 	sts	0x018C, r31	; 0x80018c <__brkval+0x1>
    190a:	e0 93 8b 01 	sts	0x018B, r30	; 0x80018b <__brkval>
    190e:	67 c0       	rjmp	.+206    	; 0x19de <free+0x10c>
    1910:	ed 01       	movw	r28, r26
    1912:	20 e0       	ldi	r18, 0x00	; 0
    1914:	30 e0       	ldi	r19, 0x00	; 0
    1916:	ce 17       	cp	r28, r30
    1918:	df 07       	cpc	r29, r31
    191a:	40 f4       	brcc	.+16     	; 0x192c <free+0x5a>
    191c:	4a 81       	ldd	r20, Y+2	; 0x02
    191e:	5b 81       	ldd	r21, Y+3	; 0x03
    1920:	9e 01       	movw	r18, r28
    1922:	41 15       	cp	r20, r1
    1924:	51 05       	cpc	r21, r1
    1926:	f1 f0       	breq	.+60     	; 0x1964 <free+0x92>
    1928:	ea 01       	movw	r28, r20
    192a:	f5 cf       	rjmp	.-22     	; 0x1916 <free+0x44>
    192c:	d3 83       	std	Z+3, r29	; 0x03
    192e:	c2 83       	std	Z+2, r28	; 0x02
    1930:	40 81       	ld	r20, Z
    1932:	51 81       	ldd	r21, Z+1	; 0x01
    1934:	84 0f       	add	r24, r20
    1936:	95 1f       	adc	r25, r21
    1938:	c8 17       	cp	r28, r24
    193a:	d9 07       	cpc	r29, r25
    193c:	59 f4       	brne	.+22     	; 0x1954 <free+0x82>
    193e:	88 81       	ld	r24, Y
    1940:	99 81       	ldd	r25, Y+1	; 0x01
    1942:	84 0f       	add	r24, r20
    1944:	95 1f       	adc	r25, r21
    1946:	02 96       	adiw	r24, 0x02	; 2
    1948:	91 83       	std	Z+1, r25	; 0x01
    194a:	80 83       	st	Z, r24
    194c:	8a 81       	ldd	r24, Y+2	; 0x02
    194e:	9b 81       	ldd	r25, Y+3	; 0x03
    1950:	93 83       	std	Z+3, r25	; 0x03
    1952:	82 83       	std	Z+2, r24	; 0x02
    1954:	21 15       	cp	r18, r1
    1956:	31 05       	cpc	r19, r1
    1958:	29 f4       	brne	.+10     	; 0x1964 <free+0x92>
    195a:	f0 93 8e 01 	sts	0x018E, r31	; 0x80018e <__flp+0x1>
    195e:	e0 93 8d 01 	sts	0x018D, r30	; 0x80018d <__flp>
    1962:	3d c0       	rjmp	.+122    	; 0x19de <free+0x10c>
    1964:	e9 01       	movw	r28, r18
    1966:	fb 83       	std	Y+3, r31	; 0x03
    1968:	ea 83       	std	Y+2, r30	; 0x02
    196a:	49 91       	ld	r20, Y+
    196c:	59 91       	ld	r21, Y+
    196e:	c4 0f       	add	r28, r20
    1970:	d5 1f       	adc	r29, r21
    1972:	ec 17       	cp	r30, r28
    1974:	fd 07       	cpc	r31, r29
    1976:	61 f4       	brne	.+24     	; 0x1990 <free+0xbe>
    1978:	80 81       	ld	r24, Z
    197a:	91 81       	ldd	r25, Z+1	; 0x01
    197c:	84 0f       	add	r24, r20
    197e:	95 1f       	adc	r25, r21
    1980:	02 96       	adiw	r24, 0x02	; 2
    1982:	e9 01       	movw	r28, r18
    1984:	99 83       	std	Y+1, r25	; 0x01
    1986:	88 83       	st	Y, r24
    1988:	82 81       	ldd	r24, Z+2	; 0x02
    198a:	93 81       	ldd	r25, Z+3	; 0x03
    198c:	9b 83       	std	Y+3, r25	; 0x03
    198e:	8a 83       	std	Y+2, r24	; 0x02
    1990:	e0 e0       	ldi	r30, 0x00	; 0
    1992:	f0 e0       	ldi	r31, 0x00	; 0
    1994:	12 96       	adiw	r26, 0x02	; 2
    1996:	8d 91       	ld	r24, X+
    1998:	9c 91       	ld	r25, X
    199a:	13 97       	sbiw	r26, 0x03	; 3
    199c:	00 97       	sbiw	r24, 0x00	; 0
    199e:	19 f0       	breq	.+6      	; 0x19a6 <free+0xd4>
    19a0:	fd 01       	movw	r30, r26
    19a2:	dc 01       	movw	r26, r24
    19a4:	f7 cf       	rjmp	.-18     	; 0x1994 <free+0xc2>
    19a6:	8d 91       	ld	r24, X+
    19a8:	9c 91       	ld	r25, X
    19aa:	11 97       	sbiw	r26, 0x01	; 1
    19ac:	9d 01       	movw	r18, r26
    19ae:	2e 5f       	subi	r18, 0xFE	; 254
    19b0:	3f 4f       	sbci	r19, 0xFF	; 255
    19b2:	82 0f       	add	r24, r18
    19b4:	93 1f       	adc	r25, r19
    19b6:	20 91 8b 01 	lds	r18, 0x018B	; 0x80018b <__brkval>
    19ba:	30 91 8c 01 	lds	r19, 0x018C	; 0x80018c <__brkval+0x1>
    19be:	28 17       	cp	r18, r24
    19c0:	39 07       	cpc	r19, r25
    19c2:	69 f4       	brne	.+26     	; 0x19de <free+0x10c>
    19c4:	30 97       	sbiw	r30, 0x00	; 0
    19c6:	29 f4       	brne	.+10     	; 0x19d2 <free+0x100>
    19c8:	10 92 8e 01 	sts	0x018E, r1	; 0x80018e <__flp+0x1>
    19cc:	10 92 8d 01 	sts	0x018D, r1	; 0x80018d <__flp>
    19d0:	02 c0       	rjmp	.+4      	; 0x19d6 <free+0x104>
    19d2:	13 82       	std	Z+3, r1	; 0x03
    19d4:	12 82       	std	Z+2, r1	; 0x02
    19d6:	b0 93 8c 01 	sts	0x018C, r27	; 0x80018c <__brkval+0x1>
    19da:	a0 93 8b 01 	sts	0x018B, r26	; 0x80018b <__brkval>
    19de:	df 91       	pop	r29
    19e0:	cf 91       	pop	r28
    19e2:	08 95       	ret

000019e4 <memcpy>:
    19e4:	fb 01       	movw	r30, r22
    19e6:	dc 01       	movw	r26, r24
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <memcpy+0xa>
    19ea:	01 90       	ld	r0, Z+
    19ec:	0d 92       	st	X+, r0
    19ee:	41 50       	subi	r20, 0x01	; 1
    19f0:	50 40       	sbci	r21, 0x00	; 0
    19f2:	d8 f7       	brcc	.-10     	; 0x19ea <memcpy+0x6>
    19f4:	08 95       	ret

000019f6 <strcpy>:
    19f6:	fb 01       	movw	r30, r22
    19f8:	dc 01       	movw	r26, r24
    19fa:	01 90       	ld	r0, Z+
    19fc:	0d 92       	st	X+, r0
    19fe:	00 20       	and	r0, r0
    1a00:	e1 f7       	brne	.-8      	; 0x19fa <strcpy+0x4>
    1a02:	08 95       	ret

00001a04 <__itoa_ncheck>:
    1a04:	bb 27       	eor	r27, r27
    1a06:	4a 30       	cpi	r20, 0x0A	; 10
    1a08:	31 f4       	brne	.+12     	; 0x1a16 <__itoa_ncheck+0x12>
    1a0a:	99 23       	and	r25, r25
    1a0c:	22 f4       	brpl	.+8      	; 0x1a16 <__itoa_ncheck+0x12>
    1a0e:	bd e2       	ldi	r27, 0x2D	; 45
    1a10:	90 95       	com	r25
    1a12:	81 95       	neg	r24
    1a14:	9f 4f       	sbci	r25, 0xFF	; 255
    1a16:	0c 94 0e 0d 	jmp	0x1a1c	; 0x1a1c <__utoa_common>

00001a1a <__utoa_ncheck>:
    1a1a:	bb 27       	eor	r27, r27

00001a1c <__utoa_common>:
    1a1c:	fb 01       	movw	r30, r22
    1a1e:	55 27       	eor	r21, r21
    1a20:	aa 27       	eor	r26, r26
    1a22:	88 0f       	add	r24, r24
    1a24:	99 1f       	adc	r25, r25
    1a26:	aa 1f       	adc	r26, r26
    1a28:	a4 17       	cp	r26, r20
    1a2a:	10 f0       	brcs	.+4      	; 0x1a30 <__utoa_common+0x14>
    1a2c:	a4 1b       	sub	r26, r20
    1a2e:	83 95       	inc	r24
    1a30:	50 51       	subi	r21, 0x10	; 16
    1a32:	b9 f7       	brne	.-18     	; 0x1a22 <__utoa_common+0x6>
    1a34:	a0 5d       	subi	r26, 0xD0	; 208
    1a36:	aa 33       	cpi	r26, 0x3A	; 58
    1a38:	08 f0       	brcs	.+2      	; 0x1a3c <__utoa_common+0x20>
    1a3a:	a9 5d       	subi	r26, 0xD9	; 217
    1a3c:	a1 93       	st	Z+, r26
    1a3e:	00 97       	sbiw	r24, 0x00	; 0
    1a40:	79 f7       	brne	.-34     	; 0x1a20 <__utoa_common+0x4>
    1a42:	b1 11       	cpse	r27, r1
    1a44:	b1 93       	st	Z+, r27
    1a46:	11 92       	st	Z+, r1
    1a48:	cb 01       	movw	r24, r22
    1a4a:	0c 94 27 0d 	jmp	0x1a4e	; 0x1a4e <strrev>

00001a4e <strrev>:
    1a4e:	dc 01       	movw	r26, r24
    1a50:	fc 01       	movw	r30, r24
    1a52:	67 2f       	mov	r22, r23
    1a54:	71 91       	ld	r23, Z+
    1a56:	77 23       	and	r23, r23
    1a58:	e1 f7       	brne	.-8      	; 0x1a52 <strrev+0x4>
    1a5a:	32 97       	sbiw	r30, 0x02	; 2
    1a5c:	04 c0       	rjmp	.+8      	; 0x1a66 <strrev+0x18>
    1a5e:	7c 91       	ld	r23, X
    1a60:	6d 93       	st	X+, r22
    1a62:	70 83       	st	Z, r23
    1a64:	62 91       	ld	r22, -Z
    1a66:	ae 17       	cp	r26, r30
    1a68:	bf 07       	cpc	r27, r31
    1a6a:	c8 f3       	brcs	.-14     	; 0x1a5e <strrev+0x10>
    1a6c:	08 95       	ret

00001a6e <eeprom_read_byte>:
    1a6e:	f9 99       	sbic	0x1f, 1	; 31
    1a70:	fe cf       	rjmp	.-4      	; 0x1a6e <eeprom_read_byte>
    1a72:	92 bd       	out	0x22, r25	; 34
    1a74:	81 bd       	out	0x21, r24	; 33
    1a76:	f8 9a       	sbi	0x1f, 0	; 31
    1a78:	99 27       	eor	r25, r25
    1a7a:	80 b5       	in	r24, 0x20	; 32
    1a7c:	08 95       	ret

00001a7e <_exit>:
    1a7e:	f8 94       	cli

00001a80 <__stop_program>:
    1a80:	ff cf       	rjmp	.-2      	; 0x1a80 <__stop_program>
