# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise2.srcs/sources_1/new/universal_counter.vhdl" \
"../../../../exercise2.srcs/sim_1/new/universal_counter_tb.vhdl" \

# Do not sort compile order
nosort
