// Seed: 3150123975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_20;
  always @(posedge 1 or 1);
  id_21 :
  assert property (@(posedge 1) id_2)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (1 & id_8),
        .id_9 (1),
        .id_10(id_10),
        .id_11(1),
        .id_12(1'b0),
        .id_13(id_11[1])
    ),
    id_14,
    id_15,
    id_16
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_15,
      id_4,
      id_4,
      id_2,
      id_15,
      id_4,
      id_15,
      id_16,
      id_2,
      id_5,
      id_5,
      id_14,
      id_17,
      id_15,
      id_1,
      id_2,
      id_14
  );
endmodule
