Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,30
design__inferred_latch__count,0
design__instance__count,7650
design__instance__area,55928.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.5204744338989258
power__switching__total,1.763938307762146
power__leakage__total,5.801082991752082e-08
power__total,3.2844128608703613
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.522873
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.522873
timing__hold__ws__corner:nom_tt_025C_1v80,0.323147
timing__setup__ws__corner:nom_tt_025C_1v80,0.959135
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323147
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.959135
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,13
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.966654
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.966654
timing__hold__ws__corner:nom_ss_100C_1v60,0.874136
timing__setup__ws__corner:nom_ss_100C_1v60,-16.182529
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-828.489502
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-16.182529
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.874136
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,77
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-16.182529
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,77
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.3507
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3507
timing__hold__ws__corner:nom_ff_n40C_1v95,0.110871
timing__setup__ws__corner:nom_ff_n40C_1v95,7.880104
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110871
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.880104
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,14
design__max_fanout_violation__count,13
design__max_cap_violation__count,1
clock__skew__worst_hold,0.985531
clock__skew__worst_setup,0.342386
timing__hold__ws,0.108869
timing__setup__ws,-16.609144
timing__hold__tns,0.0
timing__setup__tns,-857.834778
timing__hold__wns,0.0
timing__setup__wns,-16.609144
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108869
timing__hold_r2r_vio__count,0
timing__setup_vio__count,232
timing__setup_r2r__ws,-16.609144
timing__setup_r2r_vio__count,232
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,7650
design__instance__area__stdcell,55928.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.770743
design__instance__utilization__stdcell,0.770743
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,126706
design__violations,0
design__instance__count__setup_buffer,26
design__instance__count__hold_buffer,68
antenna__violating__nets,2
antenna__violating__pins,3
route__antenna_violation__count,2
route__net,6632
route__net__special,2
route__drc_errors__iter:1,3662
route__wirelength__iter:1,140279
route__drc_errors__iter:2,2057
route__wirelength__iter:2,138848
route__drc_errors__iter:3,2035
route__wirelength__iter:3,138730
route__drc_errors__iter:4,296
route__wirelength__iter:4,138366
route__drc_errors__iter:5,3
route__wirelength__iter:5,138337
route__drc_errors__iter:6,2
route__wirelength__iter:6,138338
route__drc_errors__iter:7,0
route__wirelength__iter:7,138337
route__drc_errors,0
route__wirelength,138337
route__vias,44856
route__vias__singlecut,44856
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,385.21
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.511537
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.511537
timing__hold__ws__corner:min_tt_025C_1v80,0.318803
timing__setup__ws__corner:min_tt_025C_1v80,1.16505
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318803
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.16505
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,10
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.948495
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.948495
timing__hold__ws__corner:min_ss_100C_1v60,0.86644
timing__setup__ws__corner:min_ss_100C_1v60,-15.778653
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-801.082397
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-15.778653
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.86644
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,77
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-15.778653
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,77
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.342386
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.342386
timing__hold__ws__corner:min_ff_n40C_1v95,0.108869
timing__setup__ws__corner:min_ff_n40C_1v95,8.019688
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108869
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.019688
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.536039
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.536039
timing__hold__ws__corner:max_tt_025C_1v80,0.327389
timing__setup__ws__corner:max_tt_025C_1v80,0.732769
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327389
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.732769
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,14
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.985531
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.985531
timing__hold__ws__corner:max_ss_100C_1v60,0.881572
timing__setup__ws__corner:max_ss_100C_1v60,-16.609144
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-857.834778
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-16.609144
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.881572
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,78
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-16.609144
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,78
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.360682
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.360682
timing__hold__ws__corner:max_ff_n40C_1v95,0.113054
timing__setup__ws__corner:max_ff_n40C_1v95,7.721314
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113054
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.721314
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.61
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.7877
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.190004
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.471824
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0163455
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.471824
ir__voltage__worst,1.6100000000000000976996261670137755572795867919921875
ir__drop__avg,0.01230000000000000016930901125533637241460382938385009765625
ir__drop__worst,0.190000000000000002220446049250313080847263336181640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
