
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC)

1. Executing Verilog-2005 frontend: /data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v
Parsing SystemVerilog input from `/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v' to AST representation.
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Storing AST representation for module `$abstract\picorv32_mem_top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Generating RTLIL representation for module `\picorv32'.

3.1. Analyzing design hierarchy..
Top module:  \picorv32

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.

3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.

3.4. Analyzing design hierarchy..
Top module:  \picorv32
Used module:     \picorv32_pcpi_div
Used module:     \picorv32_pcpi_mul

3.5. Analyzing design hierarchy..
Top module:  \picorv32
Used module:     \picorv32_pcpi_div
Used module:     \picorv32_pcpi_mul
Removing unused module `$abstract\picorv32_mem_top'.
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removed 9 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
Found and cleaned up 1 empty switch in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0$742'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0$742'.
Found and cleaned up 17 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
Found and cleaned up 1 empty switch in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1183$505'.
Found and cleaned up 6 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:447$129'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:447$129'.
Cleaned up 26 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837 in module picorv32_pcpi_mul.
Marked 4 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756 in module picorv32_pcpi_div.
Marked 5 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721 in module picorv32.
Marked 5 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697 in module picorv32.
Marked 38 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180$496 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156$484 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1144$479 in module picorv32.
Marked 8 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1048$444 in module picorv32.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169 in module picorv32.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163 in module picorv32.
Marked 48 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:621$162 in module picorv32.
Marked 4 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339$100 in module picorv32.
Removed 2 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97 in module picorv32.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:302$92 in module picorv32.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18 in module picorv32.
Removed a total of 2 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 108 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~222 debug messages>

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954$842'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
     1/12: $3\rvfi_csr_minstret_rdata[63:0]
     2/12: $3\rvfi_csr_minstret_rmask[63:0]
     3/12: $2\rvfi_csr_minstret_rdata[63:0]
     4/12: $2\rvfi_csr_minstret_rmask[63:0]
     5/12: $3\rvfi_csr_mcycle_rdata[63:0]
     6/12: $3\rvfi_csr_mcycle_rmask[63:0]
     7/12: $2\rvfi_csr_mcycle_rdata[63:0]
     8/12: $2\rvfi_csr_mcycle_rmask[63:0]
     9/12: $1\rvfi_csr_minstret_rdata[63:0]
    10/12: $1\rvfi_csr_minstret_rmask[63:0]
    11/12: $1\rvfi_csr_mcycle_rdata[63:0]
    12/12: $1\rvfi_csr_mcycle_rmask[63:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
     1/12: $0\rvfi_rs1_rdata[31:0]
     2/12: $0\rvfi_rs1_addr[4:0]
     3/12: $0\dbg_irq_ret[31:0]
     4/12: $0\dbg_irq_enter[0:0]
     5/12: $0\dbg_irq_call[0:0]
     6/12: $0\rvfi_mem_wdata[31:0]
     7/12: $0\rvfi_mem_rdata[31:0]
     8/12: $0\rvfi_mem_wmask[3:0]
     9/12: $0\rvfi_mem_rmask[3:0]
    10/12: $0\rvfi_mem_addr[31:0]
    11/12: $0\rvfi_rd_wdata[31:0]
    12/12: $0\rvfi_rd_addr[4:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
     1/82: $20\next_irq_pending[2:2]
     2/82: $19\next_irq_pending[2:2]
     3/82: $18\next_irq_pending[2:2]
     4/82: $17\next_irq_pending[2:2]
     5/82: $16\next_irq_pending[2:2]
     6/82: $15\next_irq_pending[2:2]
     7/82: $14\next_irq_pending[2:2]
     8/82: $2\next_irq_pending[31:0] [31:2]
     9/82: $3\set_mem_do_rdata[0:0]
    10/82: $2\next_irq_pending[31:0] [1]
    11/82: $3\set_mem_do_wdata[0:0]
    12/82: $2\next_irq_pending[31:0] [0]
    13/82: $4\set_mem_do_rinst[0:0]
    14/82: $3\set_mem_do_rinst[0:0]
    15/82: $4\set_mem_do_wdata[0:0]
    16/82: $12\next_irq_pending[1:1]
    17/82: $11\next_irq_pending[1:1]
    18/82: $10\next_irq_pending[1:1]
    19/82: $4\set_mem_do_rdata[0:0]
    20/82: $8\next_irq_pending[1:1]
    21/82: $7\next_irq_pending[1:1]
    22/82: $6\next_irq_pending[1:1]
    23/82: $5\next_irq_pending[1:1]
    24/82: $4\next_irq_pending[1:1]
    25/82: $13\next_irq_pending[1:1]
    26/82: $5\set_mem_do_rinst[0:0]
    27/82: $9\next_irq_pending[1:1]
    28/82: $3\next_irq_pending[31:0]
    29/82: $3\current_pc[31:0]
    30/82: $2\current_pc[31:0]
    31/82: $2\set_mem_do_wdata[0:0]
    32/82: $2\set_mem_do_rdata[0:0]
    33/82: $2\set_mem_do_rinst[0:0]
    34/82: $1\next_irq_pending[31:0]
    35/82: $1\current_pc[31:0]
    36/82: $1\set_mem_do_wdata[0:0]
    37/82: $1\set_mem_do_rdata[0:0]
    38/82: $1\set_mem_do_rinst[0:0]
    39/82: $0\trace_data[35:0]
    40/82: $0\count_cycle[63:0]
    41/82: $0\pcpi_timeout[0:0]
    42/82: $0\trace_valid[0:0]
    43/82: $0\do_waitirq[0:0]
    44/82: $0\decoder_pseudo_trigger[0:0]
    45/82: $0\decoder_trigger[0:0]
    46/82: $0\alu_wait_2[0:0]
    47/82: $0\alu_wait[0:0]
    48/82: $0\reg_out[31:0]
    49/82: $0\reg_sh[4:0]
    50/82: $0\trap[0:0]
    51/82: $0\pcpi_timeout_counter[3:0]
    52/82: $0\latched_rd[4:0]
    53/82: $0\latched_is_lb[0:0]
    54/82: $0\latched_is_lh[0:0]
    55/82: $0\latched_is_lu[0:0]
    56/82: $0\latched_trace[0:0]
    57/82: $0\latched_compr[0:0]
    58/82: $0\latched_branch[0:0]
    59/82: $0\latched_stalu[0:0]
    60/82: $0\latched_store[0:0]
    61/82: $0\irq_state[1:0]
    62/82: $0\cpu_state[7:0]
    63/82: $0\dbg_rs2val_valid[0:0]
    64/82: $0\dbg_rs1val_valid[0:0]
    65/82: $0\dbg_rs2val[31:0]
    66/82: $0\dbg_rs1val[31:0]
    67/82: $0\mem_do_wdata[0:0]
    68/82: $0\mem_do_rdata[0:0]
    69/82: $0\mem_do_rinst[0:0]
    70/82: $0\mem_do_prefetch[0:0]
    71/82: $0\mem_wordsize[1:0]
    72/82: $0\timer[31:0]
    73/82: $0\irq_mask[31:0]
    74/82: $0\irq_active[0:0]
    75/82: $0\irq_delay[0:0]
    76/82: $0\reg_op2[31:0]
    77/82: $0\reg_op1[31:0]
    78/82: $0\reg_next_pc[31:0]
    79/82: $0\reg_pc[31:0]
    80/82: $0\count_instr[63:0]
    81/82: $0\eoi[31:0]
    82/82: $0\pcpi_valid[0:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1183$505'.
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180$496'.
     1/3: $1$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_EN[31:0]$504
     2/3: $1$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$503
     3/3: $1$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_ADDR[4:0]$502
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156$484'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1144$479'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1143$478'.
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1119$456'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1048$444'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
     1/77: $0\decoded_rs1[4:0] [4]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[4:0] [3:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[4:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:621$162'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339$100'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:302$92'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
No latch inferred for signal `\picorv32.\rvfi_pc_wdata' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_mcycle_rmask' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_mcycle_wmask' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_mcycle_rdata' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_mcycle_wdata' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_minstret_rmask' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_minstret_wmask' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_minstret_rdata' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\rvfi_csr_minstret_wdata' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
No latch inferred for signal `\picorv32.\cpuregs_rs1' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1183$505'.
No latch inferred for signal `\picorv32.\cpuregs_rs2' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1183$505'.
No latch inferred for signal `\picorv32.\decoded_rs' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1183$505'.
No latch inferred for signal `\picorv32.\cpuregs_write' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156$484'.
No latch inferred for signal `\picorv32.\cpuregs_wrdata' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156$484'.
No latch inferred for signal `\picorv32.\clear_prefetched_high_word' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1144$479'.
No latch inferred for signal `\picorv32.\alu_out' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1119$456'.
No latch inferred for signal `\picorv32.\alu_out_0' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1119$456'.
No latch inferred for signal `\picorv32.\dbg_ascii_state' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1048$444'.
No latch inferred for signal `\picorv32.\dbg_insn_opcode' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
No latch inferred for signal `\picorv32.\dbg_ascii_instr' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
No latch inferred for signal `\picorv32.\dbg_insn_imm' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
No latch inferred for signal `\picorv32.\dbg_insn_rs1' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
No latch inferred for signal `\picorv32.\dbg_insn_rs2' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
No latch inferred for signal `\picorv32.\dbg_insn_rd' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
No latch inferred for signal `\picorv32.\new_ascii_instr' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:621$162'.
No latch inferred for signal `\picorv32.\alu_add_sub' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
No latch inferred for signal `\picorv32.\alu_shl' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
No latch inferred for signal `\picorv32.\alu_shr' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
No latch inferred for signal `\picorv32.\alu_eq' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
No latch inferred for signal `\picorv32.\alu_ltu' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
No latch inferred for signal `\picorv32.\alu_lts' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
No latch inferred for signal `\picorv32.\mem_la_wdata' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97'.
No latch inferred for signal `\picorv32.\mem_la_wstrb' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97'.
No latch inferred for signal `\picorv32.\mem_rdata_word' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97'.
No latch inferred for signal `\picorv32.\pcpi_int_wr' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18'.
No latch inferred for signal `\picorv32.\pcpi_int_rd' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18'.
No latch inferred for signal `\picorv32.\pcpi_int_wait' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18'.
No latch inferred for signal `\picorv32.\pcpi_int_ready' from process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18'.

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954$842'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954$842'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954$842'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_valid' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_order' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_insn' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_trap' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_halt' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_intr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_mode' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_ixl' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_rs1_addr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_rs2_addr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_rs1_rdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_rs2_rdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_rd_addr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_rd_wdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_pc_rdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_mem_addr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_mem_rmask' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_mem_wmask' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_mem_rdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `\picorv32.\rvfi_mem_wdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `\picorv32.\dbg_irq_call' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `\picorv32.\dbg_irq_enter' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `\picorv32.\dbg_irq_ret' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `\picorv32.\trap' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `\picorv32.\pcpi_valid' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `\picorv32.\eoi' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `\picorv32.\trace_valid' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `\picorv32.\trace_data' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `\picorv32.\count_cycle' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `\picorv32.\count_instr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `\picorv32.\reg_pc' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `\picorv32.\reg_next_pc' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4089' with positive edge clock.
Creating register for signal `\picorv32.\reg_op1' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4090' with positive edge clock.
Creating register for signal `\picorv32.\reg_op2' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4091' with positive edge clock.
Creating register for signal `\picorv32.\reg_out' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `\picorv32.\reg_sh' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `\picorv32.\irq_delay' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `\picorv32.\irq_active' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `\picorv32.\irq_mask' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `\picorv32.\irq_pending' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `\picorv32.\timer' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `\picorv32.\mem_wordsize' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_prefetch' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_rinst' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_rdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `\picorv32.\mem_do_wdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `\picorv32.\decoder_trigger' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `\picorv32.\decoder_trigger_q' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `\picorv32.\decoder_pseudo_trigger' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `\picorv32.\decoder_pseudo_trigger_q' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs1val' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs2val' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs1val_valid' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `\picorv32.\dbg_rs2val_valid' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `\picorv32.\cpu_state' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `\picorv32.\irq_state' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `\picorv32.\set_mem_do_rinst' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `\picorv32.\set_mem_do_rdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `\picorv32.\set_mem_do_wdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `\picorv32.\latched_store' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `\picorv32.\latched_stalu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `\picorv32.\latched_branch' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `\picorv32.\latched_compr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `\picorv32.\latched_trace' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `\picorv32.\latched_is_lu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `\picorv32.\latched_is_lh' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `\picorv32.\latched_is_lb' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `\picorv32.\latched_rd' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `\picorv32.\current_pc' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `\picorv32.\pcpi_timeout_counter' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `\picorv32.\pcpi_timeout' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `\picorv32.\next_irq_pending' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `\picorv32.\do_waitirq' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `\picorv32.\alu_out_q' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `\picorv32.\alu_out_0_q' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `\picorv32.\alu_wait' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `\picorv32.\alu_wait_2' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `\picorv32.$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_ADDR' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180$496'.
  created $dff cell `$procdff$4135' with positive edge clock.
Creating register for signal `\picorv32.$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180$496'.
  created $dff cell `$procdff$4136' with positive edge clock.
Creating register for signal `\picorv32.$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_EN' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180$496'.
  created $dff cell `$procdff$4137' with positive edge clock.
Creating register for signal `\picorv32.\clear_prefetched_high_word_q' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1143$478'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `\picorv32.\pcpi_insn' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `\picorv32.\instr_lui' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `\picorv32.\instr_auipc' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `\picorv32.\instr_jal' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `\picorv32.\instr_jalr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `\picorv32.\instr_beq' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `\picorv32.\instr_bne' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `\picorv32.\instr_blt' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `\picorv32.\instr_bge' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `\picorv32.\instr_bltu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `\picorv32.\instr_bgeu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `\picorv32.\instr_lb' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `\picorv32.\instr_lh' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `\picorv32.\instr_lw' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `\picorv32.\instr_lbu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `\picorv32.\instr_lhu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `\picorv32.\instr_sb' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `\picorv32.\instr_sh' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `\picorv32.\instr_sw' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `\picorv32.\instr_addi' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `\picorv32.\instr_slti' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `\picorv32.\instr_sltiu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `\picorv32.\instr_xori' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `\picorv32.\instr_ori' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `\picorv32.\instr_andi' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `\picorv32.\instr_slli' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `\picorv32.\instr_srli' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `\picorv32.\instr_srai' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `\picorv32.\instr_add' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `\picorv32.\instr_sub' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `\picorv32.\instr_sll' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `\picorv32.\instr_slt' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `\picorv32.\instr_sltu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `\picorv32.\instr_xor' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `\picorv32.\instr_srl' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `\picorv32.\instr_sra' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `\picorv32.\instr_or' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `\picorv32.\instr_and' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdcycle' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdcycleh' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdinstr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `\picorv32.\instr_rdinstrh' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `\picorv32.\instr_ecall_ebreak' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `\picorv32.\instr_fence' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `\picorv32.\instr_getq' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `\picorv32.\instr_setq' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `\picorv32.\instr_retirq' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `\picorv32.\instr_maskirq' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `\picorv32.\instr_waitirq' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `\picorv32.\instr_timer' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `\picorv32.\decoded_rd' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `\picorv32.\decoded_rs1' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `\picorv32.\decoded_rs2' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `\picorv32.\decoded_imm' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `\picorv32.\decoded_imm_j' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `\picorv32.\compressed_instr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `\picorv32.\is_lui_auipc_jal' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `\picorv32.\is_lb_lh_lw_lbu_lhu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `\picorv32.\is_slli_srli_srai' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `\picorv32.\is_sb_sh_sw' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `\picorv32.\is_sll_srl_sra' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `\picorv32.\is_slti_blt_slt' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `\picorv32.\is_sltiu_bltu_sltu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4204' with positive edge clock.
Creating register for signal `\picorv32.\is_lbu_lhu_lw' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `\picorv32.\is_alu_reg_imm' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `\picorv32.\is_alu_reg_reg' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `\picorv32.\is_compare' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `\picorv32.\dbg_insn_addr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `\picorv32.\q_ascii_instr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_imm' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_opcode' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_rs1' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_rs2' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `\picorv32.\q_insn_rd' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `\picorv32.\dbg_next' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `\picorv32.\dbg_valid_insn' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `\picorv32.\cached_ascii_instr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_imm' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_opcode' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_rs1' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_rs2' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `\picorv32.\cached_insn_rd' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `\picorv32.\mem_valid' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `\picorv32.\mem_instr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `\picorv32.\mem_addr' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `\picorv32.\mem_wdata' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `\picorv32.\mem_wstrb' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `\picorv32.\mem_state' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `\picorv32.\mem_la_secondword' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `\picorv32.\prefetched_high_word' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `\picorv32.\mem_16bit_buffer' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `\picorv32.\next_insn_opcode' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339$100'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `\picorv32.\mem_rdata_q' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339$100'.
  created $dff cell `$procdff$4234' with positive edge clock.
Creating register for signal `\picorv32.\mem_la_firstword_reg' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:302$92'.
  created $dff cell `$procdff$4235' with positive edge clock.
Creating register for signal `\picorv32.\last_mem_valid' using process `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:302$92'.
  created $dff cell `$procdff$4236' with positive edge clock.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954$842'.
Removing empty process `picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954$842'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
Removing empty process `picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924$837'.
Removing empty process `picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1901$799'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
Removing empty process `picorv32_pcpi_mul.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871$793'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
Removing empty process `picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105$756'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
Removing empty process `picorv32_pcpi_div.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084$746'.
Found and cleaned up 5 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782$721'.
Found and cleaned up 10 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714$697'.
Found and cleaned up 58 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196$521'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1183$505'.
Found and cleaned up 1 empty switch in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180$496'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180$496'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156$484'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156$484'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1144$479'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1144$479'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1143$478'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1119$456'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1119$456'.
Found and cleaned up 8 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1048$444'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1048$444'.
Found and cleaned up 22 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789$169'.
Found and cleaned up 3 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761$167'.
Found and cleaned up 5 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735$163'.
Found and cleaned up 48 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:621$162'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:621$162'.
Found and cleaned up 16 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460$138'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1109$731'.
Found and cleaned up 19 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339$100'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339$100'.
Found and cleaned up 3 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312$97'.
Found and cleaned up 2 empty switches in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:302$92'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:302$92'.
Found and cleaned up 1 empty switch in `\picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18'.
Removing empty process `picorv32.$proc$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:253$18'.
Cleaned up 222 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_pcpi_mul.
<suppressed ~14 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~12 debug messages>
Optimizing module picorv32.
<suppressed ~842 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_pcpi_mul.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32.
<suppressed ~2 debug messages>

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_pcpi_mul'.
Finding identical cells in module `\picorv32_pcpi_div'.
<suppressed ~6 debug messages>
Finding identical cells in module `\picorv32'.
<suppressed ~1473 debug messages>
Removed a total of 493 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$860: \mul_waiting -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3419.
    dead port 2/2 on $mux $procmux$3425.
    dead port 1/5 on $pmux $procmux$3871.
    dead port 2/5 on $pmux $procmux$3871.
    dead port 3/5 on $pmux $procmux$3871.
    dead port 4/5 on $pmux $procmux$3871.
    dead port 5/5 on $pmux $procmux$3871.
    dead port 1/2 on $mux $procmux$3873.
    dead port 2/2 on $mux $procmux$3873.
    dead port 4/11 on $pmux $procmux$2356.
    dead port 5/11 on $pmux $procmux$2356.
    dead port 6/11 on $pmux $procmux$2356.
    dead port 7/11 on $pmux $procmux$2356.
    dead port 8/11 on $pmux $procmux$2356.
    dead port 2/2 on $mux $procmux$3431.
    dead port 1/2 on $mux $procmux$3875.
    dead port 2/2 on $mux $procmux$3875.
    dead port 1/5 on $pmux $procmux$3765.
    dead port 2/5 on $pmux $procmux$3765.
    dead port 3/5 on $pmux $procmux$3765.
    dead port 4/5 on $pmux $procmux$3765.
    dead port 5/5 on $pmux $procmux$3765.
    dead port 1/2 on $mux $procmux$3877.
    dead port 2/2 on $mux $procmux$3877.
    dead port 1/2 on $mux $procmux$3879.
    dead port 2/2 on $mux $procmux$3879.
    dead port 1/2 on $mux $procmux$3099.
    dead port 2/2 on $mux $procmux$3099.
    dead port 2/2 on $mux $procmux$3437.
    dead port 2/2 on $mux $procmux$3443.
    dead port 2/2 on $mux $procmux$3449.
    dead port 1/3 on $pmux $procmux$3097.
    dead port 2/3 on $pmux $procmux$3097.
    dead port 3/3 on $pmux $procmux$3097.
    dead port 4/11 on $pmux $procmux$2306.
    dead port 5/11 on $pmux $procmux$2306.
    dead port 6/11 on $pmux $procmux$2306.
    dead port 7/11 on $pmux $procmux$2306.
    dead port 8/11 on $pmux $procmux$2306.
    dead port 1/4 on $pmux $procmux$3884.
    dead port 2/4 on $pmux $procmux$3884.
    dead port 3/4 on $pmux $procmux$3884.
    dead port 4/4 on $pmux $procmux$3884.
    dead port 1/2 on $mux $procmux$3095.
    dead port 2/2 on $mux $procmux$3095.
    dead port 1/7 on $pmux $procmux$3886.
    dead port 2/7 on $pmux $procmux$3886.
    dead port 3/7 on $pmux $procmux$3886.
    dead port 4/7 on $pmux $procmux$3886.
    dead port 5/7 on $pmux $procmux$3886.
    dead port 6/7 on $pmux $procmux$3886.
    dead port 7/7 on $pmux $procmux$3886.
    dead port 1/2 on $mux $procmux$3889.
    dead port 2/2 on $mux $procmux$3889.
    dead port 1/2 on $mux $procmux$3891.
    dead port 2/2 on $mux $procmux$3891.
    dead port 1/2 on $mux $procmux$3893.
    dead port 2/2 on $mux $procmux$3893.
    dead port 1/2 on $mux $procmux$3895.
    dead port 2/2 on $mux $procmux$3895.
    dead port 1/2 on $mux $procmux$3897.
    dead port 2/2 on $mux $procmux$3897.
    dead port 1/2 on $mux $procmux$3899.
    dead port 2/2 on $mux $procmux$3899.
    dead port 1/2 on $mux $procmux$3901.
    dead port 2/2 on $mux $procmux$3901.
    dead port 1/2 on $mux $procmux$3903.
    dead port 2/2 on $mux $procmux$3903.
    dead port 1/2 on $mux $procmux$3767.
    dead port 2/2 on $mux $procmux$3767.
    dead port 4/12 on $pmux $procmux$2236.
    dead port 5/12 on $pmux $procmux$2236.
    dead port 6/12 on $pmux $procmux$2236.
    dead port 7/12 on $pmux $procmux$2236.
    dead port 8/12 on $pmux $procmux$2236.
    dead port 1/2 on $mux $procmux$3907.
    dead port 2/2 on $mux $procmux$3907.
    dead port 1/2 on $mux $procmux$3085.
    dead port 2/2 on $mux $procmux$3085.
    dead port 1/3 on $pmux $procmux$3082.
    dead port 2/3 on $pmux $procmux$3082.
    dead port 3/3 on $pmux $procmux$3082.
    dead port 1/4 on $pmux $procmux$3913.
    dead port 2/4 on $pmux $procmux$3913.
    dead port 3/4 on $pmux $procmux$3913.
    dead port 4/4 on $pmux $procmux$3913.
    dead port 1/2 on $mux $procmux$3769.
    dead port 2/2 on $mux $procmux$3769.
    dead port 1/2 on $mux $procmux$3074.
    dead port 2/2 on $mux $procmux$3074.
    dead port 1/2 on $mux $procmux$3066.
    dead port 2/2 on $mux $procmux$3066.
    dead port 1/2 on $mux $procmux$2163.
    dead port 2/2 on $mux $procmux$2163.
    dead port 1/2 on $mux $procmux$3064.
    dead port 2/2 on $mux $procmux$3064.
    dead port 1/5 on $pmux $procmux$3061.
    dead port 2/5 on $pmux $procmux$3061.
    dead port 3/5 on $pmux $procmux$3061.
    dead port 4/5 on $pmux $procmux$3061.
    dead port 5/5 on $pmux $procmux$3061.
    dead port 1/2 on $mux $procmux$3922.
    dead port 2/2 on $mux $procmux$3922.
    dead port 1/8 on $pmux $procmux$2149.
    dead port 2/8 on $pmux $procmux$2149.
    dead port 3/8 on $pmux $procmux$2149.
    dead port 4/8 on $pmux $procmux$2149.
    dead port 5/8 on $pmux $procmux$2149.
    dead port 1/2 on $mux $procmux$3059.
    dead port 2/2 on $mux $procmux$3059.
    dead port 1/2 on $mux $procmux$3057.
    dead port 2/2 on $mux $procmux$3057.
    dead port 1/3 on $pmux $procmux$3926.
    dead port 2/3 on $pmux $procmux$3926.
    dead port 3/3 on $pmux $procmux$3926.
    dead port 1/4 on $pmux $procmux$3052.
    dead port 2/4 on $pmux $procmux$3052.
    dead port 3/4 on $pmux $procmux$3052.
    dead port 4/4 on $pmux $procmux$3052.
    dead port 1/2 on $mux $procmux$3050.
    dead port 2/2 on $mux $procmux$3050.
    dead port 1/2 on $mux $procmux$3048.
    dead port 2/2 on $mux $procmux$3048.
    dead port 1/2 on $mux $procmux$3771.
    dead port 2/2 on $mux $procmux$3771.
    dead port 1/2 on $mux $procmux$3038.
    dead port 2/2 on $mux $procmux$3038.
    dead port 1/2 on $mux $procmux$3930.
    dead port 2/2 on $mux $procmux$3930.
    dead port 1/2 on $mux $procmux$3036.
    dead port 2/2 on $mux $procmux$3036.
    dead port 1/3 on $pmux $procmux$3031.
    dead port 2/3 on $pmux $procmux$3031.
    dead port 3/3 on $pmux $procmux$3031.
    dead port 1/2 on $mux $procmux$3029.
    dead port 2/2 on $mux $procmux$3029.
    dead port 1/2 on $mux $procmux$3027.
    dead port 2/2 on $mux $procmux$3027.
    dead port 1/2 on $mux $procmux$3025.
    dead port 2/2 on $mux $procmux$3025.
    dead port 1/2 on $mux $procmux$3773.
    dead port 2/2 on $mux $procmux$3773.
    dead port 1/5 on $pmux $procmux$3937.
    dead port 2/5 on $pmux $procmux$3937.
    dead port 3/5 on $pmux $procmux$3937.
    dead port 4/5 on $pmux $procmux$3937.
    dead port 5/5 on $pmux $procmux$3937.
    dead port 1/2 on $mux $procmux$3939.
    dead port 2/2 on $mux $procmux$3939.
    dead port 1/4 on $pmux $procmux$3013.
    dead port 2/4 on $pmux $procmux$3013.
    dead port 3/4 on $pmux $procmux$3013.
    dead port 4/4 on $pmux $procmux$3013.
    dead port 1/2 on $mux $procmux$3941.
    dead port 2/2 on $mux $procmux$3941.
    dead port 1/2 on $mux $procmux$3943.
    dead port 2/2 on $mux $procmux$3943.
    dead port 1/2 on $mux $procmux$3945.
    dead port 2/2 on $mux $procmux$3945.
    dead port 4/11 on $pmux $procmux$1942.
    dead port 5/11 on $pmux $procmux$1942.
    dead port 6/11 on $pmux $procmux$1942.
    dead port 7/11 on $pmux $procmux$1942.
    dead port 8/11 on $pmux $procmux$1942.
    dead port 1/2 on $mux $procmux$3008.
    dead port 2/2 on $mux $procmux$3008.
    dead port 1/2 on $mux $procmux$3006.
    dead port 2/2 on $mux $procmux$3006.
    dead port 1/2 on $mux $procmux$1918.
    dead port 2/2 on $mux $procmux$1918.
    dead port 1/2 on $mux $procmux$3002.
    dead port 2/2 on $mux $procmux$3002.
    dead port 1/4 on $pmux $procmux$3950.
    dead port 2/4 on $pmux $procmux$3950.
    dead port 3/4 on $pmux $procmux$3950.
    dead port 4/4 on $pmux $procmux$3950.
    dead port 1/2 on $mux $procmux$3000.
    dead port 2/2 on $mux $procmux$3000.
    dead port 1/7 on $pmux $procmux$3952.
    dead port 2/7 on $pmux $procmux$3952.
    dead port 3/7 on $pmux $procmux$3952.
    dead port 4/7 on $pmux $procmux$3952.
    dead port 5/7 on $pmux $procmux$3952.
    dead port 6/7 on $pmux $procmux$3952.
    dead port 7/7 on $pmux $procmux$3952.
    dead port 1/2 on $mux $procmux$2998.
    dead port 2/2 on $mux $procmux$2998.
    dead port 1/2 on $mux $procmux$3955.
    dead port 2/2 on $mux $procmux$3955.
    dead port 1/2 on $mux $procmux$3957.
    dead port 2/2 on $mux $procmux$3957.
    dead port 1/8 on $pmux $procmux$1898.
    dead port 2/8 on $pmux $procmux$1898.
    dead port 3/8 on $pmux $procmux$1898.
    dead port 4/8 on $pmux $procmux$1898.
    dead port 5/8 on $pmux $procmux$1898.
    dead port 1/2 on $mux $procmux$3959.
    dead port 2/2 on $mux $procmux$3959.
    dead port 1/6 on $pmux $procmux$2995.
    dead port 2/6 on $pmux $procmux$2995.
    dead port 3/6 on $pmux $procmux$2995.
    dead port 4/6 on $pmux $procmux$2995.
    dead port 5/6 on $pmux $procmux$2995.
    dead port 6/6 on $pmux $procmux$2995.
    dead port 1/4 on $pmux $procmux$2993.
    dead port 2/4 on $pmux $procmux$2993.
    dead port 3/4 on $pmux $procmux$2993.
    dead port 4/4 on $pmux $procmux$2993.
    dead port 1/2 on $mux $procmux$3965.
    dead port 2/2 on $mux $procmux$3965.
    dead port 1/2 on $mux $procmux$2990.
    dead port 2/2 on $mux $procmux$2990.
    dead port 1/2 on $mux $procmux$2987.
    dead port 2/2 on $mux $procmux$2987.
    dead port 1/4 on $pmux $procmux$3971.
    dead port 2/4 on $pmux $procmux$3971.
    dead port 3/4 on $pmux $procmux$3971.
    dead port 4/4 on $pmux $procmux$3971.
    dead port 1/2 on $mux $procmux$2984.
    dead port 2/2 on $mux $procmux$2984.
    dead port 4/12 on $pmux $procmux$1851.
    dead port 5/12 on $pmux $procmux$1851.
    dead port 6/12 on $pmux $procmux$1851.
    dead port 7/12 on $pmux $procmux$1851.
    dead port 8/12 on $pmux $procmux$1851.
    dead port 1/2 on $mux $procmux$2982.
    dead port 2/2 on $mux $procmux$2982.
    dead port 1/2 on $mux $procmux$2980.
    dead port 2/2 on $mux $procmux$2980.
    dead port 1/2 on $mux $procmux$2978.
    dead port 2/2 on $mux $procmux$2978.
    dead port 1/5 on $pmux $procmux$2976.
    dead port 2/5 on $pmux $procmux$2976.
    dead port 3/5 on $pmux $procmux$2976.
    dead port 4/5 on $pmux $procmux$2976.
    dead port 5/5 on $pmux $procmux$2976.
    dead port 2/2 on $mux $procmux$3986.
    dead port 4/12 on $pmux $procmux$1809.
    dead port 5/12 on $pmux $procmux$1809.
    dead port 6/12 on $pmux $procmux$1809.
    dead port 7/12 on $pmux $procmux$1809.
    dead port 8/12 on $pmux $procmux$1809.
    dead port 2/2 on $mux $procmux$3993.
    dead port 1/4 on $pmux $procmux$3778.
    dead port 2/4 on $pmux $procmux$3778.
    dead port 3/4 on $pmux $procmux$3778.
    dead port 4/4 on $pmux $procmux$3778.
    dead port 1/7 on $pmux $procmux$3780.
    dead port 2/7 on $pmux $procmux$3780.
    dead port 3/7 on $pmux $procmux$3780.
    dead port 4/7 on $pmux $procmux$3780.
    dead port 5/7 on $pmux $procmux$3780.
    dead port 6/7 on $pmux $procmux$3780.
    dead port 7/7 on $pmux $procmux$3780.
    dead port 1/2 on $mux $procmux$1730.
    dead port 2/2 on $mux $procmux$1730.
    dead port 1/2 on $mux $procmux$3783.
    dead port 2/2 on $mux $procmux$3783.
    dead port 1/2 on $mux $procmux$1693.
    dead port 2/2 on $mux $procmux$1693.
    dead port 1/2 on $mux $procmux$1673.
    dead port 2/2 on $mux $procmux$1673.
    dead port 2/2 on $mux $procmux$1667.
    dead port 1/2 on $mux $procmux$3785.
    dead port 2/2 on $mux $procmux$3785.
    dead port 1/2 on $mux $procmux$3787.
    dead port 2/2 on $mux $procmux$3787.
    dead port 1/3 on $pmux $procmux$2927.
    dead port 2/3 on $pmux $procmux$2927.
    dead port 3/3 on $pmux $procmux$2927.
    dead port 2/2 on $mux $procmux$1654.
    dead port 1/3 on $pmux $procmux$3215.
    dead port 2/3 on $pmux $procmux$3215.
    dead port 3/3 on $pmux $procmux$3215.
    dead port 1/2 on $mux $procmux$2922.
    dead port 2/2 on $mux $procmux$2922.
    dead port 1/2 on $mux $procmux$2920.
    dead port 2/2 on $mux $procmux$2920.
    dead port 1/2 on $mux $procmux$2916.
    dead port 2/2 on $mux $procmux$2916.
    dead port 1/2 on $mux $procmux$2914.
    dead port 2/2 on $mux $procmux$2914.
    dead port 2/2 on $mux $procmux$1641.
    dead port 1/2 on $mux $procmux$2912.
    dead port 2/2 on $mux $procmux$2912.
    dead port 1/6 on $pmux $procmux$2909.
    dead port 2/6 on $pmux $procmux$2909.
    dead port 3/6 on $pmux $procmux$2909.
    dead port 4/6 on $pmux $procmux$2909.
    dead port 5/6 on $pmux $procmux$2909.
    dead port 6/6 on $pmux $procmux$2909.
    dead port 1/4 on $pmux $procmux$2907.
    dead port 2/4 on $pmux $procmux$2907.
    dead port 3/4 on $pmux $procmux$2907.
    dead port 4/4 on $pmux $procmux$2907.
    dead port 1/2 on $mux $procmux$2904.
    dead port 2/2 on $mux $procmux$2904.
    dead port 1/2 on $mux $procmux$1628.
    dead port 2/2 on $mux $procmux$1628.
    dead port 1/3 on $pmux $procmux$2901.
    dead port 2/3 on $pmux $procmux$2901.
    dead port 3/3 on $pmux $procmux$2901.
    dead port 1/2 on $mux $procmux$2899.
    dead port 2/2 on $mux $procmux$2899.
    dead port 1/2 on $mux $procmux$2897.
    dead port 2/2 on $mux $procmux$2897.
    dead port 1/2 on $mux $procmux$2895.
    dead port 2/2 on $mux $procmux$2895.
    dead port 1/2 on $mux $procmux$2893.
    dead port 2/2 on $mux $procmux$2893.
    dead port 1/2 on $mux $procmux$3789.
    dead port 2/2 on $mux $procmux$3789.
    dead port 1/9 on $pmux $procmux$1618.
    dead port 2/9 on $pmux $procmux$1618.
    dead port 3/9 on $pmux $procmux$1618.
    dead port 4/9 on $pmux $procmux$1618.
    dead port 5/9 on $pmux $procmux$1618.
    dead port 6/9 on $pmux $procmux$1618.
    dead port 7/9 on $pmux $procmux$1618.
    dead port 8/9 on $pmux $procmux$1618.
    dead port 9/9 on $pmux $procmux$1618.
    dead port 1/2 on $mux $procmux$3207.
    dead port 2/2 on $mux $procmux$3207.
    dead port 1/2 on $mux $procmux$2886.
    dead port 2/2 on $mux $procmux$2886.
    dead port 1/3 on $pmux $procmux$1609.
    dead port 1/2 on $mux $procmux$2883.
    dead port 2/2 on $mux $procmux$2883.
    dead port 1/2 on $mux $procmux$2880.
    dead port 2/2 on $mux $procmux$2880.
    dead port 1/2 on $mux $procmux$2877.
    dead port 2/2 on $mux $procmux$2877.
    dead port 1/2 on $mux $procmux$2874.
    dead port 2/2 on $mux $procmux$2874.
    dead port 2/2 on $mux $procmux$1550.
    dead port 2/2 on $mux $procmux$1547.
    dead port 1/2 on $mux $procmux$2871.
    dead port 2/2 on $mux $procmux$2871.
    dead port 1/2 on $mux $procmux$3961.
    dead port 2/2 on $mux $procmux$3961.
    dead port 2/2 on $mux $procmux$1542.
    dead port 1/2 on $mux $procmux$2868.
    dead port 2/2 on $mux $procmux$2868.
    dead port 1/2 on $mux $procmux$2865.
    dead port 2/2 on $mux $procmux$2865.
    dead port 1/6 on $pmux $procmux$3203.
    dead port 2/6 on $pmux $procmux$3203.
    dead port 3/6 on $pmux $procmux$3203.
    dead port 4/6 on $pmux $procmux$3203.
    dead port 5/6 on $pmux $procmux$3203.
    dead port 6/6 on $pmux $procmux$3203.
    dead port 1/4 on $pmux $procmux$3924.
    dead port 2/4 on $pmux $procmux$3924.
    dead port 3/4 on $pmux $procmux$3924.
    dead port 4/4 on $pmux $procmux$3924.
    dead port 1/2 on $mux $procmux$3638.
    dead port 2/2 on $mux $procmux$3638.
    dead port 2/2 on $mux $procmux$1379.
    dead port 2/2 on $mux $procmux$1376.
    dead port 2/2 on $mux $procmux$1374.
    dead port 1/2 on $mux $procmux$3657.
    dead port 2/2 on $mux $procmux$3657.
    dead port 1/2 on $mux $procmux$3201.
    dead port 2/2 on $mux $procmux$3201.
    dead port 1/2 on $mux $procmux$3199.
    dead port 2/2 on $mux $procmux$3199.
    dead port 2/2 on $mux $procmux$1313.
    dead port 2/2 on $mux $procmux$1310.
    dead port 1/2 on $mux $procmux$3197.
    dead port 2/2 on $mux $procmux$3197.
    dead port 2/2 on $mux $procmux$1308.
    dead port 2/2 on $mux $procmux$1300.
    dead port 2/2 on $mux $procmux$1297.
    dead port 1/4 on $pmux $procmux$3192.
    dead port 2/4 on $pmux $procmux$3192.
    dead port 3/4 on $pmux $procmux$3192.
    dead port 4/4 on $pmux $procmux$3192.
    dead port 2/2 on $mux $procmux$1288.
    dead port 2/2 on $mux $procmux$1285.
    dead port 1/8 on $pmux $procmux$2848.
    dead port 2/8 on $pmux $procmux$2848.
    dead port 3/4 on $pmux $procmux$4019.
    dead port 2/2 on $mux $procmux$1261.
    dead port 2/2 on $mux $procmux$1258.
    dead port 2/2 on $mux $procmux$1251.
    dead port 2/2 on $mux $procmux$1239.
    dead port 2/2 on $mux $procmux$1236.
    dead port 2/2 on $mux $procmux$2833.
    dead port 2/2 on $mux $procmux$1215.
    dead port 2/2 on $mux $procmux$1209.
    dead port 2/2 on $mux $procmux$1207.
    dead port 2/2 on $mux $procmux$1200.
    dead port 2/2 on $mux $procmux$1194.
    dead port 2/2 on $mux $procmux$1192.
    dead port 2/2 on $mux $procmux$1182.
    dead port 1/5 on $pmux $procmux$2828.
    dead port 2/5 on $pmux $procmux$2828.
    dead port 2/2 on $mux $procmux$1079.
    dead port 2/2 on $mux $procmux$1073.
    dead port 2/2 on $mux $procmux$1067.
    dead port 2/2 on $mux $procmux$1061.
    dead port 2/2 on $mux $procmux$1055.
    dead port 2/2 on $mux $procmux$1049.
    dead port 2/2 on $mux $procmux$1043.
    dead port 2/2 on $mux $procmux$1037.
    dead port 2/2 on $mux $procmux$2824.
    dead port 1/5 on $pmux $procmux$2819.
    dead port 2/5 on $pmux $procmux$2819.
    dead port 1/3 on $pmux $procmux$3116.
    dead port 2/3 on $pmux $procmux$3116.
    dead port 3/3 on $pmux $procmux$3116.
    dead port 1/4 on $pmux $procmux$3798.
    dead port 2/4 on $pmux $procmux$3798.
    dead port 3/4 on $pmux $procmux$3798.
    dead port 4/4 on $pmux $procmux$3798.
    dead port 1/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1312$571.
    dead port 2/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1312$571.
    dead port 1/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1312$570.
    dead port 2/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1312$570.
    dead port 1/2 on $mux $procmux$3189.
    dead port 2/2 on $mux $procmux$3189.
    dead port 1/2 on $mux $procmux$3861.
    dead port 2/2 on $mux $procmux$3861.
    dead port 1/2 on $mux $procmux$3186.
    dead port 2/2 on $mux $procmux$3186.
    dead port 1/4 on $pmux $procmux$3184.
    dead port 2/4 on $pmux $procmux$3184.
    dead port 3/4 on $pmux $procmux$3184.
    dead port 4/4 on $pmux $procmux$3184.
    dead port 1/2 on $mux $procmux$3182.
    dead port 2/2 on $mux $procmux$3182.
    dead port 1/2 on $mux $procmux$2700.
    dead port 2/2 on $mux $procmux$2700.
    dead port 1/2 on $mux $procmux$3180.
    dead port 2/2 on $mux $procmux$3180.
    dead port 1/2 on $mux $procmux$3863.
    dead port 2/2 on $mux $procmux$3863.
    dead port 1/2 on $mux $procmux$3178.
    dead port 2/2 on $mux $procmux$3178.
    dead port 1/2 on $mux $procmux$3807.
    dead port 2/2 on $mux $procmux$3807.
    dead port 1/2 on $mux $procmux$3114.
    dead port 2/2 on $mux $procmux$3114.
    dead port 1/2 on $mux $procmux$3360.
    dead port 2/2 on $mux $procmux$3360.
    dead port 1/8 on $pmux $procmux$2674.
    dead port 2/8 on $pmux $procmux$2674.
    dead port 3/8 on $pmux $procmux$2674.
    dead port 4/8 on $pmux $procmux$2674.
    dead port 5/8 on $pmux $procmux$2674.
    dead port 1/2 on $mux $procmux$3362.
    dead port 2/2 on $mux $procmux$3362.
    dead port 1/4 on $pmux $procmux$3809.
    dead port 2/4 on $pmux $procmux$3809.
    dead port 3/4 on $pmux $procmux$3809.
    dead port 4/4 on $pmux $procmux$3809.
    dead port 1/3 on $pmux $procmux$3811.
    dead port 2/3 on $pmux $procmux$3811.
    dead port 3/3 on $pmux $procmux$3811.
    dead port 1/2 on $mux $procmux$3165.
    dead port 2/2 on $mux $procmux$3165.
    dead port 1/2 on $mux $procmux$3815.
    dead port 2/2 on $mux $procmux$3815.
    dead port 1/2 on $mux $procmux$3364.
    dead port 2/2 on $mux $procmux$3364.
    dead port 1/2 on $mux $procmux$3366.
    dead port 2/2 on $mux $procmux$3366.
    dead port 1/2 on $mux $procmux$3162.
    dead port 2/2 on $mux $procmux$3162.
    dead port 4/11 on $pmux $procmux$2622.
    dead port 5/11 on $pmux $procmux$2622.
    dead port 6/11 on $pmux $procmux$2622.
    dead port 7/11 on $pmux $procmux$2622.
    dead port 8/11 on $pmux $procmux$2622.
    dead port 1/2 on $mux $procmux$3160.
    dead port 2/2 on $mux $procmux$3160.
    dead port 1/2 on $mux $procmux$3823.
    dead port 2/2 on $mux $procmux$3823.
    dead port 1/2 on $mux $procmux$3825.
    dead port 2/2 on $mux $procmux$3825.
    dead port 1/2 on $mux $procmux$3158.
    dead port 2/2 on $mux $procmux$3158.
    dead port 1/3 on $pmux $procmux$3375.
    dead port 2/3 on $pmux $procmux$3375.
    dead port 3/3 on $pmux $procmux$3375.
    dead port 1/4 on $pmux $procmux$3153.
    dead port 2/4 on $pmux $procmux$3153.
    dead port 3/4 on $pmux $procmux$3153.
    dead port 4/4 on $pmux $procmux$3153.
    dead port 1/2 on $mux $procmux$3378.
    dead port 2/2 on $mux $procmux$3378.
    dead port 1/2 on $mux $procmux$3150.
    dead port 2/2 on $mux $procmux$3150.
    dead port 1/2 on $mux $procmux$3392.
    dead port 2/2 on $mux $procmux$3392.
    dead port 1/2 on $mux $procmux$3394.
    dead port 2/2 on $mux $procmux$3394.
    dead port 1/2 on $mux $procmux$3147.
    dead port 2/2 on $mux $procmux$3147.
    dead port 1/2 on $mux $procmux$3145.
    dead port 2/2 on $mux $procmux$3145.
    dead port 1/4 on $pmux $procmux$3143.
    dead port 2/4 on $pmux $procmux$3143.
    dead port 3/4 on $pmux $procmux$3143.
    dead port 4/4 on $pmux $procmux$3143.
    dead port 1/3 on $pmux $procmux$3827.
    dead port 2/3 on $pmux $procmux$3827.
    dead port 3/3 on $pmux $procmux$3827.
    dead port 1/4 on $pmux $procmux$3830.
    dead port 2/4 on $pmux $procmux$3830.
    dead port 3/4 on $pmux $procmux$3830.
    dead port 4/4 on $pmux $procmux$3830.
    dead port 1/2 on $mux $procmux$3834.
    dead port 2/2 on $mux $procmux$3834.
    dead port 1/5 on $pmux $procmux$3836.
    dead port 2/5 on $pmux $procmux$3836.
    dead port 3/5 on $pmux $procmux$3836.
    dead port 4/5 on $pmux $procmux$3836.
    dead port 5/5 on $pmux $procmux$3836.
    dead port 1/2 on $mux $procmux$3839.
    dead port 2/2 on $mux $procmux$3839.
    dead port 1/2 on $mux $procmux$2463.
    dead port 2/2 on $mux $procmux$2463.
    dead port 1/2 on $mux $procmux$3396.
    dead port 2/2 on $mux $procmux$3396.
    dead port 1/2 on $mux $procmux$3112.
    dead port 2/2 on $mux $procmux$3112.
    dead port 1/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:400$114.
    dead port 2/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:400$114.
    dead port 1/2 on $mux $procmux$3398.
    dead port 2/2 on $mux $procmux$3398.
    dead port 1/3 on $pmux $procmux$3846.
    dead port 2/3 on $pmux $procmux$3846.
    dead port 3/3 on $pmux $procmux$3846.
    dead port 1/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298$73.
    dead port 2/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298$73.
    dead port 4/12 on $pmux $procmux$2436.
    dead port 5/12 on $pmux $procmux$2436.
    dead port 6/12 on $pmux $procmux$2436.
    dead port 7/12 on $pmux $procmux$2436.
    dead port 8/12 on $pmux $procmux$2436.
    dead port 1/2 on $mux $procmux$3411.
    dead port 2/2 on $mux $procmux$3413.
    dead port 1/2 on $mux $procmux$3119.
    dead port 2/2 on $mux $procmux$3119.
    dead port 1/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:287$37.
    dead port 2/2 on $mux $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:287$37.
    dead port 1/2 on $mux $procmux$3859.
    dead port 2/2 on $mux $procmux$3859.
Removed 549 multiplexer ports.
<suppressed ~240 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_pcpi_mul.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32.
    New input vector for $reduce_or cell $reduce_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:256$22: { \pcpi_div_wait \pcpi_mul_wait }
    New input vector for $reduce_or cell $reduce_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:257$26: { \pcpi_div_ready \pcpi_mul_ready }
    New ctrl vector for $pmux cell $procmux$1878: { $procmux$2804_CMP $procmux$2784_CMP $procmux$2415_CMP $procmux$2669_CMP $procmux$2645_CMP }
    New ctrl vector for $pmux cell $procmux$2236: { $logic_not$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:608$159_Y $reduce_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:610$161_Y $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4239 }
    New ctrl vector for $pmux cell $procmux$1851: $auto$opt_reduce.cc:134:opt_pmux$4241
    New ctrl vector for $pmux cell $procmux$1832: $procmux$2804_CMP
    New ctrl vector for $pmux cell $procmux$1809: $auto$opt_reduce.cc:134:opt_pmux$4243
    New ctrl vector for $pmux cell $procmux$2356: $auto$opt_reduce.cc:134:opt_pmux$4245
    New ctrl vector for $pmux cell $procmux$1657: { $procmux$2415_CMP $auto$opt_reduce.cc:134:opt_pmux$4247 }
    New ctrl vector for $pmux cell $procmux$1644: { $auto$opt_reduce.cc:134:opt_pmux$4249 $procmux$2645_CMP }
    New ctrl vector for $pmux cell $procmux$1631: { $procmux$2652_CMP $auto$opt_reduce.cc:134:opt_pmux$4251 }
    New ctrl vector for $pmux cell $procmux$2306: $auto$opt_reduce.cc:134:opt_pmux$4253
    New ctrl vector for $pmux cell $procmux$2126: { $procmux$2763_CMP $procmux$2804_CMP $procmux$2784_CMP $procmux$2415_CMP $auto$opt_reduce.cc:134:opt_pmux$4255 }
    New ctrl vector for $pmux cell $procmux$2083: { $procmux$2763_CMP $procmux$2415_CMP }
    New ctrl vector for $pmux cell $procmux$1096: $auto$opt_reduce.cc:134:opt_pmux$4257
    New ctrl vector for $pmux cell $procmux$1093: $auto$opt_reduce.cc:134:opt_pmux$4259
    New ctrl vector for $pmux cell $procmux$2819: $auto$opt_reduce.cc:134:opt_pmux$4261
    Consolidated identical input bits for $mux cell $procmux$2809:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2809_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2809_Y [0]
      New connections: $procmux$2809_Y [31:1] = { $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] $procmux$2809_Y [0] }
    New ctrl vector for $pmux cell $procmux$2410: { $procmux$2763_CMP $procmux$2804_CMP $procmux$2784_CMP $procmux$2669_CMP }
    New ctrl vector for $pmux cell $procmux$1986: { $procmux$2763_CMP $procmux$2415_CMP }
    New ctrl vector for $pmux cell $procmux$2622: { $auto$opt_reduce.cc:134:opt_pmux$4265 $auto$opt_reduce.cc:134:opt_pmux$4263 }
    New ctrl vector for $pmux cell $procmux$1942: { \is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4267 }
    New ctrl vector for $pmux cell $procmux$2436: { $logic_not$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:608$159_Y $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y $auto$opt_reduce.cc:134:opt_pmux$4271 $auto$opt_reduce.cc:134:opt_pmux$4269 }
    New ctrl vector for $pmux cell $procmux$2388: $auto$opt_reduce.cc:134:opt_pmux$4273
    New ctrl vector for $pmux cell $procmux$2338: $auto$opt_reduce.cc:134:opt_pmux$4275
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4264: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_slli_srli_srai \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4252: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4242: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y $logic_not$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:608$159_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4240: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y $logic_not$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:608$159_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4244: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4266: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4270: { \is_slli_srli_srai \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4272: { \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4274: { \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
  Optimizing cells in module \picorv32.
Performed a total of 51 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_pcpi_mul'.
<suppressed ~9 debug messages>
Finding identical cells in module `\picorv32_pcpi_div'.
<suppressed ~12 debug messages>
Finding identical cells in module `\picorv32'.
<suppressed ~93 debug messages>
Removed a total of 38 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4041 ($dff) from module picorv32_pcpi_mul (D = $procmux$909_Y, Q = \instr_mulhsu, rval = 1'0).
Adding SRST signal on $procdff$4040 ($dff) from module picorv32_pcpi_mul (D = $procmux$915_Y, Q = \instr_mulh, rval = 1'0).
Adding SRST signal on $procdff$4039 ($dff) from module picorv32_pcpi_mul (D = $procmux$922_Y, Q = \instr_mul, rval = 1'0).
Adding SRST signal on $procdff$4042 ($dff) from module picorv32_pcpi_mul (D = $procmux$904_Y, Q = \instr_mulhu, rval = 1'0).
Adding SRST signal on $procdff$4035 ($dff) from module picorv32_pcpi_mul (D = $procmux$863_Y, Q = \mul_waiting, rval = 1'1).
Adding SRST signal on $procdff$4036 ($dff) from module picorv32_pcpi_mul (D = $procmux$852_Y, Q = \mul_finish, rval = 1'0).
Adding EN signal on $procdff$4034 ($dff) from module picorv32_pcpi_mul (D = $procmux$869_Y, Q = \mul_counter).
Adding EN signal on $procdff$4028 ($dff) from module picorv32_pcpi_mul (D = $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1960$845_Y [31:0], Q = \pcpi_rd).
Adding EN signal on $procdff$4030 ($dff) from module picorv32_pcpi_mul (D = $procmux$899_Y, Q = \rs1).
Adding EN signal on $procdff$4031 ($dff) from module picorv32_pcpi_mul (D = $procmux$890_Y, Q = \rs2).
Adding EN signal on $procdff$4032 ($dff) from module picorv32_pcpi_mul (D = $procmux$881_Y, Q = \rd).
Adding SRST signal on $auto$ff.cc:266:slice$4290 ($dffe) from module picorv32_pcpi_mul (D = \next_rd, Q = \rd, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $procdff$4033 ($dff) from module picorv32_pcpi_mul (D = $procmux$875_Y, Q = \rdx).
Adding SRST signal on $auto$ff.cc:266:slice$4292 ($dffe) from module picorv32_pcpi_mul (D = \next_rdx, Q = \rdx, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4053 ($dff) from module picorv32_pcpi_div (D = $procmux$1029_Y, Q = \instr_div, rval = 1'0).
Adding SRST signal on $procdff$4054 ($dff) from module picorv32_pcpi_div (D = $procmux$1022_Y, Q = \instr_divu, rval = 1'0).
Adding SRST signal on $procdff$4056 ($dff) from module picorv32_pcpi_div (D = $procmux$1011_Y, Q = \instr_remu, rval = 1'0).
Adding SRST signal on $procdff$4055 ($dff) from module picorv32_pcpi_div (D = $procmux$1016_Y, Q = \instr_rem, rval = 1'0).
Adding EN signal on $procdff$4051 ($dff) from module picorv32_pcpi_div (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115$774_Y, Q = \outsign).
Adding SRST signal on $procdff$4050 ($dff) from module picorv32_pcpi_div (D = $procmux$966_Y, Q = \running, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4301 ($sdff) from module picorv32_pcpi_div (D = $procmux$966_Y, Q = \running).
Adding EN signal on $procdff$4049 ($dff) from module picorv32_pcpi_div (D = $procmux$975_Y, Q = \quotient_msk).
Adding SRST signal on $auto$ff.cc:266:slice$4305 ($dffe) from module picorv32_pcpi_div (D = $procmux$972_Y, Q = \quotient_msk, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$4045 ($dff) from module picorv32_pcpi_div (D = $procmux$948_Y, Q = \pcpi_ready, rval = 1'0).
Adding EN signal on $procdff$4046 ($dff) from module picorv32_pcpi_div (D = $procmux$1006_Y, Q = \dividend).
Adding EN signal on $procdff$4047 ($dff) from module picorv32_pcpi_div (D = $procmux$995_Y, Q = \divisor).
Adding EN signal on $procdff$4048 ($dff) from module picorv32_pcpi_div (D = $procmux$986_Y, Q = \quotient).
Adding SRST signal on $auto$ff.cc:266:slice$4328 ($dffe) from module picorv32_pcpi_div (D = $procmux$983_Y, Q = \quotient, rval = 0).
Adding SRST signal on $procdff$4236 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:310$96_Y, Q = \last_mem_valid, rval = 1'0).
Adding SRST signal on $procdff$4235 ($dff) from module picorv32 (D = $procmux$4013_Y, Q = \mem_la_firstword_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4337 ($sdff) from module picorv32 (D = 1'0, Q = \mem_la_firstword_reg).
Adding EN signal on $procdff$4234 ($dff) from module picorv32 (D = \mem_rdata [6:0], Q = \mem_rdata_q [6:0]).
Adding EN signal on $procdff$4233 ($dff) from module picorv32 (D = \mem_rdata, Q = \next_insn_opcode).
Adding SRST signal on $procdff$4231 ($dff) from module picorv32 (D = $procmux$3666_Y, Q = \prefetched_high_word, rval = 1'0).
Adding SRST signal on $procdff$4230 ($dff) from module picorv32 (D = $procmux$3680_Y, Q = \mem_la_secondword, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4345 ($sdff) from module picorv32 (D = 1'0, Q = \mem_la_secondword).
Adding EN signal on $procdff$4229 ($dff) from module picorv32 (D = $procmux$3706_Y, Q = \mem_state).
Adding EN signal on $procdff$4228 ($dff) from module picorv32 (D = $procmux$3715_Y, Q = \mem_wstrb).
Adding EN signal on $procdff$4226 ($dff) from module picorv32 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:299$83_Y, Q = \mem_addr).
Adding EN signal on $procdff$4225 ($dff) from module picorv32 (D = $procmux$3735_Y, Q = \mem_instr).
Adding SRST signal on $auto$ff.cc:266:slice$4370 ($dffe) from module picorv32 (D = $procmux$3733_Y, Q = \mem_instr, rval = 1'0).
Adding EN signal on $procdff$4219 ($dff) from module picorv32 (D = \decoded_imm, Q = \cached_insn_imm).
Adding EN signal on $procdff$4218 ($dff) from module picorv32 (D = \new_ascii_instr, Q = \cached_ascii_instr).
Adding EN signal on $procdff$4224 ($dff) from module picorv32 (D = $procmux$3761_Y, Q = \mem_valid).
Adding EN signal on $procdff$4223 ($dff) from module picorv32 (D = \decoded_rd, Q = \cached_insn_rd).
Adding EN signal on $procdff$4222 ($dff) from module picorv32 (D = \decoded_rs2, Q = \cached_insn_rs2).
Adding EN signal on $procdff$4221 ($dff) from module picorv32 (D = \decoded_rs1, Q = \cached_insn_rs1).
Adding EN signal on $procdff$4220 ($dff) from module picorv32 (D = $procmux$3476_Y, Q = \cached_insn_opcode).
Adding SRST signal on $procdff$4217 ($dff) from module picorv32 (D = $procmux$3484_Y, Q = \dbg_valid_insn, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4393 ($sdff) from module picorv32 (D = 1'1, Q = \dbg_valid_insn).
Adding EN signal on $procdff$4209 ($dff) from module picorv32 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1080$455_Y, Q = \dbg_insn_addr).
Adding SRST signal on $procdff$4208 ($dff) from module picorv32 (D = $reduce_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:795$175_Y, Q = \is_compare, rval = 1'0).
Adding EN signal on $procdff$4207 ($dff) from module picorv32 (D = $procmux$3041_Y, Q = \is_alu_reg_reg).
Adding EN signal on $procdff$4206 ($dff) from module picorv32 (D = $procmux$3077_Y, Q = \is_alu_reg_imm).
Adding SRST signal on $procdff$4204 ($dff) from module picorv32 (D = $procmux$3089_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4403 ($sdff) from module picorv32 (D = $procmux$3087_Y, Q = \is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $procdff$4201 ($dff) from module picorv32 (D = $reduce_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:791$171_Y, Q = \is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $procdff$4215 ($dff) from module picorv32 (D = $2\dbg_insn_rd[4:0], Q = \q_insn_rd).
Adding EN signal on $procdff$4211 ($dff) from module picorv32 (D = $2\dbg_insn_imm[31:0], Q = \q_insn_imm).
Adding EN signal on $procdff$4210 ($dff) from module picorv32 (D = $2\dbg_ascii_instr[63:0], Q = \q_ascii_instr).
Adding EN signal on $procdff$4200 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996$439_Y, Q = \is_sll_srl_sra).
Adding EN signal on $procdff$4199 ($dff) from module picorv32 (D = $procmux$3102_Y, Q = \is_sb_sh_sw).
Adding EN signal on $procdff$4198 ($dff) from module picorv32 (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995$428_Y, Q = \is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $procdff$4197 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:994$419_Y, Q = \is_slli_srli_srai).
Adding EN signal on $procdff$4196 ($dff) from module picorv32 (D = $procmux$3122_Y, Q = \is_lb_lh_lw_lbu_lhu).
Adding EN signal on $procdff$4194 ($dff) from module picorv32 (D = 1'0, Q = \compressed_instr).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2935_Y, Q = \decoded_imm_j [10]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2939_Y, Q = \decoded_imm_j [7]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2943_Y, Q = \decoded_imm_j [6]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2947_Y, Q = \decoded_imm_j [3:1]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2951_Y, Q = \decoded_imm_j [5]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2955_Y, Q = \decoded_imm_j [9:8]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2959_Y, Q = \decoded_imm_j [31:20]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2963_Y, Q = \decoded_imm_j [4]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$2967_Y, Q = \decoded_imm_j [11]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = 1'0, Q = \decoded_imm_j [0]).
Adding EN signal on $procdff$4193 ($dff) from module picorv32 (D = $procmux$3172_Y, Q = \decoded_imm_j [19:12]).
Adding EN signal on $procdff$4192 ($dff) from module picorv32 (D = $procmux$3135_Y, Q = \decoded_imm).
Adding EN signal on $procdff$4191 ($dff) from module picorv32 (D = $procmux$3168_Y, Q = \decoded_rs2).
Adding EN signal on $procdff$4190 ($dff) from module picorv32 (D = $procmux$2931_Y, Q = \decoded_rs1 [4]).
Adding EN signal on $procdff$4190 ($dff) from module picorv32 (D = $procmux$3018_Y, Q = \decoded_rs1 [3:0]).
Adding EN signal on $procdff$4189 ($dff) from module picorv32 (D = $procmux$3219_Y, Q = \decoded_rd).
Adding EN signal on $procdff$4188 ($dff) from module picorv32 (D = 1'0, Q = \instr_timer).
Adding EN signal on $procdff$4187 ($dff) from module picorv32 (D = 1'0, Q = \instr_waitirq).
Adding EN signal on $procdff$4186 ($dff) from module picorv32 (D = 1'0, Q = \instr_maskirq).
Adding EN signal on $procdff$4185 ($dff) from module picorv32 (D = 1'0, Q = \instr_retirq).
Adding EN signal on $procdff$4184 ($dff) from module picorv32 (D = 1'0, Q = \instr_setq).
Adding EN signal on $procdff$4183 ($dff) from module picorv32 (D = 1'0, Q = \instr_getq).
Adding SRST signal on $procdff$4182 ($dff) from module picorv32 (D = $procmux$3235_Y, Q = \instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4437 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:989$389_Y, Q = \instr_fence).
Adding EN signal on $procdff$4181 ($dff) from module picorv32 (D = $logic_or$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988$386_Y, Q = \instr_ecall_ebreak).
Adding EN signal on $procdff$4180 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987$378_Y, Q = \instr_rdinstrh).
Adding EN signal on $procdff$4179 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:986$371_Y, Q = \instr_rdinstr).
Adding EN signal on $procdff$4178 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985$365_Y, Q = \instr_rdcycleh).
Adding EN signal on $procdff$4177 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984$352_Y, Q = \instr_rdcycle).
Adding SRST signal on $procdff$4176 ($dff) from module picorv32 (D = $procmux$3249_Y, Q = \instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4444 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:983$340_Y, Q = \instr_and).
Adding SRST signal on $procdff$4175 ($dff) from module picorv32 (D = $procmux$3253_Y, Q = \instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4446 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:982$336_Y, Q = \instr_or).
Adding SRST signal on $procdff$4174 ($dff) from module picorv32 (D = $procmux$3257_Y, Q = \instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4448 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:981$332_Y, Q = \instr_sra).
Adding SRST signal on $procdff$4173 ($dff) from module picorv32 (D = $procmux$3261_Y, Q = \instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4450 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:980$328_Y, Q = \instr_srl).
Adding SRST signal on $procdff$4172 ($dff) from module picorv32 (D = $procmux$3265_Y, Q = \instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4452 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:979$324_Y, Q = \instr_xor).
Adding SRST signal on $procdff$4171 ($dff) from module picorv32 (D = $procmux$3269_Y, Q = \instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4454 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:978$320_Y, Q = \instr_sltu).
Adding SRST signal on $procdff$4170 ($dff) from module picorv32 (D = $procmux$3273_Y, Q = \instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4456 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:977$316_Y, Q = \instr_slt).
Adding SRST signal on $procdff$4169 ($dff) from module picorv32 (D = $procmux$3277_Y, Q = \instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4458 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:976$312_Y, Q = \instr_sll).
Adding SRST signal on $procdff$4168 ($dff) from module picorv32 (D = $procmux$3281_Y, Q = \instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4460 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:975$308_Y, Q = \instr_sub).
Adding EN signal on $procdff$4227 ($dff) from module picorv32 (D = \mem_la_wdata, Q = \mem_wdata).
Adding SRST signal on $procdff$4167 ($dff) from module picorv32 (D = $procmux$3285_Y, Q = \instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4467 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:974$304_Y, Q = \instr_add).
Adding EN signal on $procdff$4166 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:973$300_Y, Q = \instr_srai).
Adding EN signal on $procdff$4165 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:972$296_Y, Q = \instr_srli).
Adding EN signal on $procdff$4164 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:971$292_Y, Q = \instr_slli).
Adding SRST signal on $procdff$4163 ($dff) from module picorv32 (D = $procmux$3295_Y, Q = \instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4472 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:970$288_Y, Q = \instr_andi).
Adding SRST signal on $procdff$4162 ($dff) from module picorv32 (D = $procmux$3299_Y, Q = \instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4474 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:969$286_Y, Q = \instr_ori).
Adding SRST signal on $procdff$4161 ($dff) from module picorv32 (D = $procmux$3303_Y, Q = \instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4476 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:968$284_Y, Q = \instr_xori).
Adding SRST signal on $procdff$4160 ($dff) from module picorv32 (D = $procmux$3307_Y, Q = \instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4478 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:967$282_Y, Q = \instr_sltiu).
Adding EN signal on $procdff$4157 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:964$276_Y, Q = \instr_sw).
Adding EN signal on $procdff$4156 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:963$274_Y, Q = \instr_sh).
Adding EN signal on $procdff$4155 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:962$272_Y, Q = \instr_sb).
Adding EN signal on $procdff$4154 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:961$270_Y, Q = \instr_lhu).
Adding EN signal on $procdff$4153 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:960$268_Y, Q = \instr_lbu).
Adding EN signal on $procdff$4152 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:959$266_Y, Q = \instr_lw).
Adding EN signal on $procdff$4151 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:958$264_Y, Q = \instr_lh).
Adding EN signal on $procdff$4150 ($dff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:957$262_Y, Q = \instr_lb).
Adding SRST signal on $procdff$4149 ($dff) from module picorv32 (D = $procmux$3335_Y, Q = \instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4488 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:956$260_Y, Q = \instr_bgeu).
Adding SRST signal on $procdff$4148 ($dff) from module picorv32 (D = $procmux$3339_Y, Q = \instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4490 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:955$258_Y, Q = \instr_bltu).
Adding SRST signal on $procdff$4147 ($dff) from module picorv32 (D = $procmux$3343_Y, Q = \instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4492 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:954$256_Y, Q = \instr_bge).
Adding SRST signal on $procdff$4145 ($dff) from module picorv32 (D = $procmux$3351_Y, Q = \instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4494 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:952$252_Y, Q = \instr_bne).
Adding SRST signal on $procdff$4144 ($dff) from module picorv32 (D = $procmux$3355_Y, Q = \instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4496 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:951$250_Y, Q = \instr_beq).
Adding EN signal on $procdff$4143 ($dff) from module picorv32 (D = $procmux$3368_Y, Q = \instr_jalr).
Adding EN signal on $procdff$4142 ($dff) from module picorv32 (D = $procmux$3380_Y, Q = \instr_jal).
Adding EN signal on $procdff$4141 ($dff) from module picorv32 (D = $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:798$178_Y, Q = \instr_auipc).
Adding EN signal on $procdff$4140 ($dff) from module picorv32 (D = $procmux$3400_Y, Q = \instr_lui).
Adding EN signal on $procdff$4139 ($dff) from module picorv32 (D = \mem_rdata_q, Q = \pcpi_insn).
Adding SRST signal on $procdff$4128 ($dff) from module picorv32 (D = $logic_not$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1220$527_Y, Q = \pcpi_timeout, rval = 1'0).
Adding SRST signal on $procdff$4127 ($dff) from module picorv32 (D = $procmux$1971_Y, Q = \pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$4504 ($sdff) from module picorv32 (D = $sub$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1216$526_Y [3:0], Q = \pcpi_timeout_counter).
Adding EN signal on $procdff$4125 ($dff) from module picorv32 (D = $procmux$1986_Y, Q = \latched_rd).
Adding SRST signal on $procdff$4124 ($dff) from module picorv32 (D = $procmux$2012_Y, Q = \latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4513 ($sdff) from module picorv32 (D = $procmux$2012_Y, Q = \latched_is_lb).
Adding SRST signal on $procdff$4123 ($dff) from module picorv32 (D = $procmux$2025_Y, Q = \latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4523 ($sdff) from module picorv32 (D = $procmux$2025_Y, Q = \latched_is_lh).
Adding SRST signal on $procdff$4122 ($dff) from module picorv32 (D = $procmux$2038_Y, Q = \latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4533 ($sdff) from module picorv32 (D = $procmux$2038_Y, Q = \latched_is_lu).
Adding SRST signal on $procdff$4121 ($dff) from module picorv32 (D = $procmux$2053_Y, Q = \latched_trace, rval = 1'0).
Adding EN signal on $procdff$4120 ($dff) from module picorv32 (D = $procmux$2066_Y, Q = \latched_compr).
Adding SRST signal on $procdff$4119 ($dff) from module picorv32 (D = $procmux$2083_Y, Q = \latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4547 ($sdff) from module picorv32 (D = $procmux$2083_Y, Q = \latched_branch).
Adding SRST signal on $procdff$4118 ($dff) from module picorv32 (D = $procmux$2119_Y, Q = \latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4551 ($sdff) from module picorv32 (D = $procmux$2119_Y, Q = \latched_stalu).
Adding SRST signal on $procdff$4117 ($dff) from module picorv32 (D = $procmux$2126_Y, Q = \latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4559 ($sdff) from module picorv32 (D = $procmux$2126_Y, Q = \latched_store).
Adding SRST signal on $procdff$4113 ($dff) from module picorv32 (D = $procmux$2184_Y, Q = \irq_state, rval = 2'00).
Adding SRST signal on $procdff$4106 ($dff) from module picorv32 (D = $procmux$1748_Y, Q = \decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $procdff$4103 ($dff) from module picorv32 (D = $procmux$2396_Y, Q = \mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4571 ($sdff) from module picorv32 (D = 1'0, Q = \mem_do_wdata).
Adding SRST signal on $procdff$4102 ($dff) from module picorv32 (D = $procmux$2400_Y, Q = \mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4573 ($sdff) from module picorv32 (D = 1'0, Q = \mem_do_rdata).
Adding SRST signal on $procdff$4101 ($dff) from module picorv32 (D = $procmux$2474_Y, Q = \mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4575 ($sdff) from module picorv32 (D = $procmux$2474_Y, Q = \mem_do_rinst).
Adding SRST signal on $procdff$4100 ($dff) from module picorv32 (D = $procmux$2499_Y, Q = \mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4591 ($sdff) from module picorv32 (D = $procmux$2494_Y, Q = \mem_do_prefetch).
Adding EN signal on $procdff$4099 ($dff) from module picorv32 (D = $procmux$2515_Y, Q = \mem_wordsize).
Adding SRST signal on $procdff$4098 ($dff) from module picorv32 (D = $procmux$2547_Y, Q = \timer, rval = 0).
Adding SRST signal on $procdff$4096 ($dff) from module picorv32 (D = $procmux$2565_Y, Q = \irq_mask, rval = 32'11111111111111111111111111111111).
Adding SRST signal on $procdff$4095 ($dff) from module picorv32 (D = $procmux$2584_Y, Q = \irq_active, rval = 1'0).
Adding SRST signal on $procdff$4094 ($dff) from module picorv32 (D = $procmux$2609_Y, Q = \irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4615 ($sdff) from module picorv32 (D = $procmux$2607_Y, Q = \irq_delay).
Adding EN signal on $procdff$4091 ($dff) from module picorv32 (D = $procmux$2619_Y, Q = \reg_op2).
Adding EN signal on $procdff$4090 ($dff) from module picorv32 (D = $procmux$2644_Y [31], Q = \reg_op1 [31]).
Adding EN signal on $procdff$4090 ($dff) from module picorv32 (D = $procmux$2644_Y [30:0], Q = \reg_op1 [30:0]).
Adding SRST signal on $procdff$4089 ($dff) from module picorv32 (D = $procmux$2707_Y, Q = \reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4664 ($sdff) from module picorv32 (D = $procmux$2705_Y, Q = \reg_next_pc).
Adding SRST signal on $procdff$4088 ($dff) from module picorv32 (D = $procmux$2719_Y, Q = \reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4666 ($sdff) from module picorv32 (D = $3\current_pc[31:0], Q = \reg_pc).
Adding SRST signal on $procdff$4087 ($dff) from module picorv32 (D = $procmux$2739_Y, Q = \count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$4668 ($sdff) from module picorv32 (D = $procmux$2737_Y, Q = \count_instr).
Adding SRST signal on $procdff$4159 ($dff) from module picorv32 (D = $procmux$3311_Y, Q = \instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4670 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:966$280_Y, Q = \instr_slti).
Adding SRST signal on $procdff$4158 ($dff) from module picorv32 (D = $procmux$3315_Y, Q = \instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4672 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:965$278_Y, Q = \instr_addi).
Adding SRST signal on $procdff$4066 ($dff) from module picorv32 (D = $extend$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1718$704_Y [4:0], Q = \rvfi_rs1_addr, rval = 5'00000).
Adding EN signal on $procdff$4060 ($dff) from module picorv32 (D = { $procmux$3467_Y [24:20] $procmux$3467_Y [14:12] }, Q = { \rvfi_insn [24:20] \rvfi_insn [14:12] }).
Adding EN signal on $procdff$4080 ($dff) from module picorv32 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1080$455_Y, Q = \dbg_irq_ret).
Adding SRST signal on $procdff$4079 ($dff) from module picorv32 (D = $procmux$1108_Y, Q = \dbg_irq_enter, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4688 ($sdff) from module picorv32 (D = \dbg_irq_call, Q = \dbg_irq_enter).
Adding SRST signal on $procdff$4078 ($dff) from module picorv32 (D = $procmux$1113_Y, Q = \dbg_irq_call, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4690 ($sdff) from module picorv32 (D = 1'1, Q = \dbg_irq_call).
Adding SRST signal on $procdff$4059 ($dff) from module picorv32 (D = $add$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1716$701_Y, Q = \rvfi_order, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4071 ($dff) from module picorv32 (D = $procmux$1159_Y, Q = \rvfi_rd_wdata, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4697 ($sdff) from module picorv32 (D = $procmux$1159_Y, Q = \rvfi_rd_wdata).
Adding SRST signal on $procdff$4070 ($dff) from module picorv32 (D = $procmux$1170_Y, Q = \rvfi_rd_addr, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4705 ($sdff) from module picorv32 (D = $procmux$1170_Y, Q = \rvfi_rd_addr).
Adding SRST signal on $procdff$4069 ($dff) from module picorv32 (D = \dbg_rs2val, Q = \rvfi_rs2_rdata, rval = 0).
Adding SRST signal on $procdff$4068 ($dff) from module picorv32 (D = \dbg_rs1val, Q = \rvfi_rs1_rdata, rval = 0).
Adding SRST signal on $procdff$4067 ($dff) from module picorv32 (D = $extend$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1719$706_Y [4:0], Q = \rvfi_rs2_addr, rval = 5'00000).
Adding SRST signal on $procdff$4086 ($dff) from module picorv32 (D = $add$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1223$528_Y, Q = \count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4083 ($dff) from module picorv32 (D = $procmux$2758_Y, Q = \eoi, rval = 0).
Adding SRST signal on $procdff$4082 ($dff) from module picorv32 (D = $procmux$2783_Y, Q = \pcpi_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4722 ($sdff) from module picorv32 (D = $procmux$2783_Y, Q = \pcpi_valid).
Adding SRST signal on $procdff$4081 ($dff) from module picorv32 (D = $procmux$1965_Y, Q = \trap, rval = 1'0).
Adding EN signal on $procdff$4077 ($dff) from module picorv32 (D = $procmux$1124_Y, Q = \rvfi_mem_wdata).
Adding SRST signal on $auto$ff.cc:266:slice$4727 ($dffe) from module picorv32 (D = $procmux$1121_Y, Q = \rvfi_mem_wdata, rval = 0).
Adding EN signal on $procdff$4076 ($dff) from module picorv32 (D = $procmux$1131_Y, Q = \rvfi_mem_rdata).
Adding SRST signal on $auto$ff.cc:266:slice$4735 ($dffe) from module picorv32 (D = $procmux$1128_Y, Q = \rvfi_mem_rdata, rval = 0).
Adding EN signal on $procdff$4075 ($dff) from module picorv32 (D = $procmux$1138_Y, Q = \rvfi_mem_wmask).
Adding SRST signal on $auto$ff.cc:266:slice$4743 ($dffe) from module picorv32 (D = $procmux$1135_Y, Q = \rvfi_mem_wmask, rval = 4'0000).
Adding EN signal on $procdff$4074 ($dff) from module picorv32 (D = $procmux$1145_Y, Q = \rvfi_mem_rmask).
Adding SRST signal on $auto$ff.cc:266:slice$4751 ($dffe) from module picorv32 (D = $procmux$1142_Y, Q = \rvfi_mem_rmask, rval = 4'0000).
Adding EN signal on $procdff$4073 ($dff) from module picorv32 (D = $procmux$1152_Y, Q = \rvfi_mem_addr).
Adding SRST signal on $auto$ff.cc:266:slice$4759 ($dffe) from module picorv32 (D = $procmux$1149_Y, Q = \rvfi_mem_addr, rval = 0).
Adding SRST signal on $procdff$4146 ($dff) from module picorv32 (D = $procmux$3347_Y, Q = \instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4767 ($sdff) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:953$254_Y, Q = \instr_blt).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4424 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $procdff$4084 ($dff) from module picorv32.
Setting constant 1-bit at position 0 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 1 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 2 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 3 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 4 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 5 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 6 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 7 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 8 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 9 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 10 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 11 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 12 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 13 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 14 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 15 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 16 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 17 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 18 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 19 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 20 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 21 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 22 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 23 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 24 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 25 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 26 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 27 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 28 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 29 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 30 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 31 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 32 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 33 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 34 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 35 on $procdff$4085 ($dff) from module picorv32.
Setting constant 1-bit at position 0 on $procdff$4065 ($dff) from module picorv32.
Setting constant 0-bit at position 1 on $procdff$4065 ($dff) from module picorv32.
Setting constant 1-bit at position 0 on $procdff$4064 ($dff) from module picorv32.
Setting constant 1-bit at position 1 on $procdff$4064 ($dff) from module picorv32.
Setting constant 1-bit at position 0 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 1 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 2 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 3 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 4 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 5 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 6 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 7 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 8 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 9 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 10 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 11 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 12 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 13 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 14 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 15 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 16 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 17 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 18 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 19 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 20 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 21 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 22 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 23 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 24 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 25 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 26 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 27 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 28 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 29 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 30 on $procdff$4126 ($dff) from module picorv32.
Setting constant 1-bit at position 31 on $procdff$4126 ($dff) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4436 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4435 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4434 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4433 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4432 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4431 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4414 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4346 ($sdffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4338 ($sdffe) from module picorv32.

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_pcpi_mul..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32..
Removed 421 unused cells and 2948 unused wires.
<suppressed ~494 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~29 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~3 debug messages>
Optimizing module picorv32_pcpi_mul.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$4718: { $procmux$1095_CMP $procmux$1094_CMP $auto$$auto$opt_dff.cc:250:combine_resets$4715:0:$4716 }
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$4678: { $auto$$auto$opt_dff.cc:250:combine_resets$4675:0:$4676 $procmux$1095_CMP $procmux$1094_CMP }
    New ctrl vector for $pmux cell $procmux$1748: $auto$opt_reduce.cc:134:opt_pmux$4770
    New ctrl vector for $pmux cell $procmux$1765: { $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1058$449_Y $auto$opt_reduce.cc:134:opt_pmux$4772 }
    New ctrl vector for $pmux cell $procmux$2195: { $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1052$446_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1054$447_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1056$448_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1058$449_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1060$450_Y $auto$opt_reduce.cc:134:opt_pmux$4774 }
    New ctrl vector for $pmux cell $procmux$2783: $auto$opt_reduce.cc:134:opt_pmux$4776
    New ctrl vector for $pmux cell $procmux$3745: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298$67_Y $auto$opt_reduce.cc:134:opt_pmux$4778 }
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 7 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~150 debug messages>
Finding identical cells in module `\picorv32_pcpi_div'.
<suppressed ~18 debug messages>
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 56 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4112 ($dff) from module picorv32 (D = $procmux$2286_Y, Q = \cpu_state, rval = 8'10000000).
Adding EN signal on $auto$ff.cc:266:slice$4380 ($dffe) from module picorv32 (D = $0\mem_valid[0:0], Q = \mem_valid).
Adding EN signal on $auto$ff.cc:266:slice$4340 ($dff) from module picorv32 (D = \mem_rdata [31:7], Q = \mem_rdata_q [31:7]).
Adding EN signal on $auto$ff.cc:266:slice$4723 ($sdffe) from module picorv32 (D = $procmux$2783_Y, Q = \pcpi_valid).
Handling D = Q on $auto$ff.cc:266:slice$4721 ($sdff) from module picorv32 (conecting SRST instead).
Adding EN signal on $auto$ff.cc:266:slice$4669 ($sdffe) from module picorv32 (D = $add$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1335$581_Y, Q = \count_instr).
Adding EN signal on $auto$ff.cc:266:slice$4592 ($sdffe) from module picorv32 (D = $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1346$585_Y, Q = \mem_do_prefetch).
Adding SRST signal on $auto$ff.cc:266:slice$4570 ($sdff) from module picorv32 (D = $procmux$1744_Y, Q = \decoder_pseudo_trigger, rval = 1'0).
Handling D = Q on $auto$ff.cc:266:slice$4569 ($sdff) from module picorv32 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4569 ($dffe) from module picorv32.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4569 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4721 ($dffe) from module picorv32.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4544 ($dffe) from module picorv32.
Adding SRST signal on $auto$ff.cc:266:slice$4323 ($dffe) from module picorv32_pcpi_div (D = $procmux$992_Y [30:0], Q = \divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$4289 ($dffe) from module picorv32_pcpi_mul (D = $procmux$888_Y [0], Q = \rs2 [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$4288 ($dffe) from module picorv32_pcpi_mul (D = \pcpi_rs1 [31], Q = \rs1 [63], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 53 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 54 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 55 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 57 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 58 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 59 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.
Setting constant 0-bit at position 63 on $auto$ff.cc:266:slice$4293 ($sdffce) from module picorv32_pcpi_mul.

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..
Removed 14 unused cells and 72 unused wires.
<suppressed ~18 debug messages>

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~5 debug messages>
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.
<suppressed ~1 debug messages>

5.16. Rerunning OPT passes. (Maybe there is more to do..)

5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4798: { $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1052$446_Y $auto$$auto$opt_dff.cc:210:make_patterns_logic$4795:0:$4796 \decoder_trigger \resetn }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4784: { $auto$opt_dff.cc:194:make_patterns_logic$4781 $auto$opt_dff.cc:194:make_patterns_logic$4385 $auto$opt_dff.cc:194:make_patterns_logic$4383 $auto$opt_dff.cc:194:make_patterns_logic$4354 }
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 2 changes.

5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

5.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$4695 ($sdffe) from module picorv32 (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$4683 ($dffe) from module picorv32 (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4695 ($dffe) from module picorv32.

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..
Removed 4 unused cells and 12 unused wires.
<suppressed ~9 debug messages>

5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~3 debug messages>
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

5.23. Rerunning OPT passes. (Maybe there is more to do..)

5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 0 changes.

5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

5.27. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4395 ($dffe) from module picorv32 (D = \reg_next_pc [0], Q = \dbg_insn_addr [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4689 ($sdffe) from module picorv32.

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..
Removed 0 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

5.30. Rerunning OPT passes. (Maybe there is more to do..)

5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 0 changes.

5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

5.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$4063 ($dff) from module picorv32.

5.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..

5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

5.37. Rerunning OPT passes. (Maybe there is more to do..)

5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 0 changes.

5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

5.41. Executing OPT_DFF pass (perform DFF optimizations).

5.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..

5.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

5.44. Finished OPT passes. (There is nothing left to do.)

6. Executing MEMORY pass.

6.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing picorv32.cpuregs write port 0.

6.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\cpuregs'[0] in module `\picorv32': no output FF found.
Checking read port `\cpuregs'[1] in module `\picorv32': no output FF found.
Checking read port address `\cpuregs'[0] in module `\picorv32': merged address FF to cell.
Checking read port address `\cpuregs'[1] in module `\picorv32': merged address FF to cell.

6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..

6.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory picorv32.cpuregs by address:

6.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \cpuregs in module \picorv32:
  created 32 $dff cells and 0 static cells of width 32.
Extracted addr FF from read port 0 of picorv32.cpuregs: $\cpuregs$rdreg[0]
Extracted addr FF from read port 1 of picorv32.cpuregs: $\cpuregs$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

7. Executing PROC pass (convert processes to netlists).

7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.4. Executing PROC_INIT pass (extract init attributes).

7.5. Executing PROC_ARST pass (detect async resets in processes).

7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~10 debug messages>
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..
Removed 0 unused cells and 101 unused wires.
<suppressed ~1 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

8.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\cpuregs[9]$4839 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[9]).
Adding EN signal on $memory\cpuregs[8]$4837 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[8]).
Adding EN signal on $memory\cpuregs[7]$4835 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[7]).
Adding EN signal on $memory\cpuregs[6]$4833 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[6]).
Adding EN signal on $memory\cpuregs[5]$4831 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[5]).
Adding EN signal on $memory\cpuregs[4]$4829 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[4]).
Adding EN signal on $memory\cpuregs[3]$4827 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[3]).
Adding EN signal on $memory\cpuregs[31]$4883 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[31]).
Adding EN signal on $memory\cpuregs[30]$4881 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[30]).
Adding EN signal on $memory\cpuregs[2]$4825 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[2]).
Adding EN signal on $memory\cpuregs[29]$4879 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[29]).
Adding EN signal on $memory\cpuregs[28]$4877 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[28]).
Adding EN signal on $memory\cpuregs[27]$4875 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[27]).
Adding EN signal on $memory\cpuregs[26]$4873 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[26]).
Adding EN signal on $memory\cpuregs[25]$4871 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[25]).
Adding EN signal on $memory\cpuregs[24]$4869 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[24]).
Adding EN signal on $memory\cpuregs[23]$4867 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[23]).
Adding EN signal on $memory\cpuregs[22]$4865 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[22]).
Adding EN signal on $memory\cpuregs[21]$4863 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[21]).
Adding EN signal on $memory\cpuregs[20]$4861 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[20]).
Adding EN signal on $memory\cpuregs[1]$4823 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[1]).
Adding EN signal on $memory\cpuregs[19]$4859 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[19]).
Adding EN signal on $memory\cpuregs[18]$4857 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[18]).
Adding EN signal on $memory\cpuregs[17]$4855 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[17]).
Adding EN signal on $memory\cpuregs[16]$4853 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[16]).
Adding EN signal on $memory\cpuregs[15]$4851 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[15]).
Adding EN signal on $memory\cpuregs[14]$4849 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[14]).
Adding EN signal on $memory\cpuregs[13]$4847 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[13]).
Adding EN signal on $memory\cpuregs[12]$4845 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[12]).
Adding EN signal on $memory\cpuregs[11]$4843 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[11]).
Adding EN signal on $memory\cpuregs[10]$4841 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[10]).
Adding EN signal on $memory\cpuregs[0]$4821 ($dff) from module picorv32 (D = $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498, Q = \cpuregs[0]).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

8.16. Rerunning OPT passes. (Maybe there is more to do..)

8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 0 changes.

8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

8.20. Executing OPT_DFF pass (perform DFF optimizations).

8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..

8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

8.23. Finished OPT passes. (There is nothing left to do.)

9. Executing PMUXTREE pass.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~27 debug messages>
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 9 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5353: { $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1064$452_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1062$451_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1058$449_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5389: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5421: { $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1064$452_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1062$451_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1060$450_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1058$449_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1056$448_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1054$447_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1052$446_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$5437: { $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1064$452_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1062$451_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1060$450_Y $eq$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1058$449_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5461: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$5473: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5521: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5549: { $logic_and$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454$606_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_slli_srli_srai \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5573: { \is_lui_auipc_jal \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$5605: { \is_alu_reg_imm \is_beq_bne_blt_bge_bltu_bgeu \is_sb_sh_sw \is_lb_lh_lw_lbu_lhu \instr_jalr \instr_jal \instr_auipc \instr_lui }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$5617: { \is_alu_reg_imm \is_beq_bne_blt_bge_bltu_bgeu \is_sb_sh_sw \is_lb_lh_lw_lbu_lhu \instr_jalr }
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 11 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~18 debug messages>
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 6 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..
Removed 28 unused cells and 93 unused wires.
<suppressed ~32 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \picorv32_pcpi_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
  Optimizing cells in module \picorv32_pcpi_div.
  Optimizing cells in module \picorv32_pcpi_mul.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Finding identical cells in module `\picorv32_pcpi_div'.
Finding identical cells in module `\picorv32_pcpi_mul'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Finding unused cells or wires in module \picorv32_pcpi_div..
Finding unused cells or wires in module \picorv32_pcpi_mul..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
Optimizing module picorv32_pcpi_div.
Optimizing module picorv32_pcpi_mul.

10.16. Finished OPT passes. (There is nothing left to do.)
tstpstart_opt_tstpend: 1726482071583.

11. Executing FLATTEN pass (flatten design).
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module picorv32_pcpi_mul.
<suppressed ~2 debug messages>

12. Executing update condition pass.
Signal \cpuregs_rs2 found in top module
UpdateConditionDebug: Generating update condition for signal \cpuregs_rs2.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
UpdateConditionDebug: Found signal \cpuregs_rs2 at cell $ternary$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$511, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($reduce_bool$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$510_Y &&
UpdateConditionDebug: Generating update condition for signal $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
UpdateConditionDebug: Found signal $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA at cell $memory\cpuregs$rdmux[0][0][0]$4885, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [4] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][0][0]$b$4887.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][0][0]$b$4887 at cell $memory\cpuregs$rdmux[0][1][1]$4891, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [3] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][1][1]$b$4893.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][1][1]$b$4893 at cell $memory\cpuregs$rdmux[0][2][3]$4903, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][3]$b$4905.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][3]$b$4905 at cell $memory\cpuregs$rdmux[0][3][7]$4927, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][7]$b$4929.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$b$4929
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][7]$b$4929 at cell $memory\cpuregs$rdmux[0][4][15]$4975, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[31].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$b$4929
Visited signal: \cpuregs[31]
UpdateConditionDebug: Found signal  \cpuregs[31] at cell $auto$ff.cc:266:slice$5322, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$b$4929
Visited signal: \cpuregs[31]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5664
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[30].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$b$4929
Visited signal: \cpuregs[30]
UpdateConditionDebug: Found signal  \cpuregs[30] at cell $auto$ff.cc:266:slice$5323, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$b$4929
Visited signal: \cpuregs[30]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5670
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5670
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5672
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][7]$a$4928.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$a$4928
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][7]$a$4928 at cell $memory\cpuregs$rdmux[0][4][14]$4972, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[29].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$a$4928
Visited signal: \cpuregs[29]
UpdateConditionDebug: Found signal  \cpuregs[29] at cell $auto$ff.cc:266:slice$5325, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$a$4928
Visited signal: \cpuregs[29]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5674
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[28].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$a$4928
Visited signal: \cpuregs[28]
UpdateConditionDebug: Found signal  \cpuregs[28] at cell $auto$ff.cc:266:slice$5326, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$b$4905
Visited signal: $memory\cpuregs$rdmux[0][3][7]$a$4928
Visited signal: \cpuregs[28]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5680
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5680
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5686
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5686
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5688
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][3]$a$4904.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][3]$a$4904 at cell $memory\cpuregs$rdmux[0][3][6]$4924, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][6]$b$4926.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$b$4926
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][6]$b$4926 at cell $memory\cpuregs$rdmux[0][4][13]$4969, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[27].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$b$4926
Visited signal: \cpuregs[27]
UpdateConditionDebug: Found signal  \cpuregs[27] at cell $auto$ff.cc:266:slice$5327, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$b$4926
Visited signal: \cpuregs[27]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5690
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[26].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$b$4926
Visited signal: \cpuregs[26]
UpdateConditionDebug: Found signal  \cpuregs[26] at cell $auto$ff.cc:266:slice$5328, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$b$4926
Visited signal: \cpuregs[26]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5696
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5696
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5698
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][6]$a$4925.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$a$4925
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][6]$a$4925 at cell $memory\cpuregs$rdmux[0][4][12]$4966, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[25].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$a$4925
Visited signal: \cpuregs[25]
UpdateConditionDebug: Found signal  \cpuregs[25] at cell $auto$ff.cc:266:slice$5329, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$a$4925
Visited signal: \cpuregs[25]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5700
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[24].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$a$4925
Visited signal: \cpuregs[24]
UpdateConditionDebug: Found signal  \cpuregs[24] at cell $auto$ff.cc:266:slice$5330, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$b$4893
Visited signal: $memory\cpuregs$rdmux[0][2][3]$a$4904
Visited signal: $memory\cpuregs$rdmux[0][3][6]$a$4925
Visited signal: \cpuregs[24]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5706
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5706
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5712
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5712
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5718
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd44264e0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5718
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5720
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [3] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][1][1]$a$4892.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][1][1]$a$4892 at cell $memory\cpuregs$rdmux[0][2][2]$4900, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][2]$b$4902.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][2]$b$4902 at cell $memory\cpuregs$rdmux[0][3][5]$4921, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][5]$b$4923.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$b$4923
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][5]$b$4923 at cell $memory\cpuregs$rdmux[0][4][11]$4963, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[23].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$b$4923
Visited signal: \cpuregs[23]
UpdateConditionDebug: Found signal  \cpuregs[23] at cell $auto$ff.cc:266:slice$5331, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$b$4923
Visited signal: \cpuregs[23]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5722
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[22].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$b$4923
Visited signal: \cpuregs[22]
UpdateConditionDebug: Found signal  \cpuregs[22] at cell $auto$ff.cc:266:slice$5332, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$b$4923
Visited signal: \cpuregs[22]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5728
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5728
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5730
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][5]$a$4922.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$a$4922
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][5]$a$4922 at cell $memory\cpuregs$rdmux[0][4][10]$4960, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[21].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$a$4922
Visited signal: \cpuregs[21]
UpdateConditionDebug: Found signal  \cpuregs[21] at cell $auto$ff.cc:266:slice$5333, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$a$4922
Visited signal: \cpuregs[21]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5732
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[20].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$a$4922
Visited signal: \cpuregs[20]
UpdateConditionDebug: Found signal  \cpuregs[20] at cell $auto$ff.cc:266:slice$5334, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$b$4902
Visited signal: $memory\cpuregs$rdmux[0][3][5]$a$4922
Visited signal: \cpuregs[20]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5738
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5738
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5744
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5744
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5746
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][2]$a$4901.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][2]$a$4901 at cell $memory\cpuregs$rdmux[0][3][4]$4918, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][4]$b$4920.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$b$4920
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][4]$b$4920 at cell $memory\cpuregs$rdmux[0][4][9]$4957, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[19].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$b$4920
Visited signal: \cpuregs[19]
UpdateConditionDebug: Found signal  \cpuregs[19] at cell $auto$ff.cc:266:slice$5336, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$b$4920
Visited signal: \cpuregs[19]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5748
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[18].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$b$4920
Visited signal: \cpuregs[18]
UpdateConditionDebug: Found signal  \cpuregs[18] at cell $auto$ff.cc:266:slice$5337, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$b$4920
Visited signal: \cpuregs[18]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5754
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5754
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5756
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][4]$a$4919.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$a$4919
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][4]$a$4919 at cell $memory\cpuregs$rdmux[0][4][8]$4954, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[17].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$a$4919
Visited signal: \cpuregs[17]
UpdateConditionDebug: Found signal  \cpuregs[17] at cell $auto$ff.cc:266:slice$5338, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$a$4919
Visited signal: \cpuregs[17]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5758
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[16].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$a$4919
Visited signal: \cpuregs[16]
UpdateConditionDebug: Found signal  \cpuregs[16] at cell $auto$ff.cc:266:slice$5339, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$b$4887
Visited signal: $memory\cpuregs$rdmux[0][1][1]$a$4892
Visited signal: $memory\cpuregs$rdmux[0][2][2]$a$4901
Visited signal: $memory\cpuregs$rdmux[0][3][4]$a$4919
Visited signal: \cpuregs[16]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5764
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5764
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5770
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5770
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5776
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd44264e0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5776
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5782
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4426db0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5782
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5784
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [4] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][0][0]$a$4886.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][0][0]$a$4886 at cell $memory\cpuregs$rdmux[0][1][0]$4888, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [3] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][1][0]$b$4890.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][1][0]$b$4890 at cell $memory\cpuregs$rdmux[0][2][1]$4897, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][1]$b$4899.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][1]$b$4899 at cell $memory\cpuregs$rdmux[0][3][3]$4915, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][3]$b$4917.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$b$4917
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][3]$b$4917 at cell $memory\cpuregs$rdmux[0][4][7]$4951, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[15].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$b$4917
Visited signal: \cpuregs[15]
UpdateConditionDebug: Found signal  \cpuregs[15] at cell $auto$ff.cc:266:slice$5340, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$b$4917
Visited signal: \cpuregs[15]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5786
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[14].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$b$4917
Visited signal: \cpuregs[14]
UpdateConditionDebug: Found signal  \cpuregs[14] at cell $auto$ff.cc:266:slice$5341, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$b$4917
Visited signal: \cpuregs[14]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5792
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5792
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5794
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][3]$a$4916.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$a$4916
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][3]$a$4916 at cell $memory\cpuregs$rdmux[0][4][6]$4948, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[13].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$a$4916
Visited signal: \cpuregs[13]
UpdateConditionDebug: Found signal  \cpuregs[13] at cell $auto$ff.cc:266:slice$5342, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$a$4916
Visited signal: \cpuregs[13]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5796
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[12].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$a$4916
Visited signal: \cpuregs[12]
UpdateConditionDebug: Found signal  \cpuregs[12] at cell $auto$ff.cc:266:slice$5343, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$b$4899
Visited signal: $memory\cpuregs$rdmux[0][3][3]$a$4916
Visited signal: \cpuregs[12]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5802
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5802
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5808
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5808
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5810
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][1]$a$4898.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][1]$a$4898 at cell $memory\cpuregs$rdmux[0][3][2]$4912, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][2]$b$4914.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$b$4914
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][2]$b$4914 at cell $memory\cpuregs$rdmux[0][4][5]$4945, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[11].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$b$4914
Visited signal: \cpuregs[11]
UpdateConditionDebug: Found signal  \cpuregs[11] at cell $auto$ff.cc:266:slice$5344, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$b$4914
Visited signal: \cpuregs[11]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5812
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[10].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$b$4914
Visited signal: \cpuregs[10]
UpdateConditionDebug: Found signal  \cpuregs[10] at cell $auto$ff.cc:266:slice$5345, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$b$4914
Visited signal: \cpuregs[10]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5818
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5818
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5820
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][2]$a$4913.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$a$4913
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][2]$a$4913 at cell $memory\cpuregs$rdmux[0][4][4]$4942, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[9].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$a$4913
Visited signal: \cpuregs[9]
UpdateConditionDebug: Found signal  \cpuregs[9] at cell $auto$ff.cc:266:slice$5315, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$a$4913
Visited signal: \cpuregs[9]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5822
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[8].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$a$4913
Visited signal: \cpuregs[8]
UpdateConditionDebug: Found signal  \cpuregs[8] at cell $auto$ff.cc:266:slice$5316, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$b$4890
Visited signal: $memory\cpuregs$rdmux[0][2][1]$a$4898
Visited signal: $memory\cpuregs$rdmux[0][3][2]$a$4913
Visited signal: \cpuregs[8]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5828
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5828
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5834
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5834
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5840
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd44264e0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5840
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5842
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [3] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][1][0]$a$4889.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][1][0]$a$4889 at cell $memory\cpuregs$rdmux[0][2][0]$4894, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][0]$b$4896.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][0]$b$4896 at cell $memory\cpuregs$rdmux[0][3][1]$4909, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][1]$b$4911.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$b$4911
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][1]$b$4911 at cell $memory\cpuregs$rdmux[0][4][3]$4939, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[7].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$b$4911
Visited signal: \cpuregs[7]
UpdateConditionDebug: Found signal  \cpuregs[7] at cell $auto$ff.cc:266:slice$5317, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$b$4911
Visited signal: \cpuregs[7]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5844
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[6].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$b$4911
Visited signal: \cpuregs[6]
UpdateConditionDebug: Found signal  \cpuregs[6] at cell $auto$ff.cc:266:slice$5318, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$b$4911
Visited signal: \cpuregs[6]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5850
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5850
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5852
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][1]$a$4910.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$a$4910
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][1]$a$4910 at cell $memory\cpuregs$rdmux[0][4][2]$4936, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[5].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$a$4910
Visited signal: \cpuregs[5]
UpdateConditionDebug: Found signal  \cpuregs[5] at cell $auto$ff.cc:266:slice$5319, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$a$4910
Visited signal: \cpuregs[5]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5854
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[4].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$a$4910
Visited signal: \cpuregs[4]
UpdateConditionDebug: Found signal  \cpuregs[4] at cell $auto$ff.cc:266:slice$5320, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$b$4896
Visited signal: $memory\cpuregs$rdmux[0][3][1]$a$4910
Visited signal: \cpuregs[4]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5860
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5860
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5866
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5866
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5868
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [2] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][2][0]$a$4895.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][2][0]$a$4895 at cell $memory\cpuregs$rdmux[0][3][0]$4906, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][0]$b$4908.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$b$4908
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][0]$b$4908 at cell $memory\cpuregs$rdmux[0][4][1]$4933, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[3].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$b$4908
Visited signal: \cpuregs[3]
UpdateConditionDebug: Found signal  \cpuregs[3] at cell $auto$ff.cc:266:slice$5321, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$b$4908
Visited signal: \cpuregs[3]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5870
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[2].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$b$4908
Visited signal: \cpuregs[2]
UpdateConditionDebug: Found signal  \cpuregs[2] at cell $auto$ff.cc:266:slice$5324, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$b$4908
Visited signal: \cpuregs[2]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5876
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5876
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5878
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [1] &&
UpdateConditionDebug: Generating update condition for signal $memory\cpuregs$rdmux[0][3][0]$a$4907.
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$a$4907
UpdateConditionDebug: Found signal $memory\cpuregs$rdmux[0][3][0]$a$4907 at cell $memory\cpuregs$rdmux[0][4][0]$4930, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[1].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$a$4907
Visited signal: \cpuregs[1]
UpdateConditionDebug: Found signal  \cpuregs[1] at cell $auto$ff.cc:266:slice$5335, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$a$4907
Visited signal: \cpuregs[1]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5880
UC_COND: ) || (!$\cpuregs$rdreg[0]$q [0] &&
UpdateConditionDebug: Generating update condition for signal \cpuregs[0].
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$a$4907
Visited signal: \cpuregs[0]
UpdateConditionDebug: Found signal  \cpuregs[0] at cell $auto$ff.cc:266:slice$5346, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \cpuregs_rs2
Visited signal: $memrd$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$509_DATA
Visited signal: $memory\cpuregs$rdmux[0][0][0]$a$4886
Visited signal: $memory\cpuregs$rdmux[0][1][0]$a$4889
Visited signal: $memory\cpuregs$rdmux[0][2][0]$a$4895
Visited signal: $memory\cpuregs$rdmux[0][3][0]$a$4907
Visited signal: \cpuregs[0]
Visited signal: $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: 1. Found another state element $0$memwr$\cpuregs$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1182$17_DATA[31:0]$498
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5886
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425340 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5886
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5892
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4425c10 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5892
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5898
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd44264e0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5898
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5904
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4426db0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$5904
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5910
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4427680 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$5910
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$5912
UC_COND: ) || (!$reduce_bool$/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187$510_Y &&
UC_COND: const 1
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$5918
UC_COND: DEBUG: addr of uc_mux_part2 0x7fffd4427f50 
UC_COND: )

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.
<suppressed ~96 debug messages>

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$pmuxtree.cc:65:recursive_mux_generator$5661: \pcpi_div_wr -> 1'1
      Replacing known input bits on port B of cell $auto$pmuxtree.cc:65:recursive_mux_generator$5659: \pcpi_mul_wr -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..
Removed 6 unused cells and 155 unused wires.
<suppressed ~29 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32.
Performed a total of 0 changes.

13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32'.
Removed a total of 0 cells.

13.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32..

13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32.

13.16. Finished OPT passes. (There is nothing left to do.)

14. Executing Verilog backend.

14.1. Executing BMUXMAP pass.

14.2. Executing DEMUXMAP pass.
Dumping module `\picorv32'.
tstpstart_end_tstpend: 1726482071925.

End of script. Logfile hash: 43b09e25e5, CPU: user 1.97s system 0.02s, MEM: 43.12 MB peak
Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC)
Time spent: 28% 19x opt_expr (0 sec), 17% 15x opt_clean (0 sec), ...
