 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: RAMCtrl                             Date: 12-30-2017,  1:35AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
69 /144 ( 48%) 385 /720  ( 53%) 268/432 ( 62%)   40 /144 ( 28%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       51/54       57/90      10/11
FB2           6/18       26/54       80/90      10/10*
FB3          14/18       38/54       79/90       7/10
FB4          11/18       38/54       69/90      10/10*
FB5          14/18       38/54       38/90       5/10
FB6          11/18       38/54       23/90       9/10
FB7           4/18       39/54       39/90       9/10
FB8           0/18        0/54        0/90       7/10
             -----       -----       -----      -----    
             69/144     268/432     385/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    61      73
Output        :   27          27    |  GCK/IO           :     1       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     67          67

** Power Data **

There are 69 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ECS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IDE_IRQ'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:FALLING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 20 and input limit: 54
*************************  Summary of Mapped Logic  ************************

** 31 Outputs **

Signal                                                                                     Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                       Pts   Inps          No.  Type    Use     Mode Rate State
nRAM_SEL                                                                                   18    34    FB1_2   11   I/O     O       STD  FAST 
DSACK<1>                                                                                   2     3     FB1_3   12   I/O     O       STD  FAST 
DSACK<0>                                                                                   1     1     FB1_5   13   I/O     O       STD  FAST 
BYTE<0>                                                                                    4     5     FB1_6   14   I/O     O       STD  FAST 
BYTE<1>                                                                                    3     5     FB1_8   15   I/O     O       STD  FAST 
ROM_OE                                                                                     16    24    FB1_9   16   I/O     O       STD  FAST RESET
BYTE<3>                                                                                    2     3     FB1_11  17   I/O     O       STD  FAST 
BYTE<2>                                                                                    2     5     FB1_12  18   I/O     O       STD  FAST 
D<3>                                                                                       9     27    FB1_15  20   I/O     I/O     STD  FAST RESET
IDE_DIR                                                                                    16    24    FB2_6   2    GTS/I/O O       STD  FAST RESET
ROM_WE                                                                                     0     0     FB2_12  7    I/O     O       STD  FAST 
ROM_EN                                                                                     16    24    FB2_14  8    I/O     O       STD  FAST RESET
D<2>                                                                                       10    27    FB3_6   25   I/O     I/O     STD  FAST RESET
D<0>                                                                                       11    27    FB3_9   28   I/O     I/O     STD  FAST RESET
D<1>                                                                                       11    27    FB3_11  29   I/O     I/O     STD  FAST RESET
WE<0>                                                                                      8     17    FB3_12  30   I/O     O       STD  FAST 
OE<0>                                                                                      8     17    FB3_14  32   I/O     O       STD  FAST 
WE<1>                                                                                      8     17    FB3_15  33   I/O     O       STD  FAST 
OE<1>                                                                                      8     17    FB3_17  34   I/O     O       STD  FAST 
STERM                                                                                      2     2     FB4_6   90   I/O     O       STD  FAST RESET
IDE_CS<0>                                                                                  1     1     FB4_8   91   I/O     O       STD  FAST 
IDE_CS<1>                                                                                  1     1     FB4_9   92   I/O     O       STD  FAST 
IDE_A<0>                                                                                   1     1     FB4_11  93   I/O     O       STD  FAST 
IDE_A<2>                                                                                   1     1     FB4_12  94   I/O     O       STD  FAST 
IDE_A<1>                                                                                   1     1     FB4_14  95   I/O     O       STD  FAST 
IDE_R                                                                                      16    24    FB4_15  96   I/O     O       STD  FAST RESET
IDE_W                                                                                      16    24    FB4_17  97   I/O     O       STD  FAST RESET
IO4                                                                                        1     1     FB5_9   40   I/O     O       STD  FAST 
IO5                                                                                        1     1     FB5_11  41   I/O     O       STD  FAST 
INT2                                                                                       0     0     FB5_12  42   I/O     O       STD  FAST 
CIIN                                                                                       18    22    FB5_17  49   I/O     O       STD  FAST SET

** 38 Buried Nodes **

Signal                                                                                     Total Total Loc     Pwr  Reg Init
Name                                                                                       Pts   Inps          Mode State
IDE_DSACK<0>                                                                               16    22    FB2_4   STD  RESET
IDE_DSACK<3>                                                                               16    23    FB2_10  STD  RESET
IDE_DSACK<2>                                                                               16    23    FB2_15  STD  RESET
IDE_BASEADR<6>                                                                             2     28    FB3_1   STD  RESET
IDE_BASEADR<5>                                                                             2     28    FB3_2   STD  RESET
IDE_BASEADR<4>                                                                             2     28    FB3_3   STD  RESET
IDE_BASEADR<1>                                                                             2     28    FB3_4   STD  RESET
BASEADR_4MB<1>                                                                             3     28    FB3_7   STD  RESET
IDE_BASEADR<2>                                                                             2     28    FB3_10  STD  RESET
IDE_BASEADR<0>                                                                             2     28    FB3_18  STD  RESET
IDE_DSACK<1>                                                                               16    23    FB4_2   STD  RESET
DSACK_16BIT                                                                                12    25    FB4_7   STD  RESET
AUTO_CONFIG_DONE<0>                                                                        2     4     FB4_10  STD  RESET
AUTO_CONFIG_CYCLE                                                                          3     20    FB5_1   STD  RESET
SHUT_UP<1>                                                                                 1     27    FB5_5   STD  RESET
SHUT_UP<0>                                                                                 1     26    FB5_6   STD  RESET
Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D        2     2     FB5_7   STD  
Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D        2     2     FB5_8   STD  
IDE_BASEADR<7>                                                                             2     28    FB5_10  STD  RESET
IDE_BASEADR<3>                                                                             2     28    FB5_13  STD  RESET
BASEADR<2>                                                                                 2     27    FB5_14  STD  RESET
AUTO_CONFIG_D0                                                                             2     19    FB5_15  STD  RESET
nAS_D0                                                                                     1     1     FB5_18  STD  RESET
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  2     2     FB6_8   STD  
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  2     2     FB6_9   STD  
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  2     2     FB6_10  STD  
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D  2     2     FB6_11  STD  
BASEADR_4MB<0>                                                                             2     27    FB6_12  STD  RESET
BASEADR<1>                                                                                 2     27    FB6_13  STD  RESET
BASEADR<0>                                                                                 2     27    FB6_14  STD  RESET
AUTO_CONFIG_DONE_CYCLE<1>                                                                  2     27    FB6_15  STD  RESET
AUTO_CONFIG_DONE_CYCLE<0>                                                                  2     26    FB6_16  STD  RESET
AUTO_CONFIG_DONE<1>                                                                        2     4     FB6_17  STD  RESET
BASEADR_4MB<2>                                                                             3     29    FB6_18  STD  RESET
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  2     2     FB7_11  STD  
IDE_CYCLE                                                                                  17    23    FB7_13  STD  RESET
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  2     2     FB7_15  STD  
nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2                                                             18    34    FB7_17  STD  

** 36 Inputs **

Signal                                                                                     Loc     Pin  Pin     Pin     
Name                                                                                               No.  Type    Use     
clk                                                                                        FB1_17  22   GCK/I/O GCK
reset                                                                                      FB2_2   99   GSR/I/O GSR
nAS                                                                                        FB2_5   1    GTS/I/O I
A<25>                                                                                      FB2_8   3    GTS/I/O I
SIZ<1>                                                                                     FB2_9   4    GTS/I/O I
SIZ<0>                                                                                     FB2_11  6    I/O     I
nDS                                                                                        FB2_15  9    I/O     I
RW                                                                                         FB2_17  10   I/O     I
A<31>                                                                                      FB4_2   87   I/O     I
A<30>                                                                                      FB4_5   89   I/O     I
IDE_WAIT                                                                                   FB5_8   39   I/O     I
A<18>                                                                                      FB6_2   74   I/O     I
A<23>                                                                                      FB6_5   76   I/O     I
A<22>                                                                                      FB6_6   77   I/O     I
A<21>                                                                                      FB6_8   78   I/O     I
A<26>                                                                                      FB6_9   79   I/O     I
A<24>                                                                                      FB6_12  81   I/O     I
A<29>                                                                                      FB6_14  82   I/O     I
A<27>                                                                                      FB6_15  85   I/O     I
A<28>                                                                                      FB6_17  86   I/O     I
A<2>                                                                                       FB7_2   50   I/O     I
A<1>                                                                                       FB7_5   52   I/O     I
A<0>                                                                                       FB7_6   53   I/O     I
A<5>                                                                                       FB7_8   54   I/O     I
A<4>                                                                                       FB7_9   55   I/O     I
A<3>                                                                                       FB7_11  56   I/O     I
A<19>                                                                                      FB7_14  59   I/O     I
A<6>                                                                                       FB7_15  60   I/O     I
A<11>                                                                                      FB7_17  61   I/O     I
A<10>                                                                                      FB8_2   63   I/O     I
A<9>                                                                                       FB8_5   64   I/O     I
A<13>                                                                                      FB8_8   66   I/O     I
A<12>                                                                                      FB8_9   67   I/O     I
A<16>                                                                                      FB8_11  68   I/O     I
A<17>                                                                                      FB8_14  71   I/O     I
A<20>                                                                                      FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               51/3
Number of signals used by logic mapping into function block:  51
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
nRAM_SEL             18      13<-   0   0     FB1_2   11    I/O     O
DSACK<1>              2       0   /\3   0     FB1_3   12    I/O     O
(unused)              0       0     0   5     FB1_4         (b)     
DSACK<0>              1       0     0   4     FB1_5   13    I/O     O
BYTE<0>               4       0     0   1     FB1_6   14    I/O     O
(unused)              0       0   \/3   2     FB1_7         (b)     (b)
BYTE<1>               3       3<- \/5   0     FB1_8   15    I/O     O
ROM_OE               16      11<-   0   0     FB1_9   16    I/O     O
(unused)              0       0   /\5   0     FB1_10        (b)     (b)
BYTE<3>               2       0   /\1   2     FB1_11  17    I/O     O
BYTE<2>               2       0     0   3     FB1_12  18    I/O     O
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0   \/2   3     FB1_14  19    I/O     (b)
D<3>                  9       4<-   0   0     FB1_15  20    I/O     I/O
(unused)              0       0   /\2   3     FB1_16        (b)     (b)
(unused)              0       0     0   5     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_CYCLE    18: A<27>             35: A<2> 
  2: AUTO_CONFIG_D0       19: A<28>             36: A<3> 
  3: AUTO_CONFIG_DONE<0>  20: A<29>             37: Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D 
  4: AUTO_CONFIG_DONE<1>  21: A<30>             38: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D 
  5: A<0>                 22: A<31>             39: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D 
  6: A<16>                23: A<4>              40: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D 
  7: A<17>                24: A<5>              41: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D 
  8: A<18>                25: A<6>              42: Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D 
  9: A<19>                26: BASEADR<0>        43: Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D 
 10: A<1>                 27: BASEADR<1>        44: ROM_EN 
 11: A<20>                28: BASEADR_4MB<0>    45: RW 
 12: A<21>                29: BASEADR_4MB<1>    46: SHUT_UP<0> 
 13: A<22>                30: DSACK_16BIT       47: SHUT_UP<1> 
 14: A<23>                31: IDE_BASEADR<0>    48: SIZ<0> 
 15: A<24>                32: IDE_BASEADR<1>    49: SIZ<1> 
 16: A<25>                33: IDE_BASEADR<2>    50: nAS 
 17: A<26>                34: IDE_BASEADR<3>    51: nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
nRAM_SEL             ..XX.XXXX.XXXXXXXXXXXX...XXXX.XXX...XXXXXXX..XX............. 34
DSACK<1>             .X...........................X....................X......... 3
DSACK<0>             ..................................................X......... 1
BYTE<0>              ....X....X..................................X..XX........... 5
BYTE<1>              ....X....X..................................X..XX........... 5
ROM_OE               .....XXXX.....XXXXXXXX........XXXX...XXXX..XX.X..X.......... 24
BYTE<3>              ....X....X..................................X............... 3
BYTE<2>              ....X....X..................................X..XX........... 5
D<3>                 X.XX.XXXXXXXXXXXXXXXXXXXX.........XX........X....X.......... 27
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/2   3     FB2_1         (b)     (b)
(unused)              0       0   \/5   0     FB2_2   99    GSR/I/O GSR
(unused)              0       0   \/5   0     FB2_3         (b)     (b)
IDE_DSACK<0>         16      12<- \/1   0     FB2_4         (b)     (b)
(unused)              0       0   \/5   0     FB2_5   1     GTS/I/O I
IDE_DIR              16      11<-   0   0     FB2_6   2     GTS/I/O O
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
(unused)              0       0   \/1   4     FB2_8   3     GTS/I/O I
(unused)              0       0   \/5   0     FB2_9   4     GTS/I/O I
IDE_DSACK<3>         16      11<-   0   0     FB2_10        (b)     (b)
(unused)              0       0   /\5   0     FB2_11  6     I/O     I
ROM_WE                0       0   \/2   3     FB2_12  7     I/O     O
(unused)              0       0   \/5   0     FB2_13        (b)     (b)
ROM_EN               16      11<-   0   0     FB2_14  8     I/O     O
IDE_DSACK<2>         16      15<- /\4   0     FB2_15  9     I/O     I
(unused)              0       0   /\5   0     FB2_16        (b)     (b)
(unused)              0       0   /\5   0     FB2_17  10    I/O     I
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<16>             10: A<29>             19: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D 
  2: A<17>             11: A<30>             20: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D 
  3: A<18>             12: A<31>             21: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D 
  4: A<19>             13: IDE_BASEADR<0>    22: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D 
  5: A<24>             14: IDE_BASEADR<1>    23: ROM_EN 
  6: A<25>             15: IDE_BASEADR<2>    24: RW 
  7: A<26>             16: IDE_BASEADR<3>    25: SHUT_UP<1> 
  8: A<27>             17: IDE_DSACK<1>      26: nAS 
  9: A<28>             18: IDE_DSACK<2>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_DSACK<0>         XXXXXXXXXXXXXXXX..XXXX..XX.............. 22
IDE_DIR              XXXXXXXXXXXXXXXX..XXXXXXXX.............. 24
IDE_DSACK<3>         XXXXXXXXXXXXXXXX.XXXXX..XX.............. 23
ROM_WE               ........................................ 0
ROM_EN               XXXXXXXXXXXXXXXX..XXXXXXXX.............. 24
IDE_DSACK<2>         XXXXXXXXXXXXXXXXX.XXXX..XX.............. 23
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE_BASEADR<6>        2       0   /\1   2     FB3_1         (b)     (b)
IDE_BASEADR<5>        2       0     0   3     FB3_2   23    GCK/I/O (b)
IDE_BASEADR<4>        2       0     0   3     FB3_3         (b)     (b)
IDE_BASEADR<1>        2       0     0   3     FB3_4         (b)     (b)
(unused)              0       0   \/5   0     FB3_5   24    I/O     (b)
D<2>                 10       5<-   0   0     FB3_6   25    I/O     I/O
BASEADR_4MB<1>        3       0   \/2   0     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   27    GCK/I/O (b)
D<0>                 11       7<- \/1   0     FB3_9   28    I/O     I/O
IDE_BASEADR<2>        2       1<- \/4   0     FB3_10        (b)     (b)
D<1>                 11       6<-   0   0     FB3_11  29    I/O     I/O
WE<0>                 8       5<- /\2   0     FB3_12  30    I/O     O
(unused)              0       0   /\5   0     FB3_13        (b)     (b)
OE<0>                 8       3<-   0   0     FB3_14  32    I/O     O
WE<1>                 8       6<- /\3   0     FB3_15  33    I/O     O
(unused)              0       0   /\5   0     FB3_16        (b)     (b)
OE<1>                 8       4<- /\1   0     FB3_17  34    I/O     O
IDE_BASEADR<0>        2       1<- /\4   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_CYCLE    14: A<25>             27: BASEADR_4MB<0> 
  2: AUTO_CONFIG_DONE<0>  15: A<26>             28: BASEADR_4MB<1> 
  3: AUTO_CONFIG_DONE<1>  16: A<27>             29: BASEADR_4MB<2> 
  4: A<16>                17: A<28>             30: A<2> 
  5: A<17>                18: A<29>             31: A<3> 
  6: A<18>                19: A<30>             32: D<2>.PIN 
  7: A<19>                20: A<31>             33: D<1>.PIN 
  8: A<1>                 21: A<4>              34: D<0>.PIN 
  9: A<20>                22: A<5>              35: RW 
 10: A<21>                23: A<6>              36: SHUT_UP<0> 
 11: A<22>                24: BASEADR<0>        37: nAS 
 12: A<23>                25: BASEADR<1>        38: nDS 
 13: A<24>                26: BASEADR<2>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_BASEADR<6>       .XXXXXXXXXXXXXXXXXXXXXX......XXX..X.XX.. 28
IDE_BASEADR<5>       .XXXXXXXXXXXXXXXXXXXXXX......XX.X.X.XX.. 28
IDE_BASEADR<4>       .XXXXXXXXXXXXXXXXXXXXXX......XX..XX.XX.. 28
IDE_BASEADR<1>       .XXXXXXXXXXXXXXXXXXXXXX......XX.X.X.XX.. 28
D<2>                 XXXXXXXXXXXXXXXXXXXXXXX......XX...X.X... 27
BASEADR_4MB<1>       .X.XXXXXXXXXXXXXXXXXXXX......XXXX.X.XX.. 28
D<0>                 XXXXXXXXXXXXXXXXXXXXXXX......XX...X.X... 27
IDE_BASEADR<2>       .XXXXXXXXXXXXXXXXXXXXXX......XXX..X.XX.. 28
D<1>                 XXXXXXXXXXXXXXXXXXXXXXX......XX...X.X... 27
WE<0>                .........XXXXXXXXXXX...XXX........XXX... 17
OE<0>                .........XXXXXXXXXXX...XXX........XXX... 17
WE<1>                .........XXXXXXXXXXX......XXX.....XXX... 17
OE<1>                .........XXXXXXXXXXX......XXX.....XXX... 17
IDE_BASEADR<0>       .XXXXXXXXXXXXXXXXXXXXXX......XX..XX.XX.. 28
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB4_1         (b)     (b)
IDE_DSACK<1>         16      13<- /\2   0     FB4_2   87    I/O     I
(unused)              0       0   /\5   0     FB4_3         (b)     (b)
(unused)              0       0   /\5   0     FB4_4         (b)     (b)
(unused)              0       0   /\3   2     FB4_5   89    I/O     I
STERM                 2       0   \/3   0     FB4_6   90    I/O     O
DSACK_16BIT          12       7<-   0   0     FB4_7         (b)     (b)
IDE_CS<0>             1       0   /\4   0     FB4_8   91    I/O     O
IDE_CS<1>             1       0     0   4     FB4_9   92    I/O     O
AUTO_CONFIG_DONE<0>   2       0     0   3     FB4_10        (b)     (b)
IDE_A<0>              1       0     0   4     FB4_11  93    I/O     O
IDE_A<2>              1       0     0   4     FB4_12  94    I/O     O
(unused)              0       0   \/1   4     FB4_13        (b)     (b)
IDE_A<1>              1       1<- \/5   0     FB4_14  95    I/O     O
IDE_R                16      11<-   0   0     FB4_15  96    I/O     O
(unused)              0       0   /\5   0     FB4_16        (b)     (b)
IDE_W                16      12<- /\1   0     FB4_17  97    I/O     O
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_D0             14: A<29>             27: IDE_WAIT 
  2: AUTO_CONFIG_DONE_CYCLE<0>  15: A<30>             28: Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D 
  3: A<12>                      16: A<31>             29: Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D 
  4: A<13>                      17: CIIN              30: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D 
  5: A<16>                      18: A<9>              31: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D 
  6: A<17>                      19: A<10>             32: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D 
  7: A<18>                      20: A<11>             33: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D 
  8: A<19>                      21: IDE_BASEADR<0>    34: ROM_EN 
  9: A<24>                      22: IDE_BASEADR<1>    35: RW 
 10: A<25>                      23: IDE_BASEADR<2>    36: SHUT_UP<1> 
 11: A<26>                      24: IDE_BASEADR<3>    37: nAS_D0 
 12: A<27>                      25: IDE_DSACK<0>      38: nAS 
 13: A<28>                      26: IDE_DSACK<3>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_DSACK<1>         ....XXXXXXXXXXXX....XXXXX....XXXX..X.X.. 23
STERM                ................X....................X.. 2
DSACK_16BIT          ....XX..XXXXXXXX....XX..XXXXXXXXXXXX.X.. 25
IDE_CS<0>            ..X..................................... 1
IDE_CS<1>            ...X.................................... 1
AUTO_CONFIG_DONE<0>  XX..................................XX.. 4
IDE_A<0>             .................X...................... 1
IDE_A<2>             ...................X.................... 1
IDE_A<1>             ..................X..................... 1
IDE_R                ....XXXXXXXXXXXX....XXXX.....XXXXXXX.X.. 24
IDE_W                ....XXXXXXXXXXXX....XXXX..X..XXXX.XX.X.. 24
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
AUTO_CONFIG_CYCLE     3       0   /\1   1     FB5_1         (b)     (b)
(unused)              0       0     0   5     FB5_2   35    I/O     
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
SHUT_UP<1>            1       0     0   4     FB5_5   36    I/O     (b)
SHUT_UP<0>            1       0     0   4     FB5_6   37    I/O     (b)
Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D
                      2       0     0   3     FB5_7         (b)     (b)
Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D
                      2       0     0   3     FB5_8   39    I/O     I
IO4                   1       0     0   4     FB5_9   40    I/O     O
IDE_BASEADR<7>        2       0     0   3     FB5_10        (b)     (b)
IO5                   1       0     0   4     FB5_11  41    I/O     O
INT2                  0       0     0   5     FB5_12  42    I/O     O
IDE_BASEADR<3>        2       0     0   3     FB5_13        (b)     (b)
BASEADR<2>            2       0     0   3     FB5_14  43    I/O     (b)
AUTO_CONFIG_D0        2       0   \/3   0     FB5_15  46    I/O     (b)
(unused)              0       0   \/5   0     FB5_16        (b)     (b)
CIIN                 18      13<-   0   0     FB5_17  49    I/O     O
nAS_D0                1       1<- /\5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_CYCLE    14: A<25>             27: BASEADR_4MB<0> 
  2: AUTO_CONFIG_DONE<0>  15: A<26>             28: BASEADR_4MB<1> 
  3: AUTO_CONFIG_DONE<1>  16: A<27>             29: BASEADR_4MB<2> 
  4: A<16>                17: A<28>             30: CIIN 
  5: A<17>                18: A<29>             31: IDE_CYCLE 
  6: A<18>                19: A<30>             32: A<2> 
  7: A<19>                20: A<31>             33: A<3> 
  8: A<1>                 21: A<4>              34: D<3>.PIN 
  9: A<20>                22: A<5>              35: RW 
 10: A<21>                23: A<6>              36: SHUT_UP<0> 
 11: A<22>                24: BASEADR<0>        37: nAS 
 12: A<23>                25: BASEADR<1>        38: nDS 
 13: A<24>                26: BASEADR<2>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
AUTO_CONFIG_CYCLE    XXXXXXX.XXXXXXXXXXXX................X... 20
SHUT_UP<1>           .XXXXXXXXXXXXXXXXXXXXXX........XX.X.XX.. 27
SHUT_UP<0>           .X.XXXXXXXXXXXXXXXXXXXX........XX.X.XX.. 26
Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D 
                     ...........X................X........... 2
Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D 
                     ...........X.............X.............. 2
IO4                  ...............................X........ 1
IDE_BASEADR<7>       .XXXXXXXXXXXXXXXXXXXXXX........XXXX.XX.. 28
IO5                  ................................X....... 1
INT2                 ........................................ 0
IDE_BASEADR<3>       .XXXXXXXXXXXXXXXXXXXXXX........XXXX.XX.. 28
BASEADR<2>           .X.XXXXXXXXXXXXXXXXXXXX........XXXX.XX.. 27
AUTO_CONFIG_D0       .XXXXXX.XXXXXXXXXXXX................X... 19
CIIN                 X........XXXXXXXXXXX...XXXXXXXX....XX... 22
nAS_D0               ....................................X... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   74    I/O     I
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     I
(unused)              0       0     0   5     FB6_6   77    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D
                      2       0     0   3     FB6_8   78    I/O     I
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D
                      2       0     0   3     FB6_9   79    I/O     I
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D
                      2       0     0   3     FB6_10        (b)     (b)
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D
                      2       0     0   3     FB6_11  80    I/O     (b)
BASEADR_4MB<0>        2       0     0   3     FB6_12  81    I/O     I
BASEADR<1>            2       0     0   3     FB6_13        (b)     (b)
BASEADR<0>            2       0     0   3     FB6_14  82    I/O     I
AUTO_CONFIG_DONE_CYCLE<1>
                      2       0     0   3     FB6_15  85    I/O     I
AUTO_CONFIG_DONE_CYCLE<0>
                      2       0     0   3     FB6_16        (b)     (b)
AUTO_CONFIG_DONE<1>   2       0     0   3     FB6_17  86    I/O     I
BASEADR_4MB<2>        3       0     0   2     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_D0             14: A<23>             27: IDE_BASEADR<3> 
  2: AUTO_CONFIG_DONE<0>        15: A<24>             28: IDE_BASEADR<4> 
  3: AUTO_CONFIG_DONE<1>        16: A<25>             29: IDE_BASEADR<5> 
  4: AUTO_CONFIG_DONE_CYCLE<0>  17: A<26>             30: A<2> 
  5: AUTO_CONFIG_DONE_CYCLE<1>  18: A<27>             31: A<3> 
  6: A<16>                      19: A<28>             32: D<3>.PIN 
  7: A<17>                      20: A<29>             33: D<2>.PIN 
  8: A<18>                      21: A<30>             34: D<1>.PIN 
  9: A<19>                      22: A<31>             35: RW 
 10: A<1>                       23: A<4>              36: nAS_D0 
 11: A<20>                      24: A<5>              37: nAS 
 12: A<21>                      25: A<6>              38: nDS 
 13: A<22>                      26: IDE_BASEADR<2>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D 
                     ...........X................X........... 2
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D 
                     ..........X................X............ 2
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D 
                     ........X.................X............. 2
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D 
                     .......X.................X.............. 2
BASEADR_4MB<0>       .X...XXXXXXXXXXXXXXXXXXXX....XX..XX.XX.. 27
BASEADR<1>           .X...XXXXXXXXXXXXXXXXXXXX....XX.X.X.XX.. 27
BASEADR<0>           .X...XXXXXXXXXXXXXXXXXXXX....XX..XX.XX.. 27
AUTO_CONFIG_DONE_CYCLE<1> 
                     .XX.XXXXXXXXXXXXXXXXXXXXX.....X...X.XX.. 27
AUTO_CONFIG_DONE_CYCLE<0> 
                     .X.X.XXXXXXXXXXXXXXXXXXXX.....X...X.XX.. 26
AUTO_CONFIG_DONE<1>  X...X..............................XX... 4
BASEADR_4MB<2>       .X...XXXXXXXXXXXXXXXXXXXX....XXXXXX.XX.. 29
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               39/15
Number of signals used by logic mapping into function block:  39
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     I
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   52    I/O     I
(unused)              0       0     0   5     FB7_6   53    I/O     I
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     I
(unused)              0       0     0   5     FB7_9   55    I/O     I
(unused)              0       0     0   5     FB7_10        (b)     
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
                      2       0   \/2   1     FB7_11  56    I/O     I
(unused)              0       0   \/5   0     FB7_12  58    I/O     (b)
IDE_CYCLE            17      12<-   0   0     FB7_13        (b)     (b)
(unused)              0       0   /\5   0     FB7_14  59    I/O     I
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D
                      2       0   \/3   0     FB7_15  60    I/O     I
(unused)              0       0   \/5   0     FB7_16        (b)     (b)
nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2
                     18      13<-   0   0     FB7_17  61    I/O     I
(unused)              0       0   /\5   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_DONE<0>  14: A<27>             27: IDE_BASEADR<6> 
  2: AUTO_CONFIG_DONE<1>  15: A<28>             28: IDE_BASEADR<7> 
  3: A<16>                16: A<29>             29: IDE_CYCLE 
  4: A<17>                17: A<30>             30: Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D 
  5: A<18>                18: A<31>             31: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D 
  6: A<19>                19: BASEADR<0>        32: Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D 
  7: A<20>                20: BASEADR<1>        33: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D 
  8: A<21>                21: BASEADR_4MB<0>    34: Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D 
  9: A<22>                22: BASEADR_4MB<1>    35: Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D 
 10: A<23>                23: IDE_BASEADR<0>    36: Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D 
 11: A<24>                24: IDE_BASEADR<1>    37: SHUT_UP<0> 
 12: A<25>                25: IDE_BASEADR<2>    38: SHUT_UP<1> 
 13: A<26>                26: IDE_BASEADR<3>    39: nAS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D 
                     .........X.................X............ 2
IDE_CYCLE            ..XXXX....XXXXXXXX....XXXX..X.XXXX...XX. 23
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D 
                     ........X.................X............. 2
nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2 
                     XXXXXXXXXXXXXXXXXXXXXXXXX....XXXXXXXXX.. 34
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   63    I/O     I
(unused)              0       0     0   5     FB8_3         (b)     
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   64    I/O     I
(unused)              0       0     0   5     FB8_6   65    I/O     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   66    I/O     I
(unused)              0       0     0   5     FB8_9   67    I/O     I
(unused)              0       0     0   5     FB8_10        (b)     
(unused)              0       0     0   5     FB8_11  68    I/O     I
(unused)              0       0     0   5     FB8_12  70    I/O     
(unused)              0       0     0   5     FB8_13        (b)     
(unused)              0       0     0   5     FB8_14  71    I/O     I
(unused)              0       0     0   5     FB8_15  72    I/O     I
(unused)              0       0     0   5     FB8_16        (b)     
(unused)              0       0     0   5     FB8_17  73    I/O     
(unused)              0       0     0   5     FB8_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_AUTO_CONFIG_CYCLE: FTCPE port map (AUTO_CONFIG_CYCLE,AUTO_CONFIG_CYCLE_T,clk,'0',nAS);
AUTO_CONFIG_CYCLE_T <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(0) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND AUTO_CONFIG_CYCLE AND NOT A(17) AND 
	NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND AUTO_CONFIG_CYCLE AND NOT A(17) AND 
	NOT A(18) AND NOT A(16)));

FDCPE_AUTO_CONFIG_D0: FDCPE port map (AUTO_CONFIG_D0,AUTO_CONFIG_D0_D,clk,NOT reset,'0');
AUTO_CONFIG_D0_D <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16)));

FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_CYCLE(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(0));
AUTO_CONFIG_DONE_CE(0) <= (nAS AND AUTO_CONFIG_D0 AND NOT nAS_D0);

FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_CYCLE(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(1));
AUTO_CONFIG_DONE_CE(1) <= (nAS AND AUTO_CONFIG_D0 AND NOT nAS_D0);

FTCPE_AUTO_CONFIG_DONE_CYCLE0: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(0));
AUTO_CONFIG_DONE_CYCLE_T(0) <= (NOT AUTO_CONFIG_DONE_CYCLE(0) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	NOT A(4) AND A(6));
AUTO_CONFIG_DONE_CYCLE_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND 
	NOT A(16));

FTCPE_AUTO_CONFIG_DONE_CYCLE1: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(1));
AUTO_CONFIG_DONE_CYCLE_T(1) <= (NOT AUTO_CONFIG_DONE_CYCLE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	NOT A(4) AND A(6));
AUTO_CONFIG_DONE_CYCLE_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,'0',NOT reset,BASEADR_CE(1));
BASEADR_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,'0',NOT reset,BASEADR_CE(2));
BASEADR_CE(2) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),NOT D(1).PIN,clk,'0',NOT reset,BASEADR_4MB_CE(0));
BASEADR_4MB_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= D(1).PIN
	 XOR 
BASEADR_4MB_D(1) <= D(2).PIN;
BASEADR_4MB_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,'0',NOT reset,BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= D(3).PIN
	 XOR 
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN);
BASEADR_4MB_CE(2) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));


BYTE(0) <= ((NOT RW AND NOT A(1) AND SIZ(0) AND NOT SIZ(1))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(0) AND SIZ(1))
	OR (NOT RW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0)));


BYTE(1) <= ((NOT RW AND A(1) AND A(0))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT SIZ(1))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(0) AND SIZ(1) AND NOT A(0)));


BYTE(2) <= ((NOT RW AND A(1))
	OR (NOT RW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0)));


BYTE(3) <= ((NOT RW AND A(1))
	OR (NOT RW AND A(0)));

FTCPE_CIIN: FTCPE port map (CIIN_I,CIIN_T,clk,nAS,'0');
CIIN_T <= ((AUTO_CONFIG_D0.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT CIIN AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0)));
CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
CIIN_OE <= NOT ((NOT CIIN AND AUTO_CONFIG_CYCLE AND IDE_CYCLE));

FDCPE_D0: FDCPE port map (D_I(0),D(0),clk,'0',NOT reset);
D(0) <= ((BASEADR_4MB(1).EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND A(5) AND NOT A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND A(5) AND NOT A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);

FDCPE_D1: FDCPE port map (D_I(1),D(1),clk,'0',NOT reset);
D(1) <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);

FDCPE_D2: FDCPE port map (D_I(2),D(2),clk,'0',NOT reset);
D(2) <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);

FDCPE_D3: FDCPE port map (D_I(3),D(3),clk,'0',NOT reset);
D(3) <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(1) AND NOT A(5) AND A(4) AND 
	A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND A(1) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	A(23) AND A(22) AND A(21) AND A(19) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= (NOT nAS AND RW AND NOT AUTO_CONFIG_CYCLE);


DSACK_I(0) <= '1';
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2;


DSACK_I(1) <= (NOT AUTO_CONFIG_D0 AND DSACK_16BIT);
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2;

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',NOT reset);
DSACK_16BIT_D <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT ROM_EN AND NOT SHUT_UP(1) AND NOT IDE_DSACK(3) AND A(17) AND 
	NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND 
	A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	ROM_EN AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND 
	A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT ROM_EN AND NOT SHUT_UP(1) AND NOT IDE_DSACK(3) AND NOT A(17) AND 
	A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT ROM_EN AND NOT SHUT_UP(1) AND NOT IDE_DSACK(3) AND NOT A(17) AND 
	NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND 
	NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	ROM_EN AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND 
	NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT ROM_EN AND NOT SHUT_UP(1) AND NOT IDE_DSACK(3) AND A(17) AND 
	A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND 
	A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND 
	NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	ROM_EN AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND 
	A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	ROM_EN AND NOT IDE_DSACK(0) AND NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND 
	NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D));






































































IDE_A(0) <= A(9);


IDE_A(1) <= A(10);


IDE_A(2) <= A(11);

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));


IDE_CS(0) <= NOT A(12);


IDE_CS(1) <= NOT A(13);

FTCPE_IDE_CYCLE: FTCPE port map (IDE_CYCLE,IDE_CYCLE_T,clk,'0',nAS);
IDE_CYCLE_T <= ((
	Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND IDE_CYCLE AND NOT SHUT_UP(1) AND 
	NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_IDE_DIR: FDCPE port map (IDE_DIR,IDE_DIR_D,clk,'0',NOT reset);
IDE_DIR_D <= ((IDE_DSACK(0).EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_IDE_DSACK0: FDCPE port map (IDE_DSACK(0),IDE_DSACK_D(0),clk,'0',NOT reset);
IDE_DSACK_D(0) <= ((EXP21_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND A(17) AND 
	A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND A(17) AND 
	NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND NOT A(17) AND 
	NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND A(17) AND 
	NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND NOT A(17) AND 
	NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND A(17) AND 
	A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND NOT A(17) AND 
	A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND A(17) AND 
	A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND NOT A(17) AND 
	A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_IDE_DSACK1: FDCPE port map (IDE_DSACK(1),IDE_DSACK_D(1),clk,'0',NOT reset);
IDE_DSACK_D(1) <= ((EXP38_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT IDE_DSACK(0) AND 
	NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_IDE_DSACK2: FDCPE port map (IDE_DSACK(2),IDE_DSACK_D(2),clk,'0',NOT reset);
IDE_DSACK_D(2) <= ((EXP30_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_IDE_DSACK3: FDCPE port map (IDE_DSACK(3),IDE_DSACK_D(3),clk,'0',NOT reset);
IDE_DSACK_D(3) <= ((EXP25_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND NOT A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND NOT SHUT_UP(1) AND 
	NOT IDE_DSACK(2) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,clk,'0',NOT reset);
IDE_R_D <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (IDE_W_S.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',NOT reset);
IDE_W_D <= ((EXP36_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND A(17) AND IDE_WAIT AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT SHUT_UP(1) AND NOT A(17) AND IDE_WAIT AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));


INT2 <= '1';


IO4 <= A(2);


IO5 <= A(3);


Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D <= IDE_BASEADR(2)
	 XOR 
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D <= A(18);


Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D <= IDE_BASEADR(3)
	 XOR 
Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D <= A(19);


Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D <= IDE_BASEADR(4)
	 XOR 
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D <= A(20);


Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D <= IDE_BASEADR(5)
	 XOR 
Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D <= A(21);


Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D <= IDE_BASEADR(6)
	 XOR 
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D <= A(22);


Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D <= IDE_BASEADR(7)
	 XOR 
Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D <= A(23);


Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D <= BASEADR(2)
	 XOR 
Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D <= A(23);


Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D <= BASEADR_4MB(2)
	 XOR 
Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D <= A(23);


OE(0) <= NOT (((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))));


OE(1) <= NOT (((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))));

FTCPE_ROM_EN: FTCPE port map (ROM_EN,ROM_EN_T,clk,NOT reset,'0');
ROM_EN_T <= ((INT2_OBUF.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));

FDCPE_ROM_OE: FDCPE port map (ROM_OE,ROM_OE_D,clk,'0',NOT reset);
ROM_OE_D <= ((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (BYTE_3_OBUF.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND NOT IDE_BASEADR(3) AND NOT A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND NOT IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND RW AND NOT IDE_BASEADR(0) AND 
	NOT IDE_BASEADR(1) AND IDE_BASEADR(2) AND IDE_BASEADR(3) AND A(19) AND 
	NOT ROM_EN AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D));


ROM_WE <= '1';

FDCPE_SHUT_UP0: FDCPE port map (SHUT_UP(0),'0',clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_CE(0) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND A(19) AND A(3) AND NOT A(1) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),'0',clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_CE(1) <= (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT nDS AND NOT nAS AND NOT RW AND 
	AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	A(19) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	NOT A(17) AND NOT A(18) AND NOT A(16));

FDCPE_STERM: FDCPE port map (STERM,NOT CIIN,clk,'0',nAS);


WE(0) <= NOT (((NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))));


WE(1) <= NOT (((OE_1_OBUF.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND 
	NOT SHUT_UP(0))));

FDCPE_nAS_D0: FDCPE port map (nAS_D0,nAS,clk,'0',NOT reset);


nRAM_SEL <= NOT (((EXP19_.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(0) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND BASEADR(1) AND A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND NOT BASEADR(1) AND NOT A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND BASEADR(1) AND A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND NOT BASEADR(1) AND NOT A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D)));


nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2 <= ((
	Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D.EXP)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(0) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(20) AND NOT A(31) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND 
	A(22) AND A(21) AND A(19) AND NOT A(17) AND NOT A(18) AND NOT A(16))
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT SHUT_UP(1) AND A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	NOT IDE_BASEADR(2) AND NOT SHUT_UP(1) AND A(17) AND NOT A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT SHUT_UP(1) AND A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT IDE_BASEADR(0) AND NOT IDE_BASEADR(1) AND 
	IDE_BASEADR(2) AND NOT SHUT_UP(1) AND NOT A(17) AND A(18) AND NOT A(16) AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D AND 
	NOT Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND BASEADR(1) AND A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR(0) AND NOT BASEADR(1) AND NOT A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND BASEADR(1) AND A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT BASEADR(0) AND NOT BASEADR(1) AND NOT A(22) AND 
	NOT A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D)
	OR (NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND A(22) AND 
	A(21) AND NOT SHUT_UP(0) AND 
	NOT Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM4MB_cmp_eq0000_or0001_xor0000_D));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 nAS                              51 VCC                           
  2 IDE_DIR                          52 A<1>                          
  3 A<25>                            53 A<0>                          
  4 SIZ<1>                           54 A<5>                          
  5 VCC                              55 A<4>                          
  6 SIZ<0>                           56 A<3>                          
  7 ROM_WE                           57 VCC                           
  8 ROM_EN                           58 TIE                           
  9 nDS                              59 A<19>                         
 10 RW                               60 A<6>                          
 11 nRAM_SEL                         61 A<11>                         
 12 DSACK<1>                         62 GND                           
 13 DSACK<0>                         63 A<10>                         
 14 BYTE<0>                          64 A<9>                          
 15 BYTE<1>                          65 TIE                           
 16 ROM_OE                           66 A<13>                         
 17 BYTE<3>                          67 A<12>                         
 18 BYTE<2>                          68 A<16>                         
 19 TIE                              69 GND                           
 20 D<3>                             70 TIE                           
 21 GND                              71 A<17>                         
 22 clk                              72 A<20>                         
 23 TIE                              73 TIE                           
 24 TIE                              74 A<18>                         
 25 D<2>                             75 GND                           
 26 VCC                              76 A<23>                         
 27 TIE                              77 A<22>                         
 28 D<0>                             78 A<21>                         
 29 D<1>                             79 A<26>                         
 30 WE<0>                            80 TIE                           
 31 GND                              81 A<24>                         
 32 OE<0>                            82 A<29>                         
 33 WE<1>                            83 TDO                           
 34 OE<1>                            84 GND                           
 35 TIE                              85 A<27>                         
 36 TIE                              86 A<28>                         
 37 TIE                              87 A<31>                         
 38 VCC                              88 VCC                           
 39 IDE_WAIT                         89 A<30>                         
 40 IO4                              90 STERM                         
 41 IO5                              91 IDE_CS<0>                     
 42 INT2                             92 IDE_CS<1>                     
 43 TIE                              93 IDE_A<0>                      
 44 GND                              94 IDE_A<2>                      
 45 TDI                              95 IDE_A<1>                      
 46 TIE                              96 IDE_R                         
 47 TMS                              97 IDE_W                         
 48 TCK                              98 VCC                           
 49 CIIN                             99 reset                         
 50 A<2>                            100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : OFF
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : FLOAT
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 20
