{"sha": "37d8d439f2ab41a5edad09774f122d58730b26b3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzdkOGQ0MzlmMmFiNDFhNWVkYWQwOTc3NGYxMjJkNTg3MzBiMjZiMw==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2019-07-01T18:41:09Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2019-07-01T18:41:09Z"}, "message": "i386.md (\"isa\" attribute): Add sse_noavx.\n\n\t* config/i386/i386.md (\"isa\" attribute): Add sse_noavx.\n\t(\"enabled\" attribute): Handle sse_noavx isa attribute.\n\t* config/i386/mmx.md (*vec_dupv2sf): Add \"isa\" attribute.\n\tUse TARGET_SSE && SSE_REGNO_P in split condition.\n\t(*vec_dupv2sf): Ditto.\n\nFrom-SVN: r272902", "tree": {"sha": "c8c10685d11455fdf0168ce0a8a56b239c516837", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c8c10685d11455fdf0168ce0a8a56b239c516837"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/37d8d439f2ab41a5edad09774f122d58730b26b3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/37d8d439f2ab41a5edad09774f122d58730b26b3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/37d8d439f2ab41a5edad09774f122d58730b26b3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/37d8d439f2ab41a5edad09774f122d58730b26b3/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a3185de66be126c32508f7da8944585d9272d846", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a3185de66be126c32508f7da8944585d9272d846", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a3185de66be126c32508f7da8944585d9272d846"}], "stats": {"total": 36, "additions": 27, "deletions": 9}, "files": [{"sha": "fd2ebf11281278dae473343ad949ca34a580f026", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/37d8d439f2ab41a5edad09774f122d58730b26b3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/37d8d439f2ab41a5edad09774f122d58730b26b3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=37d8d439f2ab41a5edad09774f122d58730b26b3", "patch": "@@ -1,3 +1,11 @@\n+2019-07-01  Uro\u0161 Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md (\"isa\" attribute): Add sse_noavx.\n+\t(\"enabled\" attribute): Handle sse_noavx isa attribute.\n+\t* config/i386/mmx.md (*vec_dupv2sf): Add \"isa\" attribute.\n+\tUse TARGET_SSE && SSE_REGNO_P in split condition.\n+\t(*vec_dupv2sf): Ditto.\n+\n 2019-07-01  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/rs6000.md (extenddf<mode>2_fprs): Make this a"}, {"sha": "c401deb5eb008afbffa4cb04dac18b3c2d79cbf0", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 3, "deletions": 1, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/37d8d439f2ab41a5edad09774f122d58730b26b3/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/37d8d439f2ab41a5edad09774f122d58730b26b3/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=37d8d439f2ab41a5edad09774f122d58730b26b3", "patch": "@@ -794,7 +794,7 @@\n \n ;; Used to control the \"enabled\" attribute on a per-instruction basis.\n (define_attr \"isa\" \"base,x64,x64_sse2,x64_sse4,x64_sse4_noavx,x64_avx,nox64,\n-\t\t    sse2,sse2_noavx,sse3,sse4,sse4_noavx,avx,noavx,\n+\t\t    sse_noavx,sse2,sse2_noavx,sse3,sse4,sse4_noavx,avx,noavx,\n \t\t    avx2,noavx2,bmi,bmi2,fma4,fma,avx512f,noavx512f,\n \t\t    avx512bw,noavx512bw,avx512dq,noavx512dq,\n \t\t    avx512vl,noavx512vl,x64_avx512dq,x64_avx512bw\"\n@@ -820,6 +820,8 @@\n \t   (symbol_ref \"TARGET_64BIT && TARGET_AVX512BW\")\n \t (eq_attr \"isa\" \"nox64\") (symbol_ref \"!TARGET_64BIT\")\n \t (eq_attr \"isa\" \"sse2\") (symbol_ref \"TARGET_SSE2\")\n+\t (eq_attr \"isa\" \"sse_noavx\")\n+\t   (symbol_ref \"TARGET_SSE && !TARGET_AVX\")\n \t (eq_attr \"isa\" \"sse2_noavx\")\n \t   (symbol_ref \"TARGET_SSE2 && !TARGET_AVX\")\n \t (eq_attr \"isa\" \"sse3\") (symbol_ref \"TARGET_SSE3\")"}, {"sha": "9ff86ba0eecc55096774a16ebbc2b490d397cda5", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 16, "deletions": 8, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/37d8d439f2ab41a5edad09774f122d58730b26b3/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/37d8d439f2ab41a5edad09774f122d58730b26b3/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=37d8d439f2ab41a5edad09774f122d58730b26b3", "patch": "@@ -590,12 +590,16 @@\n    punpckldq\\t%0, %0\n    #\n    #\"\n-  \"TARGET_MMX_WITH_SSE && reload_completed\"\n+  \"TARGET_SSE && reload_completed\n+   && SSE_REGNO_P (REGNO (operands[0]))\"\n   [(set (match_dup 0)\n \t(vec_duplicate:V4SF (match_dup 1)))]\n-  \"operands[0] = lowpart_subreg (V4SFmode, operands[0],\n-\t\t\t\t GET_MODE (operands[0]));\"\n-  [(set_attr \"mmx_isa\" \"native,sse_noavx,avx\")\n+{\n+  operands[0] = lowpart_subreg (V4SFmode, operands[0],\n+\t\t\t\tGET_MODE (operands[0]));\n+}\n+  [(set_attr \"isa\" \"*,sse_noavx,avx\")\n+   (set_attr \"mmx_isa\" \"native,*,*\")\n    (set_attr \"type\" \"mmxcvt,ssemov,ssemov\")\n    (set_attr \"mode\" \"DI,TI,TI\")])\n \n@@ -1560,12 +1564,16 @@\n    #\n    #\n    #\"\n-  \"TARGET_MMX_WITH_SSE && reload_completed\"\n+  \"TARGET_SSE && reload_completed\n+   && SSE_REGNO_P (REGNO (operands[0]))\"\n   [(set (match_dup 0)\n \t(vec_duplicate:V4SI (match_dup 1)))]\n-  \"operands[0] = lowpart_subreg (V4SImode, operands[0],\n-\t\t\t\t GET_MODE (operands[0]));\"\n-  [(set_attr \"mmx_isa\" \"native,sse_noavx,avx,avx\")\n+{\n+  operands[0] = lowpart_subreg (V4SImode, operands[0],\n+\t\t\t\tGET_MODE (operands[0]));\n+}\n+  [(set_attr \"isa\" \"*,sse_noavx,avx,avx\")\n+   (set_attr \"mmx_isa\" \"native,*,*,*\")\n    (set_attr \"type\" \"mmxcvt,ssemov,ssemov,ssemov\")\n    (set_attr \"mode\" \"DI,TI,TI,TI\")])\n "}]}