Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 0E8B3162E4E
	for <lists+qemu-devel@lfdr.de>; Tue, 18 Feb 2020 19:20:34 +0100 (CET)
Received: from localhost ([::1]:39876 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j47Tz-00031q-NE
	for lists+qemu-devel@lfdr.de; Tue, 18 Feb 2020 13:20:31 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:44474)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <alistair23@gmail.com>) id 1j47T2-0002Zs-L4
 for qemu-devel@nongnu.org; Tue, 18 Feb 2020 13:19:34 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <alistair23@gmail.com>) id 1j47T0-0006JF-8v
 for qemu-devel@nongnu.org; Tue, 18 Feb 2020 13:19:32 -0500
Received: from mail-lj1-x243.google.com ([2a00:1450:4864:20::243]:36327)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <alistair23@gmail.com>)
 id 1j47Sw-0006A5-Ae; Tue, 18 Feb 2020 13:19:30 -0500
Received: by mail-lj1-x243.google.com with SMTP id r19so24099355ljg.3;
 Tue, 18 Feb 2020 10:19:25 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=VP3qnJmQRqV+XQYAGT9k1cSnf5/86KHVV4eznGb3P8E=;
 b=O5MQW8n73unvJHEuhQWuNG2Jo1RE9XYZSPoPEqd9Q7ghRlGaUbaNX/ojn8prrT2yia
 /n8w9jaeeYIBwqjGzNrB2mjYS/TeEMiC8NKyaPcNrNCtX5WuVypmssIGnmSc36c79z5Y
 PU8EKfs0IwpQX1ZTbZaSdgfoofWkiYs/JclNsEJS5BJ3hHa0YNJfZ3D7XYWGVaDuK1G2
 vMt8ORDAKFJLEsqY8aI8G0jN2hK0/0qxc3JlvR+2xYloFmdMmCzraK/ocUCKH9cruXIq
 xsnWItDyFPpmx06gPT8YRvWrfMLqUKvEr10XG9w8014Y5k/hY2ekStMIvMfQ7clxNw5N
 M2GA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=VP3qnJmQRqV+XQYAGT9k1cSnf5/86KHVV4eznGb3P8E=;
 b=LlfRXbffN3IEOFczzLBMqbPew4mAcCDyLkGDTMMWfODnzizqWVFGYJdYLjhBkajoPH
 CquvZv/+7CYEXt6LJBfVL3HfpYQXUunvRDpGqJ6Lv6sEPQ8Isg1yKf52hdg3ujDKSfxf
 rf3+isoqkj5gT2QnzD9GHUOuTQ38LHP43iUU6JjFK+AmSfSuFquQ7QMahq1oO3uBh0uK
 qkXaK+dzC+zT3yZLgM0O4e2xKigVUEvHkXs0A2WPs1ogpC6xhU54d/xvrkp2/EUbi3oT
 NGyUyXhjzr2dGCNUYBHcvLFUHR7TXX+njvCIHwShZ/8T8Rxb30I+ZrbnfqbMJ9nrLuQE
 fOsA==
X-Gm-Message-State: APjAAAWAQeF2ENivqEz4Qtl5NYRdLwbIVxGc1ey/daZvjryoypL2j53N
 qGmL/Dg82XFyXBN3tkUGtoCJf5M6AnUalbOA1vtH53Qs
X-Google-Smtp-Source: APXvYqzvd6QZETwRBm/rKkax1qKeMy7myxpoWAPWR0prjq7IkMf0c3mSddKZU411exqYhSZFXyvf+5jpp5aTLO7uO4E=
X-Received: by 2002:a2e:7818:: with SMTP id t24mr13277548ljc.195.1582049964544; 
 Tue, 18 Feb 2020 10:19:24 -0800 (PST)
MIME-Version: 1.0
References: <cover.1580518859.git.alistair.francis@wdc.com>
 <mhng-e63de11d-bdf1-4863-86df-b9beb15ad68b@palmerdabbelt-glaptop1>
In-Reply-To: <mhng-e63de11d-bdf1-4863-86df-b9beb15ad68b@palmerdabbelt-glaptop1>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 18 Feb 2020 10:11:59 -0800
Message-ID: <CAKmqyKOmnai6+_B+e0X1S0xvQN_GGwCgTn_6KZDWnJrPRN0B8Q@mail.gmail.com>
Subject: Re: [PATCH v2 00/35] Add RISC-V Hypervisor Extension v0.5
To: Palmer Dabbelt <palmerdabbelt@google.com>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2a00:1450:4864:20::243
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Mon, Feb 17, 2020 at 11:11 AM Palmer Dabbelt
<palmerdabbelt@google.com> wrote:
>
> On Fri, 31 Jan 2020 17:01:35 PST (-0800), Alistair Francis wrote:
> > This patch series adds the RISC-V Hypervisor extension v0.5. This is the
> > latest draft spec of the Hypervisor extension.
> >
> > The Hypervisor extension is disabled by default, so this series should
> > result in no changes to anyone using QEMU unless they enable the
> > extension. The extention can be enabled with the -cpu property (see
> > below).
> >
> > Testing of this implementation has been done by using the baremetal
> > Xvisor Hypervisor. We are able to run two Linux guests (that's all I
> > have tried) as guests in 64-bit. In 32-bit so far I can only run
> > baremetal guests, but I think this is a baremetal boot loader issue and
> > not an issue in QEMU.
> >
> > The RISC-V KVM implementation was also written using these patches. The
> > KVM implementation is currently under review.
> >
> > At the moment this spec is in a draft state and is subject to change. As
> > QEMU is extreamly useful in early bring up I think it makes sense for
> > QEMU to support non-frozen extensions.
> >
> > Thanks to Anup for doing the initial port of Xvisor. The port is avaliable here:
> > https://github.com/avpatel/xvisor-next and will run on QEMU.
> >
> > Also thanks to Atish for implementing the SBI call support in Xvisor and
> > for lots of help debugging.
> >
> > To run this yourself:
> >  1. Apply this patch series to QEMU. The latest branch can be found here:
> >       https://github.com/alistair23/qemu/tree/mainline/alistair/riscv-hyp-ext-v0.5.next
> >  2. Get the version of OpenSBI that supports the H extension. This can
> >     be found here:
> >       https://github.com/avpatel/opensbi/tree/riscv_hyp_ext_0_5_v1
> >  3. Build the next release of Xvisor. It is available here:
> >       https://github.com/avpatel/xvisor-next
> >  4. Make sure you build the Xvisor tests, see here for details:
> >       https://github.com/avpatel/xvisor-next/tree/master/tests/riscv/virt64/linux
> >  5. Run QEMU:
> >      ./riscv64-softmmu/qemu-system-riscv64 -nographic \
> >        -machine virt -cpu rv64,x-h=true \
> >        -serial mon:stdio -serial null -m 4G \
> >        -device loader,file=vmm.bin,addr=0x80200000 \
> >        -kernel fw_jump.elf \
> >        -initrd vmm-disk-linux.img \
> >        -append "vmm.console=uart@10000000 vmm.bootcmd=\"vfs mount initrd /;vfs run /boot.xscript;vfs cat /system/banner.txt\""
> >
> >    Once you get to the prompt you can start the geust by running:
> >      guest kick guest0
> >    You can then bind to the serial port using:
> >      vserial bind guest0/uart0
> >    Then you can start Linux using:
> >      autoexec
> >
> >  This was all tested with the mainline 5.2/5.3 kernels.
> >
> > There is very early work on a Xen port as well which is avaliable here:
> > https://github.com/alistair23/xen/tree/alistair/riscv-port
> >
> > ToDo/Issues
> >  - Get 32-bit fully working
> >
> > v2:
> >  - Don't use riscv_cpu_set_force_hs_excep() for 2nd stage MMU fauls as
> >    the v0.5 spec has a specific fault
> >  - Address review comments
> >  - Rebase on master
> >  - Remove pointers for mstatus
> >
> > Alistair Francis (35):
> >   target/riscv: Convert MIP CSR to target_ulong
> >   target/riscv: Add the Hypervisor extension
> >   target/riscv: Add the Hypervisor CSRs to CPUState
> >   target/riscv: Add support for the new execption numbers
> >   target/riscv: Rename the H irqs to VS irqs
> >   target/riscv: Add the virtulisation mode
> >   target/riscv: Add the force HS exception mode
> >   target/riscv: Fix CSR perm checking for HS mode
> >   target/riscv: Print priv and virt in disas log
> >   target/riscv: Dump Hypervisor registers if enabled
> >   target/riscv: Add Hypervisor CSR access functions
> >   target/riscv: Add Hypervisor virtual CSRs accesses
> >   target/riscv: Add Hypervisor machine CSRs accesses
> >   target/riscv: Add virtual register swapping function
> >   target/riscv: Set VS bits in mideleg for Hyp extension
> >   target/riscv: Extend the MIE CSR to support virtulisation
> >   target/riscv: Extend the SIP CSR to support virtulisation
> >   target/riscv: Add support for virtual interrupt setting
> >   target/ricsv: Flush the TLB on virtulisation mode changes
> >   target/riscv: Generate illegal instruction on WFI when V=1
> >   target/riscv: Add hypvervisor trap support
> >   target/riscv: Add Hypervisor trap return support
> >   target/riscv: Add hfence instructions
> >   target/riscv: Remove the hret instruction
> >   target/riscv: Only set TB flags with FP status if enabled
> >   target/riscv: Disable guest FP support based on virtual status
> >   target/riscv: Mark both sstatus and msstatus_hs as dirty
> >   target/riscv: Respect MPRV and SPRV for floating point ops
> >   target/riscv: Allow specifying MMU stage
> >   target/riscv: Implement second stage MMU
> >   target/riscv: Raise the new execptions when 2nd stage translation
> >     fails
> >   target/riscv: Set htval and mtval2 on execptions
> >   target/riscv: Add support for the 32-bit MSTATUSH CSR
> >   target/riscv: Add the MSTATUS_MPV_ISSET helper macro
> >   target/riscv: Allow enabling the Hypervisor extension
> >
> >  target/riscv/cpu.c                            |  57 ++-
> >  target/riscv/cpu.h                            |  58 ++-
> >  target/riscv/cpu_bits.h                       | 111 ++--
> >  target/riscv/cpu_helper.c                     | 481 ++++++++++++++++--
> >  target/riscv/csr.c                            | 369 +++++++++++++-
> >  target/riscv/gdbstub.c                        |  11 +-
> >  target/riscv/insn32.decode                    |  22 +-
> >  .../riscv/insn_trans/trans_privileged.inc.c   |  45 +-
> >  target/riscv/op_helper.c                      |  71 ++-
> >  target/riscv/translate.c                      |  34 ++
> >  10 files changed, 1130 insertions(+), 129 deletions(-)
>
> OK, so everything should be reviewed and on for-master now.  I'll include it as
> part of my next PR.

Woo! Thanks

Alistair

>
> Thanks!

