# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name visited_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_63 \
    op interface \
    ports { visited_63_address1 { O 13 vector } visited_63_ce1 { O 1 bit } visited_63_we1 { O 1 bit } visited_63_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name visited_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_62 \
    op interface \
    ports { visited_62_address1 { O 13 vector } visited_62_ce1 { O 1 bit } visited_62_we1 { O 1 bit } visited_62_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name visited_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_61 \
    op interface \
    ports { visited_61_address1 { O 13 vector } visited_61_ce1 { O 1 bit } visited_61_we1 { O 1 bit } visited_61_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name visited_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_60 \
    op interface \
    ports { visited_60_address1 { O 13 vector } visited_60_ce1 { O 1 bit } visited_60_we1 { O 1 bit } visited_60_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name visited_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_59 \
    op interface \
    ports { visited_59_address1 { O 13 vector } visited_59_ce1 { O 1 bit } visited_59_we1 { O 1 bit } visited_59_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name visited_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_58 \
    op interface \
    ports { visited_58_address1 { O 13 vector } visited_58_ce1 { O 1 bit } visited_58_we1 { O 1 bit } visited_58_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name visited_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_57 \
    op interface \
    ports { visited_57_address1 { O 13 vector } visited_57_ce1 { O 1 bit } visited_57_we1 { O 1 bit } visited_57_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name visited_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_56 \
    op interface \
    ports { visited_56_address1 { O 13 vector } visited_56_ce1 { O 1 bit } visited_56_we1 { O 1 bit } visited_56_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name visited_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_55 \
    op interface \
    ports { visited_55_address1 { O 13 vector } visited_55_ce1 { O 1 bit } visited_55_we1 { O 1 bit } visited_55_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name visited_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_54 \
    op interface \
    ports { visited_54_address1 { O 13 vector } visited_54_ce1 { O 1 bit } visited_54_we1 { O 1 bit } visited_54_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name visited_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_53 \
    op interface \
    ports { visited_53_address1 { O 13 vector } visited_53_ce1 { O 1 bit } visited_53_we1 { O 1 bit } visited_53_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name visited_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_52 \
    op interface \
    ports { visited_52_address1 { O 13 vector } visited_52_ce1 { O 1 bit } visited_52_we1 { O 1 bit } visited_52_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name visited_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_51 \
    op interface \
    ports { visited_51_address1 { O 13 vector } visited_51_ce1 { O 1 bit } visited_51_we1 { O 1 bit } visited_51_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name visited_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_50 \
    op interface \
    ports { visited_50_address1 { O 13 vector } visited_50_ce1 { O 1 bit } visited_50_we1 { O 1 bit } visited_50_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name visited_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_49 \
    op interface \
    ports { visited_49_address1 { O 13 vector } visited_49_ce1 { O 1 bit } visited_49_we1 { O 1 bit } visited_49_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name visited_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_48 \
    op interface \
    ports { visited_48_address1 { O 13 vector } visited_48_ce1 { O 1 bit } visited_48_we1 { O 1 bit } visited_48_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name visited_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_47 \
    op interface \
    ports { visited_47_address1 { O 13 vector } visited_47_ce1 { O 1 bit } visited_47_we1 { O 1 bit } visited_47_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name visited_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_46 \
    op interface \
    ports { visited_46_address1 { O 13 vector } visited_46_ce1 { O 1 bit } visited_46_we1 { O 1 bit } visited_46_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name visited_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_45 \
    op interface \
    ports { visited_45_address1 { O 13 vector } visited_45_ce1 { O 1 bit } visited_45_we1 { O 1 bit } visited_45_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name visited_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_44 \
    op interface \
    ports { visited_44_address1 { O 13 vector } visited_44_ce1 { O 1 bit } visited_44_we1 { O 1 bit } visited_44_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name visited_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_43 \
    op interface \
    ports { visited_43_address1 { O 13 vector } visited_43_ce1 { O 1 bit } visited_43_we1 { O 1 bit } visited_43_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name visited_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_42 \
    op interface \
    ports { visited_42_address1 { O 13 vector } visited_42_ce1 { O 1 bit } visited_42_we1 { O 1 bit } visited_42_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name visited_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_41 \
    op interface \
    ports { visited_41_address1 { O 13 vector } visited_41_ce1 { O 1 bit } visited_41_we1 { O 1 bit } visited_41_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name visited_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_40 \
    op interface \
    ports { visited_40_address1 { O 13 vector } visited_40_ce1 { O 1 bit } visited_40_we1 { O 1 bit } visited_40_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name visited_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_39 \
    op interface \
    ports { visited_39_address1 { O 13 vector } visited_39_ce1 { O 1 bit } visited_39_we1 { O 1 bit } visited_39_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name visited_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_38 \
    op interface \
    ports { visited_38_address1 { O 13 vector } visited_38_ce1 { O 1 bit } visited_38_we1 { O 1 bit } visited_38_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name visited_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_37 \
    op interface \
    ports { visited_37_address1 { O 13 vector } visited_37_ce1 { O 1 bit } visited_37_we1 { O 1 bit } visited_37_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name visited_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_36 \
    op interface \
    ports { visited_36_address1 { O 13 vector } visited_36_ce1 { O 1 bit } visited_36_we1 { O 1 bit } visited_36_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name visited_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_35 \
    op interface \
    ports { visited_35_address1 { O 13 vector } visited_35_ce1 { O 1 bit } visited_35_we1 { O 1 bit } visited_35_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name visited_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_34 \
    op interface \
    ports { visited_34_address1 { O 13 vector } visited_34_ce1 { O 1 bit } visited_34_we1 { O 1 bit } visited_34_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name visited_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_33 \
    op interface \
    ports { visited_33_address1 { O 13 vector } visited_33_ce1 { O 1 bit } visited_33_we1 { O 1 bit } visited_33_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name visited_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_32 \
    op interface \
    ports { visited_32_address1 { O 13 vector } visited_32_ce1 { O 1 bit } visited_32_we1 { O 1 bit } visited_32_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name visited_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_31 \
    op interface \
    ports { visited_31_address1 { O 13 vector } visited_31_ce1 { O 1 bit } visited_31_we1 { O 1 bit } visited_31_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name visited_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_30 \
    op interface \
    ports { visited_30_address1 { O 13 vector } visited_30_ce1 { O 1 bit } visited_30_we1 { O 1 bit } visited_30_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name visited_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_29 \
    op interface \
    ports { visited_29_address1 { O 13 vector } visited_29_ce1 { O 1 bit } visited_29_we1 { O 1 bit } visited_29_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name visited_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_28 \
    op interface \
    ports { visited_28_address1 { O 13 vector } visited_28_ce1 { O 1 bit } visited_28_we1 { O 1 bit } visited_28_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name visited_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_27 \
    op interface \
    ports { visited_27_address1 { O 13 vector } visited_27_ce1 { O 1 bit } visited_27_we1 { O 1 bit } visited_27_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name visited_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_26 \
    op interface \
    ports { visited_26_address1 { O 13 vector } visited_26_ce1 { O 1 bit } visited_26_we1 { O 1 bit } visited_26_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name visited_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_25 \
    op interface \
    ports { visited_25_address1 { O 13 vector } visited_25_ce1 { O 1 bit } visited_25_we1 { O 1 bit } visited_25_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name visited_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_24 \
    op interface \
    ports { visited_24_address1 { O 13 vector } visited_24_ce1 { O 1 bit } visited_24_we1 { O 1 bit } visited_24_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name visited_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_23 \
    op interface \
    ports { visited_23_address1 { O 13 vector } visited_23_ce1 { O 1 bit } visited_23_we1 { O 1 bit } visited_23_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name visited_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_22 \
    op interface \
    ports { visited_22_address1 { O 13 vector } visited_22_ce1 { O 1 bit } visited_22_we1 { O 1 bit } visited_22_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name visited_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_21 \
    op interface \
    ports { visited_21_address1 { O 13 vector } visited_21_ce1 { O 1 bit } visited_21_we1 { O 1 bit } visited_21_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name visited_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_20 \
    op interface \
    ports { visited_20_address1 { O 13 vector } visited_20_ce1 { O 1 bit } visited_20_we1 { O 1 bit } visited_20_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name visited_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_19 \
    op interface \
    ports { visited_19_address1 { O 13 vector } visited_19_ce1 { O 1 bit } visited_19_we1 { O 1 bit } visited_19_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name visited_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_18 \
    op interface \
    ports { visited_18_address1 { O 13 vector } visited_18_ce1 { O 1 bit } visited_18_we1 { O 1 bit } visited_18_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name visited_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_17 \
    op interface \
    ports { visited_17_address1 { O 13 vector } visited_17_ce1 { O 1 bit } visited_17_we1 { O 1 bit } visited_17_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name visited_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_16 \
    op interface \
    ports { visited_16_address1 { O 13 vector } visited_16_ce1 { O 1 bit } visited_16_we1 { O 1 bit } visited_16_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name visited_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_15 \
    op interface \
    ports { visited_15_address1 { O 13 vector } visited_15_ce1 { O 1 bit } visited_15_we1 { O 1 bit } visited_15_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name visited_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_14 \
    op interface \
    ports { visited_14_address1 { O 13 vector } visited_14_ce1 { O 1 bit } visited_14_we1 { O 1 bit } visited_14_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name visited_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_13 \
    op interface \
    ports { visited_13_address1 { O 13 vector } visited_13_ce1 { O 1 bit } visited_13_we1 { O 1 bit } visited_13_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name visited_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_12 \
    op interface \
    ports { visited_12_address1 { O 13 vector } visited_12_ce1 { O 1 bit } visited_12_we1 { O 1 bit } visited_12_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name visited_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_11 \
    op interface \
    ports { visited_11_address1 { O 13 vector } visited_11_ce1 { O 1 bit } visited_11_we1 { O 1 bit } visited_11_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name visited_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_10 \
    op interface \
    ports { visited_10_address1 { O 13 vector } visited_10_ce1 { O 1 bit } visited_10_we1 { O 1 bit } visited_10_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name visited_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_9 \
    op interface \
    ports { visited_9_address1 { O 13 vector } visited_9_ce1 { O 1 bit } visited_9_we1 { O 1 bit } visited_9_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name visited_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_8 \
    op interface \
    ports { visited_8_address1 { O 13 vector } visited_8_ce1 { O 1 bit } visited_8_we1 { O 1 bit } visited_8_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name visited_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_7 \
    op interface \
    ports { visited_7_address1 { O 13 vector } visited_7_ce1 { O 1 bit } visited_7_we1 { O 1 bit } visited_7_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name visited_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_6 \
    op interface \
    ports { visited_6_address1 { O 13 vector } visited_6_ce1 { O 1 bit } visited_6_we1 { O 1 bit } visited_6_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name visited_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_5 \
    op interface \
    ports { visited_5_address1 { O 13 vector } visited_5_ce1 { O 1 bit } visited_5_we1 { O 1 bit } visited_5_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name visited_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_4 \
    op interface \
    ports { visited_4_address1 { O 13 vector } visited_4_ce1 { O 1 bit } visited_4_we1 { O 1 bit } visited_4_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name visited_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_3 \
    op interface \
    ports { visited_3_address1 { O 13 vector } visited_3_ce1 { O 1 bit } visited_3_we1 { O 1 bit } visited_3_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name visited_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_2 \
    op interface \
    ports { visited_2_address1 { O 13 vector } visited_2_ce1 { O 1 bit } visited_2_we1 { O 1 bit } visited_2_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name visited_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited_1 \
    op interface \
    ports { visited_1_address1 { O 13 vector } visited_1_ce1 { O 1 bit } visited_1_we1 { O 1 bit } visited_1_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name visited \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename visited \
    op interface \
    ports { visited_address1 { O 13 vector } visited_ce1 { O 1 bit } visited_we1 { O 1 bit } visited_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'visited'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName detect_and_recognize_flow_control_loop_pipe_sequential_init_U
set CompName detect_and_recognize_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix detect_and_recognize_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


