ghdl -i rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd
ghdl -i rtl/vhdl/pkg/riscv_dbg_pkg.vhd
ghdl -i rtl/vhdl/pkg/riscv_dma_pkg.vhd
ghdl -i rtl/vhdl/pkg/riscv_msi_pkg.vhd
ghdl -i rtl/vhdl/pkg/riscv_noc_pkg.vhd

ghdl -i pu/rtl/vhdl/core/cache/riscv_dcache_core.vhd
ghdl -i pu/rtl/vhdl/core/cache/riscv_dext.vhd
ghdl -i pu/rtl/vhdl/core/cache/riscv_icache_core.vhd
ghdl -i pu/rtl/vhdl/core/cache/riscv_noicache_core.vhd
ghdl -i pu/rtl/vhdl/core/execution/riscv_alu.vhd
ghdl -i pu/rtl/vhdl/core/execution/riscv_bu.vhd
ghdl -i pu/rtl/vhdl/core/execution/riscv_div.vhd
ghdl -i pu/rtl/vhdl/core/execution/riscv_lsu.vhd
ghdl -i pu/rtl/vhdl/core/execution/riscv_mul.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_imem_ctrl.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_membuf.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_memmisaligned.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_mmu.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_mux.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_pmachk.vhd
ghdl -i pu/rtl/vhdl/core/memory/riscv_pmpchk.vhd
ghdl -i pu/rtl/vhdl/core/riscv_bp.vhd
ghdl -i pu/rtl/vhdl/core/riscv_core.vhd
ghdl -i pu/rtl/vhdl/core/riscv_du.vhd
ghdl -i pu/rtl/vhdl/core/riscv_execution.vhd
ghdl -i pu/rtl/vhdl/core/riscv_id.vhd
ghdl -i pu/rtl/vhdl/core/riscv_if.vhd
ghdl -i pu/rtl/vhdl/core/riscv_memory.vhd
ghdl -i pu/rtl/vhdl/core/riscv_rf.vhd
ghdl -i pu/rtl/vhdl/core/riscv_state.vhd
ghdl -i pu/rtl/vhdl/core/riscv_wb.vhd

ghdl -i pu/rtl/vhdl/memory/riscv_ram_1r1w.vhd
ghdl -i pu/rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd
ghdl -i pu/rtl/vhdl/memory/riscv_ram_1rw.vhd
ghdl -i pu/rtl/vhdl/memory/riscv_ram_1rw_generic.vhd
ghdl -i pu/rtl/vhdl/memory/riscv_ram_queue.vhd

ghdl -i pu/rtl/vhdl/pu/riscv_biu.vhd
ghdl -i pu/rtl/vhdl/pu/riscv_pu.vhd

ghdl -i dbg/rtl/vhdl/blocks/buffer/riscv_dii_buffer.vhd
ghdl -i dbg/rtl/vhdl/blocks/buffer/riscv_osd_fifo.vhd
ghdl -i dbg/rtl/vhdl/blocks/eventpacket/riscv_osd_event_packetization_fixedwidth.vhd
ghdl -i dbg/rtl/vhdl/blocks/eventpacket/riscv_osd_event_packetization.vhd
ghdl -i dbg/rtl/vhdl/blocks/regaccess/riscv_osd_regaccess_demux.vhd
ghdl -i dbg/rtl/vhdl/blocks/regaccess/riscv_osd_regaccess_layer.vhd
ghdl -i dbg/rtl/vhdl/blocks/regaccess/riscv_osd_regaccess.vhd
ghdl -i dbg/rtl/vhdl/blocks/tracesample/riscv_osd_tracesample.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_debug_ring_expand.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_debug_ring.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_ring_router_demux.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_ring_router_gateway_demux.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_ring_router_gateway_mux.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_ring_router_gateway.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_ring_router_mux_rr.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_ring_router_mux.vhd
ghdl -i dbg/rtl/vhdl/interconnect/riscv_ring_router.vhd
ghdl -i dbg/rtl/vhdl/modules/common/riscv_osd_ctm.vhd
ghdl -i dbg/rtl/vhdl/modules/common/riscv_osd_him.vhd
ghdl -i dbg/rtl/vhdl/modules/common/riscv_osd_scm.vhd
ghdl -i dbg/rtl/vhdl/modules/common/riscv_osd_stm.vhd
ghdl -i dbg/rtl/vhdl/modules/template/riscv_osd_ctm_template.vhd
ghdl -i dbg/rtl/vhdl/modules/template/riscv_osd_stm_template.vhd
ghdl -i dbg/rtl/vhdl/riscv_debug_interface.vhd

ghdl -i dma/rtl/vhdl/modules/riscv_dma_initiator_interface.vhd
ghdl -i dma/rtl/vhdl/modules/riscv_dma_initiator_request.vhd
ghdl -i dma/rtl/vhdl/modules/riscv_dma_initiator_response.vhd
ghdl -i dma/rtl/vhdl/modules/riscv_dma_initiator.vhd
ghdl -i dma/rtl/vhdl/modules/riscv_dma_interface.vhd
ghdl -i dma/rtl/vhdl/modules/riscv_dma_transfer_table.vhd
ghdl -i dma/rtl/vhdl/modules/riscv_dma_transfer_target.vhd
ghdl -i dma/rtl/vhdl/mpb/riscv_mpb_endpoint.vhd
ghdl -i dma/rtl/vhdl/mpb/riscv_mpb.vhd
ghdl -i dma/rtl/vhdl/noc/riscv_dma_arb_rr.vhd
ghdl -i dma/rtl/vhdl/noc/riscv_dma_buffer.vhd
ghdl -i dma/rtl/vhdl/riscv_dma.vhd

ghdl -i noc/rtl/vhdl/arbiter/riscv_arb_rr.vhd
ghdl -i noc/rtl/vhdl/blocks/riscv_noc_buffer.vhd
ghdl -i noc/rtl/vhdl/blocks/riscv_noc_channel_mux.vhd
ghdl -i noc/rtl/vhdl/blocks/riscv_noc_demux.vhd
ghdl -i noc/rtl/vhdl/blocks/riscv_noc_inputs_mux.vhd
ghdl -i noc/rtl/vhdl/blocks/riscv_noc_vchannel_mux.vhd
ghdl -i noc/rtl/vhdl/router/riscv_noc_router_input.vhd
ghdl -i noc/rtl/vhdl/router/riscv_noc_router_lookup_slice.vhd
ghdl -i noc/rtl/vhdl/router/riscv_noc_router_lookup.vhd
ghdl -i noc/rtl/vhdl/router/riscv_noc_router_output.vhd
ghdl -i noc/rtl/vhdl/router/riscv_noc_router.vhd
ghdl -i noc/rtl/vhdl/topology/riscv_noc_mesh.vhd

ghdl -i msi/rtl/vhdl/gpio/riscv_bridge.vhd
ghdl -i msi/rtl/vhdl/gpio/riscv_gpio.vhd

ghdl -i msi/rtl/vhdl/ram/riscv_misd_mpram.vhd
ghdl -i msi/rtl/vhdl/ram/riscv_simd_mpram.vhd
ghdl -i msi/rtl/vhdl/ram/riscv_spram.vhd

ghdl -i msi/rtl/vhdl/misd/riscv_misd_memory_interconnect.vhd
ghdl -i msi/rtl/vhdl/misd/riscv_misd_memory_master_port.vhd
ghdl -i msi/rtl/vhdl/misd/riscv_misd_memory_slave_port.vhd
ghdl -i msi/rtl/vhdl/misd/riscv_misd_peripheral_interconnect.vhd
ghdl -i msi/rtl/vhdl/misd/riscv_misd_peripheral_master_port.vhd
ghdl -i msi/rtl/vhdl/misd/riscv_misd_peripheral_slave_port.vhd

ghdl -i msi/rtl/vhdl/simd/riscv_simd_memory_interconnect.vhd
ghdl -i msi/rtl/vhdl/simd/riscv_simd_memory_master_port.vhd
ghdl -i msi/rtl/vhdl/simd/riscv_simd_memory_slave_port.vhd
ghdl -i msi/rtl/vhdl/simd/riscv_simd_peripheral_interconnect.vhd
ghdl -i msi/rtl/vhdl/simd/riscv_simd_peripheral_master_port.vhd
ghdl -i msi/rtl/vhdl/simd/riscv_simd_peripheral_slave_port.vhd

ghdl -i rtl/vhdl/adapter/riscv_noc_adapter.vhd
ghdl -i rtl/vhdl/adapter/riscv_noc_channels_mux.vhd

ghdl -i rtl/vhdl/soc/riscv_misd.vhd
ghdl -i rtl/vhdl/soc/riscv_simd.vhd
ghdl -i rtl/vhdl/soc/riscv_soc.vhd

ghdl -i rtl/vhdl/mpsoc/riscv_mpsoc.vhd

ghdl -m riscv_noc_adapter

ghdl -r riscv_noc_adapter --ieee-asserts=disable-at-0 --disp-tree=inst > riscv_mpsoc.tree
