{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661194197651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661194197661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 15:49:57 2022 " "Processing started: Mon Aug 22 15:49:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661194197661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194197661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off taturana_1 -c taturana_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off taturana_1 -c taturana_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194197661 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1661194200179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taturana_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file taturana_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 taturana_1-main " "Found design unit 1: taturana_1-main" {  } { { "taturana_1.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215735 ""} { "Info" "ISGN_ENTITY_NAME" "1 taturana_1 " "Found entity 1: taturana_1" {  } { { "taturana_1.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periph.vhd 2 1 " "Found 2 design units, including 1 entities, in source file periph.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periph-rtl " "Found design unit 1: periph-rtl" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215741 ""} { "Info" "ISGN_ENTITY_NAME" "1 periph " "Found entity 1: periph" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-hardware " "Found design unit 1: debounce-hardware" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/debounce.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215746 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taturana_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file taturana_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 taturana_cpu-main " "Found design unit 1: taturana_cpu-main" {  } { { "taturana_cpu.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_cpu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215752 ""} { "Info" "ISGN_ENTITY_NAME" "1 taturana_cpu " "Found entity 1: taturana_cpu" {  } { { "taturana_cpu.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_cpu.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215764 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog-rtl " "Found design unit 1: prog-rtl" {  } { { "prog.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/prog.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215769 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "prog.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/prog.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data-rtl " "Found design unit 1: data-rtl" {  } { { "data.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/data.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215775 ""} { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "data.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/data.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661194215775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "taturana_1 " "Elaborating entity \"taturana_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661194215864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "taturana_1.vhd" "u1" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661194215881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taturana_cpu taturana_cpu:cpu " "Elaborating entity \"taturana_cpu\" for hierarchy \"taturana_cpu:cpu\"" {  } { { "taturana_1.vhd" "cpu" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661194215895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:data_inst " "Elaborating entity \"data\" for hierarchy \"data:data_inst\"" {  } { { "taturana_1.vhd" "data_inst" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661194215908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog prog:prog_inst " "Elaborating entity \"prog\" for hierarchy \"prog:prog_inst\"" {  } { { "taturana_1.vhd" "prog_inst" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661194215922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periph periph:periph_inst " "Elaborating entity \"periph\" for hierarchy \"periph:periph_inst\"" {  } { { "taturana_1.vhd" "periph_inst" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661194215936 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram periph.vhd(41) " "VHDL Process Statement warning at periph.vhd(41): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[0\] periph.vhd(41) " "Inferred latch for \"ram\[5\]\[0\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[1\] periph.vhd(41) " "Inferred latch for \"ram\[5\]\[1\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[2\] periph.vhd(41) " "Inferred latch for \"ram\[5\]\[2\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[3\] periph.vhd(41) " "Inferred latch for \"ram\[5\]\[3\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[0\] periph.vhd(41) " "Inferred latch for \"ram\[4\]\[0\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[1\] periph.vhd(41) " "Inferred latch for \"ram\[4\]\[1\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[2\] periph.vhd(41) " "Inferred latch for \"ram\[4\]\[2\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[3\] periph.vhd(41) " "Inferred latch for \"ram\[4\]\[3\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[0\] periph.vhd(41) " "Inferred latch for \"ram\[3\]\[0\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[1\] periph.vhd(41) " "Inferred latch for \"ram\[3\]\[1\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215954 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[2\] periph.vhd(41) " "Inferred latch for \"ram\[3\]\[2\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[3\] periph.vhd(41) " "Inferred latch for \"ram\[3\]\[3\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[0\] periph.vhd(41) " "Inferred latch for \"ram\[2\]\[0\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[1\] periph.vhd(41) " "Inferred latch for \"ram\[2\]\[1\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[2\] periph.vhd(41) " "Inferred latch for \"ram\[2\]\[2\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[3\] periph.vhd(41) " "Inferred latch for \"ram\[2\]\[3\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[0\] periph.vhd(41) " "Inferred latch for \"ram\[1\]\[0\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[1\] periph.vhd(41) " "Inferred latch for \"ram\[1\]\[1\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[2\] periph.vhd(41) " "Inferred latch for \"ram\[1\]\[2\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[3\] periph.vhd(41) " "Inferred latch for \"ram\[1\]\[3\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[0\] periph.vhd(41) " "Inferred latch for \"ram\[0\]\[0\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[1\] periph.vhd(41) " "Inferred latch for \"ram\[0\]\[1\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[2\] periph.vhd(41) " "Inferred latch for \"ram\[0\]\[2\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[3\] periph.vhd(41) " "Inferred latch for \"ram\[0\]\[3\]\" at periph.vhd(41)" {  } { { "periph.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/periph.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194215955 "|taturana_1|periph:periph_inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "taturana_1.vhd" "" { Text "C:/intelFPGA/Projetos/taturana_1/taturana_1.vhd" 141 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1661194216238 "|taturana_1|sys_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1661194216238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661194217026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661194218410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661194218410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "642 " "Implemented 642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661194218650 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661194218650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "600 " "Implemented 600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661194218650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661194218650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661194218672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 15:50:18 2022 " "Processing ended: Mon Aug 22 15:50:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661194218672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661194218672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661194218672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661194218672 ""}
