$date
	Mon Jul 26 15:52:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_prueba $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var wire 1 # r $end
$var wire 1 $ clk $end
$var wire 3 % Z [2:0] $end
$var wire 1 & Y1 $end
$var wire 1 ' Y0 $end
$var wire 1 ( X1 $end
$var wire 1 ) X0 $end
$var wire 1 * R1 $end
$var wire 1 + R0 $end
$var wire 3 , L [2:0] $end
$var wire 1 - I $end
$scope module final_inst $end
$var wire 1 . L $end
$var wire 1 & y $end
$var wire 1 ( x $end
$var wire 1 * r $end
$var reg 1 - I $end
$var reg 1 / Z $end
$upscope $end
$scope module ini_inst $end
$var wire 1 0 L $end
$var reg 1 + R $end
$var reg 1 ) X $end
$var reg 1 ' Y $end
$var reg 1 1 Z $end
$upscope $end
$scope module prob_inst $end
$var wire 1 - I $end
$var wire 3 2 Z [2:0] $end
$var reg 3 3 L [2:0] $end
$var reg 1 $ clk $end
$var reg 1 # r $end
$var reg 1 " x $end
$var reg 1 ! y $end
$upscope $end
$scope module tipi_inst $end
$var wire 1 4 L $end
$var wire 1 + r $end
$var wire 1 ) x $end
$var wire 1 ' y $end
$var reg 1 * R $end
$var reg 1 ( X $end
$var reg 1 & Y $end
$var reg 1 5 Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
04
b0 3
b100 2
01
00
1/
0.
1-
b0 ,
1+
1*
0)
0(
0'
0&
b100 %
0$
0#
0"
0!
$end
#100
0*
1&
0+
1)
1.
14
10
b111 ,
b111 3
1#
1!
1$
#200
0$
#300
b0 %
b0 2
0/
0-
1*
04
b101 ,
b101 3
0!
1"
1$
#400
0$
#500
0*
0&
1(
1+
0)
0.
14
00
b10 ,
b10 3
1$
#600
0$
#700
b100 %
b100 2
1/
1*
1&
0(
0+
1)
04
10
b1 ,
b1 3
0#
1!
1$
#800
0$
#900
1-
0*
1.
14
b111 ,
b111 3
0"
1$
#1000
0$
#1100
b0 %
b0 2
0/
1*
0&
1+
0)
04
00
b100 ,
b100 3
0!
1"
1$
#1200
0$
#1300
b100 %
b100 2
1/
0*
1&
0+
1)
14
10
b111 ,
b111 3
1#
1!
0"
1$
#1400
0$
#1500
b0 %
b0 2
0/
0.
b11 ,
b11 3
0!
1$
#1600
0$
#1700
0-
0&
1(
1+
0)
00
b10 ,
b10 3
0#
1$
#1800
0$
#1900
b100 %
b100 2
1/
1-
1*
0(
04
b0 ,
b0 3
1#
1!
1$
#2000
0$
#2100
0*
1&
0+
1)
1.
14
10
b111 ,
b111 3
0!
1$
#2200
0$
#2300
0#
1"
1$
#2400
0$
#2500
b0 %
b0 2
0/
0-
1*
04
b101 ,
b101 3
1#
0"
1$
#2600
0$
#2700
1-
0*
0.
14
b11 ,
b11 3
1"
1$
#2800
0$
#2900
b100 %
b100 2
1/
1*
0&
1+
0)
04
00
b0 ,
b0 3
0#
1!
1$
#3000
0$
#3100
0-
0*
1(
1.
14
b110 ,
b110 3
1$
#3200
0$
#3300
1#
1$
#3400
0$
#3500
1-
1*
0(
0.
04
b0 ,
b0 3
0#
0!
1$
#3600
0$
#3700
0*
1&
0+
1)
1.
14
10
b111 ,
b111 3
1#
0"
1$
#3800
0$
#3900
0-
1*
0.
04
b1 ,
b1 3
1"
1$
#4000
0$
#4100
1-
0*
1.
14
b111 ,
b111 3
0#
1!
1$
#4200
0$
#4300
0-
0&
1(
b0 %
b0 2
0/
1+
0)
0.
00
b10 ,
b10 3
0!
1$
#4400
0$
#4500
b100 %
b100 2
1/
1*
1&
0(
0+
1)
04
10
b1 ,
b1 3
1#
0"
1$
#4600
0$
#4700
b0 %
b0 2
0/
0*
0&
1(
1+
0)
14
00
b10 ,
b10 3
0#
1"
1$
#4800
0$
#4900
1-
1&
0(
b100 %
b100 2
1/
0+
1)
1.
10
b111 ,
b111 3
1!
0"
1$
#5000
0$
#5100
b0 %
b0 2
0/
1*
0&
1+
0)
04
00
b100 ,
b100 3
1"
1$
#5200
0$
#5300
0-
1&
b100 %
b100 2
1/
0+
1)
0.
10
b1 ,
b1 3
1#
0!
0"
1$
#5400
0$
#5500
1-
0&
1+
0)
00
b0 ,
b0 3
1!
1$
#5600
0$
#5700
b0 %
b0 2
0/
1.
b100 ,
b100 3
0#
1"
1$
#5800
0$
#5900
b100 %
b100 2
1/
0.
b0 ,
b0 3
1#
0!
0"
1$
#6000
0$
#6100
0#
1$
