{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528582676384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528582676387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 19:17:55 2018 " "Processing started: Sat Jun 09 19:17:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528582676387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528582676387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off moles_attack -c moles_attack " "Command: quartus_map --read_settings_files=on --write_settings_files=off moles_attack -c moles_attack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528582676388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528582678295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_counter " "Found entity 1: LFSR_counter" {  } { { "LFSR_counter.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LFSR_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528582679330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528582679330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528582679586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528582679586 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LCD_Display.v(97) " "Verilog HDL Module Instantiation warning at LCD_Display.v(97): ignored dangling comma in List of Port Connections" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 97 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1528582679671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528582679671 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528582679671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528582679671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "../DeBounce_v.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528582679727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528582679727 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand moles_attack.v(254) " "Verilog HDL Declaration warning at moles_attack.v(254): \"rand\" is SystemVerilog-2005 keyword" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 254 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1528582679764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moles_attack.v(261) " "Verilog HDL information at moles_attack.v(261): always construct contains both blocking and non-blocking assignments" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 261 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528582679769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 moles_attack.v(5) " "Verilog HDL Declaration information at moles_attack.v(5): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528582679776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moles_attack.v 1 1 " "Found 1 design units, including 1 entities, in source file moles_attack.v" { { "Info" "ISGN_ENTITY_NAME" "1 moles_attack " "Found entity 1: moles_attack" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528582679777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528582679777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET moles_attack.v(225) " "Verilog HDL Implicit Net warning at moles_attack.v(225): created implicit net for \"RESET\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582679777 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(225) " "Verilog HDL Instantiation warning at moles_attack.v(225): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 225 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528582679788 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(226) " "Verilog HDL Instantiation warning at moles_attack.v(226): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 226 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528582679788 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(227) " "Verilog HDL Instantiation warning at moles_attack.v(227): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 227 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528582679795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(228) " "Verilog HDL Instantiation warning at moles_attack.v(228): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 228 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528582679795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "moles_attack.v(256) " "Verilog HDL Instantiation warning at moles_attack.v(256): instance has no name" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 256 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528582679797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "moles_attack " "Elaborating entity \"moles_attack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528582680256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_g moles_attack.v(230) " "Verilog HDL or VHDL warning at moles_attack.v(230): object \"cont_g\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528582680274 "|moles_attack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_go moles_attack.v(230) " "Verilog HDL or VHDL warning at moles_attack.v(230): object \"cont_go\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528582680274 "|moles_attack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado moles_attack.v(235) " "Verilog HDL or VHDL warning at moles_attack.v(235): object \"estado\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528582680280 "|moles_attack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "play moles_attack.v(237) " "Verilog HDL or VHDL warning at moles_attack.v(237): object \"play\" assigned a value but never read" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528582680281 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(32) " "Verilog HDL assignment warning at moles_attack.v(32): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680285 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(33) " "Verilog HDL assignment warning at moles_attack.v(33): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680285 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(34) " "Verilog HDL assignment warning at moles_attack.v(34): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680286 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(35) " "Verilog HDL assignment warning at moles_attack.v(35): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680286 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(36) " "Verilog HDL assignment warning at moles_attack.v(36): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680288 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(37) " "Verilog HDL assignment warning at moles_attack.v(37): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680289 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(38) " "Verilog HDL assignment warning at moles_attack.v(38): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680290 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 7 moles_attack.v(39) " "Verilog HDL assignment warning at moles_attack.v(39): truncated value with size 33 to match size of target (7)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680290 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(60) " "Verilog HDL Case Statement warning at moles_attack.v(60): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528582680295 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxiliar8 moles_attack.v(59) " "Verilog HDL Always Construct warning at moles_attack.v(59): inferring latch(es) for variable \"auxiliar8\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680304 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(123) " "Verilog HDL Case Statement warning at moles_attack.v(123): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528582680304 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxiliar7 moles_attack.v(122) " "Verilog HDL Always Construct warning at moles_attack.v(122): inferring latch(es) for variable \"auxiliar7\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680304 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 moles_attack.v(258) " "Verilog HDL assignment warning at moles_attack.v(258): truncated value with size 4 to match size of target (2)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582680320 "|moles_attack"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "moles_attack.v(361) " "Verilog HDL Case Statement warning at moles_attack.v(361): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 361 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528582680345 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(361) " "Verilog HDL Case Statement warning at moles_attack.v(361): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 361 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528582680345 "|moles_attack"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "moles_attack.v(562) " "Verilog HDL Case Statement warning at moles_attack.v(562): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 562 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528582680354 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "moles_attack.v(562) " "Verilog HDL Case Statement warning at moles_attack.v(562): incomplete case statement has no default case item" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 562 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528582680355 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680356 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680357 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680357 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680358 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX6 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX6\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680358 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX7 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX7\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680359 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680359 "|moles_attack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 moles_attack.v(359) " "Verilog HDL Always Construct warning at moles_attack.v(359): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582680359 "|moles_attack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] moles_attack.v(4) " "Output port \"LEDG\[8\]\" at moles_attack.v(4) has no driver" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528582680368 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] moles_attack.v(359) " "Inferred latch for \"HEX5\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680387 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] moles_attack.v(359) " "Inferred latch for \"HEX5\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680387 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] moles_attack.v(359) " "Inferred latch for \"HEX5\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680392 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] moles_attack.v(359) " "Inferred latch for \"HEX5\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680392 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] moles_attack.v(359) " "Inferred latch for \"HEX5\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680393 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] moles_attack.v(359) " "Inferred latch for \"HEX5\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680393 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] moles_attack.v(359) " "Inferred latch for \"HEX5\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680395 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] moles_attack.v(359) " "Inferred latch for \"HEX4\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680396 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] moles_attack.v(359) " "Inferred latch for \"HEX4\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680397 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] moles_attack.v(359) " "Inferred latch for \"HEX4\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680397 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] moles_attack.v(359) " "Inferred latch for \"HEX4\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680398 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] moles_attack.v(359) " "Inferred latch for \"HEX4\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680398 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] moles_attack.v(359) " "Inferred latch for \"HEX4\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680399 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] moles_attack.v(359) " "Inferred latch for \"HEX4\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680401 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] moles_attack.v(359) " "Inferred latch for \"HEX7\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680402 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] moles_attack.v(359) " "Inferred latch for \"HEX7\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680404 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] moles_attack.v(359) " "Inferred latch for \"HEX7\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680404 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] moles_attack.v(359) " "Inferred latch for \"HEX7\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680405 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] moles_attack.v(359) " "Inferred latch for \"HEX7\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680405 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] moles_attack.v(359) " "Inferred latch for \"HEX7\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680407 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] moles_attack.v(359) " "Inferred latch for \"HEX7\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680407 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] moles_attack.v(359) " "Inferred latch for \"HEX6\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680408 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] moles_attack.v(359) " "Inferred latch for \"HEX6\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680408 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] moles_attack.v(359) " "Inferred latch for \"HEX6\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680409 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] moles_attack.v(359) " "Inferred latch for \"HEX6\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680409 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] moles_attack.v(359) " "Inferred latch for \"HEX6\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680411 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] moles_attack.v(359) " "Inferred latch for \"HEX6\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680411 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] moles_attack.v(359) " "Inferred latch for \"HEX6\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680413 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] moles_attack.v(359) " "Inferred latch for \"HEX3\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680414 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] moles_attack.v(359) " "Inferred latch for \"HEX3\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680414 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] moles_attack.v(359) " "Inferred latch for \"HEX3\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680414 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] moles_attack.v(359) " "Inferred latch for \"HEX3\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680414 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] moles_attack.v(359) " "Inferred latch for \"HEX3\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680415 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] moles_attack.v(359) " "Inferred latch for \"HEX3\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680415 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] moles_attack.v(359) " "Inferred latch for \"HEX3\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680416 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] moles_attack.v(359) " "Inferred latch for \"HEX2\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680416 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] moles_attack.v(359) " "Inferred latch for \"HEX2\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680417 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] moles_attack.v(359) " "Inferred latch for \"HEX2\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680417 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] moles_attack.v(359) " "Inferred latch for \"HEX2\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680419 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] moles_attack.v(359) " "Inferred latch for \"HEX2\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680419 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] moles_attack.v(359) " "Inferred latch for \"HEX2\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680419 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] moles_attack.v(359) " "Inferred latch for \"HEX2\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680420 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] moles_attack.v(359) " "Inferred latch for \"HEX1\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680420 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] moles_attack.v(359) " "Inferred latch for \"HEX1\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680420 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] moles_attack.v(359) " "Inferred latch for \"HEX1\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680421 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] moles_attack.v(359) " "Inferred latch for \"HEX1\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680421 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] moles_attack.v(359) " "Inferred latch for \"HEX1\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680422 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] moles_attack.v(359) " "Inferred latch for \"HEX1\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680423 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] moles_attack.v(359) " "Inferred latch for \"HEX1\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680423 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] moles_attack.v(359) " "Inferred latch for \"HEX0\[0\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680423 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] moles_attack.v(359) " "Inferred latch for \"HEX0\[1\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680424 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] moles_attack.v(359) " "Inferred latch for \"HEX0\[2\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680424 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] moles_attack.v(359) " "Inferred latch for \"HEX0\[3\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680425 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] moles_attack.v(359) " "Inferred latch for \"HEX0\[4\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680425 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] moles_attack.v(359) " "Inferred latch for \"HEX0\[5\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680426 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] moles_attack.v(359) " "Inferred latch for \"HEX0\[6\]\" at moles_attack.v(359)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680426 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[0\] moles_attack.v(122) " "Inferred latch for \"auxiliar7\[0\]\" at moles_attack.v(122)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680436 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[1\] moles_attack.v(122) " "Inferred latch for \"auxiliar7\[1\]\" at moles_attack.v(122)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680437 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[2\] moles_attack.v(122) " "Inferred latch for \"auxiliar7\[2\]\" at moles_attack.v(122)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680437 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[3\] moles_attack.v(122) " "Inferred latch for \"auxiliar7\[3\]\" at moles_attack.v(122)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680437 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[4\] moles_attack.v(122) " "Inferred latch for \"auxiliar7\[4\]\" at moles_attack.v(122)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680437 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[5\] moles_attack.v(122) " "Inferred latch for \"auxiliar7\[5\]\" at moles_attack.v(122)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680438 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar7\[6\] moles_attack.v(122) " "Inferred latch for \"auxiliar7\[6\]\" at moles_attack.v(122)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680438 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[0\] moles_attack.v(59) " "Inferred latch for \"auxiliar8\[0\]\" at moles_attack.v(59)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680438 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[1\] moles_attack.v(59) " "Inferred latch for \"auxiliar8\[1\]\" at moles_attack.v(59)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680438 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[2\] moles_attack.v(59) " "Inferred latch for \"auxiliar8\[2\]\" at moles_attack.v(59)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680438 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[3\] moles_attack.v(59) " "Inferred latch for \"auxiliar8\[3\]\" at moles_attack.v(59)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680439 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[4\] moles_attack.v(59) " "Inferred latch for \"auxiliar8\[4\]\" at moles_attack.v(59)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680439 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[5\] moles_attack.v(59) " "Inferred latch for \"auxiliar8\[5\]\" at moles_attack.v(59)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680439 "|moles_attack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxiliar8\[6\] moles_attack.v(59) " "Inferred latch for \"auxiliar8\[6\]\" at moles_attack.v(59)" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582680439 "|moles_attack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "../moles_attack.v" "r0" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582680921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:u1\"" {  } { { "../moles_attack.v" "u1" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582680973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582681020 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex0 LCD_Display.v(298) " "Verilog HDL Always Construct warning at LCD_Display.v(298): variable \"hex0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681087 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(301) " "Verilog HDL Always Construct warning at LCD_Display.v(301): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681087 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(326) " "Verilog HDL Always Construct warning at LCD_Display.v(326): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681096 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(352) " "Verilog HDL Always Construct warning at LCD_Display.v(352): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681096 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex6 LCD_Display.v(353) " "Verilog HDL Always Construct warning at LCD_Display.v(353): variable \"hex6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681097 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex7 LCD_Display.v(354) " "Verilog HDL Always Construct warning at LCD_Display.v(354): variable \"hex7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681097 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(381) " "Verilog HDL Always Construct warning at LCD_Display.v(381): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681097 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(402) " "Verilog HDL Always Construct warning at LCD_Display.v(402): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681097 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index LCD_Display.v(417) " "Verilog HDL Always Construct warning at LCD_Display.v(417): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528582681098 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_Display.v(298) " "Verilog HDL Case Statement warning at LCD_Display.v(298): incomplete case statement has no default case item" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 298 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528582681098 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out LCD_Display.v(296) " "Verilog HDL Always Construct warning at LCD_Display.v(296): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528582681099 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] LCD_Display.v(296) " "Inferred latch for \"out\[0\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681099 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] LCD_Display.v(296) " "Inferred latch for \"out\[1\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681100 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] LCD_Display.v(296) " "Inferred latch for \"out\[2\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681100 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] LCD_Display.v(296) " "Inferred latch for \"out\[3\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681100 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] LCD_Display.v(296) " "Inferred latch for \"out\[4\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681100 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] LCD_Display.v(296) " "Inferred latch for \"out\[5\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681100 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] LCD_Display.v(296) " "Inferred latch for \"out\[6\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681101 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] LCD_Display.v(296) " "Inferred latch for \"out\[7\]\" at LCD_Display.v(296)" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528582681101 "|moles_attack|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:comb_406 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:comb_406\"" {  } { { "../moles_attack.v" "comb_406" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582681102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce_v.v(54) " "Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11)" {  } { { "../DeBounce_v.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/DeBounce_v.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528582681120 "|moles_attack|DeBounce:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_counter LFSR_counter:comb_418 " "Elaborating entity \"LFSR_counter\" for hierarchy \"LFSR_counter:comb_418\"" {  } { { "../moles_attack.v" "comb_418" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582681158 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RESET " "Net \"RESET\" is missing source, defaulting to GND" {  } { { "../moles_attack.v" "RESET" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 225 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528582681500 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528582681500 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RESET " "Net \"RESET\" is missing source, defaulting to GND" {  } { { "../moles_attack.v" "RESET" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 225 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528582681500 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528582681500 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RESET " "Net \"RESET\" is missing source, defaulting to GND" {  } { { "../moles_attack.v" "RESET" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 225 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528582681500 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528582681500 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 334 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1528582682260 "|moles_attack|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1528582682260 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1528582687514 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[5\]\$latch HEX3\[0\]\$latch " "Duplicate LATCH primitive \"HEX3\[5\]\$latch\" merged with LATCH primitive \"HEX3\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582687733 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[4\]\$latch HEX3\[0\]\$latch " "Duplicate LATCH primitive \"HEX3\[4\]\$latch\" merged with LATCH primitive \"HEX3\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582687733 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[3\]\$latch HEX3\[0\]\$latch " "Duplicate LATCH primitive \"HEX3\[3\]\$latch\" merged with LATCH primitive \"HEX3\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582687733 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[3\]\$latch HEX4\[0\]\$latch " "Duplicate LATCH primitive \"HEX4\[3\]\$latch\" merged with LATCH primitive \"HEX4\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582687733 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX6\[3\]\$latch HEX6\[0\]\$latch " "Duplicate LATCH primitive \"HEX6\[3\]\$latch\" merged with LATCH primitive \"HEX6\[0\]\$latch\"" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528582687733 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1528582687733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687740 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687740 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687740 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687753 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687754 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687756 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687758 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687759 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687761 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687763 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687766 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[4\]\$latch " "Latch HEX2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687768 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[5\]\$latch " "Latch HEX2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687769 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[6\]\$latch " "Latch HEX2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687771 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687773 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687774 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[2\]\$latch " "Latch HEX4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687775 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[4\]\$latch " "Latch HEX4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687776 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[5\]\$latch " "Latch HEX4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687778 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[6\]\$latch " "Latch HEX4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_e\[0\] " "Ports D and ENA on the latch are fed by the same signal cont_e\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687779 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[0\]\$latch " "Latch HEX6\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687780 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[2\]\$latch " "Latch HEX6\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687781 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[4\]\$latch " "Latch HEX6\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687781 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[5\]\$latch " "Latch HEX6\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687783 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX6\[6\]\$latch " "Latch HEX6\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687783 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[0\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar0\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar0\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687785 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[3\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar0\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar0\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687785 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[2\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar0\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar0\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687785 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[1\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar0\[1\] " "Ports D and ENA on the latch are fed by the same signal auxiliar0\[1\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687786 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[5\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar0\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar0\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687787 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[4\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar0\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar0\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687788 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Display:u1\|LCD_display_string:u1\|out\[6\] " "Latch LCD_Display:u1\|LCD_display_string:u1\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar0\[2\] " "Ports D and ENA on the latch are fed by the same signal auxiliar0\[2\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687789 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 296 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar7\[0\] " "Latch auxiliar7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687790 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[0\] " "Latch auxiliar8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[0\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[0\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687791 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[3\] " "Latch auxiliar8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687792 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[2\] " "Latch auxiliar8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687792 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar7\[1\] " "Latch auxiliar7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687793 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "auxiliar8\[1\] " "Latch auxiliar8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA auxiliar2\[5\] " "Ports D and ENA on the latch are fed by the same signal auxiliar2\[5\]" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 333 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528582687793 ""}  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528582687793 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/LCD_Display.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582688277 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1528582688277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../moles_attack.v" "" { Text "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/moles_attack.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528582688279 "|moles_attack|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528582688279 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528582691009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/output_files/moles_attack.map.smsg " "Generated suppressed messages file C:/Users/weesl/Documents/UFPB/2017.2/Circuitos Lógicos II/Projeto Toupeira/Moles_Attack/output_files/moles_attack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528582691351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528582692201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528582692201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "645 " "Implemented 645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528582693081 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528582693081 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1528582693081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "490 " "Implemented 490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528582693081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528582693081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528582693197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 19:18:13 2018 " "Processing ended: Sat Jun 09 19:18:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528582693197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528582693197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528582693197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528582693197 ""}
