{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528902203478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528902203484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 17:03:23 2018 " "Processing started: Wed Jun 13 17:03:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528902203484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902203484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902203484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528902203802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528902203802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_TRANSMITTER-RS232_RS232_TRANSMITTER " "Found design unit 1: RS232_TRANSMITTER-RS232_RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_TRANSMITTER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213171 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_TRANSMITTER " "Found entity 1: RS232_TRANSMITTER" {  } { { "RS232_TRANSMITTER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_TRANSMITTER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_standard_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_standard_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH " "Found design unit 1: RS232_STANDARD_INTERFACE-RS232_STANDARD_INTERFACE_ARCH" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213172 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_STANDARD_INTERFACE " "Found entity 1: RS232_STANDARD_INTERFACE" {  } { { "RS232_STANDARD_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RECEIVER-RS232_RECEIVER_ARCH " "Found design unit 1: RS232_RECEIVER-RS232_RECEIVER_ARCH" {  } { { "RS232_RECEIVER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_RECEIVER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213173 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RECEIVER " "Found entity 1: RS232_RECEIVER" {  } { { "RS232_RECEIVER.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_RECEIVER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_MEMORY-RS232_MEMORY_ARCH " "Found design unit 1: RS232_MEMORY-RS232_MEMORY_ARCH" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213175 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_MEMORY " "Found entity 1: RS232_MEMORY" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rs232_interface_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE_PKG " "Found design unit 1: RS232_INTERFACE_PKG" {  } { { "RS232_INTERFACE_PKG.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE_PKG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_INTERFACE-RS232_INTERFACE_ARCH " "Found design unit 1: RS232_INTERFACE-RS232_INTERFACE_ARCH" {  } { { "RS232_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213178 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_INTERFACE " "Found entity 1: RS232_INTERFACE" {  } { { "RS232_INTERFACE.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file command_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMMAND_CONTROL-COMMAND_CONTROL_ARCH " "Found design unit 1: COMMAND_CONTROL-COMMAND_CONTROL_ARCH" {  } { { "COMMAND_CONTROL.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213179 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMMAND_CONTROL " "Found entity 1: COMMAND_CONTROL" {  } { { "COMMAND_CONTROL.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintoascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINTOASCII-BINTOASCII_ARCH " "Found design unit 1: BINTOASCII-BINTOASCII_ARCH" {  } { { "BINTOASCII.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/BINTOASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213180 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINTOASCII " "Found entity 1: BINTOASCII" {  } { { "BINTOASCII.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/BINTOASCII.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asciitobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCIITOBIN-ASCIITOBIN_ARCH " "Found design unit 1: ASCIITOBIN-ASCIITOBIN_ARCH" {  } { { "ASCIITOBIN.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/ASCIITOBIN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213183 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCIITOBIN " "Found entity 1: ASCIITOBIN" {  } { { "ASCIITOBIN.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/ASCIITOBIN.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sipround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPROUND-ARCH_SIPROUND " "Found design unit 1: SIPROUND-ARCH_SIPROUND" {  } { { "SIPROUND.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213185 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPROUND " "Found entity 1: SIPROUND" {  } { { "SIPROUND.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siphashstates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file siphashstates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPHASHSTATES-SIPHASHSTATES_ARCH " "Found design unit 1: SIPHASHSTATES-SIPHASHSTATES_ARCH" {  } { { "SIPHASHSTATES.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213186 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPHASHSTATES " "Found entity 1: SIPHASHSTATES" {  } { { "SIPHASHSTATES.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXAMPLEX-EXAMPLEX_ARCH " "Found design unit 1: EXAMPLEX-EXAMPLEX_ARCH" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213187 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXAMPLEX " "Found entity 1: EXAMPLEX" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAX-FPGAX_ARCH " "Found design unit 1: FPGAX-FPGAX_ARCH" {  } { { "FPGAX.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213188 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAX " "Found entity 1: FPGAX" {  } { { "FPGAX.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAY-FPGAY_ARCH " "Found design unit 1: FPGAY-FPGAY_ARCH" {  } { { "FPGAY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213189 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAY " "Found entity 1: FPGAY" {  } { { "FPGAY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgay_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgay_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAY_TB-FPGAY_TB_ATCH " "Found design unit 1: FPGAY_TB-FPGAY_TB_ATCH" {  } { { "FPGAY_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213191 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAY_TB " "Found entity 1: FPGAY_TB" {  } { { "FPGAY_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXAMPLE2_TB-EXAMPLE2_TB_ATCH " "Found design unit 1: EXAMPLE2_TB-EXAMPLE2_TB_ATCH" {  } { { "EXAMPLE2_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213192 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXAMPLE2_TB " "Found entity 1: EXAMPLE2_TB" {  } { { "EXAMPLE2_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siphashstates_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file siphashstates_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPHASHSTATES_TB-SIPHASHSTATES_TB_ATCH " "Found design unit 1: SIPHASHSTATES_TB-SIPHASHSTATES_TB_ATCH" {  } { { "SIPHASHSTATES_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213193 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPHASHSTATES_TB " "Found entity 1: SIPHASHSTATES_TB" {  } { { "SIPHASHSTATES_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipround_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sipround_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPROUND_TB-SIPROUND_TB_ARCH " "Found design unit 1: SIPROUND_TB-SIPROUND_TB_ARCH" {  } { { "SIPROUND_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213195 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPROUND_TB " "Found entity 1: SIPROUND_TB" {  } { { "SIPROUND_TB.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902213195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902213195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAX " "Elaborating entity \"FPGAX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528902213250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_STANDARD_INTERFACE RS232_STANDARD_INTERFACE:unit00 " "Elaborating entity \"RS232_STANDARD_INTERFACE\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\"" {  } { { "FPGAX.vhd" "unit00" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_INTERFACE RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01 " "Elaborating entity \"RS232_INTERFACE\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\"" {  } { { "RS232_STANDARD_INTERFACE.vhd" "unit01" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_MEMORY RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01 " "Elaborating entity \"RS232_MEMORY\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\"" {  } { { "RS232_INTERFACE.vhd" "unit01" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_TRANSMITTER RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_TRANSMITTER:unit02 " "Elaborating entity \"RS232_TRANSMITTER\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_TRANSMITTER:unit02\"" {  } { { "RS232_INTERFACE.vhd" "unit02" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_RECEIVER RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_RECEIVER:unit04 " "Elaborating entity \"RS232_RECEIVER\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_RECEIVER:unit04\"" {  } { { "RS232_INTERFACE.vhd" "unit04" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMMAND_CONTROL RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02 " "Elaborating entity \"COMMAND_CONTROL\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\"" {  } { { "RS232_STANDARD_INTERFACE.vhd" "unit02" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCIITOBIN RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|ASCIITOBIN:asciitobin_1 " "Elaborating entity \"ASCIITOBIN\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|ASCIITOBIN:asciitobin_1\"" {  } { { "COMMAND_CONTROL.vhd" "asciitobin_1" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINTOASCII RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|BINTOASCII:bintoascii_1 " "Elaborating entity \"BINTOASCII\" for hierarchy \"RS232_STANDARD_INTERFACE:unit00\|COMMAND_CONTROL:unit02\|BINTOASCII:bintoascii_1\"" {  } { { "COMMAND_CONTROL.vhd" "bintoascii_1" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXAMPLEX EXAMPLEX:example01 " "Elaborating entity \"EXAMPLEX\" for hierarchy \"EXAMPLEX:example01\"" {  } { { "FPGAX.vhd" "example01" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPHASHSTATES SIPHASHSTATES:siphashstates02 " "Elaborating entity \"SIPHASHSTATES\" for hierarchy \"SIPHASHSTATES:siphashstates02\"" {  } { { "FPGAX.vhd" "siphashstates02" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPROUND SIPHASHSTATES:siphashstates02\|SIPROUND:SIPROUND1 " "Elaborating entity \"SIPROUND\" for hierarchy \"SIPHASHSTATES:siphashstates02\|SIPROUND:SIPROUND1\"" {  } { { "SIPHASHSTATES.vhd" "SIPROUND1" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902213384 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[17\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[17\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[16\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[16\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[15\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[15\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[14\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[14\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[13\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[13\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[12\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[12\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[11\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[11\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[10\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[10\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[9\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[9\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[8\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[8\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[7\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[6\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[5\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[4\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[3\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[2\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[1\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[0\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[18\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[18\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[19\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[19\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[20\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[20\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[21\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[21\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[22\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[22\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[23\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[23\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[24\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[24\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[25\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[25\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[26\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[26\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[27\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[27\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[28\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[28\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[29\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[29\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[30\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[30\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXAMPLEX:example01\|DOUT\[31\] " "Converted tri-state buffer \"EXAMPLEX:example01\|DOUT\[31\]\" feeding internal logic into a wire" {  } { { "EXAMPLE2.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[2\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[1\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[0\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[3\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[4\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[5\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[6\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[7\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[2\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[2\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[1\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[1\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[0\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[0\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[3\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[3\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[4\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[4\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[5\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[5\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[6\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[6\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[7\] " "Converted tri-state buffer \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|DOUT\[7\]\" feeding internal logic into a wire" {  } { { "RS232_MEMORY.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_MEMORY.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528902213698 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1528902213698 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit03\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528902215055 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528902215055 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528902215055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902215096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"RS232_STANDARD_INTERFACE:unit00\|RS232_INTERFACE:unit01\|RS232_MEMORY:unit01\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528902215096 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528902215096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tg1 " "Found entity 1: altsyncram_4tg1" {  } { { "db/altsyncram_4tg1.tdf" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/db/altsyncram_4tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528902215135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902215135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528902216642 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528902217793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528902218069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528902218069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3043 " "Implemented 3043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528902218331 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528902218331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3024 " "Implemented 3024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528902218331 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528902218331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528902218331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528902218371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 17:03:38 2018 " "Processing ended: Wed Jun 13 17:03:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528902218371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528902218371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528902218371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528902218371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528902219545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528902219552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 17:03:39 2018 " "Processing started: Wed Jun 13 17:03:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528902219552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528902219552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528902219552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528902219648 ""}
{ "Info" "0" "" "Project  = FPGACOMMEXAMPLE" {  } {  } 0 0 "Project  = FPGACOMMEXAMPLE" 0 0 "Fitter" 0 0 1528902219649 ""}
{ "Info" "0" "" "Revision = v2" {  } {  } 0 0 "Revision = v2" 0 0 "Fitter" 0 0 1528902219652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528902219735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528902219736 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "v2 EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528902219756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528902219808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528902219808 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528902219921 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528902219925 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528902220019 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528902220019 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/" { { 0 { 0 ""} 0 5529 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528902220025 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/" { { 0 { 0 ""} 0 5531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528902220025 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/" { { 0 { 0 ""} 0 5533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528902220025 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/" { { 0 { 0 ""} 0 5535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528902220025 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/" { { 0 { 0 ""} 0 5537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528902220025 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528902220025 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528902220026 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528902220059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v2.sdc " "Synopsys Design Constraints File file not found: 'v2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528902220662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528902220662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528902220694 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1528902220694 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528902220695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528902220930 ""}  } { { "FPGAX.vhd" "" { Text "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/" { { 0 { 0 ""} 0 5525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528902220930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528902221282 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528902221287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528902221288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528902221292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528902221301 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528902221309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528902221309 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528902221312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528902221430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1528902221436 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528902221436 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528902221507 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1528902221513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528902222052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528902222537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528902222563 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528902230432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528902230432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528902231694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528902234989 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528902234989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528902247255 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528902247255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528902247258 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.62 " "Total time spent on timing analysis during the Fitter is 2.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528902247420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528902247441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528902247825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528902247826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528902248330 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528902248978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/v2.fit.smsg " "Generated suppressed messages file C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528902249413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5583 " "Peak virtual memory: 5583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528902250165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 17:04:10 2018 " "Processing ended: Wed Jun 13 17:04:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528902250165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528902250165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528902250165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528902250165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528902251238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528902251241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 17:04:11 2018 " "Processing started: Wed Jun 13 17:04:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528902251241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528902251241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528902251241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528902251520 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1528902251838 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528902251859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528902252011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 17:04:12 2018 " "Processing ended: Wed Jun 13 17:04:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528902252011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528902252011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528902252011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528902252011 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528902252648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528902253170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528902253174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 17:04:12 2018 " "Processing started: Wed Jun 13 17:04:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528902253174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGACOMMEXAMPLE -c v2 " "Command: quartus_sta FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253174 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528902253264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v2.sdc " "Synopsys Design Constraints File file not found: 'v2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253727 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528902253735 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253735 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902253752 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528902253753 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528902253760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528902254108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.510 " "Worst-case setup slack is -19.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.510          -10774.932 CLK  " "  -19.510          -10774.932 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLK  " "    0.357               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2098.357 CLK  " "   -3.000           -2098.357 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902254148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254148 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528902254256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902254872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528902255092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.172 " "Worst-case setup slack is -16.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.172           -9103.031 CLK  " "  -16.172           -9103.031 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK  " "    0.344               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1817.399 CLK  " "   -3.000           -1817.399 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255145 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528902255229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528902255409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.685 " "Worst-case setup slack is -8.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.685           -4371.219 CLK  " "   -8.685           -4371.219 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLK  " "    0.141               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1487.309 CLK  " "   -3.000           -1487.309 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528902255457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528902255951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 17:04:15 2018 " "Processing ended: Wed Jun 13 17:04:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528902255951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528902255951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528902255951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902255951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528902256969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528902256973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 17:04:16 2018 " "Processing started: Wed Jun 13 17:04:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528902256973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528902256973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGACOMMEXAMPLE -c v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528902256973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1528902257356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_125c_slow.vho C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_125c_slow.vho in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902257903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_-40c_slow.vho C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_-40c_slow.vho in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902258241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_min_1200mv_-40c_fast.vho C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2_min_1200mv_-40c_fast.vho in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902258586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2.vho C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2.vho in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902258927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_125c_vhd_slow.sdo C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_125c_vhd_slow.sdo in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902259309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_7_1200mv_-40c_vhd_slow.sdo C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902259687 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_min_1200mv_-40c_vhd_fast.sdo C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902260059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "v2_vhd.sdo C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/ simulation " "Generated file v2_vhd.sdo in folder \"C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528902260440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528902260514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 17:04:20 2018 " "Processing ended: Wed Jun 13 17:04:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528902260514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528902260514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528902260514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528902260514 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528902261147 ""}
