
bldc_h743_v101.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012e8c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001578  08013130  08013130  00014130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080146a8  080146a8  000156a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080146b0  080146b0  000156b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080146b8  080146b8  000156b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000006e0  24020000  080146bc  00016000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dma_buffer   00000000  24000000  24000000  000166e0  2**0
                  CONTENTS
  8 .ram_d3       00000000  38000000  38000000  000166e0  2**0
                  CONTENTS
  9 .bss          00000e3c  240206e0  08014d9c  000166e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2402151c  08014d9c  0001751c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000166e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024707  00000000  00000000  0001670e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a90  00000000  00000000  0003ae15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c10  00000000  00000000  0003e8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015ff  00000000  00000000  000404b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005781  00000000  00000000  00041ab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022b27  00000000  00000000  00047238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00189f97  00000000  00000000  00069d5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f3cf6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008ac8  00000000  00000000  001f3d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001fc804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240206e0 	.word	0x240206e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013114 	.word	0x08013114

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240206e4 	.word	0x240206e4
 80002dc:	08013114 	.word	0x08013114

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <ADS8638_Init>:
  * @param  hadc: Pointer to ADS8638 handle structure
  * @param  hspi: Pointer to SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef ADS8638_Init(ADS8638_HandleTypeDef *hadc, SPI_HandleTypeDef *hspi)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b08a      	sub	sp, #40	@ 0x28
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef status;

    if (hadc == NULL || hspi == NULL) {
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d002      	beq.n	80006d2 <ADS8638_Init+0x16>
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d101      	bne.n	80006d6 <ADS8638_Init+0x1a>
        return HAL_ERROR;
 80006d2:	2301      	movs	r3, #1
 80006d4:	e0ce      	b.n	8000874 <ADS8638_Init+0x1b8>
    }

    hadc->hspi = hspi;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	683a      	ldr	r2, [r7, #0]
 80006da:	601a      	str	r2, [r3, #0]

    // Enhanced power-up sequence for ADS8638
    // Step 0: Enable AL_PD (Analog Power-Down) - CRITICAL!
    // AL_PD must be HIGH for normal operation
    ADS8638_ALPD_ENABLE();
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006e2:	4866      	ldr	r0, [pc, #408]	@ (800087c <ADS8638_Init+0x1c0>)
 80006e4:	f007 f8a2 	bl	800782c <HAL_GPIO_WritePin>
    HAL_Delay(50);  // Wait for analog power-up
 80006e8:	2032      	movs	r0, #50	@ 0x32
 80006ea:	f003 fa3d 	bl	8003b68 <HAL_Delay>

    // Step 1: Ensure CS is HIGH during power-up (critical!)
    ADS8638_CS_HIGH();
 80006ee:	2201      	movs	r2, #1
 80006f0:	2102      	movs	r1, #2
 80006f2:	4863      	ldr	r0, [pc, #396]	@ (8000880 <ADS8638_Init+0x1c4>)
 80006f4:	f007 f89a 	bl	800782c <HAL_GPIO_WritePin>
    HAL_Delay(200);  // Extended power stabilization time
 80006f8:	20c8      	movs	r0, #200	@ 0xc8
 80006fa:	f003 fa35 	bl	8003b68 <HAL_Delay>

    // Step 2: Hardware reset by CS toggling (slow and deliberate)
    uint16_t response;
    for (int i = 0; i < 8; i++) {
 80006fe:	2300      	movs	r3, #0
 8000700:	627b      	str	r3, [r7, #36]	@ 0x24
 8000702:	e012      	b.n	800072a <ADS8638_Init+0x6e>
        ADS8638_CS_LOW();
 8000704:	2200      	movs	r2, #0
 8000706:	2102      	movs	r1, #2
 8000708:	485d      	ldr	r0, [pc, #372]	@ (8000880 <ADS8638_Init+0x1c4>)
 800070a:	f007 f88f 	bl	800782c <HAL_GPIO_WritePin>
        HAL_Delay(20);
 800070e:	2014      	movs	r0, #20
 8000710:	f003 fa2a 	bl	8003b68 <HAL_Delay>
        ADS8638_CS_HIGH();
 8000714:	2201      	movs	r2, #1
 8000716:	2102      	movs	r1, #2
 8000718:	4859      	ldr	r0, [pc, #356]	@ (8000880 <ADS8638_Init+0x1c4>)
 800071a:	f007 f887 	bl	800782c <HAL_GPIO_WritePin>
        HAL_Delay(20);
 800071e:	2014      	movs	r0, #20
 8000720:	f003 fa22 	bl	8003b68 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000726:	3301      	adds	r3, #1
 8000728:	627b      	str	r3, [r7, #36]	@ 0x24
 800072a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800072c:	2b07      	cmp	r3, #7
 800072e:	dde9      	ble.n	8000704 <ADS8638_Init+0x48>
    }

    HAL_Delay(100);  // Additional stabilization
 8000730:	2064      	movs	r0, #100	@ 0x64
 8000732:	f003 fa19 	bl	8003b68 <HAL_Delay>

    // Step 3: Software reset sequence
    for (int i = 0; i < 16; i++) {
 8000736:	2300      	movs	r3, #0
 8000738:	623b      	str	r3, [r7, #32]
 800073a:	e00f      	b.n	800075c <ADS8638_Init+0xa0>
        status = ADS8638_SendCommand(hadc, ADS8638_CMD_RST, &response);
 800073c:	f107 0308 	add.w	r3, r7, #8
 8000740:	461a      	mov	r2, r3
 8000742:	f44f 4105 	mov.w	r1, #34048	@ 0x8500
 8000746:	6878      	ldr	r0, [r7, #4]
 8000748:	f000 f9fc 	bl	8000b44 <ADS8638_SendCommand>
 800074c:	4603      	mov	r3, r0
 800074e:	72fb      	strb	r3, [r7, #11]
        HAL_Delay(15);  // Longer delay between resets
 8000750:	200f      	movs	r0, #15
 8000752:	f003 fa09 	bl	8003b68 <HAL_Delay>
    for (int i = 0; i < 16; i++) {
 8000756:	6a3b      	ldr	r3, [r7, #32]
 8000758:	3301      	adds	r3, #1
 800075a:	623b      	str	r3, [r7, #32]
 800075c:	6a3b      	ldr	r3, [r7, #32]
 800075e:	2b0f      	cmp	r3, #15
 8000760:	ddec      	ble.n	800073c <ADS8638_Init+0x80>
    }

    HAL_Delay(100);  // Wait for reset to complete
 8000762:	2064      	movs	r0, #100	@ 0x64
 8000764:	f003 fa00 	bl	8003b68 <HAL_Delay>

    // Step 4: Wake up from power-down with NOP commands
    for (int i = 0; i < 10; i++) {
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
 800076c:	e00c      	b.n	8000788 <ADS8638_Init+0xcc>
        ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 800076e:	f107 0308 	add.w	r3, r7, #8
 8000772:	461a      	mov	r2, r3
 8000774:	2100      	movs	r1, #0
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f000 f9e4 	bl	8000b44 <ADS8638_SendCommand>
        HAL_Delay(10);
 800077c:	200a      	movs	r0, #10
 800077e:	f003 f9f3 	bl	8003b68 <HAL_Delay>
    for (int i = 0; i < 10; i++) {
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	3301      	adds	r3, #1
 8000786:	61fb      	str	r3, [r7, #28]
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	2b09      	cmp	r3, #9
 800078c:	ddef      	ble.n	800076e <ADS8638_Init+0xb2>
    }

    // Step 5: Configure Feature Select Register
    // CRITICAL: Enable internal reference (INTREF_DIS=0)
    for (int i = 0; i < 8; i++) {
 800078e:	2300      	movs	r3, #0
 8000790:	61bb      	str	r3, [r7, #24]
 8000792:	e014      	b.n	80007be <ADS8638_Init+0x102>
        ADS8638_WriteRegister(hadc, ADS8638_REG_FEATURE_SEL, 0x00);  // Internal REF enabled
 8000794:	2200      	movs	r2, #0
 8000796:	2103      	movs	r1, #3
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f000 f873 	bl	8000884 <ADS8638_WriteRegister>
        HAL_Delay(20);
 800079e:	2014      	movs	r0, #20
 80007a0:	f003 f9e2 	bl	8003b68 <HAL_Delay>
        ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 80007a4:	f107 0308 	add.w	r3, r7, #8
 80007a8:	461a      	mov	r2, r3
 80007aa:	2100      	movs	r1, #0
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f000 f9c9 	bl	8000b44 <ADS8638_SendCommand>
        HAL_Delay(10);
 80007b2:	200a      	movs	r0, #10
 80007b4:	f003 f9d8 	bl	8003b68 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 80007b8:	69bb      	ldr	r3, [r7, #24]
 80007ba:	3301      	adds	r3, #1
 80007bc:	61bb      	str	r3, [r7, #24]
 80007be:	69bb      	ldr	r3, [r7, #24]
 80007c0:	2b07      	cmp	r3, #7
 80007c2:	dde7      	ble.n	8000794 <ADS8638_Init+0xd8>
    }

    // Step 6: Configure Auto-Sequence mode
    // Retry multiple times to ensure register write succeeds
    for (int i = 0; i < 8; i++) {
 80007c4:	2300      	movs	r3, #0
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	e014      	b.n	80007f4 <ADS8638_Init+0x138>
        ADS8638_WriteRegister(hadc, ADS8638_REG_AUTO_SEQ_EN, 0xFF);  // Enable all channels
 80007ca:	22ff      	movs	r2, #255	@ 0xff
 80007cc:	2101      	movs	r1, #1
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f000 f858 	bl	8000884 <ADS8638_WriteRegister>
        HAL_Delay(20);
 80007d4:	2014      	movs	r0, #20
 80007d6:	f003 f9c7 	bl	8003b68 <HAL_Delay>
        ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 80007da:	f107 0308 	add.w	r3, r7, #8
 80007de:	461a      	mov	r2, r3
 80007e0:	2100      	movs	r1, #0
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	f000 f9ae 	bl	8000b44 <ADS8638_SendCommand>
        HAL_Delay(10);
 80007e8:	200a      	movs	r0, #10
 80007ea:	f003 f9bd 	bl	8003b68 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	3301      	adds	r3, #1
 80007f2:	617b      	str	r3, [r7, #20]
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	2b07      	cmp	r3, #7
 80007f8:	dde7      	ble.n	80007ca <ADS8638_Init+0x10e>
    }

    // Step 7: Set default range configuration and write to registers
    for (uint8_t ch = 0; ch < 8; ch++) {
 80007fa:	2300      	movs	r3, #0
 80007fc:	74fb      	strb	r3, [r7, #19]
 80007fe:	e022      	b.n	8000846 <ADS8638_Init+0x18a>
        hadc->range_config[ch] = ADS8638_RANGE_3xVREF;  // 7.5V max (for HVDD=5V)
 8000800:	7cfb      	ldrb	r3, [r7, #19]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	4413      	add	r3, r2
 8000806:	2200      	movs	r2, #0
 8000808:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hadc->adc_data[ch] = 0;
 800080c:	7cfb      	ldrb	r3, [r7, #19]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	4413      	add	r3, r2
 8000814:	2200      	movs	r2, #0
 8000816:	809a      	strh	r2, [r3, #4]
        hadc->voltage[ch] = 0.0f;
 8000818:	7cfb      	ldrb	r3, [r7, #19]
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	3304      	adds	r3, #4
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	4413      	add	r3, r2
 8000822:	3304      	adds	r3, #4
 8000824:	f04f 0200 	mov.w	r2, #0
 8000828:	601a      	str	r2, [r3, #0]

        // CRITICAL: Actually write range to ADS8638 registers!
        ADS8638_WriteRegister(hadc, ADS8638_REG_CH0_RANGE + ch, ADS8638_RANGE_3xVREF);
 800082a:	7cfb      	ldrb	r3, [r7, #19]
 800082c:	3305      	adds	r3, #5
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2200      	movs	r2, #0
 8000832:	4619      	mov	r1, r3
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f000 f825 	bl	8000884 <ADS8638_WriteRegister>
        HAL_Delay(10);
 800083a:	200a      	movs	r0, #10
 800083c:	f003 f994 	bl	8003b68 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000840:	7cfb      	ldrb	r3, [r7, #19]
 8000842:	3301      	adds	r3, #1
 8000844:	74fb      	strb	r3, [r7, #19]
 8000846:	7cfb      	ldrb	r3, [r7, #19]
 8000848:	2b07      	cmp	r3, #7
 800084a:	d9d9      	bls.n	8000800 <ADS8638_Init+0x144>
    }

    // Step 8: Prime the Auto-Scan sequence with NOP commands
    for (int i = 0; i < 32; i++) {
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	e00c      	b.n	800086c <ADS8638_Init+0x1b0>
        ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 8000852:	f107 0308 	add.w	r3, r7, #8
 8000856:	461a      	mov	r2, r3
 8000858:	2100      	movs	r1, #0
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f000 f972 	bl	8000b44 <ADS8638_SendCommand>
        HAL_Delay(5);
 8000860:	2005      	movs	r0, #5
 8000862:	f003 f981 	bl	8003b68 <HAL_Delay>
    for (int i = 0; i < 32; i++) {
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	3301      	adds	r3, #1
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	2b1f      	cmp	r3, #31
 8000870:	ddef      	ble.n	8000852 <ADS8638_Init+0x196>
    }

    return HAL_OK;
 8000872:	2300      	movs	r3, #0
}
 8000874:	4618      	mov	r0, r3
 8000876:	3728      	adds	r7, #40	@ 0x28
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	58020800 	.word	0x58020800
 8000880:	58020c00 	.word	0x58020c00

08000884 <ADS8638_WriteRegister>:
  * @param  reg_addr: Register address
  * @param  value: Value to write
  * @retval HAL status
  */
HAL_StatusTypeDef ADS8638_WriteRegister(ADS8638_HandleTypeDef *hadc, uint8_t reg_addr, uint8_t value)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	460b      	mov	r3, r1
 800088e:	70fb      	strb	r3, [r7, #3]
 8000890:	4613      	mov	r3, r2
 8000892:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint16_t cmd;
    uint16_t response;

    // Use Program Register command: 0xD000 | (addr << 8) | data
    cmd = ADS8638_PROG_REG(reg_addr, value);
 8000894:	78fb      	ldrb	r3, [r7, #3]
 8000896:	b21b      	sxth	r3, r3
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	b21b      	sxth	r3, r3
 800089c:	b2db      	uxtb	r3, r3
 800089e:	b21a      	sxth	r2, r3
 80008a0:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <ADS8638_WriteRegister+0x58>)
 80008a2:	4313      	orrs	r3, r2
 80008a4:	b21a      	sxth	r2, r3
 80008a6:	78bb      	ldrb	r3, [r7, #2]
 80008a8:	b21b      	sxth	r3, r3
 80008aa:	4313      	orrs	r3, r2
 80008ac:	b21b      	sxth	r3, r3
 80008ae:	81fb      	strh	r3, [r7, #14]

    // Send the program register command
    status = ADS8638_SendCommand(hadc, cmd, &response);
 80008b0:	f107 020a 	add.w	r2, r7, #10
 80008b4:	89fb      	ldrh	r3, [r7, #14]
 80008b6:	4619      	mov	r1, r3
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f000 f943 	bl	8000b44 <ADS8638_SendCommand>
 80008be:	4603      	mov	r3, r0
 80008c0:	737b      	strb	r3, [r7, #13]

    // CRITICAL: Send NOP after Program Register command
    // The register is actually written during the NEXT SPI transaction
    ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 80008c2:	f107 030a 	add.w	r3, r7, #10
 80008c6:	461a      	mov	r2, r3
 80008c8:	2100      	movs	r1, #0
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f000 f93a 	bl	8000b44 <ADS8638_SendCommand>

    return status;
 80008d0:	7b7b      	ldrb	r3, [r7, #13]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3710      	adds	r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	ffffd000 	.word	0xffffd000

080008e0 <ADS8638_ReadRegister>:
  * @param  reg_addr: Register address
  * @param  value: Pointer to store read value
  * @retval HAL status
  */
HAL_StatusTypeDef ADS8638_ReadRegister(ADS8638_HandleTypeDef *hadc, uint8_t reg_addr, uint8_t *value)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	460b      	mov	r3, r1
 80008ea:	607a      	str	r2, [r7, #4]
 80008ec:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint16_t cmd;
    uint16_t response;

    // Use Read Register command: 0xC800 | (addr << 7)
    cmd = ADS8638_READ_REG(reg_addr);
 80008ee:	7afb      	ldrb	r3, [r7, #11]
 80008f0:	b21b      	sxth	r3, r3
 80008f2:	01db      	lsls	r3, r3, #7
 80008f4:	b21b      	sxth	r3, r3
 80008f6:	f403 53bc 	and.w	r3, r3, #6016	@ 0x1780
 80008fa:	b21a      	sxth	r2, r3
 80008fc:	4b13      	ldr	r3, [pc, #76]	@ (800094c <ADS8638_ReadRegister+0x6c>)
 80008fe:	4313      	orrs	r3, r2
 8000900:	b21b      	sxth	r3, r3
 8000902:	82fb      	strh	r3, [r7, #22]

    // First: Send read register command
    status = ADS8638_SendCommand(hadc, cmd, &response);
 8000904:	f107 0212 	add.w	r2, r7, #18
 8000908:	8afb      	ldrh	r3, [r7, #22]
 800090a:	4619      	mov	r1, r3
 800090c:	68f8      	ldr	r0, [r7, #12]
 800090e:	f000 f919 	bl	8000b44 <ADS8638_SendCommand>
 8000912:	4603      	mov	r3, r0
 8000914:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK) {
 8000916:	7d7b      	ldrb	r3, [r7, #21]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <ADS8638_ReadRegister+0x40>
        return status;
 800091c:	7d7b      	ldrb	r3, [r7, #21]
 800091e:	e010      	b.n	8000942 <ADS8638_ReadRegister+0x62>
    }

    // Second: Send NOP to get the register data
    status = ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 8000920:	f107 0312 	add.w	r3, r7, #18
 8000924:	461a      	mov	r2, r3
 8000926:	2100      	movs	r1, #0
 8000928:	68f8      	ldr	r0, [r7, #12]
 800092a:	f000 f90b 	bl	8000b44 <ADS8638_SendCommand>
 800092e:	4603      	mov	r3, r0
 8000930:	757b      	strb	r3, [r7, #21]

    if (status == HAL_OK) {
 8000932:	7d7b      	ldrb	r3, [r7, #21]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d103      	bne.n	8000940 <ADS8638_ReadRegister+0x60>
        // Register data is in lower 8 bits
        *value = response & 0xFF;
 8000938:	8a7b      	ldrh	r3, [r7, #18]
 800093a:	b2da      	uxtb	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	701a      	strb	r2, [r3, #0]
    }

    return status;
 8000940:	7d7b      	ldrb	r3, [r7, #21]
}
 8000942:	4618      	mov	r0, r3
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	ffffc800 	.word	0xffffc800

08000950 <ADS8638_ReadChannel>:
  * @param  channel: Channel number (0-7)
  * @param  adc_value: Pointer to store 12-bit ADC value
  * @retval HAL status
  */
HAL_StatusTypeDef ADS8638_ReadChannel(ADS8638_HandleTypeDef *hadc, uint8_t channel, uint16_t *adc_value)
{
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	b087      	sub	sp, #28
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	460b      	mov	r3, r1
 800095a:	607a      	str	r2, [r7, #4]
 800095c:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint16_t cmd;
    uint16_t response;

    if (channel > 7) {
 800095e:	7afb      	ldrb	r3, [r7, #11]
 8000960:	2b07      	cmp	r3, #7
 8000962:	d901      	bls.n	8000968 <ADS8638_ReadChannel+0x18>
        return HAL_ERROR;
 8000964:	2301      	movs	r3, #1
 8000966:	e051      	b.n	8000a0c <ADS8638_ReadChannel+0xbc>
    }

    // Select channel using manual channel selection command
    cmd = ADS8638_CMD_MAN_CH0 + (channel * 0x0400);
 8000968:	7afb      	ldrb	r3, [r7, #11]
 800096a:	3330      	adds	r3, #48	@ 0x30
 800096c:	b29b      	uxth	r3, r3
 800096e:	029b      	lsls	r3, r3, #10
 8000970:	82fb      	strh	r3, [r7, #22]

    // Step 1: Send channel select command (returns previous channel data)
    status = ADS8638_SendCommand(hadc, cmd, &response);
 8000972:	f107 0212 	add.w	r2, r7, #18
 8000976:	8afb      	ldrh	r3, [r7, #22]
 8000978:	4619      	mov	r1, r3
 800097a:	68f8      	ldr	r0, [r7, #12]
 800097c:	f000 f8e2 	bl	8000b44 <ADS8638_SendCommand>
 8000980:	4603      	mov	r3, r0
 8000982:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK) {
 8000984:	7d7b      	ldrb	r3, [r7, #21]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <ADS8638_ReadChannel+0x3e>
        return status;
 800098a:	7d7b      	ldrb	r3, [r7, #21]
 800098c:	e03e      	b.n	8000a0c <ADS8638_ReadChannel+0xbc>
    }

    // Step 2: Send same channel command to start conversion
    status = ADS8638_SendCommand(hadc, cmd, &response);
 800098e:	f107 0212 	add.w	r2, r7, #18
 8000992:	8afb      	ldrh	r3, [r7, #22]
 8000994:	4619      	mov	r1, r3
 8000996:	68f8      	ldr	r0, [r7, #12]
 8000998:	f000 f8d4 	bl	8000b44 <ADS8638_SendCommand>
 800099c:	4603      	mov	r3, r0
 800099e:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK) {
 80009a0:	7d7b      	ldrb	r3, [r7, #21]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <ADS8638_ReadChannel+0x5a>
        return status;
 80009a6:	7d7b      	ldrb	r3, [r7, #21]
 80009a8:	e030      	b.n	8000a0c <ADS8638_ReadChannel+0xbc>
    }

    // Step 3: Send NOP to get the selected channel result
    status = ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 80009aa:	f107 0312 	add.w	r3, r7, #18
 80009ae:	461a      	mov	r2, r3
 80009b0:	2100      	movs	r1, #0
 80009b2:	68f8      	ldr	r0, [r7, #12]
 80009b4:	f000 f8c6 	bl	8000b44 <ADS8638_SendCommand>
 80009b8:	4603      	mov	r3, r0
 80009ba:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK) {
 80009bc:	7d7b      	ldrb	r3, [r7, #21]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <ADS8638_ReadChannel+0x76>
        return status;
 80009c2:	7d7b      	ldrb	r3, [r7, #21]
 80009c4:	e022      	b.n	8000a0c <ADS8638_ReadChannel+0xbc>
    }

    // Extract 12-bit ADC value (bits 11-0)
    *adc_value = response & 0x0FFF;
 80009c6:	8a7b      	ldrh	r3, [r7, #18]
 80009c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80009cc:	b29a      	uxth	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	801a      	strh	r2, [r3, #0]
    hadc->adc_data[channel] = *adc_value;
 80009d2:	7afb      	ldrb	r3, [r7, #11]
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	8811      	ldrh	r1, [r2, #0]
 80009d8:	68fa      	ldr	r2, [r7, #12]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	460a      	mov	r2, r1
 80009e0:	809a      	strh	r2, [r3, #4]
    hadc->voltage[channel] = ADS8638_ConvertToVoltage(*adc_value, hadc->range_config[channel]);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	8818      	ldrh	r0, [r3, #0]
 80009e6:	7afb      	ldrb	r3, [r7, #11]
 80009e8:	68fa      	ldr	r2, [r7, #12]
 80009ea:	4413      	add	r3, r2
 80009ec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80009f0:	7afc      	ldrb	r4, [r7, #11]
 80009f2:	4619      	mov	r1, r3
 80009f4:	f000 f854 	bl	8000aa0 <ADS8638_ConvertToVoltage>
 80009f8:	eef0 7a40 	vmov.f32	s15, s0
 80009fc:	68fa      	ldr	r2, [r7, #12]
 80009fe:	1d23      	adds	r3, r4, #4
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	4413      	add	r3, r2
 8000a04:	3304      	adds	r3, #4
 8000a06:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	371c      	adds	r7, #28
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd90      	pop	{r4, r7, pc}

08000a14 <ADS8638_ReadAllChannels_AutoScan>:
  * @brief  Read all channels in Auto-Scan mode
  * @param  hadc: Pointer to ADS8638 handle structure
  * @retval HAL status
  */
HAL_StatusTypeDef ADS8638_ReadAllChannels_AutoScan(ADS8638_HandleTypeDef *hadc)
{
 8000a14:	b590      	push	{r4, r7, lr}
 8000a16:	b089      	sub	sp, #36	@ 0x24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
    uint16_t raw_responses[8];

    // In Auto-Scan mode, device sends channels in sequence
    // Each NOP returns the next channel in sequence: CH0, CH1, CH2, ..., CH7
    // We need to read 8 times to get all channels
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	77fb      	strb	r3, [r7, #31]
 8000a20:	e035      	b.n	8000a8e <ADS8638_ReadAllChannels_AutoScan+0x7a>
        status = ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 8000a22:	f107 031a 	add.w	r3, r7, #26
 8000a26:	461a      	mov	r2, r3
 8000a28:	2100      	movs	r1, #0
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f000 f88a 	bl	8000b44 <ADS8638_SendCommand>
 8000a30:	4603      	mov	r3, r0
 8000a32:	77bb      	strb	r3, [r7, #30]
        if (status != HAL_OK) {
 8000a34:	7fbb      	ldrb	r3, [r7, #30]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <ADS8638_ReadAllChannels_AutoScan+0x2a>
            return status;
 8000a3a:	7fbb      	ldrb	r3, [r7, #30]
 8000a3c:	e02b      	b.n	8000a96 <ADS8638_ReadAllChannels_AutoScan+0x82>
        }

        raw_responses[ch] = response;
 8000a3e:	7ffb      	ldrb	r3, [r7, #31]
 8000a40:	8b7a      	ldrh	r2, [r7, #26]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	3320      	adds	r3, #32
 8000a46:	443b      	add	r3, r7
 8000a48:	f823 2c18 	strh.w	r2, [r3, #-24]

        // Extract ADC data (lower 12 bits)
        uint16_t adc_value = response & 0x0FFF;
 8000a4c:	8b7b      	ldrh	r3, [r7, #26]
 8000a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a52:	83bb      	strh	r3, [r7, #28]

        // Store in sequential channel order
        hadc->adc_data[ch] = adc_value;
 8000a54:	7ffb      	ldrb	r3, [r7, #31]
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	4413      	add	r3, r2
 8000a5c:	8bba      	ldrh	r2, [r7, #28]
 8000a5e:	809a      	strh	r2, [r3, #4]
        hadc->voltage[ch] = ADS8638_ConvertToVoltage(adc_value, hadc->range_config[ch]);
 8000a60:	7ffb      	ldrb	r3, [r7, #31]
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	4413      	add	r3, r2
 8000a66:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8000a6a:	7ffc      	ldrb	r4, [r7, #31]
 8000a6c:	8bbb      	ldrh	r3, [r7, #28]
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f000 f815 	bl	8000aa0 <ADS8638_ConvertToVoltage>
 8000a76:	eef0 7a40 	vmov.f32	s15, s0
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	1d23      	adds	r3, r4, #4
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	4413      	add	r3, r2
 8000a82:	3304      	adds	r3, #4
 8000a84:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a88:	7ffb      	ldrb	r3, [r7, #31]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	77fb      	strb	r3, [r7, #31]
 8000a8e:	7ffb      	ldrb	r3, [r7, #31]
 8000a90:	2b07      	cmp	r3, #7
 8000a92:	d9c6      	bls.n	8000a22 <ADS8638_ReadAllChannels_AutoScan+0xe>

    // Debug: Store first raw response for inspection
    // You can access raw_responses[0] to see full 16-bit data
    (void)raw_responses; // Prevent unused variable warning

    return HAL_OK;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3724      	adds	r7, #36	@ 0x24
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd90      	pop	{r4, r7, pc}
	...

08000aa0 <ADS8638_ConvertToVoltage>:
  * @param  adc_value: 12-bit ADC value
  * @param  range_config: Range configuration for the channel
  * @retval Voltage in volts
  */
float ADS8638_ConvertToVoltage(uint16_t adc_value, uint8_t range_config)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	460a      	mov	r2, r1
 8000aaa:	80fb      	strh	r3, [r7, #6]
 8000aac:	4613      	mov	r3, r2
 8000aae:	717b      	strb	r3, [r7, #5]
    float vref = 2.5f;  // Internal reference voltage
 8000ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b30 <ADS8638_ConvertToVoltage+0x90>)
 8000ab2:	60bb      	str	r3, [r7, #8]
    float range_multiplier;

    // Determine range multiplier
    switch (range_config) {
 8000ab4:	797b      	ldrb	r3, [r7, #5]
 8000ab6:	2b05      	cmp	r3, #5
 8000ab8:	d81e      	bhi.n	8000af8 <ADS8638_ConvertToVoltage+0x58>
 8000aba:	a201      	add	r2, pc, #4	@ (adr r2, 8000ac0 <ADS8638_ConvertToVoltage+0x20>)
 8000abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac0:	08000ad9 	.word	0x08000ad9
 8000ac4:	08000adf 	.word	0x08000adf
 8000ac8:	08000ae5 	.word	0x08000ae5
 8000acc:	08000aed 	.word	0x08000aed
 8000ad0:	08000af9 	.word	0x08000af9
 8000ad4:	08000af3 	.word	0x08000af3
        case ADS8638_RANGE_3xVREF:
            range_multiplier = 3.0f;
 8000ad8:	4b16      	ldr	r3, [pc, #88]	@ (8000b34 <ADS8638_ConvertToVoltage+0x94>)
 8000ada:	60fb      	str	r3, [r7, #12]
            break;
 8000adc:	e010      	b.n	8000b00 <ADS8638_ConvertToVoltage+0x60>
        case ADS8638_RANGE_2p5xVREF:
            range_multiplier = 2.5f;
 8000ade:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <ADS8638_ConvertToVoltage+0x90>)
 8000ae0:	60fb      	str	r3, [r7, #12]
            break;
 8000ae2:	e00d      	b.n	8000b00 <ADS8638_ConvertToVoltage+0x60>
        case ADS8638_RANGE_1p5xVREF:
            range_multiplier = 1.5f;
 8000ae4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8000ae8:	60fb      	str	r3, [r7, #12]
            break;
 8000aea:	e009      	b.n	8000b00 <ADS8638_ConvertToVoltage+0x60>
        case ADS8638_RANGE_1p25xVREF:
            range_multiplier = 1.25f;
 8000aec:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <ADS8638_ConvertToVoltage+0x98>)
 8000aee:	60fb      	str	r3, [r7, #12]
            break;
 8000af0:	e006      	b.n	8000b00 <ADS8638_ConvertToVoltage+0x60>
        case ADS8638_RANGE_0p625xVREF:
            range_multiplier = 0.625f;
 8000af2:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <ADS8638_ConvertToVoltage+0x9c>)
 8000af4:	60fb      	str	r3, [r7, #12]
            break;
 8000af6:	e003      	b.n	8000b00 <ADS8638_ConvertToVoltage+0x60>
        default:
            range_multiplier = 1.5f;
 8000af8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8000afc:	60fb      	str	r3, [r7, #12]
            break;
 8000afe:	bf00      	nop
    }

    // Calculate voltage: ADC_value / 4096 * (range_multiplier * Vref)
    return ((float)adc_value / 4096.0f) * (range_multiplier * vref);
 8000b00:	88fb      	ldrh	r3, [r7, #6]
 8000b02:	ee07 3a90 	vmov	s15, r3
 8000b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b0a:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000b40 <ADS8638_ConvertToVoltage+0xa0>
 8000b0e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000b12:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b16:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000b22:	eeb0 0a67 	vmov.f32	s0, s15
 8000b26:	3714      	adds	r7, #20
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	40200000 	.word	0x40200000
 8000b34:	40400000 	.word	0x40400000
 8000b38:	3fa00000 	.word	0x3fa00000
 8000b3c:	3f200000 	.word	0x3f200000
 8000b40:	45800000 	.word	0x45800000

08000b44 <ADS8638_SendCommand>:
  * @param  cmd: 16-bit command
  * @param  response: Pointer to store 16-bit response
  * @retval HAL status
  */
HAL_StatusTypeDef ADS8638_SendCommand(ADS8638_HandleTypeDef *hadc, uint16_t cmd, uint16_t *response)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	@ 0x28
 8000b48:	af02      	add	r7, sp, #8
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	607a      	str	r2, [r7, #4]
 8000b50:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t tx_data[2];
    uint8_t rx_data[2];

    // Convert 16-bit command to bytes (MSB first)
    tx_data[0] = (cmd >> 8) & 0xFF;
 8000b52:	897b      	ldrh	r3, [r7, #10]
 8000b54:	0a1b      	lsrs	r3, r3, #8
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	773b      	strb	r3, [r7, #28]
    tx_data[1] = cmd & 0xFF;
 8000b5c:	897b      	ldrh	r3, [r7, #10]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	777b      	strb	r3, [r7, #29]

    // Initialize rx_data
    rx_data[0] = 0x00;
 8000b62:	2300      	movs	r3, #0
 8000b64:	763b      	strb	r3, [r7, #24]
    rx_data[1] = 0x00;
 8000b66:	2300      	movs	r3, #0
 8000b68:	767b      	strb	r3, [r7, #25]

    // Ensure CS is HIGH before transaction (ADS8638 requirement)
    ADS8638_CS_HIGH();
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	2102      	movs	r1, #2
 8000b6e:	481d      	ldr	r0, [pc, #116]	@ (8000be4 <ADS8638_SendCommand+0xa0>)
 8000b70:	f006 fe5c 	bl	800782c <HAL_GPIO_WritePin>
    // No delay needed - just ensure CS is high

    ADS8638_CS_LOW();
 8000b74:	2200      	movs	r2, #0
 8000b76:	2102      	movs	r1, #2
 8000b78:	481a      	ldr	r0, [pc, #104]	@ (8000be4 <ADS8638_SendCommand+0xa0>)
 8000b7a:	f006 fe57 	bl	800782c <HAL_GPIO_WritePin>
    // No delay - start SPI immediately after CS low

    status = HAL_SPI_TransmitReceive(hadc->hspi, tx_data, rx_data, 2, 100);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	6818      	ldr	r0, [r3, #0]
 8000b82:	f107 0218 	add.w	r2, r7, #24
 8000b86:	f107 011c 	add.w	r1, r7, #28
 8000b8a:	2364      	movs	r3, #100	@ 0x64
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	2302      	movs	r3, #2
 8000b90:	f00a fca8 	bl	800b4e4 <HAL_SPI_TransmitReceive>
 8000b94:	4603      	mov	r3, r0
 8000b96:	77fb      	strb	r3, [r7, #31]

    // No delay - CS can go high immediately after transmission
    ADS8638_CS_HIGH();
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	4811      	ldr	r0, [pc, #68]	@ (8000be4 <ADS8638_SendCommand+0xa0>)
 8000b9e:	f006 fe45 	bl	800782c <HAL_GPIO_WritePin>

    // Small delay between commands for device recovery (ADS8638 needs time between transactions)
    for(volatile int i = 0; i < 1000; i++);  // ~10us delay at 480MHz
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	617b      	str	r3, [r7, #20]
 8000ba6:	e002      	b.n	8000bae <ADS8638_SendCommand+0x6a>
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	3301      	adds	r3, #1
 8000bac:	617b      	str	r3, [r7, #20]
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000bb4:	dbf8      	blt.n	8000ba8 <ADS8638_SendCommand+0x64>

    if (status == HAL_OK && response != NULL) {
 8000bb6:	7ffb      	ldrb	r3, [r7, #31]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d10d      	bne.n	8000bd8 <ADS8638_SendCommand+0x94>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d00a      	beq.n	8000bd8 <ADS8638_SendCommand+0x94>
        *response = ((uint16_t)rx_data[0] << 8) | rx_data[1];
 8000bc2:	7e3b      	ldrb	r3, [r7, #24]
 8000bc4:	b21b      	sxth	r3, r3
 8000bc6:	021b      	lsls	r3, r3, #8
 8000bc8:	b21a      	sxth	r2, r3
 8000bca:	7e7b      	ldrb	r3, [r7, #25]
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	801a      	strh	r2, [r3, #0]
    }

    return status;
 8000bd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	58020c00 	.word	0x58020c00

08000be8 <ADS8638_CheckCommunication>:
  * @brief  Check ADS8638 communication status
  * @param  hadc: Pointer to ADS8638 handle structure
  * @retval 1 if communication OK, 0 if failed
  */
uint8_t ADS8638_CheckCommunication(ADS8638_HandleTypeDef *hadc)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    uint16_t response;
    HAL_StatusTypeDef status;

    // Test 1: Send NOP and check if we get any response
    status = ADS8638_SendCommand(hadc, ADS8638_CMD_NO_OP, &response);
 8000bf0:	f107 030c 	add.w	r3, r7, #12
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff ffa3 	bl	8000b44 <ADS8638_SendCommand>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <ADS8638_CheckCommunication+0x24>
        return 0;  // SPI communication failed
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e01a      	b.n	8000c42 <ADS8638_CheckCommunication+0x5a>
    }

    // Test 2: Check if MISO is stuck (all 0xFF or all 0x00 indicates problem)
    if (response == 0xFFFF || response == 0x0000) {
 8000c0c:	89bb      	ldrh	r3, [r7, #12]
 8000c0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d002      	beq.n	8000c1c <ADS8638_CheckCommunication+0x34>
 8000c16:	89bb      	ldrh	r3, [r7, #12]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d101      	bne.n	8000c20 <ADS8638_CheckCommunication+0x38>
        return 0;  // MISO line issue
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	e010      	b.n	8000c42 <ADS8638_CheckCommunication+0x5a>
    }

    // Test 3: Try reading Feature Select register
    uint8_t feature_reg = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	72fb      	strb	r3, [r7, #11]
    status = ADS8638_ReadRegister(hadc, ADS8638_REG_FEATURE_SEL, &feature_reg);
 8000c24:	f107 030b 	add.w	r3, r7, #11
 8000c28:	461a      	mov	r2, r3
 8000c2a:	2103      	movs	r1, #3
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff fe57 	bl	80008e0 <ADS8638_ReadRegister>
 8000c32:	4603      	mov	r3, r0
 8000c34:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000c36:	7bfb      	ldrb	r3, [r7, #15]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <ADS8638_CheckCommunication+0x58>
        return 0;  // Register read failed
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	e000      	b.n	8000c42 <ADS8638_CheckCommunication+0x5a>
    }

    // If we got here, basic communication is working
    return 1;
 8000c40:	2301      	movs	r3, #1
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c52:	f001 fa05 	bl	8002060 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000c56:	4b4c      	ldr	r3, [pc, #304]	@ (8000d88 <main+0x13c>)
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d11b      	bne.n	8000c9a <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c62:	f3bf 8f4f 	dsb	sy
}
 8000c66:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c68:	f3bf 8f6f 	isb	sy
}
 8000c6c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000c6e:	4b46      	ldr	r3, [pc, #280]	@ (8000d88 <main+0x13c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000c76:	f3bf 8f4f 	dsb	sy
}
 8000c7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c7c:	f3bf 8f6f 	isb	sy
}
 8000c80:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000c82:	4b41      	ldr	r3, [pc, #260]	@ (8000d88 <main+0x13c>)
 8000c84:	695b      	ldr	r3, [r3, #20]
 8000c86:	4a40      	ldr	r2, [pc, #256]	@ (8000d88 <main+0x13c>)
 8000c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c8c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c8e:	f3bf 8f4f 	dsb	sy
}
 8000c92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c94:	f3bf 8f6f 	isb	sy
}
 8000c98:	e000      	b.n	8000c9c <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000c9a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000c9c:	4b3a      	ldr	r3, [pc, #232]	@ (8000d88 <main+0x13c>)
 8000c9e:	695b      	ldr	r3, [r3, #20]
 8000ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d138      	bne.n	8000d1a <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000ca8:	4b37      	ldr	r3, [pc, #220]	@ (8000d88 <main+0x13c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000cb0:	f3bf 8f4f 	dsb	sy
}
 8000cb4:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000cb6:	4b34      	ldr	r3, [pc, #208]	@ (8000d88 <main+0x13c>)
 8000cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cbc:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	0b5b      	lsrs	r3, r3, #13
 8000cc2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000cc6:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	08db      	lsrs	r3, r3, #3
 8000ccc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cd0:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	015a      	lsls	r2, r3, #5
 8000cd6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000cda:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ce0:	4929      	ldr	r1, [pc, #164]	@ (8000d88 <main+0x13c>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	1e5a      	subs	r2, r3, #1
 8000cec:	607a      	str	r2, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d1ef      	bne.n	8000cd2 <main+0x86>
    } while(sets-- != 0U);
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	1e5a      	subs	r2, r3, #1
 8000cf6:	60ba      	str	r2, [r7, #8]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d1e5      	bne.n	8000cc8 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000cfc:	f3bf 8f4f 	dsb	sy
}
 8000d00:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000d02:	4b21      	ldr	r3, [pc, #132]	@ (8000d88 <main+0x13c>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	4a20      	ldr	r2, [pc, #128]	@ (8000d88 <main+0x13c>)
 8000d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d0c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d0e:	f3bf 8f4f 	dsb	sy
}
 8000d12:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d14:	f3bf 8f6f 	isb	sy
}
 8000d18:	e000      	b.n	8000d1c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000d1a:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d1c:	f002 fe92 	bl	8003a44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d20:	f000 f834 	bl	8000d8c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000d24:	f000 f8ac 	bl	8000e80 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d28:	f001 f8a6 	bl	8001e78 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d2c:	f001 f85c 	bl	8001de8 <MX_DMA_Init>
  MX_BDMA_Init();
 8000d30:	f001 f83a 	bl	8001da8 <MX_BDMA_Init>
  MX_ADC1_Init();
 8000d34:	f000 f8d6 	bl	8000ee4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000d38:	f000 f982 	bl	8001040 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000d3c:	f000 fa1c 	bl	8001178 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8000d40:	f000 fab4 	bl	80012ac <MX_FDCAN1_Init>
  MX_SPI2_Init();
 8000d44:	f000 fb6e 	bl	8001424 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000d48:	f000 fbc2 	bl	80014d0 <MX_SPI3_Init>
  MX_SPI4_Init();
 8000d4c:	f000 fc16 	bl	800157c <MX_SPI4_Init>
  MX_TIM1_Init();
 8000d50:	f000 fc6c 	bl	800162c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000d54:	f000 fcc4 	bl	80016e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000d58:	f000 fd16 	bl	8001788 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000d5c:	f000 fd6a 	bl	8001834 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000d60:	f000 fdbe 	bl	80018e0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000d64:	f000 fe7e 	bl	8001a64 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000d68:	f000 ff82 	bl	8001c70 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000d6c:	f000 ffd0 	bl	8001d10 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000d70:	f000 fb00 	bl	8001374 <MX_SPI1_Init>
  MX_TIM15_Init();
 8000d74:	f000 fed0 	bl	8001b18 <MX_TIM15_Init>
  MX_TIM6_Init();
 8000d78:	f000 fe08 	bl	800198c <MX_TIM6_Init>
  MX_TIM7_Init();
 8000d7c:	f000 fe3c 	bl	80019f8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  run_proc();
 8000d80:	f002 fe2b 	bl	80039da <run_proc>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <main+0x138>
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b09c      	sub	sp, #112	@ 0x70
 8000d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d96:	224c      	movs	r2, #76	@ 0x4c
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f00e f99f 	bl	800f0de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	2220      	movs	r2, #32
 8000da4:	2100      	movs	r1, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f00e f999 	bl	800f0de <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000dac:	2002      	movs	r0, #2
 8000dae:	f006 fd57 	bl	8007860 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000db2:	2300      	movs	r3, #0
 8000db4:	603b      	str	r3, [r7, #0]
 8000db6:	4b30      	ldr	r3, [pc, #192]	@ (8000e78 <SystemClock_Config+0xec>)
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	4a2f      	ldr	r2, [pc, #188]	@ (8000e78 <SystemClock_Config+0xec>)
 8000dbc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000dc0:	6193      	str	r3, [r2, #24]
 8000dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e78 <SystemClock_Config+0xec>)
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dca:	603b      	str	r3, [r7, #0]
 8000dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8000e7c <SystemClock_Config+0xf0>)
 8000dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dd0:	4a2a      	ldr	r2, [pc, #168]	@ (8000e7c <SystemClock_Config+0xf0>)
 8000dd2:	f043 0301 	orr.w	r3, r3, #1
 8000dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000dd8:	4b28      	ldr	r3, [pc, #160]	@ (8000e7c <SystemClock_Config+0xf0>)
 8000dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ddc:	f003 0301 	and.w	r3, r3, #1
 8000de0:	603b      	str	r3, [r7, #0]
 8000de2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000de4:	bf00      	nop
 8000de6:	4b24      	ldr	r3, [pc, #144]	@ (8000e78 <SystemClock_Config+0xec>)
 8000de8:	699b      	ldr	r3, [r3, #24]
 8000dea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000df2:	d1f8      	bne.n	8000de6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000df4:	2301      	movs	r3, #1
 8000df6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000df8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e02:	2302      	movs	r3, #2
 8000e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000e06:	2305      	movs	r3, #5
 8000e08:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e0a:	23c0      	movs	r3, #192	@ 0xc0
 8000e0c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000e12:	2305      	movs	r3, #5
 8000e14:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e16:	2302      	movs	r3, #2
 8000e18:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000e1a:	2308      	movs	r3, #8
 8000e1c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f006 fd52 	bl	80078d4 <HAL_RCC_OscConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000e36:	f001 f96d 	bl	8002114 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e3a:	233f      	movs	r3, #63	@ 0x3f
 8000e3c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000e46:	2308      	movs	r3, #8
 8000e48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000e4a:	2340      	movs	r3, #64	@ 0x40
 8000e4c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000e4e:	2340      	movs	r3, #64	@ 0x40
 8000e50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e56:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000e58:	2340      	movs	r3, #64	@ 0x40
 8000e5a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	2104      	movs	r1, #4
 8000e60:	4618      	mov	r0, r3
 8000e62:	f007 f991 	bl	8008188 <HAL_RCC_ClockConfig>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000e6c:	f001 f952 	bl	8002114 <Error_Handler>
  }
}
 8000e70:	bf00      	nop
 8000e72:	3770      	adds	r7, #112	@ 0x70
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	58024800 	.word	0x58024800
 8000e7c:	58000400 	.word	0x58000400

08000e80 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b0b0      	sub	sp, #192	@ 0xc0
 8000e84:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e86:	463b      	mov	r3, r7
 8000e88:	22c0      	movs	r2, #192	@ 0xc0
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f00e f926 	bl	800f0de <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_FDCAN;
 8000e92:	f44f 2208 	mov.w	r2, #557056	@ 0x88000
 8000e96:	f04f 0300 	mov.w	r3, #0
 8000e9a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000ea2:	230c      	movs	r3, #12
 8000ea4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000eb2:	23c0      	movs	r3, #192	@ 0xc0
 8000eb4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000eb6:	2320      	movs	r3, #32
 8000eb8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 8000ebe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000ec2:	673b      	str	r3, [r7, #112]	@ 0x70
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f007 fce7 	bl	80088a0 <HAL_RCCEx_PeriphCLKConfig>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000ed8:	f001 f91c 	bl	8002114 <Error_Handler>
  }
}
 8000edc:	bf00      	nop
 8000ede:	37c0      	adds	r7, #192	@ 0xc0
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	@ 0x28
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	615a      	str	r2, [r3, #20]
 8000f06:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f08:	4b47      	ldr	r3, [pc, #284]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f0a:	4a48      	ldr	r2, [pc, #288]	@ (800102c <MX_ADC1_Init+0x148>)
 8000f0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000f0e:	4b46      	ldr	r3, [pc, #280]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f10:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000f14:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000f16:	4b44      	ldr	r3, [pc, #272]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f1c:	4b42      	ldr	r3, [pc, #264]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f22:	4b41      	ldr	r3, [pc, #260]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f24:	2208      	movs	r2, #8
 8000f26:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f28:	4b3f      	ldr	r3, [pc, #252]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 4;
 8000f34:	4b3c      	ldr	r3, [pc, #240]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f36:	2204      	movs	r2, #4
 8000f38:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f3a:	4b3b      	ldr	r3, [pc, #236]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 8000f40:	4b39      	ldr	r3, [pc, #228]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f42:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8000f46:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000f48:	4b37      	ldr	r3, [pc, #220]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000f50:	4b35      	ldr	r3, [pc, #212]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f52:	2203      	movs	r2, #3
 8000f54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f56:	4b34      	ldr	r3, [pc, #208]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000f5c:	4b32      	ldr	r3, [pc, #200]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f62:	4b31      	ldr	r3, [pc, #196]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f70:	482d      	ldr	r0, [pc, #180]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f72:	f002 fffd 	bl	8003f70 <HAL_ADC_Init>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000f7c:	f001 f8ca 	bl	8002114 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4827      	ldr	r0, [pc, #156]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000f8c:	f003 fdb4 	bl	8004af8 <HAL_ADCEx_MultiModeConfigChannel>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000f96:	f001 f8bd 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f9a:	4b25      	ldr	r3, [pc, #148]	@ (8001030 <MX_ADC1_Init+0x14c>)
 8000f9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f9e:	2306      	movs	r3, #6
 8000fa0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000fa2:	2305      	movs	r3, #5
 8000fa4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fa6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000faa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fac:	2304      	movs	r3, #4
 8000fae:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb8:	463b      	mov	r3, r7
 8000fba:	4619      	mov	r1, r3
 8000fbc:	481a      	ldr	r0, [pc, #104]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000fbe:	f003 f979 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8000fc8:	f001 f8a4 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fcc:	4b19      	ldr	r3, [pc, #100]	@ (8001034 <MX_ADC1_Init+0x150>)
 8000fce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fd0:	230c      	movs	r3, #12
 8000fd2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4813      	ldr	r0, [pc, #76]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000fda:	f003 f96b 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8000fe4:	f001 f896 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000fe8:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <MX_ADC1_Init+0x154>)
 8000fea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000fec:	2312      	movs	r3, #18
 8000fee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	480c      	ldr	r0, [pc, #48]	@ (8001028 <MX_ADC1_Init+0x144>)
 8000ff6:	f003 f95d 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8001000:	f001 f888 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001004:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <MX_ADC1_Init+0x158>)
 8001006:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001008:	2318      	movs	r3, #24
 800100a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800100c:	463b      	mov	r3, r7
 800100e:	4619      	mov	r1, r3
 8001010:	4805      	ldr	r0, [pc, #20]	@ (8001028 <MX_ADC1_Init+0x144>)
 8001012:	f003 f94f 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_ADC1_Init+0x13c>
  {
    Error_Handler();
 800101c:	f001 f87a 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	3728      	adds	r7, #40	@ 0x28
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	240206fc 	.word	0x240206fc
 800102c:	40022000 	.word	0x40022000
 8001030:	10c00010 	.word	0x10c00010
 8001034:	14f00020 	.word	0x14f00020
 8001038:	1d500080 	.word	0x1d500080
 800103c:	21800100 	.word	0x21800100

08001040 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
 8001054:	615a      	str	r2, [r3, #20]
 8001056:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001058:	4b41      	ldr	r3, [pc, #260]	@ (8001160 <MX_ADC2_Init+0x120>)
 800105a:	4a42      	ldr	r2, [pc, #264]	@ (8001164 <MX_ADC2_Init+0x124>)
 800105c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800105e:	4b40      	ldr	r3, [pc, #256]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001060:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001064:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001066:	4b3e      	ldr	r3, [pc, #248]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800106c:	4b3c      	ldr	r3, [pc, #240]	@ (8001160 <MX_ADC2_Init+0x120>)
 800106e:	2201      	movs	r2, #1
 8001070:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001072:	4b3b      	ldr	r3, [pc, #236]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001074:	2208      	movs	r2, #8
 8001076:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001078:	4b39      	ldr	r3, [pc, #228]	@ (8001160 <MX_ADC2_Init+0x120>)
 800107a:	2200      	movs	r2, #0
 800107c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800107e:	4b38      	ldr	r3, [pc, #224]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001080:	2200      	movs	r2, #0
 8001082:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 4;
 8001084:	4b36      	ldr	r3, [pc, #216]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001086:	2204      	movs	r2, #4
 8001088:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800108a:	4b35      	ldr	r3, [pc, #212]	@ (8001160 <MX_ADC2_Init+0x120>)
 800108c:	2200      	movs	r2, #0
 800108e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 8001090:	4b33      	ldr	r3, [pc, #204]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001092:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8001096:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8001098:	4b31      	ldr	r3, [pc, #196]	@ (8001160 <MX_ADC2_Init+0x120>)
 800109a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800109e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80010a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001160 <MX_ADC2_Init+0x120>)
 80010a2:	2203      	movs	r2, #3
 80010a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001160 <MX_ADC2_Init+0x120>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80010ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001160 <MX_ADC2_Init+0x120>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80010b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001160 <MX_ADC2_Init+0x120>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 80010ba:	4b29      	ldr	r3, [pc, #164]	@ (8001160 <MX_ADC2_Init+0x120>)
 80010bc:	2201      	movs	r2, #1
 80010be:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010c0:	4827      	ldr	r0, [pc, #156]	@ (8001160 <MX_ADC2_Init+0x120>)
 80010c2:	f002 ff55 	bl	8003f70 <HAL_ADC_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80010cc:	f001 f822 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010d0:	4b25      	ldr	r3, [pc, #148]	@ (8001168 <MX_ADC2_Init+0x128>)
 80010d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010d4:	2306      	movs	r3, #6
 80010d6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80010d8:	2305      	movs	r3, #5
 80010da:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010dc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80010e0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010e2:	2304      	movs	r3, #4
 80010e4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010ea:	2300      	movs	r3, #0
 80010ec:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4619      	mov	r1, r3
 80010f2:	481b      	ldr	r0, [pc, #108]	@ (8001160 <MX_ADC2_Init+0x120>)
 80010f4:	f003 f8de 	bl	80042b4 <HAL_ADC_ConfigChannel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_ADC2_Init+0xc2>
  {
    Error_Handler();
 80010fe:	f001 f809 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001102:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <MX_ADC2_Init+0x12c>)
 8001104:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001106:	230c      	movs	r3, #12
 8001108:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	4619      	mov	r1, r3
 800110e:	4814      	ldr	r0, [pc, #80]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001110:	f003 f8d0 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_ADC2_Init+0xde>
  {
    Error_Handler();
 800111a:	f000 fffb 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800111e:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <MX_ADC2_Init+0x130>)
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001122:	2312      	movs	r3, #18
 8001124:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001126:	1d3b      	adds	r3, r7, #4
 8001128:	4619      	mov	r1, r3
 800112a:	480d      	ldr	r0, [pc, #52]	@ (8001160 <MX_ADC2_Init+0x120>)
 800112c:	f003 f8c2 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_ADC2_Init+0xfa>
  {
    Error_Handler();
 8001136:	f000 ffed 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 800113a:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <MX_ADC2_Init+0x134>)
 800113c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800113e:	2318      	movs	r3, #24
 8001140:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	4619      	mov	r1, r3
 8001146:	4806      	ldr	r0, [pc, #24]	@ (8001160 <MX_ADC2_Init+0x120>)
 8001148:	f003 f8b4 	bl	80042b4 <HAL_ADC_ConfigChannel>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_ADC2_Init+0x116>
  {
    Error_Handler();
 8001152:	f000 ffdf 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001156:	bf00      	nop
 8001158:	3720      	adds	r7, #32
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	24020760 	.word	0x24020760
 8001164:	40022100 	.word	0x40022100
 8001168:	25b00200 	.word	0x25b00200
 800116c:	3ac04000 	.word	0x3ac04000
 8001170:	3ef08000 	.word	0x3ef08000
 8001174:	4b840000 	.word	0x4b840000

08001178 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
 800118c:	615a      	str	r2, [r3, #20]
 800118e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001190:	4b41      	ldr	r3, [pc, #260]	@ (8001298 <MX_ADC3_Init+0x120>)
 8001192:	4a42      	ldr	r2, [pc, #264]	@ (800129c <MX_ADC3_Init+0x124>)
 8001194:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001196:	4b40      	ldr	r3, [pc, #256]	@ (8001298 <MX_ADC3_Init+0x120>)
 8001198:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800119c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800119e:	4b3e      	ldr	r3, [pc, #248]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011ac:	2208      	movs	r2, #8
 80011ae:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80011b0:	4b39      	ldr	r3, [pc, #228]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011b6:	4b38      	ldr	r3, [pc, #224]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 80011bc:	4b36      	ldr	r3, [pc, #216]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011be:	2204      	movs	r2, #4
 80011c0:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011c2:	4b35      	ldr	r3, [pc, #212]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 80011c8:	4b33      	ldr	r3, [pc, #204]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011ca:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 80011ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 80011d0:	4b31      	ldr	r3, [pc, #196]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80011d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011da:	2203      	movs	r2, #3
 80011dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011de:	4b2e      	ldr	r3, [pc, #184]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80011e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80011ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 80011f2:	4b29      	ldr	r3, [pc, #164]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011f8:	4827      	ldr	r0, [pc, #156]	@ (8001298 <MX_ADC3_Init+0x120>)
 80011fa:	f002 feb9 	bl	8003f70 <HAL_ADC_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001204:	f000 ff86 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001208:	2301      	movs	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800120c:	2306      	movs	r3, #6
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8001210:	2305      	movs	r3, #5
 8001212:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001214:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001218:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800121a:	2304      	movs	r3, #4
 800121c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001222:	2300      	movs	r3, #0
 8001224:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001226:	1d3b      	adds	r3, r7, #4
 8001228:	4619      	mov	r1, r3
 800122a:	481b      	ldr	r0, [pc, #108]	@ (8001298 <MX_ADC3_Init+0x120>)
 800122c:	f003 f842 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_ADC3_Init+0xc2>
  {
    Error_Handler();
 8001236:	f000 ff6d 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800123a:	4b19      	ldr	r3, [pc, #100]	@ (80012a0 <MX_ADC3_Init+0x128>)
 800123c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800123e:	230c      	movs	r3, #12
 8001240:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	4619      	mov	r1, r3
 8001246:	4814      	ldr	r0, [pc, #80]	@ (8001298 <MX_ADC3_Init+0x120>)
 8001248:	f003 f834 	bl	80042b4 <HAL_ADC_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_ADC3_Init+0xde>
  {
    Error_Handler();
 8001252:	f000 ff5f 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001256:	4b13      	ldr	r3, [pc, #76]	@ (80012a4 <MX_ADC3_Init+0x12c>)
 8001258:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800125a:	2312      	movs	r3, #18
 800125c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	4619      	mov	r1, r3
 8001262:	480d      	ldr	r0, [pc, #52]	@ (8001298 <MX_ADC3_Init+0x120>)
 8001264:	f003 f826 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_ADC3_Init+0xfa>
  {
    Error_Handler();
 800126e:	f000 ff51 	bl	8002114 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001272:	4b0d      	ldr	r3, [pc, #52]	@ (80012a8 <MX_ADC3_Init+0x130>)
 8001274:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001276:	2318      	movs	r3, #24
 8001278:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4619      	mov	r1, r3
 800127e:	4806      	ldr	r0, [pc, #24]	@ (8001298 <MX_ADC3_Init+0x120>)
 8001280:	f003 f818 	bl	80042b4 <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC3_Init+0x116>
  {
    Error_Handler();
 800128a:	f000 ff43 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	3720      	adds	r7, #32
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	240207c4 	.word	0x240207c4
 800129c:	58026000 	.word	0x58026000
 80012a0:	04300002 	.word	0x04300002
 80012a4:	2a000400 	.word	0x2a000400
 80012a8:	2e300800 	.word	0x2e300800

080012ac <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80012b0:	4b2e      	ldr	r3, [pc, #184]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001370 <MX_FDCAN1_Init+0xc4>)
 80012b4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80012b6:	4b2d      	ldr	r3, [pc, #180]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80012bc:	4b2b      	ldr	r3, [pc, #172]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80012c2:	4b2a      	ldr	r3, [pc, #168]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80012c8:	4b28      	ldr	r3, [pc, #160]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80012ce:	4b27      	ldr	r3, [pc, #156]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80012d4:	4b25      	ldr	r3, [pc, #148]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012d6:	2210      	movs	r2, #16
 80012d8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80012da:	4b24      	ldr	r3, [pc, #144]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012dc:	2201      	movs	r2, #1
 80012de:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80012e0:	4b22      	ldr	r3, [pc, #136]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80012e6:	4b21      	ldr	r3, [pc, #132]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80012ec:	4b1f      	ldr	r3, [pc, #124]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80012f2:	4b1e      	ldr	r3, [pc, #120]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80012f8:	4b1c      	ldr	r3, [pc, #112]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80012fe:	4b1b      	ldr	r3, [pc, #108]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001300:	2201      	movs	r2, #1
 8001302:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001304:	4b19      	ldr	r3, [pc, #100]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001306:	2200      	movs	r2, #0
 8001308:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 800130a:	4b18      	ldr	r3, [pc, #96]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 800130c:	2200      	movs	r2, #0
 800130e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001310:	4b16      	ldr	r3, [pc, #88]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001312:	2200      	movs	r2, #0
 8001314:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8001316:	4b15      	ldr	r3, [pc, #84]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001318:	2200      	movs	r2, #0
 800131a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800131c:	4b13      	ldr	r3, [pc, #76]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 800131e:	2204      	movs	r2, #4
 8001320:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001322:	4b12      	ldr	r3, [pc, #72]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001324:	2200      	movs	r2, #0
 8001326:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001328:	4b10      	ldr	r3, [pc, #64]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 800132a:	2204      	movs	r2, #4
 800132c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800132e:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001330:	2200      	movs	r2, #0
 8001332:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001334:	4b0d      	ldr	r3, [pc, #52]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001336:	2204      	movs	r2, #4
 8001338:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800133a:	4b0c      	ldr	r3, [pc, #48]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 800133c:	2200      	movs	r2, #0
 800133e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001340:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001342:	2200      	movs	r2, #0
 8001344:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8001346:	4b09      	ldr	r3, [pc, #36]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001348:	2200      	movs	r2, #0
 800134a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800134c:	4b07      	ldr	r3, [pc, #28]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 800134e:	2200      	movs	r2, #0
 8001350:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001352:	4b06      	ldr	r3, [pc, #24]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 8001354:	2204      	movs	r2, #4
 8001356:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001358:	4804      	ldr	r0, [pc, #16]	@ (800136c <MX_FDCAN1_Init+0xc0>)
 800135a:	f005 fd3b 	bl	8006dd4 <HAL_FDCAN_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001364:	f000 fed6 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	24020990 	.word	0x24020990
 8001370:	4000a000 	.word	0x4000a000

08001374 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001378:	4b28      	ldr	r3, [pc, #160]	@ (800141c <MX_SPI1_Init+0xa8>)
 800137a:	4a29      	ldr	r2, [pc, #164]	@ (8001420 <MX_SPI1_Init+0xac>)
 800137c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800137e:	4b27      	ldr	r3, [pc, #156]	@ (800141c <MX_SPI1_Init+0xa8>)
 8001380:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001384:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001386:	4b25      	ldr	r3, [pc, #148]	@ (800141c <MX_SPI1_Init+0xa8>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800138c:	4b23      	ldr	r3, [pc, #140]	@ (800141c <MX_SPI1_Init+0xa8>)
 800138e:	2207      	movs	r2, #7
 8001390:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;  // Changed for ADS8638 (SPI Mode 1)
 8001392:	4b22      	ldr	r3, [pc, #136]	@ (800141c <MX_SPI1_Init+0xa8>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001398:	4b20      	ldr	r3, [pc, #128]	@ (800141c <MX_SPI1_Init+0xa8>)
 800139a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800139e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013a0:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013a2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80013a6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;  // Slow down for testing
 80013a8:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013aa:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80013ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013b0:	4b1a      	ldr	r3, [pc, #104]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013b6:	4b19      	ldr	r3, [pc, #100]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013bc:	4b17      	ldr	r3, [pc, #92]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013be:	2200      	movs	r2, #0
 80013c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80013c2:	4b16      	ldr	r3, [pc, #88]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013c8:	4b14      	ldr	r3, [pc, #80]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80013d0:	4b12      	ldr	r3, [pc, #72]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80013d6:	4b11      	ldr	r3, [pc, #68]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013d8:	2200      	movs	r2, #0
 80013da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013de:	2200      	movs	r2, #0
 80013e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80013e2:	4b0e      	ldr	r3, [pc, #56]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80013e8:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80013ee:	4b0b      	ldr	r3, [pc, #44]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80013f4:	4b09      	ldr	r3, [pc, #36]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80013fa:	4b08      	ldr	r3, [pc, #32]	@ (800141c <MX_SPI1_Init+0xa8>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001400:	4b06      	ldr	r3, [pc, #24]	@ (800141c <MX_SPI1_Init+0xa8>)
 8001402:	2200      	movs	r2, #0
 8001404:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001406:	4805      	ldr	r0, [pc, #20]	@ (800141c <MX_SPI1_Init+0xa8>)
 8001408:	f009 ff48 	bl	800b29c <HAL_SPI_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8001412:	f000 fe7f 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	24020a30 	.word	0x24020a30
 8001420:	40013000 	.word	0x40013000

08001424 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001428:	4b27      	ldr	r3, [pc, #156]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800142a:	4a28      	ldr	r2, [pc, #160]	@ (80014cc <MX_SPI2_Init+0xa8>)
 800142c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800142e:	4b26      	ldr	r3, [pc, #152]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001430:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001434:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001436:	4b24      	ldr	r3, [pc, #144]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800143c:	4b22      	ldr	r3, [pc, #136]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800143e:	2203      	movs	r2, #3
 8001440:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001442:	4b21      	ldr	r3, [pc, #132]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001448:	4b1f      	ldr	r3, [pc, #124]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800144a:	2200      	movs	r2, #0
 800144c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800144e:	4b1e      	ldr	r3, [pc, #120]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001450:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001454:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001456:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001458:	2200      	movs	r2, #0
 800145a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800145c:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800145e:	2200      	movs	r2, #0
 8001460:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001462:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001464:	2200      	movs	r2, #0
 8001466:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001468:	4b17      	ldr	r3, [pc, #92]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800146a:	2200      	movs	r2, #0
 800146c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800146e:	4b16      	ldr	r3, [pc, #88]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001470:	2200      	movs	r2, #0
 8001472:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001474:	4b14      	ldr	r3, [pc, #80]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001476:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800147c:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800147e:	2200      	movs	r2, #0
 8001480:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001482:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001484:	2200      	movs	r2, #0
 8001486:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001488:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800148a:	2200      	movs	r2, #0
 800148c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800148e:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001490:	2200      	movs	r2, #0
 8001492:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001494:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 8001496:	2200      	movs	r2, #0
 8001498:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800149a:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 800149c:	2200      	movs	r2, #0
 800149e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014a0:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014a6:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014ac:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014b2:	4805      	ldr	r0, [pc, #20]	@ (80014c8 <MX_SPI2_Init+0xa4>)
 80014b4:	f009 fef2 	bl	800b29c <HAL_SPI_Init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 80014be:	f000 fe29 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	24020ab8 	.word	0x24020ab8
 80014cc:	40003800 	.word	0x40003800

080014d0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80014d4:	4b27      	ldr	r3, [pc, #156]	@ (8001574 <MX_SPI3_Init+0xa4>)
 80014d6:	4a28      	ldr	r2, [pc, #160]	@ (8001578 <MX_SPI3_Init+0xa8>)
 80014d8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014da:	4b26      	ldr	r3, [pc, #152]	@ (8001574 <MX_SPI3_Init+0xa4>)
 80014dc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80014e0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014e2:	4b24      	ldr	r3, [pc, #144]	@ (8001574 <MX_SPI3_Init+0xa4>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80014e8:	4b22      	ldr	r3, [pc, #136]	@ (8001574 <MX_SPI3_Init+0xa4>)
 80014ea:	2203      	movs	r2, #3
 80014ec:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014ee:	4b21      	ldr	r3, [pc, #132]	@ (8001574 <MX_SPI3_Init+0xa4>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001574 <MX_SPI3_Init+0xa4>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001574 <MX_SPI3_Init+0xa4>)
 80014fc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001500:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001502:	4b1c      	ldr	r3, [pc, #112]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001504:	2200      	movs	r2, #0
 8001506:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001508:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <MX_SPI3_Init+0xa4>)
 800150a:	2200      	movs	r2, #0
 800150c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800150e:	4b19      	ldr	r3, [pc, #100]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001510:	2200      	movs	r2, #0
 8001512:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001514:	4b17      	ldr	r3, [pc, #92]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001516:	2200      	movs	r2, #0
 8001518:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800151a:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <MX_SPI3_Init+0xa4>)
 800151c:	2200      	movs	r2, #0
 800151e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001520:	4b14      	ldr	r3, [pc, #80]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001522:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001526:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001528:	4b12      	ldr	r3, [pc, #72]	@ (8001574 <MX_SPI3_Init+0xa4>)
 800152a:	2200      	movs	r2, #0
 800152c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800152e:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001530:	2200      	movs	r2, #0
 8001532:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001534:	4b0f      	ldr	r3, [pc, #60]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001536:	2200      	movs	r2, #0
 8001538:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800153a:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <MX_SPI3_Init+0xa4>)
 800153c:	2200      	movs	r2, #0
 800153e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001542:	2200      	movs	r2, #0
 8001544:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001546:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001548:	2200      	movs	r2, #0
 800154a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <MX_SPI3_Init+0xa4>)
 800154e:	2200      	movs	r2, #0
 8001550:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001552:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001554:	2200      	movs	r2, #0
 8001556:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <MX_SPI3_Init+0xa4>)
 800155a:	2200      	movs	r2, #0
 800155c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800155e:	4805      	ldr	r0, [pc, #20]	@ (8001574 <MX_SPI3_Init+0xa4>)
 8001560:	f009 fe9c 	bl	800b29c <HAL_SPI_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 800156a:	f000 fdd3 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	24020b40 	.word	0x24020b40
 8001578:	40003c00 	.word	0x40003c00

0800157c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001580:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <MX_SPI4_Init+0xa8>)
 8001582:	4a29      	ldr	r2, [pc, #164]	@ (8001628 <MX_SPI4_Init+0xac>)
 8001584:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001586:	4b27      	ldr	r3, [pc, #156]	@ (8001624 <MX_SPI4_Init+0xa8>)
 8001588:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800158c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800158e:	4b25      	ldr	r3, [pc, #148]	@ (8001624 <MX_SPI4_Init+0xa8>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001594:	4b23      	ldr	r3, [pc, #140]	@ (8001624 <MX_SPI4_Init+0xa8>)
 8001596:	2207      	movs	r2, #7
 8001598:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;  // Changed for ADS8638 (SPI Mode 1)
 800159a:	4b22      	ldr	r3, [pc, #136]	@ (8001624 <MX_SPI4_Init+0xa8>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 80015a0:	4b20      	ldr	r3, [pc, #128]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015a2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80015a6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80015a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015aa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80015ae:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80015b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015b2:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80015b6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80015be:	4b19      	ldr	r3, [pc, #100]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c4:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80015ca:	4b16      	ldr	r3, [pc, #88]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015d0:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015d6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80015d8:	4b12      	ldr	r3, [pc, #72]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015da:	2200      	movs	r2, #0
 80015dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80015de:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80015fc:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <MX_SPI4_Init+0xa8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <MX_SPI4_Init+0xa8>)
 8001604:	2200      	movs	r2, #0
 8001606:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <MX_SPI4_Init+0xa8>)
 800160a:	2200      	movs	r2, #0
 800160c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800160e:	4805      	ldr	r0, [pc, #20]	@ (8001624 <MX_SPI4_Init+0xa8>)
 8001610:	f009 fe44 	bl	800b29c <HAL_SPI_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 800161a:	f000 fd7b 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	24020bc8 	.word	0x24020bc8
 8001628:	40013400 	.word	0x40013400

0800162c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08c      	sub	sp, #48	@ 0x30
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	2224      	movs	r2, #36	@ 0x24
 8001638:	2100      	movs	r1, #0
 800163a:	4618      	mov	r0, r3
 800163c:	f00d fd4f 	bl	800f0de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001640:	463b      	mov	r3, r7
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800164a:	4b23      	ldr	r3, [pc, #140]	@ (80016d8 <MX_TIM1_Init+0xac>)
 800164c:	4a23      	ldr	r2, [pc, #140]	@ (80016dc <MX_TIM1_Init+0xb0>)
 800164e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001650:	4b21      	ldr	r3, [pc, #132]	@ (80016d8 <MX_TIM1_Init+0xac>)
 8001652:	2200      	movs	r2, #0
 8001654:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001656:	4b20      	ldr	r3, [pc, #128]	@ (80016d8 <MX_TIM1_Init+0xac>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800165c:	4b1e      	ldr	r3, [pc, #120]	@ (80016d8 <MX_TIM1_Init+0xac>)
 800165e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001662:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001664:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <MX_TIM1_Init+0xac>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800166a:	4b1b      	ldr	r3, [pc, #108]	@ (80016d8 <MX_TIM1_Init+0xac>)
 800166c:	2200      	movs	r2, #0
 800166e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001670:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <MX_TIM1_Init+0xac>)
 8001672:	2200      	movs	r2, #0
 8001674:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001676:	2301      	movs	r3, #1
 8001678:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800167a:	2300      	movs	r3, #0
 800167c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800167e:	2301      	movs	r3, #1
 8001680:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800168a:	2300      	movs	r3, #0
 800168c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800168e:	2301      	movs	r3, #1
 8001690:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001692:	2300      	movs	r3, #0
 8001694:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800169a:	f107 030c 	add.w	r3, r7, #12
 800169e:	4619      	mov	r1, r3
 80016a0:	480d      	ldr	r0, [pc, #52]	@ (80016d8 <MX_TIM1_Init+0xac>)
 80016a2:	f00a fe6f 	bl	800c384 <HAL_TIM_Encoder_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80016ac:	f000 fd32 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b0:	2300      	movs	r3, #0
 80016b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016b4:	2300      	movs	r3, #0
 80016b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016bc:	463b      	mov	r3, r7
 80016be:	4619      	mov	r1, r3
 80016c0:	4805      	ldr	r0, [pc, #20]	@ (80016d8 <MX_TIM1_Init+0xac>)
 80016c2:	f00b fe5f 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80016cc:	f000 fd22 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	3730      	adds	r7, #48	@ 0x30
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	24020e30 	.word	0x24020e30
 80016dc:	40010000 	.word	0x40010000

080016e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08c      	sub	sp, #48	@ 0x30
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016e6:	f107 030c 	add.w	r3, r7, #12
 80016ea:	2224      	movs	r2, #36	@ 0x24
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f00d fcf5 	bl	800f0de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f4:	463b      	mov	r3, r7
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016fe:	4b21      	ldr	r3, [pc, #132]	@ (8001784 <MX_TIM2_Init+0xa4>)
 8001700:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001704:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001706:	4b1f      	ldr	r3, [pc, #124]	@ (8001784 <MX_TIM2_Init+0xa4>)
 8001708:	2200      	movs	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170c:	4b1d      	ldr	r3, [pc, #116]	@ (8001784 <MX_TIM2_Init+0xa4>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001712:	4b1c      	ldr	r3, [pc, #112]	@ (8001784 <MX_TIM2_Init+0xa4>)
 8001714:	f04f 32ff 	mov.w	r2, #4294967295
 8001718:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171a:	4b1a      	ldr	r3, [pc, #104]	@ (8001784 <MX_TIM2_Init+0xa4>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001720:	4b18      	ldr	r3, [pc, #96]	@ (8001784 <MX_TIM2_Init+0xa4>)
 8001722:	2200      	movs	r2, #0
 8001724:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001726:	2301      	movs	r3, #1
 8001728:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800172e:	2301      	movs	r3, #1
 8001730:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800173a:	2300      	movs	r3, #0
 800173c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800173e:	2301      	movs	r3, #1
 8001740:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800174a:	f107 030c 	add.w	r3, r7, #12
 800174e:	4619      	mov	r1, r3
 8001750:	480c      	ldr	r0, [pc, #48]	@ (8001784 <MX_TIM2_Init+0xa4>)
 8001752:	f00a fe17 	bl	800c384 <HAL_TIM_Encoder_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800175c:	f000 fcda 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001760:	2300      	movs	r3, #0
 8001762:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001768:	463b      	mov	r3, r7
 800176a:	4619      	mov	r1, r3
 800176c:	4805      	ldr	r0, [pc, #20]	@ (8001784 <MX_TIM2_Init+0xa4>)
 800176e:	f00b fe09 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001778:	f000 fccc 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	3730      	adds	r7, #48	@ 0x30
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	24020e7c 	.word	0x24020e7c

08001788 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08c      	sub	sp, #48	@ 0x30
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800178e:	f107 030c 	add.w	r3, r7, #12
 8001792:	2224      	movs	r2, #36	@ 0x24
 8001794:	2100      	movs	r1, #0
 8001796:	4618      	mov	r0, r3
 8001798:	f00d fca1 	bl	800f0de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800179c:	463b      	mov	r3, r7
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017a6:	4b21      	ldr	r3, [pc, #132]	@ (800182c <MX_TIM3_Init+0xa4>)
 80017a8:	4a21      	ldr	r2, [pc, #132]	@ (8001830 <MX_TIM3_Init+0xa8>)
 80017aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017ac:	4b1f      	ldr	r3, [pc, #124]	@ (800182c <MX_TIM3_Init+0xa4>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b2:	4b1e      	ldr	r3, [pc, #120]	@ (800182c <MX_TIM3_Init+0xa4>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017b8:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <MX_TIM3_Init+0xa4>)
 80017ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c0:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <MX_TIM3_Init+0xa4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c6:	4b19      	ldr	r3, [pc, #100]	@ (800182c <MX_TIM3_Init+0xa4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80017cc:	2301      	movs	r3, #1
 80017ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017d0:	2300      	movs	r3, #0
 80017d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017d4:	2301      	movs	r3, #1
 80017d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017d8:	2300      	movs	r3, #0
 80017da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017e0:	2300      	movs	r3, #0
 80017e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017e4:	2301      	movs	r3, #1
 80017e6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017e8:	2300      	movs	r3, #0
 80017ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	4619      	mov	r1, r3
 80017f6:	480d      	ldr	r0, [pc, #52]	@ (800182c <MX_TIM3_Init+0xa4>)
 80017f8:	f00a fdc4 	bl	800c384 <HAL_TIM_Encoder_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001802:	f000 fc87 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800180e:	463b      	mov	r3, r7
 8001810:	4619      	mov	r1, r3
 8001812:	4806      	ldr	r0, [pc, #24]	@ (800182c <MX_TIM3_Init+0xa4>)
 8001814:	f00b fdb6 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800181e:	f000 fc79 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001822:	bf00      	nop
 8001824:	3730      	adds	r7, #48	@ 0x30
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	24020ec8 	.word	0x24020ec8
 8001830:	40000400 	.word	0x40000400

08001834 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08c      	sub	sp, #48	@ 0x30
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800183a:	f107 030c 	add.w	r3, r7, #12
 800183e:	2224      	movs	r2, #36	@ 0x24
 8001840:	2100      	movs	r1, #0
 8001842:	4618      	mov	r0, r3
 8001844:	f00d fc4b 	bl	800f0de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001848:	463b      	mov	r3, r7
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001852:	4b21      	ldr	r3, [pc, #132]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 8001854:	4a21      	ldr	r2, [pc, #132]	@ (80018dc <MX_TIM4_Init+0xa8>)
 8001856:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001858:	4b1f      	ldr	r3, [pc, #124]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 800185a:	2200      	movs	r2, #0
 800185c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185e:	4b1e      	ldr	r3, [pc, #120]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001864:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 8001866:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800186a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800186c:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 800186e:	2200      	movs	r2, #0
 8001870:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001872:	4b19      	ldr	r3, [pc, #100]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001878:	2301      	movs	r3, #1
 800187a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001880:	2301      	movs	r3, #1
 8001882:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001884:	2300      	movs	r3, #0
 8001886:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800188c:	2300      	movs	r3, #0
 800188e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001890:	2301      	movs	r3, #1
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001894:	2300      	movs	r3, #0
 8001896:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001898:	2300      	movs	r3, #0
 800189a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800189c:	f107 030c 	add.w	r3, r7, #12
 80018a0:	4619      	mov	r1, r3
 80018a2:	480d      	ldr	r0, [pc, #52]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 80018a4:	f00a fd6e 	bl	800c384 <HAL_TIM_Encoder_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80018ae:	f000 fc31 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018ba:	463b      	mov	r3, r7
 80018bc:	4619      	mov	r1, r3
 80018be:	4806      	ldr	r0, [pc, #24]	@ (80018d8 <MX_TIM4_Init+0xa4>)
 80018c0:	f00b fd60 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80018ca:	f000 fc23 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018ce:	bf00      	nop
 80018d0:	3730      	adds	r7, #48	@ 0x30
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	24020f14 	.word	0x24020f14
 80018dc:	40000800 	.word	0x40000800

080018e0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08c      	sub	sp, #48	@ 0x30
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	2224      	movs	r2, #36	@ 0x24
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f00d fbf5 	bl	800f0de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f4:	463b      	mov	r3, r7
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80018fe:	4b21      	ldr	r3, [pc, #132]	@ (8001984 <MX_TIM5_Init+0xa4>)
 8001900:	4a21      	ldr	r2, [pc, #132]	@ (8001988 <MX_TIM5_Init+0xa8>)
 8001902:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001904:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <MX_TIM5_Init+0xa4>)
 8001906:	2200      	movs	r2, #0
 8001908:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190a:	4b1e      	ldr	r3, [pc, #120]	@ (8001984 <MX_TIM5_Init+0xa4>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <MX_TIM5_Init+0xa4>)
 8001912:	f04f 32ff 	mov.w	r2, #4294967295
 8001916:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001918:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <MX_TIM5_Init+0xa4>)
 800191a:	2200      	movs	r2, #0
 800191c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191e:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <MX_TIM5_Init+0xa4>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001924:	2301      	movs	r3, #1
 8001926:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001928:	2300      	movs	r3, #0
 800192a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800192c:	2301      	movs	r3, #1
 800192e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001930:	2300      	movs	r3, #0
 8001932:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800193c:	2301      	movs	r3, #1
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001940:	2300      	movs	r3, #0
 8001942:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	4619      	mov	r1, r3
 800194e:	480d      	ldr	r0, [pc, #52]	@ (8001984 <MX_TIM5_Init+0xa4>)
 8001950:	f00a fd18 	bl	800c384 <HAL_TIM_Encoder_Init>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800195a:	f000 fbdb 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800195e:	2300      	movs	r3, #0
 8001960:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001966:	463b      	mov	r3, r7
 8001968:	4619      	mov	r1, r3
 800196a:	4806      	ldr	r0, [pc, #24]	@ (8001984 <MX_TIM5_Init+0xa4>)
 800196c:	f00b fd0a 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001976:	f000 fbcd 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	3730      	adds	r7, #48	@ 0x30
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	24020f60 	.word	0x24020f60
 8001988:	40000c00 	.word	0x40000c00

0800198c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001992:	1d3b      	adds	r3, r7, #4
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800199c:	4b14      	ldr	r3, [pc, #80]	@ (80019f0 <MX_TIM6_Init+0x64>)
 800199e:	4a15      	ldr	r2, [pc, #84]	@ (80019f4 <MX_TIM6_Init+0x68>)
 80019a0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 239;
 80019a2:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <MX_TIM6_Init+0x64>)
 80019a4:	22ef      	movs	r2, #239	@ 0xef
 80019a6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a8:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <MX_TIM6_Init+0x64>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80019ae:	4b10      	ldr	r3, [pc, #64]	@ (80019f0 <MX_TIM6_Init+0x64>)
 80019b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019b4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <MX_TIM6_Init+0x64>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80019bc:	480c      	ldr	r0, [pc, #48]	@ (80019f0 <MX_TIM6_Init+0x64>)
 80019be:	f00a fbce 	bl	800c15e <HAL_TIM_Base_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80019c8:	f000 fba4 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019cc:	2300      	movs	r3, #0
 80019ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	@ (80019f0 <MX_TIM6_Init+0x64>)
 80019da:	f00b fcd3 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80019e4:	f000 fb96 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	24020fac 	.word	0x24020fac
 80019f4:	40001000 	.word	0x40001000

080019f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001a08:	4b14      	ldr	r3, [pc, #80]	@ (8001a5c <MX_TIM7_Init+0x64>)
 8001a0a:	4a15      	ldr	r2, [pc, #84]	@ (8001a60 <MX_TIM7_Init+0x68>)
 8001a0c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 239;
 8001a0e:	4b13      	ldr	r3, [pc, #76]	@ (8001a5c <MX_TIM7_Init+0x64>)
 8001a10:	22ef      	movs	r2, #239	@ 0xef
 8001a12:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a14:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <MX_TIM7_Init+0x64>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <MX_TIM7_Init+0x64>)
 8001a1c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a20:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a22:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <MX_TIM7_Init+0x64>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001a28:	480c      	ldr	r0, [pc, #48]	@ (8001a5c <MX_TIM7_Init+0x64>)
 8001a2a:	f00a fb98 	bl	800c15e <HAL_TIM_Base_Init>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001a34:	f000 fb6e 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001a40:	1d3b      	adds	r3, r7, #4
 8001a42:	4619      	mov	r1, r3
 8001a44:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <MX_TIM7_Init+0x64>)
 8001a46:	f00b fc9d 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001a50:	f000 fb60 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	24020ff8 	.word	0x24020ff8
 8001a60:	40001400 	.word	0x40001400

08001a64 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b08c      	sub	sp, #48	@ 0x30
 8001a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a6a:	f107 030c 	add.w	r3, r7, #12
 8001a6e:	2224      	movs	r2, #36	@ 0x24
 8001a70:	2100      	movs	r1, #0
 8001a72:	4618      	mov	r0, r3
 8001a74:	f00d fb33 	bl	800f0de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a78:	463b      	mov	r3, r7
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001a82:	4b23      	ldr	r3, [pc, #140]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001a84:	4a23      	ldr	r2, [pc, #140]	@ (8001b14 <MX_TIM8_Init+0xb0>)
 8001a86:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001a88:	4b21      	ldr	r3, [pc, #132]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8e:	4b20      	ldr	r3, [pc, #128]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001a94:	4b1e      	ldr	r3, [pc, #120]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001a96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a9a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b19      	ldr	r3, [pc, #100]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001ad2:	f107 030c 	add.w	r3, r7, #12
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	480d      	ldr	r0, [pc, #52]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001ada:	f00a fc53 	bl	800c384 <HAL_TIM_Encoder_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001ae4:	f000 fb16 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001aec:	2300      	movs	r3, #0
 8001aee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001af4:	463b      	mov	r3, r7
 8001af6:	4619      	mov	r1, r3
 8001af8:	4805      	ldr	r0, [pc, #20]	@ (8001b10 <MX_TIM8_Init+0xac>)
 8001afa:	f00b fc43 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001b04:	f000 fb06 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001b08:	bf00      	nop
 8001b0a:	3730      	adds	r7, #48	@ 0x30
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	24021044 	.word	0x24021044
 8001b14:	40010400 	.word	0x40010400

08001b18 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b09a      	sub	sp, #104	@ 0x68
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b1e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
 8001b2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b2c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b38:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
 8001b48:	615a      	str	r2, [r3, #20]
 8001b4a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	222c      	movs	r2, #44	@ 0x2c
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f00d fac3 	bl	800f0de <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001b58:	4b43      	ldr	r3, [pc, #268]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b5a:	4a44      	ldr	r2, [pc, #272]	@ (8001c6c <MX_TIM15_Init+0x154>)
 8001b5c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 239;
 8001b5e:	4b42      	ldr	r3, [pc, #264]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b60:	22ef      	movs	r2, #239	@ 0xef
 8001b62:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b64:	4b40      	ldr	r3, [pc, #256]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 8001b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b70:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b72:	4b3d      	ldr	r3, [pc, #244]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001b78:	4b3b      	ldr	r3, [pc, #236]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001b84:	4838      	ldr	r0, [pc, #224]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001b86:	f00a faea 	bl	800c15e <HAL_TIM_Base_Init>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8001b90:	f000 fac0 	bl	8002114 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b98:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001b9a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4831      	ldr	r0, [pc, #196]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001ba2:	f00a feb1 	bl	800c908 <HAL_TIM_ConfigClockSource>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8001bac:	f000 fab2 	bl	8002114 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001bb0:	482d      	ldr	r0, [pc, #180]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001bb2:	f00a fb2b 	bl	800c20c <HAL_TIM_PWM_Init>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8001bbc:	f000 faaa 	bl	8002114 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim15, TIM_OPMODE_SINGLE) != HAL_OK)
 8001bc0:	2108      	movs	r1, #8
 8001bc2:	4829      	ldr	r0, [pc, #164]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001bc4:	f00a fb83 	bl	800c2ce <HAL_TIM_OnePulse_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM15_Init+0xba>
  {
    Error_Handler();
 8001bce:	f000 faa1 	bl	8002114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001bd6:	2380      	movs	r3, #128	@ 0x80
 8001bd8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001bda:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001bde:	4619      	mov	r1, r3
 8001be0:	4821      	ldr	r0, [pc, #132]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001be2:	f00b fbcf 	bl	800d384 <HAL_TIMEx_MasterConfigSynchronization>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001bec:	f000 fa92 	bl	8002114 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf0:	2360      	movs	r3, #96	@ 0x60
 8001bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 100;
 8001bf4:	2364      	movs	r3, #100	@ 0x64
 8001bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c04:	2300      	movs	r3, #0
 8001c06:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c10:	2200      	movs	r2, #0
 8001c12:	4619      	mov	r1, r3
 8001c14:	4814      	ldr	r0, [pc, #80]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001c16:	f00a fd63 	bl	800c6e0 <HAL_TIM_PWM_ConfigChannel>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM15_Init+0x10c>
  {
    Error_Handler();
 8001c20:	f000 fa78 	bl	8002114 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001c46:	1d3b      	adds	r3, r7, #4
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4807      	ldr	r0, [pc, #28]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001c4c:	f00b fc28 	bl	800d4a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM15_Init+0x142>
  {
    Error_Handler();
 8001c56:	f000 fa5d 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001c5a:	4803      	ldr	r0, [pc, #12]	@ (8001c68 <MX_TIM15_Init+0x150>)
 8001c5c:	f001 f948 	bl	8002ef0 <HAL_TIM_MspPostInit>

}
 8001c60:	bf00      	nop
 8001c62:	3768      	adds	r7, #104	@ 0x68
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	24021090 	.word	0x24021090
 8001c6c:	40014000 	.word	0x40014000

08001c70 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c74:	4b24      	ldr	r3, [pc, #144]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001c76:	4a25      	ldr	r2, [pc, #148]	@ (8001d0c <MX_USART1_UART_Init+0x9c>)
 8001c78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c7a:	4b23      	ldr	r3, [pc, #140]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001c7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c82:	4b21      	ldr	r3, [pc, #132]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c88:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c94:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001c96:	220c      	movs	r2, #12
 8001c98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ca0:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ca6:	4b18      	ldr	r3, [pc, #96]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cac:	4b16      	ldr	r3, [pc, #88]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cb2:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001cb8:	2300      	movs	r3, #0
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4812      	ldr	r0, [pc, #72]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001cc0:	f00c fcf0 	bl	800e6a4 <HAL_RS485Ex_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 8001cca:	f000 fa23 	bl	8002114 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cce:	2100      	movs	r1, #0
 8001cd0:	480d      	ldr	r0, [pc, #52]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001cd2:	f00c fd8a 	bl	800e7ea <HAL_UARTEx_SetTxFifoThreshold>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
 8001cdc:	f000 fa1a 	bl	8002114 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4809      	ldr	r0, [pc, #36]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001ce4:	f00c fdbf 	bl	800e866 <HAL_UARTEx_SetRxFifoThreshold>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_USART1_UART_Init+0x82>
  {
    Error_Handler();
 8001cee:	f000 fa11 	bl	8002114 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001cf2:	4805      	ldr	r0, [pc, #20]	@ (8001d08 <MX_USART1_UART_Init+0x98>)
 8001cf4:	f00c fd40 	bl	800e778 <HAL_UARTEx_DisableFifoMode>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_USART1_UART_Init+0x92>
  {
    Error_Handler();
 8001cfe:	f000 fa09 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	240210dc 	.word	0x240210dc
 8001d0c:	40011000 	.word	0x40011000

08001d10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d14:	4b22      	ldr	r3, [pc, #136]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d16:	4a23      	ldr	r2, [pc, #140]	@ (8001da4 <MX_USART2_UART_Init+0x94>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d1a:	4b21      	ldr	r3, [pc, #132]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b1f      	ldr	r3, [pc, #124]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b1a      	ldr	r3, [pc, #104]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d52:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d58:	4811      	ldr	r0, [pc, #68]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d5a:	f00b fc3d 	bl	800d5d8 <HAL_UART_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001d64:	f000 f9d6 	bl	8002114 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d68:	2100      	movs	r1, #0
 8001d6a:	480d      	ldr	r0, [pc, #52]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d6c:	f00c fd3d 	bl	800e7ea <HAL_UARTEx_SetTxFifoThreshold>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001d76:	f000 f9cd 	bl	8002114 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4808      	ldr	r0, [pc, #32]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d7e:	f00c fd72 	bl	800e866 <HAL_UARTEx_SetRxFifoThreshold>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001d88:	f000 f9c4 	bl	8002114 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d8c:	4804      	ldr	r0, [pc, #16]	@ (8001da0 <MX_USART2_UART_Init+0x90>)
 8001d8e:	f00c fcf3 	bl	800e778 <HAL_UARTEx_DisableFifoMode>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001d98:	f000 f9bc 	bl	8002114 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	24021170 	.word	0x24021170
 8001da4:	40004400 	.word	0x40004400

08001da8 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 8001dae:	4b0d      	ldr	r3, [pc, #52]	@ (8001de4 <MX_BDMA_Init+0x3c>)
 8001db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001db4:	4a0b      	ldr	r2, [pc, #44]	@ (8001de4 <MX_BDMA_Init+0x3c>)
 8001db6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dbe:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <MX_BDMA_Init+0x3c>)
 8001dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2100      	movs	r1, #0
 8001dd0:	2081      	movs	r0, #129	@ 0x81
 8001dd2:	f003 f84a 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8001dd6:	2081      	movs	r0, #129	@ 0x81
 8001dd8:	f003 f861 	bl	8004e9e <HAL_NVIC_EnableIRQ>

}
 8001ddc:	bf00      	nop
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	58024400 	.word	0x58024400

08001de8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dee:	4b21      	ldr	r3, [pc, #132]	@ (8001e74 <MX_DMA_Init+0x8c>)
 8001df0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001df4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e74 <MX_DMA_Init+0x8c>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <MX_DMA_Init+0x8c>)
 8001e00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2100      	movs	r1, #0
 8001e10:	200b      	movs	r0, #11
 8001e12:	f003 f82a 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001e16:	200b      	movs	r0, #11
 8001e18:	f003 f841 	bl	8004e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2100      	movs	r1, #0
 8001e20:	200c      	movs	r0, #12
 8001e22:	f003 f822 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e26:	200c      	movs	r0, #12
 8001e28:	f003 f839 	bl	8004e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	200d      	movs	r0, #13
 8001e32:	f003 f81a 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001e36:	200d      	movs	r0, #13
 8001e38:	f003 f831 	bl	8004e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2100      	movs	r1, #0
 8001e40:	200e      	movs	r0, #14
 8001e42:	f003 f812 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e46:	200e      	movs	r0, #14
 8001e48:	f003 f829 	bl	8004e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2100      	movs	r1, #0
 8001e50:	200f      	movs	r0, #15
 8001e52:	f003 f80a 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001e56:	200f      	movs	r0, #15
 8001e58:	f003 f821 	bl	8004e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2100      	movs	r1, #0
 8001e60:	2010      	movs	r0, #16
 8001e62:	f003 f802 	bl	8004e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001e66:	2010      	movs	r0, #16
 8001e68:	f003 f819 	bl	8004e9e <HAL_NVIC_EnableIRQ>

}
 8001e6c:	bf00      	nop
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	58024400 	.word	0x58024400

08001e78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08c      	sub	sp, #48	@ 0x30
 8001e7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7e:	f107 031c 	add.w	r3, r7, #28
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	605a      	str	r2, [r3, #4]
 8001e88:	609a      	str	r2, [r3, #8]
 8001e8a:	60da      	str	r2, [r3, #12]
 8001e8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e8e:	4b6f      	ldr	r3, [pc, #444]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001e90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e94:	4a6d      	ldr	r2, [pc, #436]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001e96:	f043 0310 	orr.w	r3, r3, #16
 8001e9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e9e:	4b6b      	ldr	r3, [pc, #428]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea4:	f003 0310 	and.w	r3, r3, #16
 8001ea8:	61bb      	str	r3, [r7, #24]
 8001eaa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eac:	4b67      	ldr	r3, [pc, #412]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eb2:	4a66      	ldr	r2, [pc, #408]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ebc:	4b63      	ldr	r3, [pc, #396]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eca:	4b60      	ldr	r3, [pc, #384]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ed0:	4a5e      	ldr	r2, [pc, #376]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eda:	4b5c      	ldr	r3, [pc, #368]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001edc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ee8:	4b58      	ldr	r3, [pc, #352]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eee:	4a57      	ldr	r2, [pc, #348]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001ef0:	f043 0308 	orr.w	r3, r3, #8
 8001ef4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ef8:	4b54      	ldr	r3, [pc, #336]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efe:	f003 0308 	and.w	r3, r3, #8
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f06:	4b51      	ldr	r3, [pc, #324]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f0c:	4a4f      	ldr	r2, [pc, #316]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001f0e:	f043 0304 	orr.w	r3, r3, #4
 8001f12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f16:	4b4d      	ldr	r3, [pc, #308]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f24:	4b49      	ldr	r3, [pc, #292]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f2a:	4a48      	ldr	r2, [pc, #288]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001f2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f34:	4b45      	ldr	r3, [pc, #276]	@ (800204c <MX_GPIO_Init+0x1d4>)
 8001f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OT_LD1_GPIO_Port, OT_LD1_Pin, GPIO_PIN_SET);
 8001f42:	2201      	movs	r2, #1
 8001f44:	2102      	movs	r1, #2
 8001f46:	4842      	ldr	r0, [pc, #264]	@ (8002050 <MX_GPIO_Init+0x1d8>)
 8001f48:	f005 fc70 	bl	800782c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OT_LD2_GPIO_Port, OT_LD2_Pin, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f52:	4840      	ldr	r0, [pc, #256]	@ (8002054 <MX_GPIO_Init+0x1dc>)
 8001f54:	f005 fc6a 	bl	800782c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OT_SPI3_NCS2_Pin|OT_SPI3_NCS1_Pin|OT_SPI2_NCS2_Pin|OT_SPI2_NCS1_Pin, GPIO_PIN_SET);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 8001f5e:	483e      	ldr	r0, [pc, #248]	@ (8002058 <MX_GPIO_Init+0x1e0>)
 8001f60:	f005 fc64 	bl	800782c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OT_SPI1_NCS2_Pin|OT_SPI1_NCS1_Pin, GPIO_PIN_SET);
 8001f64:	2201      	movs	r2, #1
 8001f66:	f44f 4188 	mov.w	r1, #17408	@ 0x4400
 8001f6a:	4839      	ldr	r0, [pc, #228]	@ (8002050 <MX_GPIO_Init+0x1d8>)
 8001f6c:	f005 fc5e 	bl	800782c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OT_LD1_Pin OT_SPI1_NCS2_Pin OT_SPI1_NCS1_Pin */
  GPIO_InitStruct.Pin = OT_LD1_Pin|OT_SPI1_NCS2_Pin|OT_SPI1_NCS1_Pin;
 8001f70:	f244 4302 	movw	r3, #17410	@ 0x4402
 8001f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f76:	2301      	movs	r3, #1
 8001f78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f82:	f107 031c 	add.w	r3, r7, #28
 8001f86:	4619      	mov	r1, r3
 8001f88:	4831      	ldr	r0, [pc, #196]	@ (8002050 <MX_GPIO_Init+0x1d8>)
 8001f8a:	f005 fa87 	bl	800749c <HAL_GPIO_Init>

  /*Configure GPIO pin : OT_LD2_Pin */
  GPIO_InitStruct.Pin = OT_LD2_Pin;
 8001f8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f94:	2301      	movs	r3, #1
 8001f96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OT_LD2_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 031c 	add.w	r3, r7, #28
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	482b      	ldr	r0, [pc, #172]	@ (8002054 <MX_GPIO_Init+0x1dc>)
 8001fa8:	f005 fa78 	bl	800749c <HAL_GPIO_Init>

  /*Configure GPIO pins : OT_SPI3_NCS2_Pin OT_SPI3_NCS1_Pin OT_SPI2_NCS2_Pin OT_SPI2_NCS1_Pin */
  GPIO_InitStruct.Pin = OT_SPI3_NCS2_Pin|OT_SPI3_NCS1_Pin|OT_SPI2_NCS2_Pin|OT_SPI2_NCS1_Pin;
 8001fac:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 8001fb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fbe:	f107 031c 	add.w	r3, r7, #28
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4824      	ldr	r0, [pc, #144]	@ (8002058 <MX_GPIO_Init+0x1e0>)
 8001fc6:	f005 fa69 	bl	800749c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 IN_ENC5_Z_Pin IN_ENC1_Z_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|IN_ENC5_Z_Pin|IN_ENC1_Z_Pin;
 8001fca:	f44f 530c 	mov.w	r3, #8960	@ 0x2300
 8001fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd8:	f107 031c 	add.w	r3, r7, #28
 8001fdc:	4619      	mov	r1, r3
 8001fde:	481c      	ldr	r0, [pc, #112]	@ (8002050 <MX_GPIO_Init+0x1d8>)
 8001fe0:	f005 fa5c 	bl	800749c <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_ENC4_Z_Pin */
  GPIO_InitStruct.Pin = IN_ENC4_Z_Pin;
 8001fe4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IN_ENC4_Z_GPIO_Port, &GPIO_InitStruct);
 8001ff2:	f107 031c 	add.w	r3, r7, #28
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4817      	ldr	r0, [pc, #92]	@ (8002058 <MX_GPIO_Init+0x1e0>)
 8001ffa:	f005 fa4f 	bl	800749c <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_ENC3_Z_Pin IN_ENC2_Z_Pin */
  GPIO_InitStruct.Pin = IN_ENC3_Z_Pin|IN_ENC2_Z_Pin;
 8001ffe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002002:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002004:	2300      	movs	r3, #0
 8002006:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200c:	f107 031c 	add.w	r3, r7, #28
 8002010:	4619      	mov	r1, r3
 8002012:	4812      	ldr	r0, [pc, #72]	@ (800205c <MX_GPIO_Init+0x1e4>)
 8002014:	f005 fa42 	bl	800749c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Initialize ADS8638 AL_PD pin (PC9) */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002018:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800201c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800201e:	2301      	movs	r3, #1
 8002020:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002026:	2300      	movs	r3, #0
 8002028:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800202a:	f107 031c 	add.w	r3, r7, #28
 800202e:	4619      	mov	r1, r3
 8002030:	4808      	ldr	r0, [pc, #32]	@ (8002054 <MX_GPIO_Init+0x1dc>)
 8002032:	f005 fa33 	bl	800749c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);  // AL_PD must be HIGH for ADS8638
 8002036:	2201      	movs	r2, #1
 8002038:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800203c:	4805      	ldr	r0, [pc, #20]	@ (8002054 <MX_GPIO_Init+0x1dc>)
 800203e:	f005 fbf5 	bl	800782c <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002042:	bf00      	nop
 8002044:	3730      	adds	r7, #48	@ 0x30
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	58024400 	.word	0x58024400
 8002050:	58020c00 	.word	0x58020c00
 8002054:	58020800 	.word	0x58020800
 8002058:	58021000 	.word	0x58021000
 800205c:	58020400 	.word	0x58020400

08002060 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002066:	463b      	mov	r3, r7
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002072:	f002 ff2f 	bl	8004ed4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002076:	2301      	movs	r3, #1
 8002078:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800207a:	2300      	movs	r3, #0
 800207c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800207e:	2300      	movs	r3, #0
 8002080:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002082:	231f      	movs	r3, #31
 8002084:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002086:	2387      	movs	r3, #135	@ 0x87
 8002088:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800208a:	2300      	movs	r3, #0
 800208c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800208e:	2300      	movs	r3, #0
 8002090:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002092:	2301      	movs	r3, #1
 8002094:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002096:	2301      	movs	r3, #1
 8002098:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800209a:	2300      	movs	r3, #0
 800209c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800209e:	2300      	movs	r3, #0
 80020a0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80020a2:	463b      	mov	r3, r7
 80020a4:	4618      	mov	r0, r3
 80020a6:	f002 ff4d 	bl	8004f44 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80020aa:	2301      	movs	r3, #1
 80020ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80020ae:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80020b2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80020b4:	2312      	movs	r3, #18
 80020b6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80020bc:	2303      	movs	r3, #3
 80020be:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80020c4:	2301      	movs	r3, #1
 80020c6:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80020c8:	2301      	movs	r3, #1
 80020ca:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80020cc:	463b      	mov	r3, r7
 80020ce:	4618      	mov	r0, r3
 80020d0:	f002 ff38 	bl	8004f44 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80020d4:	2302      	movs	r3, #2
 80020d6:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 80020d8:	2310      	movs	r3, #16
 80020da:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80020dc:	2301      	movs	r3, #1
 80020de:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80020e0:	2300      	movs	r3, #0
 80020e2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80020e8:	463b      	mov	r3, r7
 80020ea:	4618      	mov	r0, r3
 80020ec:	f002 ff2a 	bl	8004f44 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 80020f0:	2303      	movs	r3, #3
 80020f2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x38000000;
 80020f4:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 80020f8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 80020fa:	230f      	movs	r3, #15
 80020fc:	723b      	strb	r3, [r7, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80020fe:	463b      	mov	r3, r7
 8002100:	4618      	mov	r0, r3
 8002102:	f002 ff1f 	bl	8004f44 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002106:	2004      	movs	r0, #4
 8002108:	f002 fefc 	bl	8004f04 <HAL_MPU_Enable>

}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002118:	b672      	cpsid	i
}
 800211a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800211c:	bf00      	nop
 800211e:	e7fd      	b.n	800211c <Error_Handler+0x8>

08002120 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002126:	4b0a      	ldr	r3, [pc, #40]	@ (8002150 <HAL_MspInit+0x30>)
 8002128:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800212c:	4a08      	ldr	r2, [pc, #32]	@ (8002150 <HAL_MspInit+0x30>)
 800212e:	f043 0302 	orr.w	r3, r3, #2
 8002132:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002136:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <HAL_MspInit+0x30>)
 8002138:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	58024400 	.word	0x58024400

08002154 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b090      	sub	sp, #64	@ 0x40
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a91      	ldr	r2, [pc, #580]	@ (80023b8 <HAL_ADC_MspInit+0x264>)
 8002172:	4293      	cmp	r3, r2
 8002174:	f040 809a 	bne.w	80022ac <HAL_ADC_MspInit+0x158>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002178:	4b90      	ldr	r3, [pc, #576]	@ (80023bc <HAL_ADC_MspInit+0x268>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	3301      	adds	r3, #1
 800217e:	4a8f      	ldr	r2, [pc, #572]	@ (80023bc <HAL_ADC_MspInit+0x268>)
 8002180:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002182:	4b8e      	ldr	r3, [pc, #568]	@ (80023bc <HAL_ADC_MspInit+0x268>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d10e      	bne.n	80021a8 <HAL_ADC_MspInit+0x54>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800218a:	4b8d      	ldr	r3, [pc, #564]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 800218c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002190:	4a8b      	ldr	r2, [pc, #556]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 8002192:	f043 0320 	orr.w	r3, r3, #32
 8002196:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800219a:	4b89      	ldr	r3, [pc, #548]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 800219c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80021a0:	f003 0320 	and.w	r3, r3, #32
 80021a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a8:	4b85      	ldr	r3, [pc, #532]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ae:	4a84      	ldr	r2, [pc, #528]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021b0:	f043 0304 	orr.w	r3, r3, #4
 80021b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021b8:	4b81      	ldr	r3, [pc, #516]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80021c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	4b7e      	ldr	r3, [pc, #504]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021cc:	4a7c      	ldr	r2, [pc, #496]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021d6:	4b7a      	ldr	r3, [pc, #488]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	623b      	str	r3, [r7, #32]
 80021e2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e4:	4b76      	ldr	r3, [pc, #472]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ea:	4a75      	ldr	r2, [pc, #468]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021ec:	f043 0302 	orr.w	r3, r3, #2
 80021f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021f4:	4b72      	ldr	r3, [pc, #456]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80021f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	61fb      	str	r3, [r7, #28]
 8002200:	69fb      	ldr	r3, [r7, #28]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PA7     ------> ADC1_INP7
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002202:	2330      	movs	r3, #48	@ 0x30
 8002204:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002206:	2303      	movs	r3, #3
 8002208:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800220e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002212:	4619      	mov	r1, r3
 8002214:	486b      	ldr	r0, [pc, #428]	@ (80023c4 <HAL_ADC_MspInit+0x270>)
 8002216:	f005 f941 	bl	800749c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800221a:	2380      	movs	r3, #128	@ 0x80
 800221c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800221e:	2303      	movs	r3, #3
 8002220:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002226:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800222a:	4619      	mov	r1, r3
 800222c:	4866      	ldr	r0, [pc, #408]	@ (80023c8 <HAL_ADC_MspInit+0x274>)
 800222e:	f005 f935 	bl	800749c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002232:	2302      	movs	r3, #2
 8002234:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002236:	2303      	movs	r3, #3
 8002238:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002242:	4619      	mov	r1, r3
 8002244:	4861      	ldr	r0, [pc, #388]	@ (80023cc <HAL_ADC_MspInit+0x278>)
 8002246:	f005 f929 	bl	800749c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800224a:	4b61      	ldr	r3, [pc, #388]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 800224c:	4a61      	ldr	r2, [pc, #388]	@ (80023d4 <HAL_ADC_MspInit+0x280>)
 800224e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002250:	4b5f      	ldr	r3, [pc, #380]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 8002252:	2209      	movs	r2, #9
 8002254:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002256:	4b5e      	ldr	r3, [pc, #376]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 8002258:	2200      	movs	r2, #0
 800225a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800225c:	4b5c      	ldr	r3, [pc, #368]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 800225e:	2200      	movs	r2, #0
 8002260:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002262:	4b5b      	ldr	r3, [pc, #364]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 8002264:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002268:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800226a:	4b59      	ldr	r3, [pc, #356]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 800226c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002270:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002272:	4b57      	ldr	r3, [pc, #348]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 8002274:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002278:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800227a:	4b55      	ldr	r3, [pc, #340]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 800227c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002280:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002282:	4b53      	ldr	r3, [pc, #332]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 8002284:	2200      	movs	r2, #0
 8002286:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002288:	4b51      	ldr	r3, [pc, #324]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 800228a:	2200      	movs	r2, #0
 800228c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800228e:	4850      	ldr	r0, [pc, #320]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 8002290:	f002 fe98 	bl	8004fc4 <HAL_DMA_Init>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_ADC_MspInit+0x14a>
    {
      Error_Handler();
 800229a:	f7ff ff3b 	bl	8002114 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a4b      	ldr	r2, [pc, #300]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 80022a2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80022a4:	4a4a      	ldr	r2, [pc, #296]	@ (80023d0 <HAL_ADC_MspInit+0x27c>)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 80022aa:	e103      	b.n	80024b4 <HAL_ADC_MspInit+0x360>
  else if(hadc->Instance==ADC2)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a49      	ldr	r2, [pc, #292]	@ (80023d8 <HAL_ADC_MspInit+0x284>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	f040 8096 	bne.w	80023e4 <HAL_ADC_MspInit+0x290>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80022b8:	4b40      	ldr	r3, [pc, #256]	@ (80023bc <HAL_ADC_MspInit+0x268>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	3301      	adds	r3, #1
 80022be:	4a3f      	ldr	r2, [pc, #252]	@ (80023bc <HAL_ADC_MspInit+0x268>)
 80022c0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80022c2:	4b3e      	ldr	r3, [pc, #248]	@ (80023bc <HAL_ADC_MspInit+0x268>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d10e      	bne.n	80022e8 <HAL_ADC_MspInit+0x194>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80022ca:	4b3d      	ldr	r3, [pc, #244]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80022cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80022d0:	4a3b      	ldr	r2, [pc, #236]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80022d2:	f043 0320 	orr.w	r3, r3, #32
 80022d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80022da:	4b39      	ldr	r3, [pc, #228]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80022dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80022e0:	f003 0320 	and.w	r3, r3, #32
 80022e4:	61bb      	str	r3, [r7, #24]
 80022e6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e8:	4b35      	ldr	r3, [pc, #212]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80022ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ee:	4a34      	ldr	r2, [pc, #208]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022f8:	4b31      	ldr	r3, [pc, #196]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 80022fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002306:	4b2e      	ldr	r3, [pc, #184]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 8002308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800230c:	4a2c      	ldr	r2, [pc, #176]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 800230e:	f043 0302 	orr.w	r3, r3, #2
 8002312:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002316:	4b2a      	ldr	r3, [pc, #168]	@ (80023c0 <HAL_ADC_MspInit+0x26c>)
 8002318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800231c:	f003 0302 	and.w	r3, r3, #2
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_2|GPIO_PIN_3;
 8002324:	231c      	movs	r3, #28
 8002326:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002328:	2303      	movs	r3, #3
 800232a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002330:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002334:	4619      	mov	r1, r3
 8002336:	4824      	ldr	r0, [pc, #144]	@ (80023c8 <HAL_ADC_MspInit+0x274>)
 8002338:	f005 f8b0 	bl	800749c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800233c:	2301      	movs	r3, #1
 800233e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002340:	2303      	movs	r3, #3
 8002342:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800234c:	4619      	mov	r1, r3
 800234e:	481f      	ldr	r0, [pc, #124]	@ (80023cc <HAL_ADC_MspInit+0x278>)
 8002350:	f005 f8a4 	bl	800749c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Stream1;
 8002354:	4b21      	ldr	r3, [pc, #132]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 8002356:	4a22      	ldr	r2, [pc, #136]	@ (80023e0 <HAL_ADC_MspInit+0x28c>)
 8002358:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800235a:	4b20      	ldr	r3, [pc, #128]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 800235c:	220a      	movs	r2, #10
 800235e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002360:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002366:	4b1d      	ldr	r3, [pc, #116]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 8002368:	2200      	movs	r2, #0
 800236a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800236c:	4b1b      	ldr	r3, [pc, #108]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 800236e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002372:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002374:	4b19      	ldr	r3, [pc, #100]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 8002376:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800237a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800237c:	4b17      	ldr	r3, [pc, #92]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 800237e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002382:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002384:	4b15      	ldr	r3, [pc, #84]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 8002386:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800238a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800238c:	4b13      	ldr	r3, [pc, #76]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 800238e:	2200      	movs	r2, #0
 8002390:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002392:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 8002394:	2200      	movs	r2, #0
 8002396:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002398:	4810      	ldr	r0, [pc, #64]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 800239a:	f002 fe13 	bl	8004fc4 <HAL_DMA_Init>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <HAL_ADC_MspInit+0x254>
      Error_Handler();
 80023a4:	f7ff feb6 	bl	8002114 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a0c      	ldr	r2, [pc, #48]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 80023ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 80023ae:	4a0b      	ldr	r2, [pc, #44]	@ (80023dc <HAL_ADC_MspInit+0x288>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80023b4:	e07e      	b.n	80024b4 <HAL_ADC_MspInit+0x360>
 80023b6:	bf00      	nop
 80023b8:	40022000 	.word	0x40022000
 80023bc:	24021204 	.word	0x24021204
 80023c0:	58024400 	.word	0x58024400
 80023c4:	58020800 	.word	0x58020800
 80023c8:	58020000 	.word	0x58020000
 80023cc:	58020400 	.word	0x58020400
 80023d0:	24020828 	.word	0x24020828
 80023d4:	40020010 	.word	0x40020010
 80023d8:	40022100 	.word	0x40022100
 80023dc:	240208a0 	.word	0x240208a0
 80023e0:	40020028 	.word	0x40020028
  else if(hadc->Instance==ADC3)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a34      	ldr	r2, [pc, #208]	@ (80024bc <HAL_ADC_MspInit+0x368>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d162      	bne.n	80024b4 <HAL_ADC_MspInit+0x360>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80023ee:	4b34      	ldr	r3, [pc, #208]	@ (80024c0 <HAL_ADC_MspInit+0x36c>)
 80023f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023f4:	4a32      	ldr	r2, [pc, #200]	@ (80024c0 <HAL_ADC_MspInit+0x36c>)
 80023f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023fe:	4b30      	ldr	r3, [pc, #192]	@ (80024c0 <HAL_ADC_MspInit+0x36c>)
 8002400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002404:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800240c:	4b2c      	ldr	r3, [pc, #176]	@ (80024c0 <HAL_ADC_MspInit+0x36c>)
 800240e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002412:	4a2b      	ldr	r2, [pc, #172]	@ (80024c0 <HAL_ADC_MspInit+0x36c>)
 8002414:	f043 0304 	orr.w	r3, r3, #4
 8002418:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800241c:	4b28      	ldr	r3, [pc, #160]	@ (80024c0 <HAL_ADC_MspInit+0x36c>)
 800241e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002422:	f003 0304 	and.w	r3, r3, #4
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800242a:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800242e:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8002432:	f001 fbc9 	bl	8003bc8 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002436:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800243a:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800243e:	f001 fbc3 	bl	8003bc8 <HAL_SYSCFG_AnalogSwitchConfig>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002442:	2303      	movs	r3, #3
 8002444:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002446:	2303      	movs	r3, #3
 8002448:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800244e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002452:	4619      	mov	r1, r3
 8002454:	481b      	ldr	r0, [pc, #108]	@ (80024c4 <HAL_ADC_MspInit+0x370>)
 8002456:	f005 f821 	bl	800749c <HAL_GPIO_Init>
    hdma_adc3.Instance = BDMA_Channel0;
 800245a:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 800245c:	4a1b      	ldr	r2, [pc, #108]	@ (80024cc <HAL_ADC_MspInit+0x378>)
 800245e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = BDMA_REQUEST_ADC3;
 8002460:	4b19      	ldr	r3, [pc, #100]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 8002462:	2211      	movs	r2, #17
 8002464:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002466:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800246c:	4b16      	ldr	r3, [pc, #88]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002472:	4b15      	ldr	r3, [pc, #84]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 8002474:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002478:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800247a:	4b13      	ldr	r3, [pc, #76]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 800247c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002480:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002482:	4b11      	ldr	r3, [pc, #68]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 8002484:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002488:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800248a:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 800248c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002490:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002492:	4b0d      	ldr	r3, [pc, #52]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 8002494:	2200      	movs	r2, #0
 8002496:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002498:	480b      	ldr	r0, [pc, #44]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 800249a:	f002 fd93 	bl	8004fc4 <HAL_DMA_Init>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <HAL_ADC_MspInit+0x354>
      Error_Handler();
 80024a4:	f7ff fe36 	bl	8002114 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a07      	ldr	r2, [pc, #28]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 80024ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 80024ae:	4a06      	ldr	r2, [pc, #24]	@ (80024c8 <HAL_ADC_MspInit+0x374>)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80024b4:	bf00      	nop
 80024b6:	3740      	adds	r7, #64	@ 0x40
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	58026000 	.word	0x58026000
 80024c0:	58024400 	.word	0x58024400
 80024c4:	58020800 	.word	0x58020800
 80024c8:	24020918 	.word	0x24020918
 80024cc:	58025408 	.word	0x58025408

080024d0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	@ 0x28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d8:	f107 0314 	add.w	r3, r7, #20
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a1a      	ldr	r2, [pc, #104]	@ (8002558 <HAL_FDCAN_MspInit+0x88>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d12e      	bne.n	8002550 <HAL_FDCAN_MspInit+0x80>
  {
    /* USER CODE BEGIN FDCAN1_MspInit 0 */

    /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80024f2:	4b1a      	ldr	r3, [pc, #104]	@ (800255c <HAL_FDCAN_MspInit+0x8c>)
 80024f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80024f8:	4a18      	ldr	r2, [pc, #96]	@ (800255c <HAL_FDCAN_MspInit+0x8c>)
 80024fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024fe:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002502:	4b16      	ldr	r3, [pc, #88]	@ (800255c <HAL_FDCAN_MspInit+0x8c>)
 8002504:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250c:	613b      	str	r3, [r7, #16]
 800250e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002510:	4b12      	ldr	r3, [pc, #72]	@ (800255c <HAL_FDCAN_MspInit+0x8c>)
 8002512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002516:	4a11      	ldr	r2, [pc, #68]	@ (800255c <HAL_FDCAN_MspInit+0x8c>)
 8002518:	f043 0302 	orr.w	r3, r3, #2
 800251c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002520:	4b0e      	ldr	r3, [pc, #56]	@ (800255c <HAL_FDCAN_MspInit+0x8c>)
 8002522:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800252e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002534:	2302      	movs	r3, #2
 8002536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253c:	2300      	movs	r3, #0
 800253e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002540:	2309      	movs	r3, #9
 8002542:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002544:	f107 0314 	add.w	r3, r7, #20
 8002548:	4619      	mov	r1, r3
 800254a:	4805      	ldr	r0, [pc, #20]	@ (8002560 <HAL_FDCAN_MspInit+0x90>)
 800254c:	f004 ffa6 	bl	800749c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8002550:	bf00      	nop
 8002552:	3728      	adds	r7, #40	@ 0x28
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	4000a000 	.word	0x4000a000
 800255c:	58024400 	.word	0x58024400
 8002560:	58020400 	.word	0x58020400

08002564 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b0c2      	sub	sp, #264	@ 0x108
 8002568:	af00      	add	r7, sp, #0
 800256a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800256e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002572:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002574:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	609a      	str	r2, [r3, #8]
 8002580:	60da      	str	r2, [r3, #12]
 8002582:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002584:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002588:	22c0      	movs	r2, #192	@ 0xc0
 800258a:	2100      	movs	r1, #0
 800258c:	4618      	mov	r0, r3
 800258e:	f00c fda6 	bl	800f0de <memset>
  if(hspi->Instance==SPI1)
 8002592:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002596:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4aab      	ldr	r2, [pc, #684]	@ (800284c <HAL_SPI_MspInit+0x2e8>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	f040 80dd 	bne.w	8002760 <HAL_SPI_MspInit+0x1fc>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80025a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80025bc:	4618      	mov	r0, r3
 80025be:	f006 f96f 	bl	80088a0 <HAL_RCCEx_PeriphCLKConfig>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <HAL_SPI_MspInit+0x68>
    {
      Error_Handler();
 80025c8:	f7ff fda4 	bl	8002114 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025cc:	4ba0      	ldr	r3, [pc, #640]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80025ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025d2:	4a9f      	ldr	r2, [pc, #636]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80025d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025dc:	4b9c      	ldr	r3, [pc, #624]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80025de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025ea:	4b99      	ldr	r3, [pc, #612]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80025ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025f0:	4a97      	ldr	r2, [pc, #604]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80025f2:	f043 0308 	orr.w	r3, r3, #8
 80025f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025fa:	4b95      	ldr	r3, [pc, #596]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80025fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002608:	4b91      	ldr	r3, [pc, #580]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 800260a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800260e:	4a90      	ldr	r2, [pc, #576]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002618:	4b8d      	ldr	r3, [pc, #564]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 800261a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	627b      	str	r3, [r7, #36]	@ 0x24
 8002624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002626:	2380      	movs	r3, #128	@ 0x80
 8002628:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262c:	2302      	movs	r3, #2
 800262e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	2300      	movs	r3, #0
 8002634:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002638:	2300      	movs	r3, #0
 800263a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800263e:	2305      	movs	r3, #5
 8002640:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002644:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002648:	4619      	mov	r1, r3
 800264a:	4882      	ldr	r0, [pc, #520]	@ (8002854 <HAL_SPI_MspInit+0x2f0>)
 800264c:	f004 ff26 	bl	800749c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002650:	2360      	movs	r3, #96	@ 0x60
 8002652:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002662:	2300      	movs	r3, #0
 8002664:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002668:	2305      	movs	r3, #5
 800266a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800266e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002672:	4619      	mov	r1, r3
 8002674:	4878      	ldr	r0, [pc, #480]	@ (8002858 <HAL_SPI_MspInit+0x2f4>)
 8002676:	f004 ff11 	bl	800749c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream4;
 800267a:	4b78      	ldr	r3, [pc, #480]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 800267c:	4a78      	ldr	r2, [pc, #480]	@ (8002860 <HAL_SPI_MspInit+0x2fc>)
 800267e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002680:	4b76      	ldr	r3, [pc, #472]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 8002682:	2225      	movs	r2, #37	@ 0x25
 8002684:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002686:	4b75      	ldr	r3, [pc, #468]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 8002688:	2200      	movs	r2, #0
 800268a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800268c:	4b73      	ldr	r3, [pc, #460]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 800268e:	2200      	movs	r2, #0
 8002690:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002692:	4b72      	ldr	r3, [pc, #456]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 8002694:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002698:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800269a:	4b70      	ldr	r3, [pc, #448]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 800269c:	2200      	movs	r2, #0
 800269e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026a0:	4b6e      	ldr	r3, [pc, #440]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80026a6:	4b6d      	ldr	r3, [pc, #436]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ac:	4b6b      	ldr	r3, [pc, #428]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026b2:	4b6a      	ldr	r3, [pc, #424]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80026b8:	4868      	ldr	r0, [pc, #416]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 80026ba:	f002 fc83 	bl	8004fc4 <HAL_DMA_Init>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <HAL_SPI_MspInit+0x164>
    {
      Error_Handler();
 80026c4:	f7ff fd26 	bl	8002114 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80026c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80026cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a62      	ldr	r2, [pc, #392]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 80026d4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80026d6:	4a61      	ldr	r2, [pc, #388]	@ (800285c <HAL_SPI_MspInit+0x2f8>)
 80026d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80026dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream5;
 80026e4:	4b5f      	ldr	r3, [pc, #380]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 80026e6:	4a60      	ldr	r2, [pc, #384]	@ (8002868 <HAL_SPI_MspInit+0x304>)
 80026e8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80026ea:	4b5e      	ldr	r3, [pc, #376]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 80026ec:	2226      	movs	r2, #38	@ 0x26
 80026ee:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f0:	4b5c      	ldr	r3, [pc, #368]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 80026f2:	2240      	movs	r2, #64	@ 0x40
 80026f4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f6:	4b5b      	ldr	r3, [pc, #364]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026fc:	4b59      	ldr	r3, [pc, #356]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 80026fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002702:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002704:	4b57      	ldr	r3, [pc, #348]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 8002706:	2200      	movs	r2, #0
 8002708:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800270a:	4b56      	ldr	r3, [pc, #344]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002710:	4b54      	ldr	r3, [pc, #336]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 8002712:	2200      	movs	r2, #0
 8002714:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002716:	4b53      	ldr	r3, [pc, #332]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 8002718:	2200      	movs	r2, #0
 800271a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800271c:	4b51      	ldr	r3, [pc, #324]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 800271e:	2200      	movs	r2, #0
 8002720:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002722:	4850      	ldr	r0, [pc, #320]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 8002724:	f002 fc4e 	bl	8004fc4 <HAL_DMA_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_SPI_MspInit+0x1ce>
    {
      Error_Handler();
 800272e:	f7ff fcf1 	bl	8002114 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a49      	ldr	r2, [pc, #292]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 800273e:	679a      	str	r2, [r3, #120]	@ 0x78
 8002740:	4a48      	ldr	r2, [pc, #288]	@ (8002864 <HAL_SPI_MspInit+0x300>)
 8002742:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002746:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800274e:	2200      	movs	r2, #0
 8002750:	2100      	movs	r1, #0
 8002752:	2023      	movs	r0, #35	@ 0x23
 8002754:	f002 fb89 	bl	8004e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002758:	2023      	movs	r0, #35	@ 0x23
 800275a:	f002 fba0 	bl	8004e9e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 800275e:	e1ba      	b.n	8002ad6 <HAL_SPI_MspInit+0x572>
  else if(hspi->Instance==SPI2)
 8002760:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002764:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a3f      	ldr	r2, [pc, #252]	@ (800286c <HAL_SPI_MspInit+0x308>)
 800276e:	4293      	cmp	r3, r2
 8002770:	f040 8080 	bne.w	8002874 <HAL_SPI_MspInit+0x310>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002774:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002778:	f04f 0300 	mov.w	r3, #0
 800277c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002780:	2300      	movs	r3, #0
 8002782:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002786:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800278a:	4618      	mov	r0, r3
 800278c:	f006 f888 	bl	80088a0 <HAL_RCCEx_PeriphCLKConfig>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_SPI_MspInit+0x236>
      Error_Handler();
 8002796:	f7ff fcbd 	bl	8002114 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800279a:	4b2d      	ldr	r3, [pc, #180]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 800279c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80027aa:	4b29      	ldr	r3, [pc, #164]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027b4:	623b      	str	r3, [r7, #32]
 80027b6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027b8:	4b25      	ldr	r3, [pc, #148]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027be:	4a24      	ldr	r2, [pc, #144]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027c0:	f043 0308 	orr.w	r3, r3, #8
 80027c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027c8:	4b21      	ldr	r3, [pc, #132]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027ce:	f003 0308 	and.w	r3, r3, #8
 80027d2:	61fb      	str	r3, [r7, #28]
 80027d4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027de:	f043 0302 	orr.w	r3, r3, #2
 80027e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002850 <HAL_SPI_MspInit+0x2ec>)
 80027e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	61bb      	str	r3, [r7, #24]
 80027f2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80027f4:	2308      	movs	r3, #8
 80027f6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fa:	2302      	movs	r3, #2
 80027fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002806:	2300      	movs	r3, #0
 8002808:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800280c:	2305      	movs	r3, #5
 800280e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002812:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002816:	4619      	mov	r1, r3
 8002818:	480e      	ldr	r0, [pc, #56]	@ (8002854 <HAL_SPI_MspInit+0x2f0>)
 800281a:	f004 fe3f 	bl	800749c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14;
 800281e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002822:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002826:	2302      	movs	r3, #2
 8002828:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282c:	2300      	movs	r3, #0
 800282e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002832:	2300      	movs	r3, #0
 8002834:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002838:	2305      	movs	r3, #5
 800283a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800283e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002842:	4619      	mov	r1, r3
 8002844:	480a      	ldr	r0, [pc, #40]	@ (8002870 <HAL_SPI_MspInit+0x30c>)
 8002846:	f004 fe29 	bl	800749c <HAL_GPIO_Init>
}
 800284a:	e144      	b.n	8002ad6 <HAL_SPI_MspInit+0x572>
 800284c:	40013000 	.word	0x40013000
 8002850:	58024400 	.word	0x58024400
 8002854:	58020c00 	.word	0x58020c00
 8002858:	58020000 	.word	0x58020000
 800285c:	24020c50 	.word	0x24020c50
 8002860:	40020070 	.word	0x40020070
 8002864:	24020cc8 	.word	0x24020cc8
 8002868:	40020088 	.word	0x40020088
 800286c:	40003800 	.word	0x40003800
 8002870:	58020400 	.word	0x58020400
  else if(hspi->Instance==SPI3)
 8002874:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002878:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a97      	ldr	r2, [pc, #604]	@ (8002ae0 <HAL_SPI_MspInit+0x57c>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d147      	bne.n	8002916 <HAL_SPI_MspInit+0x3b2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002886:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800288a:	f04f 0300 	mov.w	r3, #0
 800288e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002892:	2300      	movs	r3, #0
 8002894:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002898:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800289c:	4618      	mov	r0, r3
 800289e:	f005 ffff 	bl	80088a0 <HAL_RCCEx_PeriphCLKConfig>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <HAL_SPI_MspInit+0x348>
      Error_Handler();
 80028a8:	f7ff fc34 	bl	8002114 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80028ac:	4b8d      	ldr	r3, [pc, #564]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 80028ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028b2:	4a8c      	ldr	r2, [pc, #560]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 80028b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028bc:	4b89      	ldr	r3, [pc, #548]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 80028be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ca:	4b86      	ldr	r3, [pc, #536]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 80028cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d0:	4a84      	ldr	r2, [pc, #528]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 80028d2:	f043 0304 	orr.w	r3, r3, #4
 80028d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028da:	4b82      	ldr	r3, [pc, #520]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 80028dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_12;
 80028e8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80028ec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f0:	2302      	movs	r3, #2
 80028f2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fc:	2300      	movs	r3, #0
 80028fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002902:	2306      	movs	r3, #6
 8002904:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002908:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800290c:	4619      	mov	r1, r3
 800290e:	4876      	ldr	r0, [pc, #472]	@ (8002ae8 <HAL_SPI_MspInit+0x584>)
 8002910:	f004 fdc4 	bl	800749c <HAL_GPIO_Init>
}
 8002914:	e0df      	b.n	8002ad6 <HAL_SPI_MspInit+0x572>
  else if(hspi->Instance==SPI4)
 8002916:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800291a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a72      	ldr	r2, [pc, #456]	@ (8002aec <HAL_SPI_MspInit+0x588>)
 8002924:	4293      	cmp	r3, r2
 8002926:	f040 80d6 	bne.w	8002ad6 <HAL_SPI_MspInit+0x572>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800292a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800292e:	f04f 0300 	mov.w	r3, #0
 8002932:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8002936:	2300      	movs	r3, #0
 8002938:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800293c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002940:	4618      	mov	r0, r3
 8002942:	f005 ffad 	bl	80088a0 <HAL_RCCEx_PeriphCLKConfig>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_SPI_MspInit+0x3ec>
      Error_Handler();
 800294c:	f7ff fbe2 	bl	8002114 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002950:	4b64      	ldr	r3, [pc, #400]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 8002952:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002956:	4a63      	ldr	r2, [pc, #396]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 8002958:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800295c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002960:	4b60      	ldr	r3, [pc, #384]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 8002962:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002966:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800296e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 8002970:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002974:	4a5b      	ldr	r2, [pc, #364]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 8002976:	f043 0310 	orr.w	r3, r3, #16
 800297a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800297e:	4b59      	ldr	r3, [pc, #356]	@ (8002ae4 <HAL_SPI_MspInit+0x580>)
 8002980:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002984:	f003 0210 	and.w	r2, r3, #16
 8002988:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800298c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002996:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800299a:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800299c:	2304      	movs	r3, #4
 800299e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a2:	2302      	movs	r3, #2
 80029a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80029b4:	2305      	movs	r3, #5
 80029b6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029ba:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80029be:	4619      	mov	r1, r3
 80029c0:	484b      	ldr	r0, [pc, #300]	@ (8002af0 <HAL_SPI_MspInit+0x58c>)
 80029c2:	f004 fd6b 	bl	800749c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_13;
 80029c6:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 80029ca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ce:	2302      	movs	r3, #2
 80029d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029d4:	2301      	movs	r3, #1
 80029d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029da:	2300      	movs	r3, #0
 80029dc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80029e0:	2305      	movs	r3, #5
 80029e2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029e6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80029ea:	4619      	mov	r1, r3
 80029ec:	4840      	ldr	r0, [pc, #256]	@ (8002af0 <HAL_SPI_MspInit+0x58c>)
 80029ee:	f004 fd55 	bl	800749c <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA1_Stream2;
 80029f2:	4b40      	ldr	r3, [pc, #256]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 80029f4:	4a40      	ldr	r2, [pc, #256]	@ (8002af8 <HAL_SPI_MspInit+0x594>)
 80029f6:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 80029f8:	4b3e      	ldr	r3, [pc, #248]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 80029fa:	2253      	movs	r2, #83	@ 0x53
 80029fc:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029fe:	4b3d      	ldr	r3, [pc, #244]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a04:	4b3b      	ldr	r3, [pc, #236]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a10:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a12:	4b38      	ldr	r3, [pc, #224]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a18:	4b36      	ldr	r3, [pc, #216]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8002a1e:	4b35      	ldr	r3, [pc, #212]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a24:	4b33      	ldr	r3, [pc, #204]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a2a:	4b32      	ldr	r3, [pc, #200]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8002a30:	4830      	ldr	r0, [pc, #192]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a32:	f002 fac7 	bl	8004fc4 <HAL_DMA_Init>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <HAL_SPI_MspInit+0x4dc>
      Error_Handler();
 8002a3c:	f7ff fb6a 	bl	8002114 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8002a40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002a44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a2a      	ldr	r2, [pc, #168]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a4c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002a4e:	4a29      	ldr	r2, [pc, #164]	@ (8002af4 <HAL_SPI_MspInit+0x590>)
 8002a50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002a54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_tx.Instance = DMA1_Stream3;
 8002a5c:	4b27      	ldr	r3, [pc, #156]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a5e:	4a28      	ldr	r2, [pc, #160]	@ (8002b00 <HAL_SPI_MspInit+0x59c>)
 8002a60:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 8002a62:	4b26      	ldr	r3, [pc, #152]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a64:	2254      	movs	r2, #84	@ 0x54
 8002a66:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a68:	4b24      	ldr	r3, [pc, #144]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a6a:	2240      	movs	r2, #64	@ 0x40
 8002a6c:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a6e:	4b23      	ldr	r3, [pc, #140]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a74:	4b21      	ldr	r3, [pc, #132]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a7a:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a82:	4b1e      	ldr	r3, [pc, #120]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8002a9a:	4818      	ldr	r0, [pc, #96]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002a9c:	f002 fa92 	bl	8004fc4 <HAL_DMA_Init>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_SPI_MspInit+0x546>
      Error_Handler();
 8002aa6:	f7ff fb35 	bl	8002114 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8002aaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002aae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a11      	ldr	r2, [pc, #68]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002ab6:	679a      	str	r2, [r3, #120]	@ 0x78
 8002ab8:	4a10      	ldr	r2, [pc, #64]	@ (8002afc <HAL_SPI_MspInit+0x598>)
 8002aba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002abe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	2100      	movs	r1, #0
 8002aca:	2054      	movs	r0, #84	@ 0x54
 8002acc:	f002 f9cd 	bl	8004e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8002ad0:	2054      	movs	r0, #84	@ 0x54
 8002ad2:	f002 f9e4 	bl	8004e9e <HAL_NVIC_EnableIRQ>
}
 8002ad6:	bf00      	nop
 8002ad8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40003c00 	.word	0x40003c00
 8002ae4:	58024400 	.word	0x58024400
 8002ae8:	58020800 	.word	0x58020800
 8002aec:	40013400 	.word	0x40013400
 8002af0:	58021000 	.word	0x58021000
 8002af4:	24020d40 	.word	0x24020d40
 8002af8:	40020040 	.word	0x40020040
 8002afc:	24020db8 	.word	0x24020db8
 8002b00:	40020058 	.word	0x40020058

08002b04 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b096      	sub	sp, #88	@ 0x58
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	605a      	str	r2, [r3, #4]
 8002b16:	609a      	str	r2, [r3, #8]
 8002b18:	60da      	str	r2, [r3, #12]
 8002b1a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4aa1      	ldr	r2, [pc, #644]	@ (8002da8 <HAL_TIM_Encoder_MspInit+0x2a4>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d12f      	bne.n	8002b86 <HAL_TIM_Encoder_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b26:	4ba1      	ldr	r3, [pc, #644]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b2c:	4a9f      	ldr	r2, [pc, #636]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b2e:	f043 0301 	orr.w	r3, r3, #1
 8002b32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b36:	4b9d      	ldr	r3, [pc, #628]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b44:	4b99      	ldr	r3, [pc, #612]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b4a:	4a98      	ldr	r2, [pc, #608]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b4c:	f043 0301 	orr.w	r3, r3, #1
 8002b50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b54:	4b95      	ldr	r3, [pc, #596]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8002b62:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b66:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b68:	2302      	movs	r3, #2
 8002b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b70:	2300      	movs	r3, #0
 8002b72:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b74:	2301      	movs	r3, #1
 8002b76:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b78:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	488c      	ldr	r0, [pc, #560]	@ (8002db0 <HAL_TIM_Encoder_MspInit+0x2ac>)
 8002b80:	f004 fc8c 	bl	800749c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002b84:	e153      	b.n	8002e2e <HAL_TIM_Encoder_MspInit+0x32a>
  else if(htim_encoder->Instance==TIM2)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b8e:	d14e      	bne.n	8002c2e <HAL_TIM_Encoder_MspInit+0x12a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b90:	4b86      	ldr	r3, [pc, #536]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b96:	4a85      	ldr	r2, [pc, #532]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002b98:	f043 0301 	orr.w	r3, r3, #1
 8002b9c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002ba0:	4b82      	ldr	r3, [pc, #520]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002ba2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bae:	4b7f      	ldr	r3, [pc, #508]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb4:	4a7d      	ldr	r2, [pc, #500]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002bb6:	f043 0302 	orr.w	r3, r3, #2
 8002bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bbe:	4b7b      	ldr	r3, [pc, #492]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bcc:	4b77      	ldr	r3, [pc, #476]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bd2:	4a76      	ldr	r2, [pc, #472]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bdc:	4b73      	ldr	r3, [pc, #460]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002bea:	2308      	movs	r3, #8
 8002bec:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002c02:	4619      	mov	r1, r3
 8002c04:	486b      	ldr	r0, [pc, #428]	@ (8002db4 <HAL_TIM_Encoder_MspInit+0x2b0>)
 8002c06:	f004 fc49 	bl	800749c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c0e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c10:	2302      	movs	r3, #2
 8002c12:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c20:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002c24:	4619      	mov	r1, r3
 8002c26:	4862      	ldr	r0, [pc, #392]	@ (8002db0 <HAL_TIM_Encoder_MspInit+0x2ac>)
 8002c28:	f004 fc38 	bl	800749c <HAL_GPIO_Init>
}
 8002c2c:	e0ff      	b.n	8002e2e <HAL_TIM_Encoder_MspInit+0x32a>
  else if(htim_encoder->Instance==TIM3)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a61      	ldr	r2, [pc, #388]	@ (8002db8 <HAL_TIM_Encoder_MspInit+0x2b4>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d12e      	bne.n	8002c96 <HAL_TIM_Encoder_MspInit+0x192>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c38:	4b5c      	ldr	r3, [pc, #368]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002c3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002c48:	4b58      	ldr	r3, [pc, #352]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002c4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c56:	4b55      	ldr	r3, [pc, #340]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c5c:	4a53      	ldr	r2, [pc, #332]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002c5e:	f043 0302 	orr.w	r3, r3, #2
 8002c62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c66:	4b51      	ldr	r3, [pc, #324]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002c74:	2330      	movs	r3, #48	@ 0x30
 8002c76:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c80:	2300      	movs	r3, #0
 8002c82:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c84:	2302      	movs	r3, #2
 8002c86:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c88:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4849      	ldr	r0, [pc, #292]	@ (8002db4 <HAL_TIM_Encoder_MspInit+0x2b0>)
 8002c90:	f004 fc04 	bl	800749c <HAL_GPIO_Init>
}
 8002c94:	e0cb      	b.n	8002e2e <HAL_TIM_Encoder_MspInit+0x32a>
  else if(htim_encoder->Instance==TIM4)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a48      	ldr	r2, [pc, #288]	@ (8002dbc <HAL_TIM_Encoder_MspInit+0x2b8>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d14e      	bne.n	8002d3e <HAL_TIM_Encoder_MspInit+0x23a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ca0:	4b42      	ldr	r3, [pc, #264]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002ca2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ca6:	4a41      	ldr	r2, [pc, #260]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002ca8:	f043 0304 	orr.w	r3, r3, #4
 8002cac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002cb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cc4:	4a39      	ldr	r2, [pc, #228]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002cc6:	f043 0302 	orr.w	r3, r3, #2
 8002cca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002cce:	4b37      	ldr	r3, [pc, #220]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	623b      	str	r3, [r7, #32]
 8002cda:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cdc:	4b33      	ldr	r3, [pc, #204]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ce2:	4a32      	ldr	r2, [pc, #200]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002ce4:	f043 0308 	orr.w	r3, r3, #8
 8002ce8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002cec:	4b2f      	ldr	r3, [pc, #188]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cf2:	f003 0308 	and.w	r3, r3, #8
 8002cf6:	61fb      	str	r3, [r7, #28]
 8002cf8:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cfa:	2380      	movs	r3, #128	@ 0x80
 8002cfc:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfe:	2302      	movs	r3, #2
 8002d00:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d02:	2300      	movs	r3, #0
 8002d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d06:	2300      	movs	r3, #0
 8002d08:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d0e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002d12:	4619      	mov	r1, r3
 8002d14:	4827      	ldr	r0, [pc, #156]	@ (8002db4 <HAL_TIM_Encoder_MspInit+0x2b0>)
 8002d16:	f004 fbc1 	bl	800749c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002d1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d1e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d20:	2302      	movs	r3, #2
 8002d22:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d30:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002d34:	4619      	mov	r1, r3
 8002d36:	4822      	ldr	r0, [pc, #136]	@ (8002dc0 <HAL_TIM_Encoder_MspInit+0x2bc>)
 8002d38:	f004 fbb0 	bl	800749c <HAL_GPIO_Init>
}
 8002d3c:	e077      	b.n	8002e2e <HAL_TIM_Encoder_MspInit+0x32a>
  else if(htim_encoder->Instance==TIM5)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a20      	ldr	r2, [pc, #128]	@ (8002dc4 <HAL_TIM_Encoder_MspInit+0x2c0>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d13f      	bne.n	8002dc8 <HAL_TIM_Encoder_MspInit+0x2c4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d48:	4b18      	ldr	r3, [pc, #96]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002d4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d4e:	4a17      	ldr	r2, [pc, #92]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002d50:	f043 0308 	orr.w	r3, r3, #8
 8002d54:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002d58:	4b14      	ldr	r3, [pc, #80]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002d5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d5e:	f003 0308 	and.w	r3, r3, #8
 8002d62:	61bb      	str	r3, [r7, #24]
 8002d64:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d66:	4b11      	ldr	r3, [pc, #68]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d6c:	4a0f      	ldr	r2, [pc, #60]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d76:	4b0d      	ldr	r3, [pc, #52]	@ (8002dac <HAL_TIM_Encoder_MspInit+0x2a8>)
 8002d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002d84:	2303      	movs	r3, #3
 8002d86:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d90:	2300      	movs	r3, #0
 8002d92:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002d94:	2302      	movs	r3, #2
 8002d96:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d98:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4804      	ldr	r0, [pc, #16]	@ (8002db0 <HAL_TIM_Encoder_MspInit+0x2ac>)
 8002da0:	f004 fb7c 	bl	800749c <HAL_GPIO_Init>
}
 8002da4:	e043      	b.n	8002e2e <HAL_TIM_Encoder_MspInit+0x32a>
 8002da6:	bf00      	nop
 8002da8:	40010000 	.word	0x40010000
 8002dac:	58024400 	.word	0x58024400
 8002db0:	58020000 	.word	0x58020000
 8002db4:	58020400 	.word	0x58020400
 8002db8:	40000400 	.word	0x40000400
 8002dbc:	40000800 	.word	0x40000800
 8002dc0:	58020c00 	.word	0x58020c00
 8002dc4:	40000c00 	.word	0x40000c00
  else if(htim_encoder->Instance==TIM8)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8002e38 <HAL_TIM_Encoder_MspInit+0x334>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d12d      	bne.n	8002e2e <HAL_TIM_Encoder_MspInit+0x32a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e3c <HAL_TIM_Encoder_MspInit+0x338>)
 8002dd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dd8:	4a18      	ldr	r2, [pc, #96]	@ (8002e3c <HAL_TIM_Encoder_MspInit+0x338>)
 8002dda:	f043 0302 	orr.w	r3, r3, #2
 8002dde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002de2:	4b16      	ldr	r3, [pc, #88]	@ (8002e3c <HAL_TIM_Encoder_MspInit+0x338>)
 8002de4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002df0:	4b12      	ldr	r3, [pc, #72]	@ (8002e3c <HAL_TIM_Encoder_MspInit+0x338>)
 8002df2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002df6:	4a11      	ldr	r2, [pc, #68]	@ (8002e3c <HAL_TIM_Encoder_MspInit+0x338>)
 8002df8:	f043 0304 	orr.w	r3, r3, #4
 8002dfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e00:	4b0e      	ldr	r3, [pc, #56]	@ (8002e3c <HAL_TIM_Encoder_MspInit+0x338>)
 8002e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8002e0e:	23c0      	movs	r3, #192	@ 0xc0
 8002e10:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e12:	2302      	movs	r3, #2
 8002e14:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e22:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002e26:	4619      	mov	r1, r3
 8002e28:	4805      	ldr	r0, [pc, #20]	@ (8002e40 <HAL_TIM_Encoder_MspInit+0x33c>)
 8002e2a:	f004 fb37 	bl	800749c <HAL_GPIO_Init>
}
 8002e2e:	bf00      	nop
 8002e30:	3758      	adds	r7, #88	@ 0x58
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40010400 	.word	0x40010400
 8002e3c:	58024400 	.word	0x58024400
 8002e40:	58020800 	.word	0x58020800

08002e44 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a23      	ldr	r2, [pc, #140]	@ (8002ee0 <HAL_TIM_Base_MspInit+0x9c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d10f      	bne.n	8002e76 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002e56:	4b23      	ldr	r3, [pc, #140]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e5c:	4a21      	ldr	r2, [pc, #132]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e5e:	f043 0310 	orr.w	r3, r3, #16
 8002e62:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002e66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e6c:	f003 0310 	and.w	r3, r3, #16
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002e74:	e030      	b.n	8002ed8 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM7)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ee8 <HAL_TIM_Base_MspInit+0xa4>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d117      	bne.n	8002eb0 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002e80:	4b18      	ldr	r3, [pc, #96]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e86:	4a17      	ldr	r2, [pc, #92]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e88:	f043 0320 	orr.w	r3, r3, #32
 8002e8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002e90:	4b14      	ldr	r3, [pc, #80]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e96:	f003 0320 	and.w	r3, r3, #32
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2103      	movs	r1, #3
 8002ea2:	2037      	movs	r0, #55	@ 0x37
 8002ea4:	f001 ffe1 	bl	8004e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ea8:	2037      	movs	r0, #55	@ 0x37
 8002eaa:	f001 fff8 	bl	8004e9e <HAL_NVIC_EnableIRQ>
}
 8002eae:	e013      	b.n	8002ed8 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM15)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002eec <HAL_TIM_Base_MspInit+0xa8>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d10e      	bne.n	8002ed8 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002eba:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002ebc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ec0:	4a08      	ldr	r2, [pc, #32]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002eca:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xa0>)
 8002ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ed0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
}
 8002ed8:	bf00      	nop
 8002eda:	3718      	adds	r7, #24
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40001000 	.word	0x40001000
 8002ee4:	58024400 	.word	0x58024400
 8002ee8:	40001400 	.word	0x40001400
 8002eec:	40014000 	.word	0x40014000

08002ef0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef8:	f107 030c 	add.w	r3, r7, #12
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]
 8002f04:	60da      	str	r2, [r3, #12]
 8002f06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM15)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a12      	ldr	r2, [pc, #72]	@ (8002f58 <HAL_TIM_MspPostInit+0x68>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d11e      	bne.n	8002f50 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM15_MspPostInit 0 */

    /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f12:	4b12      	ldr	r3, [pc, #72]	@ (8002f5c <HAL_TIM_MspPostInit+0x6c>)
 8002f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f18:	4a10      	ldr	r2, [pc, #64]	@ (8002f5c <HAL_TIM_MspPostInit+0x6c>)
 8002f1a:	f043 0310 	orr.w	r3, r3, #16
 8002f1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002f22:	4b0e      	ldr	r3, [pc, #56]	@ (8002f5c <HAL_TIM_MspPostInit+0x6c>)
 8002f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f28:	f003 0310 	and.w	r3, r3, #16
 8002f2c:	60bb      	str	r3, [r7, #8]
 8002f2e:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PE5     ------> TIM15_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002f30:	2320      	movs	r3, #32
 8002f32:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f34:	2302      	movs	r3, #2
 8002f36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002f40:	2304      	movs	r3, #4
 8002f42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f44:	f107 030c 	add.w	r3, r7, #12
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4805      	ldr	r0, [pc, #20]	@ (8002f60 <HAL_TIM_MspPostInit+0x70>)
 8002f4c:	f004 faa6 	bl	800749c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002f50:	bf00      	nop
 8002f52:	3720      	adds	r7, #32
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40014000 	.word	0x40014000
 8002f5c:	58024400 	.word	0x58024400
 8002f60:	58021000 	.word	0x58021000

08002f64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b0be      	sub	sp, #248	@ 0xf8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f6c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	609a      	str	r2, [r3, #8]
 8002f78:	60da      	str	r2, [r3, #12]
 8002f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f7c:	f107 0320 	add.w	r3, r7, #32
 8002f80:	22c0      	movs	r2, #192	@ 0xc0
 8002f82:	2100      	movs	r1, #0
 8002f84:	4618      	mov	r0, r3
 8002f86:	f00c f8aa 	bl	800f0de <memset>
  if(huart->Instance==USART1)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a5f      	ldr	r2, [pc, #380]	@ (800310c <HAL_UART_MspInit+0x1a8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d16b      	bne.n	800306c <HAL_UART_MspInit+0x108>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f94:	f04f 0201 	mov.w	r2, #1
 8002f98:	f04f 0300 	mov.w	r3, #0
 8002f9c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fa6:	f107 0320 	add.w	r3, r7, #32
 8002faa:	4618      	mov	r0, r3
 8002fac:	f005 fc78 	bl	80088a0 <HAL_RCCEx_PeriphCLKConfig>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002fb6:	f7ff f8ad 	bl	8002114 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fba:	4b55      	ldr	r3, [pc, #340]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002fbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fc0:	4a53      	ldr	r2, [pc, #332]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002fc2:	f043 0310 	orr.w	r3, r3, #16
 8002fc6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002fca:	4b51      	ldr	r3, [pc, #324]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002fcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fd0:	f003 0310 	and.w	r3, r3, #16
 8002fd4:	61fb      	str	r3, [r7, #28]
 8002fd6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd8:	4b4d      	ldr	r3, [pc, #308]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002fde:	4a4c      	ldr	r2, [pc, #304]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002fe0:	f043 0302 	orr.w	r3, r3, #2
 8002fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002fe8:	4b49      	ldr	r3, [pc, #292]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	61bb      	str	r3, [r7, #24]
 8002ff4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff6:	4b46      	ldr	r3, [pc, #280]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002ff8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ffc:	4a44      	ldr	r2, [pc, #272]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8002ffe:	f043 0301 	orr.w	r3, r3, #1
 8003002:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003006:	4b42      	ldr	r3, [pc, #264]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 8003008:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	617b      	str	r3, [r7, #20]
 8003012:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PA12     ------> USART1_DE
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003014:	2340      	movs	r3, #64	@ 0x40
 8003016:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301a:	2302      	movs	r3, #2
 800301c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003020:	2300      	movs	r3, #0
 8003022:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003026:	2300      	movs	r3, #0
 8003028:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800302c:	2307      	movs	r3, #7
 800302e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003032:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003036:	4619      	mov	r1, r3
 8003038:	4836      	ldr	r0, [pc, #216]	@ (8003114 <HAL_UART_MspInit+0x1b0>)
 800303a:	f004 fa2f 	bl	800749c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_10;
 800303e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003042:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003046:	2302      	movs	r3, #2
 8003048:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304c:	2300      	movs	r3, #0
 800304e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003052:	2300      	movs	r3, #0
 8003054:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003058:	2307      	movs	r3, #7
 800305a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800305e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003062:	4619      	mov	r1, r3
 8003064:	482c      	ldr	r0, [pc, #176]	@ (8003118 <HAL_UART_MspInit+0x1b4>)
 8003066:	f004 fa19 	bl	800749c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800306a:	e04a      	b.n	8003102 <HAL_UART_MspInit+0x19e>
  else if(huart->Instance==USART2)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a2a      	ldr	r2, [pc, #168]	@ (800311c <HAL_UART_MspInit+0x1b8>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d145      	bne.n	8003102 <HAL_UART_MspInit+0x19e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003076:	f04f 0202 	mov.w	r2, #2
 800307a:	f04f 0300 	mov.w	r3, #0
 800307e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003082:	2300      	movs	r3, #0
 8003084:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003088:	f107 0320 	add.w	r3, r7, #32
 800308c:	4618      	mov	r0, r3
 800308e:	f005 fc07 	bl	80088a0 <HAL_RCCEx_PeriphCLKConfig>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <HAL_UART_MspInit+0x138>
      Error_Handler();
 8003098:	f7ff f83c 	bl	8002114 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800309c:	4b1c      	ldr	r3, [pc, #112]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 800309e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80030a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 80030a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80030ac:	4b18      	ldr	r3, [pc, #96]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 80030ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030ba:	4b15      	ldr	r3, [pc, #84]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 80030bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030c0:	4a13      	ldr	r2, [pc, #76]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 80030c2:	f043 0308 	orr.w	r3, r3, #8
 80030c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030ca:	4b11      	ldr	r3, [pc, #68]	@ (8003110 <HAL_UART_MspInit+0x1ac>)
 80030cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80030d8:	2360      	movs	r3, #96	@ 0x60
 80030da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030de:	2302      	movs	r3, #2
 80030e0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e4:	2300      	movs	r3, #0
 80030e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ea:	2300      	movs	r3, #0
 80030ec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030f0:	2307      	movs	r3, #7
 80030f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030f6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80030fa:	4619      	mov	r1, r3
 80030fc:	4808      	ldr	r0, [pc, #32]	@ (8003120 <HAL_UART_MspInit+0x1bc>)
 80030fe:	f004 f9cd 	bl	800749c <HAL_GPIO_Init>
}
 8003102:	bf00      	nop
 8003104:	37f8      	adds	r7, #248	@ 0xf8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40011000 	.word	0x40011000
 8003110:	58024400 	.word	0x58024400
 8003114:	58020400 	.word	0x58020400
 8003118:	58020000 	.word	0x58020000
 800311c:	40004400 	.word	0x40004400
 8003120:	58020c00 	.word	0x58020c00

08003124 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003128:	bf00      	nop
 800312a:	e7fd      	b.n	8003128 <NMI_Handler+0x4>

0800312c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003130:	bf00      	nop
 8003132:	e7fd      	b.n	8003130 <HardFault_Handler+0x4>

08003134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003138:	bf00      	nop
 800313a:	e7fd      	b.n	8003138 <MemManage_Handler+0x4>

0800313c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003140:	bf00      	nop
 8003142:	e7fd      	b.n	8003140 <BusFault_Handler+0x4>

08003144 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003148:	bf00      	nop
 800314a:	e7fd      	b.n	8003148 <UsageFault_Handler+0x4>

0800314c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003150:	bf00      	nop
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800315a:	b480      	push	{r7}
 800315c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800315e:	bf00      	nop
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800316c:	bf00      	nop
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800317a:	f000 fcd5 	bl	8003b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003188:	4802      	ldr	r0, [pc, #8]	@ (8003194 <DMA1_Stream0_IRQHandler+0x10>)
 800318a:	f002 fcbd 	bl	8005b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	24020828 	.word	0x24020828

08003198 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800319c:	4802      	ldr	r0, [pc, #8]	@ (80031a8 <DMA1_Stream1_IRQHandler+0x10>)
 800319e:	f002 fcb3 	bl	8005b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	240208a0 	.word	0x240208a0

080031ac <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 80031b0:	4802      	ldr	r0, [pc, #8]	@ (80031bc <DMA1_Stream2_IRQHandler+0x10>)
 80031b2:	f002 fca9 	bl	8005b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	24020d40 	.word	0x24020d40

080031c0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 80031c4:	4802      	ldr	r0, [pc, #8]	@ (80031d0 <DMA1_Stream3_IRQHandler+0x10>)
 80031c6:	f002 fc9f 	bl	8005b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	24020db8 	.word	0x24020db8

080031d4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80031d8:	4802      	ldr	r0, [pc, #8]	@ (80031e4 <DMA1_Stream4_IRQHandler+0x10>)
 80031da:	f002 fc95 	bl	8005b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80031de:	bf00      	nop
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	24020c50 	.word	0x24020c50

080031e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80031ec:	4802      	ldr	r0, [pc, #8]	@ (80031f8 <DMA1_Stream5_IRQHandler+0x10>)
 80031ee:	f002 fc8b 	bl	8005b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	24020cc8 	.word	0x24020cc8

080031fc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003200:	4802      	ldr	r0, [pc, #8]	@ (800320c <SPI1_IRQHandler+0x10>)
 8003202:	f008 fca9 	bl	800bb58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003206:	bf00      	nop
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	24020a30 	.word	0x24020a30

08003210 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003214:	4802      	ldr	r0, [pc, #8]	@ (8003220 <TIM7_IRQHandler+0x10>)
 8003216:	f009 f95b 	bl	800c4d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800321a:	bf00      	nop
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	24020ff8 	.word	0x24020ff8

08003224 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8003228:	4802      	ldr	r0, [pc, #8]	@ (8003234 <SPI4_IRQHandler+0x10>)
 800322a:	f008 fc95 	bl	800bb58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	24020bc8 	.word	0x24020bc8

08003238 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800323c:	4802      	ldr	r0, [pc, #8]	@ (8003248 <BDMA_Channel0_IRQHandler+0x10>)
 800323e:	f002 fc63 	bl	8005b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8003242:	bf00      	nop
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	24020918 	.word	0x24020918

0800324c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return 1;
 8003250:	2301      	movs	r3, #1
}
 8003252:	4618      	mov	r0, r3
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <_kill>:

int _kill(int pid, int sig)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003266:	f00b ff99 	bl	800f19c <__errno>
 800326a:	4603      	mov	r3, r0
 800326c:	2216      	movs	r2, #22
 800326e:	601a      	str	r2, [r3, #0]
  return -1;
 8003270:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003274:	4618      	mov	r0, r3
 8003276:	3708      	adds	r7, #8
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <_exit>:

void _exit (int status)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003284:	f04f 31ff 	mov.w	r1, #4294967295
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7ff ffe7 	bl	800325c <_kill>
  while (1) {}    /* Make sure we hang here */
 800328e:	bf00      	nop
 8003290:	e7fd      	b.n	800328e <_exit+0x12>

08003292 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b086      	sub	sp, #24
 8003296:	af00      	add	r7, sp, #0
 8003298:	60f8      	str	r0, [r7, #12]
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800329e:	2300      	movs	r3, #0
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	e00a      	b.n	80032ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032a4:	f3af 8000 	nop.w
 80032a8:	4601      	mov	r1, r0
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	1c5a      	adds	r2, r3, #1
 80032ae:	60ba      	str	r2, [r7, #8]
 80032b0:	b2ca      	uxtb	r2, r1
 80032b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	3301      	adds	r3, #1
 80032b8:	617b      	str	r3, [r7, #20]
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	429a      	cmp	r2, r3
 80032c0:	dbf0      	blt.n	80032a4 <_read+0x12>
  }

  return len;
 80032c2:	687b      	ldr	r3, [r7, #4]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	e009      	b.n	80032f2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	60ba      	str	r2, [r7, #8]
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 f92e 	bl	8003548 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	3301      	adds	r3, #1
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	dbf1      	blt.n	80032de <_write+0x12>
  }
  return len;
 80032fa:	687b      	ldr	r3, [r7, #4]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3718      	adds	r7, #24
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <_close>:

int _close(int file)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800330c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003310:	4618      	mov	r0, r3
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr

0800331c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800332c:	605a      	str	r2, [r3, #4]
  return 0;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <_isatty>:

int _isatty(int file)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003344:	2301      	movs	r3, #1
}
 8003346:	4618      	mov	r0, r3
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003352:	b480      	push	{r7}
 8003354:	b085      	sub	sp, #20
 8003356:	af00      	add	r7, sp, #0
 8003358:	60f8      	str	r0, [r7, #12]
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800335e:	2300      	movs	r3, #0
}
 8003360:	4618      	mov	r0, r3
 8003362:	3714      	adds	r7, #20
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003374:	4a14      	ldr	r2, [pc, #80]	@ (80033c8 <_sbrk+0x5c>)
 8003376:	4b15      	ldr	r3, [pc, #84]	@ (80033cc <_sbrk+0x60>)
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003380:	4b13      	ldr	r3, [pc, #76]	@ (80033d0 <_sbrk+0x64>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d102      	bne.n	800338e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003388:	4b11      	ldr	r3, [pc, #68]	@ (80033d0 <_sbrk+0x64>)
 800338a:	4a12      	ldr	r2, [pc, #72]	@ (80033d4 <_sbrk+0x68>)
 800338c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800338e:	4b10      	ldr	r3, [pc, #64]	@ (80033d0 <_sbrk+0x64>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4413      	add	r3, r2
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	429a      	cmp	r2, r3
 800339a:	d207      	bcs.n	80033ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800339c:	f00b fefe 	bl	800f19c <__errno>
 80033a0:	4603      	mov	r3, r0
 80033a2:	220c      	movs	r2, #12
 80033a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033a6:	f04f 33ff 	mov.w	r3, #4294967295
 80033aa:	e009      	b.n	80033c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033ac:	4b08      	ldr	r3, [pc, #32]	@ (80033d0 <_sbrk+0x64>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033b2:	4b07      	ldr	r3, [pc, #28]	@ (80033d0 <_sbrk+0x64>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4413      	add	r3, r2
 80033ba:	4a05      	ldr	r2, [pc, #20]	@ (80033d0 <_sbrk+0x64>)
 80033bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033be:	68fb      	ldr	r3, [r7, #12]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3718      	adds	r7, #24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	24080000 	.word	0x24080000
 80033cc:	00000400 	.word	0x00000400
 80033d0:	24021208 	.word	0x24021208
 80033d4:	24021520 	.word	0x24021520

080033d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033dc:	4b43      	ldr	r3, [pc, #268]	@ (80034ec <SystemInit+0x114>)
 80033de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e2:	4a42      	ldr	r2, [pc, #264]	@ (80034ec <SystemInit+0x114>)
 80033e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033ec:	4b40      	ldr	r3, [pc, #256]	@ (80034f0 <SystemInit+0x118>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 030f 	and.w	r3, r3, #15
 80033f4:	2b06      	cmp	r3, #6
 80033f6:	d807      	bhi.n	8003408 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033f8:	4b3d      	ldr	r3, [pc, #244]	@ (80034f0 <SystemInit+0x118>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f023 030f 	bic.w	r3, r3, #15
 8003400:	4a3b      	ldr	r2, [pc, #236]	@ (80034f0 <SystemInit+0x118>)
 8003402:	f043 0307 	orr.w	r3, r3, #7
 8003406:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003408:	4b3a      	ldr	r3, [pc, #232]	@ (80034f4 <SystemInit+0x11c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a39      	ldr	r2, [pc, #228]	@ (80034f4 <SystemInit+0x11c>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003414:	4b37      	ldr	r3, [pc, #220]	@ (80034f4 <SystemInit+0x11c>)
 8003416:	2200      	movs	r2, #0
 8003418:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800341a:	4b36      	ldr	r3, [pc, #216]	@ (80034f4 <SystemInit+0x11c>)
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	4935      	ldr	r1, [pc, #212]	@ (80034f4 <SystemInit+0x11c>)
 8003420:	4b35      	ldr	r3, [pc, #212]	@ (80034f8 <SystemInit+0x120>)
 8003422:	4013      	ands	r3, r2
 8003424:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003426:	4b32      	ldr	r3, [pc, #200]	@ (80034f0 <SystemInit+0x118>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0308 	and.w	r3, r3, #8
 800342e:	2b00      	cmp	r3, #0
 8003430:	d007      	beq.n	8003442 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003432:	4b2f      	ldr	r3, [pc, #188]	@ (80034f0 <SystemInit+0x118>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f023 030f 	bic.w	r3, r3, #15
 800343a:	4a2d      	ldr	r2, [pc, #180]	@ (80034f0 <SystemInit+0x118>)
 800343c:	f043 0307 	orr.w	r3, r3, #7
 8003440:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003442:	4b2c      	ldr	r3, [pc, #176]	@ (80034f4 <SystemInit+0x11c>)
 8003444:	2200      	movs	r2, #0
 8003446:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003448:	4b2a      	ldr	r3, [pc, #168]	@ (80034f4 <SystemInit+0x11c>)
 800344a:	2200      	movs	r2, #0
 800344c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800344e:	4b29      	ldr	r3, [pc, #164]	@ (80034f4 <SystemInit+0x11c>)
 8003450:	2200      	movs	r2, #0
 8003452:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003454:	4b27      	ldr	r3, [pc, #156]	@ (80034f4 <SystemInit+0x11c>)
 8003456:	4a29      	ldr	r2, [pc, #164]	@ (80034fc <SystemInit+0x124>)
 8003458:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800345a:	4b26      	ldr	r3, [pc, #152]	@ (80034f4 <SystemInit+0x11c>)
 800345c:	4a28      	ldr	r2, [pc, #160]	@ (8003500 <SystemInit+0x128>)
 800345e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003460:	4b24      	ldr	r3, [pc, #144]	@ (80034f4 <SystemInit+0x11c>)
 8003462:	4a28      	ldr	r2, [pc, #160]	@ (8003504 <SystemInit+0x12c>)
 8003464:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003466:	4b23      	ldr	r3, [pc, #140]	@ (80034f4 <SystemInit+0x11c>)
 8003468:	2200      	movs	r2, #0
 800346a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800346c:	4b21      	ldr	r3, [pc, #132]	@ (80034f4 <SystemInit+0x11c>)
 800346e:	4a25      	ldr	r2, [pc, #148]	@ (8003504 <SystemInit+0x12c>)
 8003470:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003472:	4b20      	ldr	r3, [pc, #128]	@ (80034f4 <SystemInit+0x11c>)
 8003474:	2200      	movs	r2, #0
 8003476:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003478:	4b1e      	ldr	r3, [pc, #120]	@ (80034f4 <SystemInit+0x11c>)
 800347a:	4a22      	ldr	r2, [pc, #136]	@ (8003504 <SystemInit+0x12c>)
 800347c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800347e:	4b1d      	ldr	r3, [pc, #116]	@ (80034f4 <SystemInit+0x11c>)
 8003480:	2200      	movs	r2, #0
 8003482:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003484:	4b1b      	ldr	r3, [pc, #108]	@ (80034f4 <SystemInit+0x11c>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a1a      	ldr	r2, [pc, #104]	@ (80034f4 <SystemInit+0x11c>)
 800348a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800348e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003490:	4b18      	ldr	r3, [pc, #96]	@ (80034f4 <SystemInit+0x11c>)
 8003492:	2200      	movs	r2, #0
 8003494:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003496:	4b1c      	ldr	r3, [pc, #112]	@ (8003508 <SystemInit+0x130>)
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	4b1c      	ldr	r3, [pc, #112]	@ (800350c <SystemInit+0x134>)
 800349c:	4013      	ands	r3, r2
 800349e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034a2:	d202      	bcs.n	80034aa <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80034a4:	4b1a      	ldr	r3, [pc, #104]	@ (8003510 <SystemInit+0x138>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80034aa:	4b12      	ldr	r3, [pc, #72]	@ (80034f4 <SystemInit+0x11c>)
 80034ac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80034b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d113      	bne.n	80034e0 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80034b8:	4b0e      	ldr	r3, [pc, #56]	@ (80034f4 <SystemInit+0x11c>)
 80034ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80034be:	4a0d      	ldr	r2, [pc, #52]	@ (80034f4 <SystemInit+0x11c>)
 80034c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80034c4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80034c8:	4b12      	ldr	r3, [pc, #72]	@ (8003514 <SystemInit+0x13c>)
 80034ca:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80034ce:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80034d0:	4b08      	ldr	r3, [pc, #32]	@ (80034f4 <SystemInit+0x11c>)
 80034d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80034d6:	4a07      	ldr	r2, [pc, #28]	@ (80034f4 <SystemInit+0x11c>)
 80034d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	e000ed00 	.word	0xe000ed00
 80034f0:	52002000 	.word	0x52002000
 80034f4:	58024400 	.word	0x58024400
 80034f8:	eaf6ed7f 	.word	0xeaf6ed7f
 80034fc:	02020200 	.word	0x02020200
 8003500:	01ff0000 	.word	0x01ff0000
 8003504:	01010280 	.word	0x01010280
 8003508:	5c001000 	.word	0x5c001000
 800350c:	ffff0000 	.word	0xffff0000
 8003510:	51008108 	.word	0x51008108
 8003514:	52004000 	.word	0x52004000

08003518 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800351c:	4b09      	ldr	r3, [pc, #36]	@ (8003544 <ExitRun0Mode+0x2c>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4a08      	ldr	r2, [pc, #32]	@ (8003544 <ExitRun0Mode+0x2c>)
 8003522:	f043 0302 	orr.w	r3, r3, #2
 8003526:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8003528:	bf00      	nop
 800352a:	4b06      	ldr	r3, [pc, #24]	@ (8003544 <ExitRun0Mode+0x2c>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d0f9      	beq.n	800352a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8003536:	bf00      	nop
 8003538:	bf00      	nop
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	58024800 	.word	0x58024800

08003548 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 1);
 8003550:	1d39      	adds	r1, r7, #4
 8003552:	2301      	movs	r3, #1
 8003554:	2201      	movs	r2, #1
 8003556:	4804      	ldr	r0, [pc, #16]	@ (8003568 <__io_putchar+0x20>)
 8003558:	f00a f88e 	bl	800d678 <HAL_UART_Transmit>
    return ch;
 800355c:	687b      	ldr	r3, [r7, #4]
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	24021170 	.word	0x24021170

0800356c <test_ads8638>:

void test_ads8638(void)
{
 800356c:	b590      	push	{r4, r7, lr}
 800356e:	b09b      	sub	sp, #108	@ 0x6c
 8003570:	af04      	add	r7, sp, #16
    ADS8638_HandleTypeDef hadc_ext;
    HAL_StatusTypeDef status;
    uint8_t comm_ok;

    printf("\r\n========================================\r\n");
 8003572:	48c4      	ldr	r0, [pc, #784]	@ (8003884 <test_ads8638+0x318>)
 8003574:	f00b fd68 	bl	800f048 <puts>
    printf("  ADS8638 External ADC Test (SPI4)\r\n");
 8003578:	48c3      	ldr	r0, [pc, #780]	@ (8003888 <test_ads8638+0x31c>)
 800357a:	f00b fd65 	bl	800f048 <puts>
    printf("  CS Pin: PD1 (SPI4_NCS)\r\n");
 800357e:	48c3      	ldr	r0, [pc, #780]	@ (800388c <test_ads8638+0x320>)
 8003580:	f00b fd62 	bl	800f048 <puts>
    printf("  AL_PD Pin: PC9\r\n");
 8003584:	48c2      	ldr	r0, [pc, #776]	@ (8003890 <test_ads8638+0x324>)
 8003586:	f00b fd5f 	bl	800f048 <puts>
    printf("========================================\r\n\r\n");
 800358a:	48c2      	ldr	r0, [pc, #776]	@ (8003894 <test_ads8638+0x328>)
 800358c:	f00b fd5c 	bl	800f048 <puts>

    // Check AL_PD pin state
    GPIO_PinState alpd_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8003590:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003594:	48c0      	ldr	r0, [pc, #768]	@ (8003898 <test_ads8638+0x32c>)
 8003596:	f004 f931 	bl	80077fc <HAL_GPIO_ReadPin>
 800359a:	4603      	mov	r3, r0
 800359c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    printf("AL_PD Pin State: %s\r\n", alpd_state == GPIO_PIN_SET ? "HIGH (OK)" : "LOW (ERROR!)");
 80035a0:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d101      	bne.n	80035ac <test_ads8638+0x40>
 80035a8:	4bbc      	ldr	r3, [pc, #752]	@ (800389c <test_ads8638+0x330>)
 80035aa:	e000      	b.n	80035ae <test_ads8638+0x42>
 80035ac:	4bbc      	ldr	r3, [pc, #752]	@ (80038a0 <test_ads8638+0x334>)
 80035ae:	4619      	mov	r1, r3
 80035b0:	48bc      	ldr	r0, [pc, #752]	@ (80038a4 <test_ads8638+0x338>)
 80035b2:	f00b fced 	bl	800ef90 <printf>
    if (alpd_state == GPIO_PIN_RESET) {
 80035b6:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d122      	bne.n	8003604 <test_ads8638+0x98>
        printf("  [CRITICAL] AL_PD is LOW! ADS8638 is in power-down mode!\r\n");
 80035be:	48ba      	ldr	r0, [pc, #744]	@ (80038a8 <test_ads8638+0x33c>)
 80035c0:	f00b fd42 	bl	800f048 <puts>
        printf("  Setting AL_PD HIGH now...\r\n");
 80035c4:	48b9      	ldr	r0, [pc, #740]	@ (80038ac <test_ads8638+0x340>)
 80035c6:	f00b fd3f 	bl	800f048 <puts>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80035ca:	2201      	movs	r2, #1
 80035cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035d0:	48b1      	ldr	r0, [pc, #708]	@ (8003898 <test_ads8638+0x32c>)
 80035d2:	f004 f92b 	bl	800782c <HAL_GPIO_WritePin>
        HAL_Delay(100);
 80035d6:	2064      	movs	r0, #100	@ 0x64
 80035d8:	f000 fac6 	bl	8003b68 <HAL_Delay>
        alpd_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 80035dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035e0:	48ad      	ldr	r0, [pc, #692]	@ (8003898 <test_ads8638+0x32c>)
 80035e2:	f004 f90b 	bl	80077fc <HAL_GPIO_ReadPin>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
        printf("  AL_PD Pin State after set: %s\r\n\r\n", alpd_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 80035ec:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d101      	bne.n	80035f8 <test_ads8638+0x8c>
 80035f4:	4bae      	ldr	r3, [pc, #696]	@ (80038b0 <test_ads8638+0x344>)
 80035f6:	e000      	b.n	80035fa <test_ads8638+0x8e>
 80035f8:	4bae      	ldr	r3, [pc, #696]	@ (80038b4 <test_ads8638+0x348>)
 80035fa:	4619      	mov	r1, r3
 80035fc:	48ae      	ldr	r0, [pc, #696]	@ (80038b8 <test_ads8638+0x34c>)
 80035fe:	f00b fcc7 	bl	800ef90 <printf>
 8003602:	e002      	b.n	800360a <test_ads8638+0x9e>
    } else {
        printf("  AL_PD is correctly set to HIGH\r\n\r\n");
 8003604:	48ad      	ldr	r0, [pc, #692]	@ (80038bc <test_ads8638+0x350>)
 8003606:	f00b fd1f 	bl	800f048 <puts>
    }

    // 0. Raw SPI Test (DIAGNOSTIC)
    printf("Step 0: Raw SPI Test...\r\n");
 800360a:	48ad      	ldr	r0, [pc, #692]	@ (80038c0 <test_ads8638+0x354>)
 800360c:	f00b fd1c 	bl	800f048 <puts>
    uint8_t tx_buf[2] = {0x00, 0x00};  // NOP command
 8003610:	2300      	movs	r3, #0
 8003612:	813b      	strh	r3, [r7, #8]
    uint8_t rx_buf[2] = {0x00, 0x00};
 8003614:	2300      	movs	r3, #0
 8003616:	80bb      	strh	r3, [r7, #4]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8003618:	2201      	movs	r2, #1
 800361a:	2102      	movs	r1, #2
 800361c:	48a9      	ldr	r0, [pc, #676]	@ (80038c4 <test_ads8638+0x358>)
 800361e:	f004 f905 	bl	800782c <HAL_GPIO_WritePin>
    // No delay - just ensure CS is high
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8003622:	2200      	movs	r2, #0
 8003624:	2102      	movs	r1, #2
 8003626:	48a7      	ldr	r0, [pc, #668]	@ (80038c4 <test_ads8638+0x358>)
 8003628:	f004 f900 	bl	800782c <HAL_GPIO_WritePin>
    // No delay - start SPI immediately
    status = HAL_SPI_TransmitReceive(&hspi4, tx_buf, rx_buf, 2, 100);
 800362c:	1d3a      	adds	r2, r7, #4
 800362e:	f107 0108 	add.w	r1, r7, #8
 8003632:	2364      	movs	r3, #100	@ 0x64
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	2302      	movs	r3, #2
 8003638:	48a3      	ldr	r0, [pc, #652]	@ (80038c8 <test_ads8638+0x35c>)
 800363a:	f007 ff53 	bl	800b4e4 <HAL_SPI_TransmitReceive>
 800363e:	4603      	mov	r3, r0
 8003640:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    // No delay - CS can go high immediately
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8003644:	2201      	movs	r2, #1
 8003646:	2102      	movs	r1, #2
 8003648:	489e      	ldr	r0, [pc, #632]	@ (80038c4 <test_ads8638+0x358>)
 800364a:	f004 f8ef 	bl	800782c <HAL_GPIO_WritePin>

    printf("  Raw SPI Test: TX=[0x%02X 0x%02X] RX=[0x%02X 0x%02X] Status=%d\r\n",
           tx_buf[0], tx_buf[1], rx_buf[0], rx_buf[1], status);
 800364e:	7a3b      	ldrb	r3, [r7, #8]
    printf("  Raw SPI Test: TX=[0x%02X 0x%02X] RX=[0x%02X 0x%02X] Status=%d\r\n",
 8003650:	4619      	mov	r1, r3
           tx_buf[0], tx_buf[1], rx_buf[0], rx_buf[1], status);
 8003652:	7a7b      	ldrb	r3, [r7, #9]
    printf("  Raw SPI Test: TX=[0x%02X 0x%02X] RX=[0x%02X 0x%02X] Status=%d\r\n",
 8003654:	4618      	mov	r0, r3
           tx_buf[0], tx_buf[1], rx_buf[0], rx_buf[1], status);
 8003656:	793b      	ldrb	r3, [r7, #4]
    printf("  Raw SPI Test: TX=[0x%02X 0x%02X] RX=[0x%02X 0x%02X] Status=%d\r\n",
 8003658:	461c      	mov	r4, r3
           tx_buf[0], tx_buf[1], rx_buf[0], rx_buf[1], status);
 800365a:	797b      	ldrb	r3, [r7, #5]
    printf("  Raw SPI Test: TX=[0x%02X 0x%02X] RX=[0x%02X 0x%02X] Status=%d\r\n",
 800365c:	461a      	mov	r2, r3
 800365e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	9200      	str	r2, [sp, #0]
 8003666:	4623      	mov	r3, r4
 8003668:	4602      	mov	r2, r0
 800366a:	4898      	ldr	r0, [pc, #608]	@ (80038cc <test_ads8638+0x360>)
 800366c:	f00b fc90 	bl	800ef90 <printf>

    if (rx_buf[0] == 0xFF && rx_buf[1] == 0xFF) {
 8003670:	793b      	ldrb	r3, [r7, #4]
 8003672:	2bff      	cmp	r3, #255	@ 0xff
 8003674:	d106      	bne.n	8003684 <test_ads8638+0x118>
 8003676:	797b      	ldrb	r3, [r7, #5]
 8003678:	2bff      	cmp	r3, #255	@ 0xff
 800367a:	d103      	bne.n	8003684 <test_ads8638+0x118>
        printf("  [WARNING] MISO stuck HIGH (0xFFFF) - Check hardware connection!\r\n");
 800367c:	4894      	ldr	r0, [pc, #592]	@ (80038d0 <test_ads8638+0x364>)
 800367e:	f00b fce3 	bl	800f048 <puts>
 8003682:	e00c      	b.n	800369e <test_ads8638+0x132>
    } else if (rx_buf[0] == 0x00 && rx_buf[1] == 0x00) {
 8003684:	793b      	ldrb	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d106      	bne.n	8003698 <test_ads8638+0x12c>
 800368a:	797b      	ldrb	r3, [r7, #5]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d103      	bne.n	8003698 <test_ads8638+0x12c>
        printf("  [WARNING] MISO stuck LOW (0x0000) - Check hardware connection!\r\n");
 8003690:	4890      	ldr	r0, [pc, #576]	@ (80038d4 <test_ads8638+0x368>)
 8003692:	f00b fcd9 	bl	800f048 <puts>
 8003696:	e002      	b.n	800369e <test_ads8638+0x132>
    } else {
        printf("  MISO appears to be working (non-fixed pattern)\r\n");
 8003698:	488f      	ldr	r0, [pc, #572]	@ (80038d8 <test_ads8638+0x36c>)
 800369a:	f00b fcd5 	bl	800f048 <puts>
    }

    // Additional test with different TX pattern
    printf("\n  Testing with different TX patterns...\r\n");
 800369e:	488f      	ldr	r0, [pc, #572]	@ (80038dc <test_ads8638+0x370>)
 80036a0:	f00b fcd2 	bl	800f048 <puts>
    tx_buf[0] = 0xAA; tx_buf[1] = 0x55;
 80036a4:	23aa      	movs	r3, #170	@ 0xaa
 80036a6:	723b      	strb	r3, [r7, #8]
 80036a8:	2355      	movs	r3, #85	@ 0x55
 80036aa:	727b      	strb	r3, [r7, #9]
    rx_buf[0] = 0x00; rx_buf[1] = 0x00;
 80036ac:	2300      	movs	r3, #0
 80036ae:	713b      	strb	r3, [r7, #4]
 80036b0:	2300      	movs	r3, #0
 80036b2:	717b      	strb	r3, [r7, #5]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 80036b4:	2200      	movs	r2, #0
 80036b6:	2102      	movs	r1, #2
 80036b8:	4882      	ldr	r0, [pc, #520]	@ (80038c4 <test_ads8638+0x358>)
 80036ba:	f004 f8b7 	bl	800782c <HAL_GPIO_WritePin>
    // No delay - start SPI immediately
    status = HAL_SPI_TransmitReceive(&hspi4, tx_buf, rx_buf, 2, 100);
 80036be:	1d3a      	adds	r2, r7, #4
 80036c0:	f107 0108 	add.w	r1, r7, #8
 80036c4:	2364      	movs	r3, #100	@ 0x64
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	2302      	movs	r3, #2
 80036ca:	487f      	ldr	r0, [pc, #508]	@ (80038c8 <test_ads8638+0x35c>)
 80036cc:	f007 ff0a 	bl	800b4e4 <HAL_SPI_TransmitReceive>
 80036d0:	4603      	mov	r3, r0
 80036d2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    // No delay - CS can go high immediately
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 80036d6:	2201      	movs	r2, #1
 80036d8:	2102      	movs	r1, #2
 80036da:	487a      	ldr	r0, [pc, #488]	@ (80038c4 <test_ads8638+0x358>)
 80036dc:	f004 f8a6 	bl	800782c <HAL_GPIO_WritePin>
    printf("  TX=[0xAA 0x55] RX=[0x%02X 0x%02X]\r\n", rx_buf[0], rx_buf[1]);
 80036e0:	793b      	ldrb	r3, [r7, #4]
 80036e2:	4619      	mov	r1, r3
 80036e4:	797b      	ldrb	r3, [r7, #5]
 80036e6:	461a      	mov	r2, r3
 80036e8:	487d      	ldr	r0, [pc, #500]	@ (80038e0 <test_ads8638+0x374>)
 80036ea:	f00b fc51 	bl	800ef90 <printf>

    printf("\n  [CRITICAL] Check PE6 (SPI4_MOSI) connection to ADS8638 SDI pin!\r\n");
 80036ee:	487d      	ldr	r0, [pc, #500]	@ (80038e4 <test_ads8638+0x378>)
 80036f0:	f00b fcaa 	bl	800f048 <puts>
    printf("  If registers read 0xFF, MOSI is likely not connected.\r\n");
 80036f4:	487c      	ldr	r0, [pc, #496]	@ (80038e8 <test_ads8638+0x37c>)
 80036f6:	f00b fca7 	bl	800f048 <puts>
    printf("\r\n");
 80036fa:	487c      	ldr	r0, [pc, #496]	@ (80038ec <test_ads8638+0x380>)
 80036fc:	f00b fca4 	bl	800f048 <puts>

    // 1. Initialize ADS8638
    printf("Step 1: Initializing ADS8638...\r\n");
 8003700:	487b      	ldr	r0, [pc, #492]	@ (80038f0 <test_ads8638+0x384>)
 8003702:	f00b fca1 	bl	800f048 <puts>
    status = ADS8638_Init(&hadc_ext, &hspi4); // Use SPI4
 8003706:	f107 030c 	add.w	r3, r7, #12
 800370a:	496f      	ldr	r1, [pc, #444]	@ (80038c8 <test_ads8638+0x35c>)
 800370c:	4618      	mov	r0, r3
 800370e:	f7fc ffd5 	bl	80006bc <ADS8638_Init>
 8003712:	4603      	mov	r3, r0
 8003714:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    if (status != HAL_OK) {
 8003718:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <test_ads8638+0x1bc>
        printf("  [ERROR] ADS8638 Initialization failed!\r\n");
 8003720:	4874      	ldr	r0, [pc, #464]	@ (80038f4 <test_ads8638+0x388>)
 8003722:	f00b fc91 	bl	800f048 <puts>
        return;
 8003726:	e148      	b.n	80039ba <test_ads8638+0x44e>
    }
    printf("  ADS8638 Initialized successfully.\r\n");
 8003728:	4873      	ldr	r0, [pc, #460]	@ (80038f8 <test_ads8638+0x38c>)
 800372a:	f00b fc8d 	bl	800f048 <puts>

    // 2. Check Communication
    printf("Step 2: Checking communication...\r\n");
 800372e:	4873      	ldr	r0, [pc, #460]	@ (80038fc <test_ads8638+0x390>)
 8003730:	f00b fc8a 	bl	800f048 <puts>
    comm_ok = ADS8638_CheckCommunication(&hadc_ext);
 8003734:	f107 030c 	add.w	r3, r7, #12
 8003738:	4618      	mov	r0, r3
 800373a:	f7fd fa55 	bl	8000be8 <ADS8638_CheckCommunication>
 800373e:	4603      	mov	r3, r0
 8003740:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
    if (comm_ok) {
 8003744:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8003748:	2b00      	cmp	r3, #0
 800374a:	d030      	beq.n	80037ae <test_ads8638+0x242>
        printf("  Communication with ADS8638 OK.\r\n");
 800374c:	486c      	ldr	r0, [pc, #432]	@ (8003900 <test_ads8638+0x394>)
 800374e:	f00b fc7b 	bl	800f048 <puts>
        printf("  - SPI mode mismatch (should be Mode 1)\r\n");
        return;
    }

    // 3. Test register read/write
    printf("Step 3: Testing register access...\r\n");
 8003752:	486c      	ldr	r0, [pc, #432]	@ (8003904 <test_ads8638+0x398>)
 8003754:	f00b fc78 	bl	800f048 <puts>
    uint8_t reg_val;

    // Read Feature Select register (should be 0x00 by default)
    status = ADS8638_ReadRegister(&hadc_ext, ADS8638_REG_FEATURE_SEL, &reg_val);
 8003758:	1cfa      	adds	r2, r7, #3
 800375a:	f107 030c 	add.w	r3, r7, #12
 800375e:	2103      	movs	r1, #3
 8003760:	4618      	mov	r0, r3
 8003762:	f7fd f8bd 	bl	80008e0 <ADS8638_ReadRegister>
 8003766:	4603      	mov	r3, r0
 8003768:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    printf("  Feature Select Reg (0x03): 0x%02X (Status=%d)\r\n", reg_val, status);
 800376c:	78fb      	ldrb	r3, [r7, #3]
 800376e:	4619      	mov	r1, r3
 8003770:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003774:	461a      	mov	r2, r3
 8003776:	4864      	ldr	r0, [pc, #400]	@ (8003908 <test_ads8638+0x39c>)
 8003778:	f00b fc0a 	bl	800ef90 <printf>

    // Read Auto Sequence Enable register
    status = ADS8638_ReadRegister(&hadc_ext, ADS8638_REG_AUTO_SEQ_EN, &reg_val);
 800377c:	1cfa      	adds	r2, r7, #3
 800377e:	f107 030c 	add.w	r3, r7, #12
 8003782:	2101      	movs	r1, #1
 8003784:	4618      	mov	r0, r3
 8003786:	f7fd f8ab 	bl	80008e0 <ADS8638_ReadRegister>
 800378a:	4603      	mov	r3, r0
 800378c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    printf("  Auto Seq Enable Reg (0x01): 0x%02X (Status=%d)\r\n", reg_val, status);
 8003790:	78fb      	ldrb	r3, [r7, #3]
 8003792:	4619      	mov	r1, r3
 8003794:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003798:	461a      	mov	r2, r3
 800379a:	485c      	ldr	r0, [pc, #368]	@ (800390c <test_ads8638+0x3a0>)
 800379c:	f00b fbf8 	bl	800ef90 <printf>

    // Try Manual Mode single channel read
    printf("\nStep 4: Manual Mode - Single Channel Test...\r\n");
 80037a0:	485b      	ldr	r0, [pc, #364]	@ (8003910 <test_ads8638+0x3a4>)
 80037a2:	f00b fc51 	bl	800f048 <puts>
    uint16_t adc_value;
    for (uint8_t ch = 0; ch < 8; ch++) {
 80037a6:	2300      	movs	r3, #0
 80037a8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80037ac:	e048      	b.n	8003840 <test_ads8638+0x2d4>
        printf("  [ERROR] Communication with ADS8638 FAILED!\r\n");
 80037ae:	4859      	ldr	r0, [pc, #356]	@ (8003914 <test_ads8638+0x3a8>)
 80037b0:	f00b fc4a 	bl	800f048 <puts>
        printf("  Possible issues:\r\n");
 80037b4:	4858      	ldr	r0, [pc, #352]	@ (8003918 <test_ads8638+0x3ac>)
 80037b6:	f00b fc47 	bl	800f048 <puts>
        printf("  - MISO not connected to PA6 (SPI1_MISO)\r\n");
 80037ba:	4858      	ldr	r0, [pc, #352]	@ (800391c <test_ads8638+0x3b0>)
 80037bc:	f00b fc44 	bl	800f048 <puts>
        printf("  - MOSI not connected to PD7 (SPI1_MOSI)\r\n");
 80037c0:	4857      	ldr	r0, [pc, #348]	@ (8003920 <test_ads8638+0x3b4>)
 80037c2:	f00b fc41 	bl	800f048 <puts>
        printf("  - SCK not connected to PA5 (SPI1_SCK)\r\n");
 80037c6:	4857      	ldr	r0, [pc, #348]	@ (8003924 <test_ads8638+0x3b8>)
 80037c8:	f00b fc3e 	bl	800f048 <puts>
        printf("  - CS not connected to PD10\r\n");
 80037cc:	4856      	ldr	r0, [pc, #344]	@ (8003928 <test_ads8638+0x3bc>)
 80037ce:	f00b fc3b 	bl	800f048 <puts>
        printf("  - ADS8638 power supply (AVDD/DVDD) issue\r\n");
 80037d2:	4856      	ldr	r0, [pc, #344]	@ (800392c <test_ads8638+0x3c0>)
 80037d4:	f00b fc38 	bl	800f048 <puts>
        printf("  - SPI mode mismatch (should be Mode 1)\r\n");
 80037d8:	4855      	ldr	r0, [pc, #340]	@ (8003930 <test_ads8638+0x3c4>)
 80037da:	f00b fc35 	bl	800f048 <puts>
        return;
 80037de:	e0ec      	b.n	80039ba <test_ads8638+0x44e>
        status = ADS8638_ReadChannel(&hadc_ext, ch, &adc_value);
 80037e0:	463a      	mov	r2, r7
 80037e2:	f897 1057 	ldrb.w	r1, [r7, #87]	@ 0x57
 80037e6:	f107 030c 	add.w	r3, r7, #12
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fd f8b0 	bl	8000950 <ADS8638_ReadChannel>
 80037f0:	4603      	mov	r3, r0
 80037f2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
        float voltage = ADS8638_ConvertToVoltage(adc_value, hadc_ext.range_config[ch]);
 80037f6:	883a      	ldrh	r2, [r7, #0]
 80037f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80037fc:	3358      	adds	r3, #88	@ 0x58
 80037fe:	443b      	add	r3, r7
 8003800:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003804:	4619      	mov	r1, r3
 8003806:	4610      	mov	r0, r2
 8003808:	f7fd f94a 	bl	8000aa0 <ADS8638_ConvertToVoltage>
 800380c:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
        printf("  CH%d: %4d / %.3fV (Status=%d)\r\n", ch, adc_value, voltage, status);
 8003810:	f897 1057 	ldrb.w	r1, [r7, #87]	@ 0x57
 8003814:	883b      	ldrh	r3, [r7, #0]
 8003816:	461a      	mov	r2, r3
 8003818:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800381c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003820:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003824:	9302      	str	r3, [sp, #8]
 8003826:	ed8d 7b00 	vstr	d7, [sp]
 800382a:	4842      	ldr	r0, [pc, #264]	@ (8003934 <test_ads8638+0x3c8>)
 800382c:	f00b fbb0 	bl	800ef90 <printf>
        HAL_Delay(50);
 8003830:	2032      	movs	r0, #50	@ 0x32
 8003832:	f000 f999 	bl	8003b68 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8003836:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800383a:	3301      	adds	r3, #1
 800383c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8003840:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003844:	2b07      	cmp	r3, #7
 8003846:	d9cb      	bls.n	80037e0 <test_ads8638+0x274>
    }

    // 5. Read all channels in Auto-Scan mode
    printf("\nStep 5: Auto-Scan Mode Test...\r\n");
 8003848:	483b      	ldr	r0, [pc, #236]	@ (8003938 <test_ads8638+0x3cc>)
 800384a:	f00b fbfd 	bl	800f048 <puts>
    printf("  (Discarding first read for sync)\r\n");
 800384e:	483b      	ldr	r0, [pc, #236]	@ (800393c <test_ads8638+0x3d0>)
 8003850:	f00b fbfa 	bl	800f048 <puts>
    ADS8638_ReadAllChannels_AutoScan(&hadc_ext); // Discard first read
 8003854:	f107 030c 	add.w	r3, r7, #12
 8003858:	4618      	mov	r0, r3
 800385a:	f7fd f8db 	bl	8000a14 <ADS8638_ReadAllChannels_AutoScan>

    for (int i = 0; i < 3; i++) // Read 3 times
 800385e:	2300      	movs	r3, #0
 8003860:	653b      	str	r3, [r7, #80]	@ 0x50
 8003862:	e0a3      	b.n	80039ac <test_ads8638+0x440>
    {
        status = ADS8638_ReadAllChannels_AutoScan(&hadc_ext);
 8003864:	f107 030c 	add.w	r3, r7, #12
 8003868:	4618      	mov	r0, r3
 800386a:	f7fd f8d3 	bl	8000a14 <ADS8638_ReadAllChannels_AutoScan>
 800386e:	4603      	mov	r3, r0
 8003870:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
        if (status != HAL_OK) {
 8003874:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003878:	2b00      	cmp	r3, #0
 800387a:	d063      	beq.n	8003944 <test_ads8638+0x3d8>
            printf("  [ERROR] Failed to read all channels!\r\n");
 800387c:	4830      	ldr	r0, [pc, #192]	@ (8003940 <test_ads8638+0x3d4>)
 800387e:	f00b fbe3 	bl	800f048 <puts>
            return;
 8003882:	e09a      	b.n	80039ba <test_ads8638+0x44e>
 8003884:	08013130 	.word	0x08013130
 8003888:	0801315c 	.word	0x0801315c
 800388c:	08013180 	.word	0x08013180
 8003890:	0801319c 	.word	0x0801319c
 8003894:	080131b0 	.word	0x080131b0
 8003898:	58020800 	.word	0x58020800
 800389c:	080131dc 	.word	0x080131dc
 80038a0:	080131e8 	.word	0x080131e8
 80038a4:	080131f8 	.word	0x080131f8
 80038a8:	08013210 	.word	0x08013210
 80038ac:	0801324c 	.word	0x0801324c
 80038b0:	0801326c 	.word	0x0801326c
 80038b4:	08013274 	.word	0x08013274
 80038b8:	08013278 	.word	0x08013278
 80038bc:	0801329c 	.word	0x0801329c
 80038c0:	080132c0 	.word	0x080132c0
 80038c4:	58020c00 	.word	0x58020c00
 80038c8:	24020bc8 	.word	0x24020bc8
 80038cc:	080132dc 	.word	0x080132dc
 80038d0:	08013320 	.word	0x08013320
 80038d4:	08013364 	.word	0x08013364
 80038d8:	080133a8 	.word	0x080133a8
 80038dc:	080133dc 	.word	0x080133dc
 80038e0:	08013408 	.word	0x08013408
 80038e4:	08013430 	.word	0x08013430
 80038e8:	08013474 	.word	0x08013474
 80038ec:	080134b0 	.word	0x080134b0
 80038f0:	080134b4 	.word	0x080134b4
 80038f4:	080134d8 	.word	0x080134d8
 80038f8:	08013504 	.word	0x08013504
 80038fc:	0801352c 	.word	0x0801352c
 8003900:	08013550 	.word	0x08013550
 8003904:	080136b4 	.word	0x080136b4
 8003908:	080136d8 	.word	0x080136d8
 800390c:	0801370c 	.word	0x0801370c
 8003910:	08013740 	.word	0x08013740
 8003914:	08013574 	.word	0x08013574
 8003918:	080135a4 	.word	0x080135a4
 800391c:	080135b8 	.word	0x080135b8
 8003920:	080135e4 	.word	0x080135e4
 8003924:	08013610 	.word	0x08013610
 8003928:	0801363c 	.word	0x0801363c
 800392c:	0801365c 	.word	0x0801365c
 8003930:	08013688 	.word	0x08013688
 8003934:	08013770 	.word	0x08013770
 8003938:	08013794 	.word	0x08013794
 800393c:	080137b8 	.word	0x080137b8
 8003940:	080137dc 	.word	0x080137dc
        }
        printf("  Read #%d - ADC Readings (Raw / Voltage):\r\n", i+1);
 8003944:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003946:	3301      	adds	r3, #1
 8003948:	4619      	mov	r1, r3
 800394a:	481d      	ldr	r0, [pc, #116]	@ (80039c0 <test_ads8638+0x454>)
 800394c:	f00b fb20 	bl	800ef90 <printf>
        for (uint8_t ch = 0; ch < 8; ch++) {
 8003950:	2300      	movs	r3, #0
 8003952:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003956:	e01e      	b.n	8003996 <test_ads8638+0x42a>
            printf("    CH%d: %4d / %.3fV\r\n", ch, hadc_ext.adc_data[ch], hadc_ext.voltage[ch]);
 8003958:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 800395c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	3358      	adds	r3, #88	@ 0x58
 8003964:	443b      	add	r3, r7
 8003966:	f833 3c48 	ldrh.w	r3, [r3, #-72]
 800396a:	461a      	mov	r2, r3
 800396c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003970:	3304      	adds	r3, #4
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	3358      	adds	r3, #88	@ 0x58
 8003976:	443b      	add	r3, r7
 8003978:	3b48      	subs	r3, #72	@ 0x48
 800397a:	edd3 7a00 	vldr	s15, [r3]
 800397e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003982:	ed8d 7b00 	vstr	d7, [sp]
 8003986:	480f      	ldr	r0, [pc, #60]	@ (80039c4 <test_ads8638+0x458>)
 8003988:	f00b fb02 	bl	800ef90 <printf>
        for (uint8_t ch = 0; ch < 8; ch++) {
 800398c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003990:	3301      	adds	r3, #1
 8003992:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003996:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800399a:	2b07      	cmp	r3, #7
 800399c:	d9dc      	bls.n	8003958 <test_ads8638+0x3ec>
        }
        HAL_Delay(500);
 800399e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80039a2:	f000 f8e1 	bl	8003b68 <HAL_Delay>
    for (int i = 0; i < 3; i++) // Read 3 times
 80039a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039a8:	3301      	adds	r3, #1
 80039aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80039ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	f77f af58 	ble.w	8003864 <test_ads8638+0x2f8>
    }

    printf("\r\n--- ADS8638 Test Complete ---\r\n");
 80039b4:	4804      	ldr	r0, [pc, #16]	@ (80039c8 <test_ads8638+0x45c>)
 80039b6:	f00b fb47 	bl	800f048 <puts>
}
 80039ba:	375c      	adds	r7, #92	@ 0x5c
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd90      	pop	{r4, r7, pc}
 80039c0:	08013804 	.word	0x08013804
 80039c4:	08013834 	.word	0x08013834
 80039c8:	0801384c 	.word	0x0801384c

080039cc <init_proc>:
    printf("\r\n--- tSPI PWM Generation Test Complete ---\r\n");
}

/* Main Application Logic */
void init_proc(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
}
 80039d0:	bf00      	nop
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <run_proc>:

void run_proc(void)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	af00      	add	r7, sp, #0
    init_proc();
 80039de:	f7ff fff5 	bl	80039cc <init_proc>
    test_ads8638();
 80039e2:	f7ff fdc3 	bl	800356c <test_ads8638>
    //test_motor_run_spi1();  // DRV8311P: tSPI config + STM32 external PWM
    //test_motor_tspi_pwmgen_spi1();  // Only works on DRV8311S (SPI version with internal PWM gen)
    //test_motor_run_spi2();
    while(1)
 80039e6:	bf00      	nop
 80039e8:	e7fd      	b.n	80039e6 <run_proc+0xc>
	...

080039ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80039ec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003a28 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80039f0:	f7ff fd92 	bl	8003518 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80039f4:	f7ff fcf0 	bl	80033d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039f8:	480c      	ldr	r0, [pc, #48]	@ (8003a2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80039fa:	490d      	ldr	r1, [pc, #52]	@ (8003a30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80039fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003a34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80039fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a00:	e002      	b.n	8003a08 <LoopCopyDataInit>

08003a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a06:	3304      	adds	r3, #4

08003a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a0c:	d3f9      	bcc.n	8003a02 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003a10:	4c0a      	ldr	r4, [pc, #40]	@ (8003a3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a14:	e001      	b.n	8003a1a <LoopFillZerobss>

08003a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a18:	3204      	adds	r2, #4

08003a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a1c:	d3fb      	bcc.n	8003a16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a1e:	f00b fbc3 	bl	800f1a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a22:	f7fd f913 	bl	8000c4c <main>
  bx  lr
 8003a26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a28:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003a2c:	24020000 	.word	0x24020000
  ldr r1, =_edata
 8003a30:	240206e0 	.word	0x240206e0
  ldr r2, =_sidata
 8003a34:	080146bc 	.word	0x080146bc
  ldr r2, =_sbss
 8003a38:	240206e0 	.word	0x240206e0
  ldr r4, =_ebss
 8003a3c:	2402151c 	.word	0x2402151c

08003a40 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a40:	e7fe      	b.n	8003a40 <ADC3_IRQHandler>
	...

08003a44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a4a:	2003      	movs	r0, #3
 8003a4c:	f001 fa02 	bl	8004e54 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003a50:	f004 fd50 	bl	80084f4 <HAL_RCC_GetSysClockFreq>
 8003a54:	4602      	mov	r2, r0
 8003a56:	4b15      	ldr	r3, [pc, #84]	@ (8003aac <HAL_Init+0x68>)
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	0a1b      	lsrs	r3, r3, #8
 8003a5c:	f003 030f 	and.w	r3, r3, #15
 8003a60:	4913      	ldr	r1, [pc, #76]	@ (8003ab0 <HAL_Init+0x6c>)
 8003a62:	5ccb      	ldrb	r3, [r1, r3]
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003aac <HAL_Init+0x68>)
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	4a0e      	ldr	r2, [pc, #56]	@ (8003ab0 <HAL_Init+0x6c>)
 8003a78:	5cd3      	ldrb	r3, [r2, r3]
 8003a7a:	f003 031f 	and.w	r3, r3, #31
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	fa22 f303 	lsr.w	r3, r2, r3
 8003a84:	4a0b      	ldr	r2, [pc, #44]	@ (8003ab4 <HAL_Init+0x70>)
 8003a86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a88:	4a0b      	ldr	r2, [pc, #44]	@ (8003ab8 <HAL_Init+0x74>)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a8e:	2000      	movs	r0, #0
 8003a90:	f000 f814 	bl	8003abc <HAL_InitTick>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e002      	b.n	8003aa4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003a9e:	f7fe fb3f 	bl	8002120 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	58024400 	.word	0x58024400
 8003ab0:	080142dc 	.word	0x080142dc
 8003ab4:	24020004 	.word	0x24020004
 8003ab8:	24020000 	.word	0x24020000

08003abc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003ac4:	4b15      	ldr	r3, [pc, #84]	@ (8003b1c <HAL_InitTick+0x60>)
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e021      	b.n	8003b14 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003ad0:	4b13      	ldr	r3, [pc, #76]	@ (8003b20 <HAL_InitTick+0x64>)
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	4b11      	ldr	r3, [pc, #68]	@ (8003b1c <HAL_InitTick+0x60>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	4619      	mov	r1, r3
 8003ada:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f001 f9e7 	bl	8004eba <HAL_SYSTICK_Config>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e00e      	b.n	8003b14 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b0f      	cmp	r3, #15
 8003afa:	d80a      	bhi.n	8003b12 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003afc:	2200      	movs	r2, #0
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	f04f 30ff 	mov.w	r0, #4294967295
 8003b04:	f001 f9b1 	bl	8004e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b08:	4a06      	ldr	r2, [pc, #24]	@ (8003b24 <HAL_InitTick+0x68>)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	e000      	b.n	8003b14 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	2402000c 	.word	0x2402000c
 8003b20:	24020000 	.word	0x24020000
 8003b24:	24020008 	.word	0x24020008

08003b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003b2c:	4b06      	ldr	r3, [pc, #24]	@ (8003b48 <HAL_IncTick+0x20>)
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	461a      	mov	r2, r3
 8003b32:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <HAL_IncTick+0x24>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4413      	add	r3, r2
 8003b38:	4a04      	ldr	r2, [pc, #16]	@ (8003b4c <HAL_IncTick+0x24>)
 8003b3a:	6013      	str	r3, [r2, #0]
}
 8003b3c:	bf00      	nop
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	2402000c 	.word	0x2402000c
 8003b4c:	2402120c 	.word	0x2402120c

08003b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  return uwTick;
 8003b54:	4b03      	ldr	r3, [pc, #12]	@ (8003b64 <HAL_GetTick+0x14>)
 8003b56:	681b      	ldr	r3, [r3, #0]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	2402120c 	.word	0x2402120c

08003b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b70:	f7ff ffee 	bl	8003b50 <HAL_GetTick>
 8003b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b80:	d005      	beq.n	8003b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b82:	4b0a      	ldr	r3, [pc, #40]	@ (8003bac <HAL_Delay+0x44>)
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	461a      	mov	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b8e:	bf00      	nop
 8003b90:	f7ff ffde 	bl	8003b50 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d8f7      	bhi.n	8003b90 <HAL_Delay+0x28>
  {
  }
}
 8003ba0:	bf00      	nop
 8003ba2:	bf00      	nop
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	2402000c 	.word	0x2402000c

08003bb0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003bb4:	4b03      	ldr	r3, [pc, #12]	@ (8003bc4 <HAL_GetREVID+0x14>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	0c1b      	lsrs	r3, r3, #16
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	5c001000 	.word	0x5c001000

08003bc8 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003bd2:	4b07      	ldr	r3, [pc, #28]	@ (8003bf0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	401a      	ands	r2, r3
 8003bdc:	4904      	ldr	r1, [pc, #16]	@ (8003bf0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	604b      	str	r3, [r1, #4]
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	58000400 	.word	0x58000400

08003bf4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	609a      	str	r2, [r3, #8]
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b083      	sub	sp, #12
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
 8003c22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	609a      	str	r2, [r3, #8]
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d107      	bne.n	8003c80 <LL_ADC_SetChannelPreselection+0x24>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	0e9b      	lsrs	r3, r3, #26
 8003c74:	f003 031f 	and.w	r3, r3, #31
 8003c78:	2201      	movs	r2, #1
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	e015      	b.n	8003cac <LL_ADC_SetChannelPreselection+0x50>
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	fa93 f3a3 	rbit	r3, r3
 8003c8a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8003c96:	2320      	movs	r3, #32
 8003c98:	e003      	b.n	8003ca2 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	fab3 f383 	clz	r3, r3
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	f003 031f 	and.w	r3, r3, #31
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	69d2      	ldr	r2, [r2, #28]
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8003cb6:	bf00      	nop
 8003cb8:	371c      	adds	r7, #28
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b087      	sub	sp, #28
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	60f8      	str	r0, [r7, #12]
 8003cca:	60b9      	str	r1, [r7, #8]
 8003ccc:	607a      	str	r2, [r7, #4]
 8003cce:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3360      	adds	r3, #96	@ 0x60
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	430b      	orrs	r3, r1
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003cf6:	bf00      	nop
 8003cf8:	371c      	adds	r7, #28
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b085      	sub	sp, #20
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	60f8      	str	r0, [r7, #12]
 8003d0a:	60b9      	str	r1, [r7, #8]
 8003d0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	f003 031f 	and.w	r3, r3, #31
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d22:	431a      	orrs	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	611a      	str	r2, [r3, #16]
}
 8003d28:	bf00      	nop
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b087      	sub	sp, #28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	3360      	adds	r3, #96	@ 0x60
 8003d44:	461a      	mov	r2, r3
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	601a      	str	r2, [r3, #0]
  }
}
 8003d5e:	bf00      	nop
 8003d60:	371c      	adds	r7, #28
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b087      	sub	sp, #28
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	60f8      	str	r0, [r7, #12]
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	3330      	adds	r3, #48	@ 0x30
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	0a1b      	lsrs	r3, r3, #8
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	f003 030c 	and.w	r3, r3, #12
 8003d86:	4413      	add	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	f003 031f 	and.w	r3, r3, #31
 8003d94:	211f      	movs	r1, #31
 8003d96:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9a:	43db      	mvns	r3, r3
 8003d9c:	401a      	ands	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	0e9b      	lsrs	r3, r3, #26
 8003da2:	f003 011f 	and.w	r1, r3, #31
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	f003 031f 	and.w	r3, r3, #31
 8003dac:	fa01 f303 	lsl.w	r3, r1, r3
 8003db0:	431a      	orrs	r2, r3
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003db6:	bf00      	nop
 8003db8:	371c      	adds	r7, #28
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b087      	sub	sp, #28
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	60f8      	str	r0, [r7, #12]
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	3314      	adds	r3, #20
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	0e5b      	lsrs	r3, r3, #25
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	f003 0304 	and.w	r3, r3, #4
 8003dde:	4413      	add	r3, r2
 8003de0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	0d1b      	lsrs	r3, r3, #20
 8003dea:	f003 031f 	and.w	r3, r3, #31
 8003dee:	2107      	movs	r1, #7
 8003df0:	fa01 f303 	lsl.w	r3, r1, r3
 8003df4:	43db      	mvns	r3, r3
 8003df6:	401a      	ands	r2, r3
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	0d1b      	lsrs	r3, r3, #20
 8003dfc:	f003 031f 	and.w	r3, r3, #31
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	fa01 f303 	lsl.w	r3, r1, r3
 8003e06:	431a      	orrs	r2, r3
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003e0c:	bf00      	nop
 8003e0e:	371c      	adds	r7, #28
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e30:	43db      	mvns	r3, r3
 8003e32:	401a      	ands	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f003 0318 	and.w	r3, r3, #24
 8003e3a:	4908      	ldr	r1, [pc, #32]	@ (8003e5c <LL_ADC_SetChannelSingleDiff+0x44>)
 8003e3c:	40d9      	lsrs	r1, r3
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	400b      	ands	r3, r1
 8003e42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e46:	431a      	orrs	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003e4e:	bf00      	nop
 8003e50:	3714      	adds	r7, #20
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	000fffff 	.word	0x000fffff

08003e60 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003e6e:	4013      	ands	r3, r2
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6093      	str	r3, [r2, #8]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	5fffffc0 	.word	0x5fffffc0

08003e84 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e98:	d101      	bne.n	8003e9e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e000      	b.n	8003ea0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	4b05      	ldr	r3, [pc, #20]	@ (8003ed0 <LL_ADC_EnableInternalRegulator+0x24>)
 8003eba:	4013      	ands	r3, r2
 8003ebc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	6fffffc0 	.word	0x6fffffc0

08003ed4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ee8:	d101      	bne.n	8003eee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003eea:	2301      	movs	r3, #1
 8003eec:	e000      	b.n	8003ef0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d101      	bne.n	8003f14 <LL_ADC_IsEnabled+0x18>
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <LL_ADC_IsEnabled+0x1a>
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b083      	sub	sp, #12
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d101      	bne.n	8003f3a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f003 0308 	and.w	r3, r3, #8
 8003f58:	2b08      	cmp	r3, #8
 8003f5a:	d101      	bne.n	8003f60 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e000      	b.n	8003f62 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	370c      	adds	r7, #12
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
	...

08003f70 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003f70:	b590      	push	{r4, r7, lr}
 8003f72:	b089      	sub	sp, #36	@ 0x24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e18f      	b.n	80042aa <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d109      	bne.n	8003fac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7fe f8db 	bl	8002154 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff ff67 	bl	8003e84 <LL_ADC_IsDeepPowerDownEnabled>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d004      	beq.n	8003fc6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff ff4d 	bl	8003e60 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff ff82 	bl	8003ed4 <LL_ADC_IsInternalRegulatorEnabled>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d114      	bne.n	8004000 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff ff66 	bl	8003eac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003fe0:	4b87      	ldr	r3, [pc, #540]	@ (8004200 <HAL_ADC_Init+0x290>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	099b      	lsrs	r3, r3, #6
 8003fe6:	4a87      	ldr	r2, [pc, #540]	@ (8004204 <HAL_ADC_Init+0x294>)
 8003fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fec:	099b      	lsrs	r3, r3, #6
 8003fee:	3301      	adds	r3, #1
 8003ff0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ff2:	e002      	b.n	8003ffa <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1f9      	bne.n	8003ff4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff ff65 	bl	8003ed4 <LL_ADC_IsInternalRegulatorEnabled>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d10d      	bne.n	800402c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004014:	f043 0210 	orr.w	r2, r3, #16
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004020:	f043 0201 	orr.w	r2, r3, #1
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4618      	mov	r0, r3
 8004032:	f7ff ff76 	bl	8003f22 <LL_ADC_REG_IsConversionOngoing>
 8004036:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403c:	f003 0310 	and.w	r3, r3, #16
 8004040:	2b00      	cmp	r3, #0
 8004042:	f040 8129 	bne.w	8004298 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	2b00      	cmp	r3, #0
 800404a:	f040 8125 	bne.w	8004298 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004052:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004056:	f043 0202 	orr.w	r2, r3, #2
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4618      	mov	r0, r3
 8004064:	f7ff ff4a 	bl	8003efc <LL_ADC_IsEnabled>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d136      	bne.n	80040dc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a65      	ldr	r2, [pc, #404]	@ (8004208 <HAL_ADC_Init+0x298>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d004      	beq.n	8004082 <HAL_ADC_Init+0x112>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a63      	ldr	r2, [pc, #396]	@ (800420c <HAL_ADC_Init+0x29c>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d10e      	bne.n	80040a0 <HAL_ADC_Init+0x130>
 8004082:	4861      	ldr	r0, [pc, #388]	@ (8004208 <HAL_ADC_Init+0x298>)
 8004084:	f7ff ff3a 	bl	8003efc <LL_ADC_IsEnabled>
 8004088:	4604      	mov	r4, r0
 800408a:	4860      	ldr	r0, [pc, #384]	@ (800420c <HAL_ADC_Init+0x29c>)
 800408c:	f7ff ff36 	bl	8003efc <LL_ADC_IsEnabled>
 8004090:	4603      	mov	r3, r0
 8004092:	4323      	orrs	r3, r4
 8004094:	2b00      	cmp	r3, #0
 8004096:	bf0c      	ite	eq
 8004098:	2301      	moveq	r3, #1
 800409a:	2300      	movne	r3, #0
 800409c:	b2db      	uxtb	r3, r3
 800409e:	e008      	b.n	80040b2 <HAL_ADC_Init+0x142>
 80040a0:	485b      	ldr	r0, [pc, #364]	@ (8004210 <HAL_ADC_Init+0x2a0>)
 80040a2:	f7ff ff2b 	bl	8003efc <LL_ADC_IsEnabled>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	bf0c      	ite	eq
 80040ac:	2301      	moveq	r3, #1
 80040ae:	2300      	movne	r3, #0
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d012      	beq.n	80040dc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a53      	ldr	r2, [pc, #332]	@ (8004208 <HAL_ADC_Init+0x298>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d004      	beq.n	80040ca <HAL_ADC_Init+0x15a>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a51      	ldr	r2, [pc, #324]	@ (800420c <HAL_ADC_Init+0x29c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d101      	bne.n	80040ce <HAL_ADC_Init+0x15e>
 80040ca:	4a52      	ldr	r2, [pc, #328]	@ (8004214 <HAL_ADC_Init+0x2a4>)
 80040cc:	e000      	b.n	80040d0 <HAL_ADC_Init+0x160>
 80040ce:	4a52      	ldr	r2, [pc, #328]	@ (8004218 <HAL_ADC_Init+0x2a8>)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	4619      	mov	r1, r3
 80040d6:	4610      	mov	r0, r2
 80040d8:	f7ff fd8c 	bl	8003bf4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80040dc:	f7ff fd68 	bl	8003bb0 <HAL_GetREVID>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d914      	bls.n	8004114 <HAL_ADC_Init+0x1a4>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	2b10      	cmp	r3, #16
 80040f0:	d110      	bne.n	8004114 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	7d5b      	ldrb	r3, [r3, #21]
 80040f6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80040fc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004102:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	7f1b      	ldrb	r3, [r3, #28]
 8004108:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800410a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800410c:	f043 030c 	orr.w	r3, r3, #12
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	e00d      	b.n	8004130 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	7d5b      	ldrb	r3, [r3, #21]
 8004118:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800411e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004124:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	7f1b      	ldrb	r3, [r3, #28]
 800412a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800412c:	4313      	orrs	r3, r2
 800412e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	7f1b      	ldrb	r3, [r3, #28]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d106      	bne.n	8004146 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	3b01      	subs	r3, #1
 800413e:	045b      	lsls	r3, r3, #17
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	4313      	orrs	r3, r2
 8004144:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414a:	2b00      	cmp	r3, #0
 800414c:	d009      	beq.n	8004162 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004152:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	4313      	orrs	r3, r2
 8004160:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	4b2c      	ldr	r3, [pc, #176]	@ (800421c <HAL_ADC_Init+0x2ac>)
 800416a:	4013      	ands	r3, r2
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	6812      	ldr	r2, [r2, #0]
 8004170:	69b9      	ldr	r1, [r7, #24]
 8004172:	430b      	orrs	r3, r1
 8004174:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4618      	mov	r0, r3
 800417c:	f7ff fed1 	bl	8003f22 <LL_ADC_REG_IsConversionOngoing>
 8004180:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff fede 	bl	8003f48 <LL_ADC_INJ_IsConversionOngoing>
 800418c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d15f      	bne.n	8004254 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d15c      	bne.n	8004254 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	7d1b      	ldrb	r3, [r3, #20]
 800419e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80041a4:	4313      	orrs	r3, r2
 80041a6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68da      	ldr	r2, [r3, #12]
 80041ae:	4b1c      	ldr	r3, [pc, #112]	@ (8004220 <HAL_ADC_Init+0x2b0>)
 80041b0:	4013      	ands	r3, r2
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	6812      	ldr	r2, [r2, #0]
 80041b6:	69b9      	ldr	r1, [r7, #24]
 80041b8:	430b      	orrs	r3, r1
 80041ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d130      	bne.n	8004228 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	691a      	ldr	r2, [r3, #16]
 80041d2:	4b14      	ldr	r3, [pc, #80]	@ (8004224 <HAL_ADC_Init+0x2b4>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80041da:	3a01      	subs	r2, #1
 80041dc:	0411      	lsls	r1, r2, #16
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80041e2:	4311      	orrs	r1, r2
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80041e8:	4311      	orrs	r1, r2
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80041ee:	430a      	orrs	r2, r1
 80041f0:	431a      	orrs	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f042 0201 	orr.w	r2, r2, #1
 80041fa:	611a      	str	r2, [r3, #16]
 80041fc:	e01c      	b.n	8004238 <HAL_ADC_Init+0x2c8>
 80041fe:	bf00      	nop
 8004200:	24020000 	.word	0x24020000
 8004204:	053e2d63 	.word	0x053e2d63
 8004208:	40022000 	.word	0x40022000
 800420c:	40022100 	.word	0x40022100
 8004210:	58026000 	.word	0x58026000
 8004214:	40022300 	.word	0x40022300
 8004218:	58026300 	.word	0x58026300
 800421c:	fff0c003 	.word	0xfff0c003
 8004220:	ffffbffc 	.word	0xffffbffc
 8004224:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	691a      	ldr	r2, [r3, #16]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f022 0201 	bic.w	r2, r2, #1
 8004236:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	430a      	orrs	r2, r1
 800424c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 fb20 	bl	8004894 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d10c      	bne.n	8004276 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004262:	f023 010f 	bic.w	r1, r3, #15
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	1e5a      	subs	r2, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	631a      	str	r2, [r3, #48]	@ 0x30
 8004274:	e007      	b.n	8004286 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 020f 	bic.w	r2, r2, #15
 8004284:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428a:	f023 0303 	bic.w	r3, r3, #3
 800428e:	f043 0201 	orr.w	r2, r3, #1
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	655a      	str	r2, [r3, #84]	@ 0x54
 8004296:	e007      	b.n	80042a8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800429c:	f043 0210 	orr.w	r2, r3, #16
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80042a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3724      	adds	r7, #36	@ 0x24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd90      	pop	{r4, r7, pc}
 80042b2:	bf00      	nop

080042b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80042b4:	b590      	push	{r4, r7, lr}
 80042b6:	b08d      	sub	sp, #52	@ 0x34
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042be:	2300      	movs	r3, #0
 80042c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80042c4:	2300      	movs	r3, #0
 80042c6:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	4a65      	ldr	r2, [pc, #404]	@ (8004464 <HAL_ADC_ConfigChannel+0x1b0>)
 80042ce:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d101      	bne.n	80042de <HAL_ADC_ConfigChannel+0x2a>
 80042da:	2302      	movs	r3, #2
 80042dc:	e2c7      	b.n	800486e <HAL_ADC_ConfigChannel+0x5ba>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7ff fe19 	bl	8003f22 <LL_ADC_REG_IsConversionOngoing>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f040 82ac 	bne.w	8004850 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	db2c      	blt.n	800435a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004308:	2b00      	cmp	r3, #0
 800430a:	d108      	bne.n	800431e <HAL_ADC_ConfigChannel+0x6a>
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	0e9b      	lsrs	r3, r3, #26
 8004312:	f003 031f 	and.w	r3, r3, #31
 8004316:	2201      	movs	r2, #1
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	e016      	b.n	800434c <HAL_ADC_ConfigChannel+0x98>
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	fa93 f3a3 	rbit	r3, r3
 800432a:	613b      	str	r3, [r7, #16]
  return result;
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8004336:	2320      	movs	r3, #32
 8004338:	e003      	b.n	8004342 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	fab3 f383 	clz	r3, r3
 8004340:	b2db      	uxtb	r3, r3
 8004342:	f003 031f 	and.w	r3, r3, #31
 8004346:	2201      	movs	r2, #1
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	69d1      	ldr	r1, [r2, #28]
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	6812      	ldr	r2, [r2, #0]
 8004356:	430b      	orrs	r3, r1
 8004358:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6818      	ldr	r0, [r3, #0]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	6859      	ldr	r1, [r3, #4]
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	f7ff fcff 	bl	8003d6a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff fdd6 	bl	8003f22 <LL_ADC_REG_IsConversionOngoing>
 8004376:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff fde3 	bl	8003f48 <LL_ADC_INJ_IsConversionOngoing>
 8004382:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004386:	2b00      	cmp	r3, #0
 8004388:	f040 80b8 	bne.w	80044fc <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800438c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438e:	2b00      	cmp	r3, #0
 8004390:	f040 80b4 	bne.w	80044fc <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6818      	ldr	r0, [r3, #0]
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	6819      	ldr	r1, [r3, #0]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	461a      	mov	r2, r3
 80043a2:	f7ff fd0e 	bl	8003dc2 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80043a6:	4b30      	ldr	r3, [pc, #192]	@ (8004468 <HAL_ADC_ConfigChannel+0x1b4>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80043ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043b2:	d10b      	bne.n	80043cc <HAL_ADC_ConfigChannel+0x118>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	695a      	ldr	r2, [r3, #20]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	089b      	lsrs	r3, r3, #2
 80043c0:	f003 0307 	and.w	r3, r3, #7
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	e01d      	b.n	8004408 <HAL_ADC_ConfigChannel+0x154>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	f003 0310 	and.w	r3, r3, #16
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10b      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x13e>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	695a      	ldr	r2, [r3, #20]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	089b      	lsrs	r3, r3, #2
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	e00a      	b.n	8004408 <HAL_ADC_ConfigChannel+0x154>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	089b      	lsrs	r3, r3, #2
 80043fe:	f003 0304 	and.w	r3, r3, #4
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	2b04      	cmp	r3, #4
 8004410:	d02c      	beq.n	800446c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6818      	ldr	r0, [r3, #0]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	6919      	ldr	r1, [r3, #16]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	f7ff fc4f 	bl	8003cc2 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6818      	ldr	r0, [r3, #0]
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	6919      	ldr	r1, [r3, #16]
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	7e5b      	ldrb	r3, [r3, #25]
 8004430:	2b01      	cmp	r3, #1
 8004432:	d102      	bne.n	800443a <HAL_ADC_ConfigChannel+0x186>
 8004434:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004438:	e000      	b.n	800443c <HAL_ADC_ConfigChannel+0x188>
 800443a:	2300      	movs	r3, #0
 800443c:	461a      	mov	r2, r3
 800443e:	f7ff fc79 	bl	8003d34 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6818      	ldr	r0, [r3, #0]
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	6919      	ldr	r1, [r3, #16]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	7e1b      	ldrb	r3, [r3, #24]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d102      	bne.n	8004458 <HAL_ADC_ConfigChannel+0x1a4>
 8004452:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004456:	e000      	b.n	800445a <HAL_ADC_ConfigChannel+0x1a6>
 8004458:	2300      	movs	r3, #0
 800445a:	461a      	mov	r2, r3
 800445c:	f7ff fc51 	bl	8003d02 <LL_ADC_SetDataRightShift>
 8004460:	e04c      	b.n	80044fc <HAL_ADC_ConfigChannel+0x248>
 8004462:	bf00      	nop
 8004464:	47ff0000 	.word	0x47ff0000
 8004468:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004472:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	069b      	lsls	r3, r3, #26
 800447c:	429a      	cmp	r2, r3
 800447e:	d107      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800448e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004496:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	069b      	lsls	r3, r3, #26
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d107      	bne.n	80044b4 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80044b2:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	069b      	lsls	r3, r3, #26
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d107      	bne.n	80044d8 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80044d6:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	069b      	lsls	r3, r3, #26
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d107      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80044fa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4618      	mov	r0, r3
 8004502:	f7ff fcfb 	bl	8003efc <LL_ADC_IsEnabled>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	f040 81aa 	bne.w	8004862 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6818      	ldr	r0, [r3, #0]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6819      	ldr	r1, [r3, #0]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	461a      	mov	r2, r3
 800451c:	f7ff fc7c 	bl	8003e18 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4a87      	ldr	r2, [pc, #540]	@ (8004744 <HAL_ADC_ConfigChannel+0x490>)
 8004526:	4293      	cmp	r3, r2
 8004528:	f040 809a 	bne.w	8004660 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4984      	ldr	r1, [pc, #528]	@ (8004748 <HAL_ADC_ConfigChannel+0x494>)
 8004536:	428b      	cmp	r3, r1
 8004538:	d147      	bne.n	80045ca <HAL_ADC_ConfigChannel+0x316>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4983      	ldr	r1, [pc, #524]	@ (800474c <HAL_ADC_ConfigChannel+0x498>)
 8004540:	428b      	cmp	r3, r1
 8004542:	d040      	beq.n	80045c6 <HAL_ADC_ConfigChannel+0x312>
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4981      	ldr	r1, [pc, #516]	@ (8004750 <HAL_ADC_ConfigChannel+0x49c>)
 800454a:	428b      	cmp	r3, r1
 800454c:	d039      	beq.n	80045c2 <HAL_ADC_ConfigChannel+0x30e>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4980      	ldr	r1, [pc, #512]	@ (8004754 <HAL_ADC_ConfigChannel+0x4a0>)
 8004554:	428b      	cmp	r3, r1
 8004556:	d032      	beq.n	80045be <HAL_ADC_ConfigChannel+0x30a>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	497e      	ldr	r1, [pc, #504]	@ (8004758 <HAL_ADC_ConfigChannel+0x4a4>)
 800455e:	428b      	cmp	r3, r1
 8004560:	d02b      	beq.n	80045ba <HAL_ADC_ConfigChannel+0x306>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	497d      	ldr	r1, [pc, #500]	@ (800475c <HAL_ADC_ConfigChannel+0x4a8>)
 8004568:	428b      	cmp	r3, r1
 800456a:	d024      	beq.n	80045b6 <HAL_ADC_ConfigChannel+0x302>
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	497b      	ldr	r1, [pc, #492]	@ (8004760 <HAL_ADC_ConfigChannel+0x4ac>)
 8004572:	428b      	cmp	r3, r1
 8004574:	d01d      	beq.n	80045b2 <HAL_ADC_ConfigChannel+0x2fe>
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	497a      	ldr	r1, [pc, #488]	@ (8004764 <HAL_ADC_ConfigChannel+0x4b0>)
 800457c:	428b      	cmp	r3, r1
 800457e:	d016      	beq.n	80045ae <HAL_ADC_ConfigChannel+0x2fa>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4978      	ldr	r1, [pc, #480]	@ (8004768 <HAL_ADC_ConfigChannel+0x4b4>)
 8004586:	428b      	cmp	r3, r1
 8004588:	d00f      	beq.n	80045aa <HAL_ADC_ConfigChannel+0x2f6>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4977      	ldr	r1, [pc, #476]	@ (800476c <HAL_ADC_ConfigChannel+0x4b8>)
 8004590:	428b      	cmp	r3, r1
 8004592:	d008      	beq.n	80045a6 <HAL_ADC_ConfigChannel+0x2f2>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4975      	ldr	r1, [pc, #468]	@ (8004770 <HAL_ADC_ConfigChannel+0x4bc>)
 800459a:	428b      	cmp	r3, r1
 800459c:	d101      	bne.n	80045a2 <HAL_ADC_ConfigChannel+0x2ee>
 800459e:	4b75      	ldr	r3, [pc, #468]	@ (8004774 <HAL_ADC_ConfigChannel+0x4c0>)
 80045a0:	e05a      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045a2:	2300      	movs	r3, #0
 80045a4:	e058      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045a6:	4b74      	ldr	r3, [pc, #464]	@ (8004778 <HAL_ADC_ConfigChannel+0x4c4>)
 80045a8:	e056      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045aa:	4b74      	ldr	r3, [pc, #464]	@ (800477c <HAL_ADC_ConfigChannel+0x4c8>)
 80045ac:	e054      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045ae:	4b6e      	ldr	r3, [pc, #440]	@ (8004768 <HAL_ADC_ConfigChannel+0x4b4>)
 80045b0:	e052      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045b2:	4b6c      	ldr	r3, [pc, #432]	@ (8004764 <HAL_ADC_ConfigChannel+0x4b0>)
 80045b4:	e050      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045b6:	4b72      	ldr	r3, [pc, #456]	@ (8004780 <HAL_ADC_ConfigChannel+0x4cc>)
 80045b8:	e04e      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045ba:	4b72      	ldr	r3, [pc, #456]	@ (8004784 <HAL_ADC_ConfigChannel+0x4d0>)
 80045bc:	e04c      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045be:	4b72      	ldr	r3, [pc, #456]	@ (8004788 <HAL_ADC_ConfigChannel+0x4d4>)
 80045c0:	e04a      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045c2:	4b72      	ldr	r3, [pc, #456]	@ (800478c <HAL_ADC_ConfigChannel+0x4d8>)
 80045c4:	e048      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045c6:	2301      	movs	r3, #1
 80045c8:	e046      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4970      	ldr	r1, [pc, #448]	@ (8004790 <HAL_ADC_ConfigChannel+0x4dc>)
 80045d0:	428b      	cmp	r3, r1
 80045d2:	d140      	bne.n	8004656 <HAL_ADC_ConfigChannel+0x3a2>
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	495c      	ldr	r1, [pc, #368]	@ (800474c <HAL_ADC_ConfigChannel+0x498>)
 80045da:	428b      	cmp	r3, r1
 80045dc:	d039      	beq.n	8004652 <HAL_ADC_ConfigChannel+0x39e>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	495b      	ldr	r1, [pc, #364]	@ (8004750 <HAL_ADC_ConfigChannel+0x49c>)
 80045e4:	428b      	cmp	r3, r1
 80045e6:	d032      	beq.n	800464e <HAL_ADC_ConfigChannel+0x39a>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4959      	ldr	r1, [pc, #356]	@ (8004754 <HAL_ADC_ConfigChannel+0x4a0>)
 80045ee:	428b      	cmp	r3, r1
 80045f0:	d02b      	beq.n	800464a <HAL_ADC_ConfigChannel+0x396>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4958      	ldr	r1, [pc, #352]	@ (8004758 <HAL_ADC_ConfigChannel+0x4a4>)
 80045f8:	428b      	cmp	r3, r1
 80045fa:	d024      	beq.n	8004646 <HAL_ADC_ConfigChannel+0x392>
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4956      	ldr	r1, [pc, #344]	@ (800475c <HAL_ADC_ConfigChannel+0x4a8>)
 8004602:	428b      	cmp	r3, r1
 8004604:	d01d      	beq.n	8004642 <HAL_ADC_ConfigChannel+0x38e>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4955      	ldr	r1, [pc, #340]	@ (8004760 <HAL_ADC_ConfigChannel+0x4ac>)
 800460c:	428b      	cmp	r3, r1
 800460e:	d016      	beq.n	800463e <HAL_ADC_ConfigChannel+0x38a>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4953      	ldr	r1, [pc, #332]	@ (8004764 <HAL_ADC_ConfigChannel+0x4b0>)
 8004616:	428b      	cmp	r3, r1
 8004618:	d00f      	beq.n	800463a <HAL_ADC_ConfigChannel+0x386>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4952      	ldr	r1, [pc, #328]	@ (8004768 <HAL_ADC_ConfigChannel+0x4b4>)
 8004620:	428b      	cmp	r3, r1
 8004622:	d008      	beq.n	8004636 <HAL_ADC_ConfigChannel+0x382>
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4951      	ldr	r1, [pc, #324]	@ (8004770 <HAL_ADC_ConfigChannel+0x4bc>)
 800462a:	428b      	cmp	r3, r1
 800462c:	d101      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x37e>
 800462e:	4b51      	ldr	r3, [pc, #324]	@ (8004774 <HAL_ADC_ConfigChannel+0x4c0>)
 8004630:	e012      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 8004632:	2300      	movs	r3, #0
 8004634:	e010      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 8004636:	4b51      	ldr	r3, [pc, #324]	@ (800477c <HAL_ADC_ConfigChannel+0x4c8>)
 8004638:	e00e      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 800463a:	4b4b      	ldr	r3, [pc, #300]	@ (8004768 <HAL_ADC_ConfigChannel+0x4b4>)
 800463c:	e00c      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 800463e:	4b49      	ldr	r3, [pc, #292]	@ (8004764 <HAL_ADC_ConfigChannel+0x4b0>)
 8004640:	e00a      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 8004642:	4b4f      	ldr	r3, [pc, #316]	@ (8004780 <HAL_ADC_ConfigChannel+0x4cc>)
 8004644:	e008      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 8004646:	4b4f      	ldr	r3, [pc, #316]	@ (8004784 <HAL_ADC_ConfigChannel+0x4d0>)
 8004648:	e006      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 800464a:	4b4f      	ldr	r3, [pc, #316]	@ (8004788 <HAL_ADC_ConfigChannel+0x4d4>)
 800464c:	e004      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 800464e:	4b4f      	ldr	r3, [pc, #316]	@ (800478c <HAL_ADC_ConfigChannel+0x4d8>)
 8004650:	e002      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <HAL_ADC_ConfigChannel+0x3a4>
 8004656:	2300      	movs	r3, #0
 8004658:	4619      	mov	r1, r3
 800465a:	4610      	mov	r0, r2
 800465c:	f7ff fafe 	bl	8003c5c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	f280 80fc 	bge.w	8004862 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a36      	ldr	r2, [pc, #216]	@ (8004748 <HAL_ADC_ConfigChannel+0x494>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d004      	beq.n	800467e <HAL_ADC_ConfigChannel+0x3ca>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a45      	ldr	r2, [pc, #276]	@ (8004790 <HAL_ADC_ConfigChannel+0x4dc>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d101      	bne.n	8004682 <HAL_ADC_ConfigChannel+0x3ce>
 800467e:	4b45      	ldr	r3, [pc, #276]	@ (8004794 <HAL_ADC_ConfigChannel+0x4e0>)
 8004680:	e000      	b.n	8004684 <HAL_ADC_ConfigChannel+0x3d0>
 8004682:	4b45      	ldr	r3, [pc, #276]	@ (8004798 <HAL_ADC_ConfigChannel+0x4e4>)
 8004684:	4618      	mov	r0, r3
 8004686:	f7ff fadb 	bl	8003c40 <LL_ADC_GetCommonPathInternalCh>
 800468a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a2d      	ldr	r2, [pc, #180]	@ (8004748 <HAL_ADC_ConfigChannel+0x494>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d004      	beq.n	80046a0 <HAL_ADC_ConfigChannel+0x3ec>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a3d      	ldr	r2, [pc, #244]	@ (8004790 <HAL_ADC_ConfigChannel+0x4dc>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d10e      	bne.n	80046be <HAL_ADC_ConfigChannel+0x40a>
 80046a0:	4829      	ldr	r0, [pc, #164]	@ (8004748 <HAL_ADC_ConfigChannel+0x494>)
 80046a2:	f7ff fc2b 	bl	8003efc <LL_ADC_IsEnabled>
 80046a6:	4604      	mov	r4, r0
 80046a8:	4839      	ldr	r0, [pc, #228]	@ (8004790 <HAL_ADC_ConfigChannel+0x4dc>)
 80046aa:	f7ff fc27 	bl	8003efc <LL_ADC_IsEnabled>
 80046ae:	4603      	mov	r3, r0
 80046b0:	4323      	orrs	r3, r4
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	bf0c      	ite	eq
 80046b6:	2301      	moveq	r3, #1
 80046b8:	2300      	movne	r3, #0
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	e008      	b.n	80046d0 <HAL_ADC_ConfigChannel+0x41c>
 80046be:	4837      	ldr	r0, [pc, #220]	@ (800479c <HAL_ADC_ConfigChannel+0x4e8>)
 80046c0:	f7ff fc1c 	bl	8003efc <LL_ADC_IsEnabled>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	bf0c      	ite	eq
 80046ca:	2301      	moveq	r3, #1
 80046cc:	2300      	movne	r3, #0
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 80b3 	beq.w	800483c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a31      	ldr	r2, [pc, #196]	@ (80047a0 <HAL_ADC_ConfigChannel+0x4ec>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d165      	bne.n	80047ac <HAL_ADC_ConfigChannel+0x4f8>
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d160      	bne.n	80047ac <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a2b      	ldr	r2, [pc, #172]	@ (800479c <HAL_ADC_ConfigChannel+0x4e8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	f040 80b6 	bne.w	8004862 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a13      	ldr	r2, [pc, #76]	@ (8004748 <HAL_ADC_ConfigChannel+0x494>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d004      	beq.n	800470a <HAL_ADC_ConfigChannel+0x456>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a22      	ldr	r2, [pc, #136]	@ (8004790 <HAL_ADC_ConfigChannel+0x4dc>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d101      	bne.n	800470e <HAL_ADC_ConfigChannel+0x45a>
 800470a:	4a22      	ldr	r2, [pc, #136]	@ (8004794 <HAL_ADC_ConfigChannel+0x4e0>)
 800470c:	e000      	b.n	8004710 <HAL_ADC_ConfigChannel+0x45c>
 800470e:	4a22      	ldr	r2, [pc, #136]	@ (8004798 <HAL_ADC_ConfigChannel+0x4e4>)
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004716:	4619      	mov	r1, r3
 8004718:	4610      	mov	r0, r2
 800471a:	f7ff fa7e 	bl	8003c1a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800471e:	4b21      	ldr	r3, [pc, #132]	@ (80047a4 <HAL_ADC_ConfigChannel+0x4f0>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	099b      	lsrs	r3, r3, #6
 8004724:	4a20      	ldr	r2, [pc, #128]	@ (80047a8 <HAL_ADC_ConfigChannel+0x4f4>)
 8004726:	fba2 2303 	umull	r2, r3, r2, r3
 800472a:	099b      	lsrs	r3, r3, #6
 800472c:	3301      	adds	r3, #1
 800472e:	005b      	lsls	r3, r3, #1
 8004730:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004732:	e002      	b.n	800473a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	3b01      	subs	r3, #1
 8004738:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1f9      	bne.n	8004734 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004740:	e08f      	b.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
 8004742:	bf00      	nop
 8004744:	47ff0000 	.word	0x47ff0000
 8004748:	40022000 	.word	0x40022000
 800474c:	04300002 	.word	0x04300002
 8004750:	08600004 	.word	0x08600004
 8004754:	0c900008 	.word	0x0c900008
 8004758:	10c00010 	.word	0x10c00010
 800475c:	14f00020 	.word	0x14f00020
 8004760:	2a000400 	.word	0x2a000400
 8004764:	2e300800 	.word	0x2e300800
 8004768:	32601000 	.word	0x32601000
 800476c:	43210000 	.word	0x43210000
 8004770:	4b840000 	.word	0x4b840000
 8004774:	4fb80000 	.word	0x4fb80000
 8004778:	47520000 	.word	0x47520000
 800477c:	36902000 	.word	0x36902000
 8004780:	25b00200 	.word	0x25b00200
 8004784:	21800100 	.word	0x21800100
 8004788:	1d500080 	.word	0x1d500080
 800478c:	19200040 	.word	0x19200040
 8004790:	40022100 	.word	0x40022100
 8004794:	40022300 	.word	0x40022300
 8004798:	58026300 	.word	0x58026300
 800479c:	58026000 	.word	0x58026000
 80047a0:	cb840000 	.word	0xcb840000
 80047a4:	24020000 	.word	0x24020000
 80047a8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a31      	ldr	r2, [pc, #196]	@ (8004878 <HAL_ADC_ConfigChannel+0x5c4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d11e      	bne.n	80047f4 <HAL_ADC_ConfigChannel+0x540>
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d119      	bne.n	80047f4 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a2d      	ldr	r2, [pc, #180]	@ (800487c <HAL_ADC_ConfigChannel+0x5c8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d14b      	bne.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a2c      	ldr	r2, [pc, #176]	@ (8004880 <HAL_ADC_ConfigChannel+0x5cc>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d004      	beq.n	80047de <HAL_ADC_ConfigChannel+0x52a>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a2a      	ldr	r2, [pc, #168]	@ (8004884 <HAL_ADC_ConfigChannel+0x5d0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d101      	bne.n	80047e2 <HAL_ADC_ConfigChannel+0x52e>
 80047de:	4a2a      	ldr	r2, [pc, #168]	@ (8004888 <HAL_ADC_ConfigChannel+0x5d4>)
 80047e0:	e000      	b.n	80047e4 <HAL_ADC_ConfigChannel+0x530>
 80047e2:	4a2a      	ldr	r2, [pc, #168]	@ (800488c <HAL_ADC_ConfigChannel+0x5d8>)
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047ea:	4619      	mov	r1, r3
 80047ec:	4610      	mov	r0, r2
 80047ee:	f7ff fa14 	bl	8003c1a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047f2:	e036      	b.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a25      	ldr	r2, [pc, #148]	@ (8004890 <HAL_ADC_ConfigChannel+0x5dc>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d131      	bne.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d12c      	bne.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a1b      	ldr	r2, [pc, #108]	@ (800487c <HAL_ADC_ConfigChannel+0x5c8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d127      	bne.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a1a      	ldr	r2, [pc, #104]	@ (8004880 <HAL_ADC_ConfigChannel+0x5cc>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d004      	beq.n	8004826 <HAL_ADC_ConfigChannel+0x572>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a18      	ldr	r2, [pc, #96]	@ (8004884 <HAL_ADC_ConfigChannel+0x5d0>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d101      	bne.n	800482a <HAL_ADC_ConfigChannel+0x576>
 8004826:	4a18      	ldr	r2, [pc, #96]	@ (8004888 <HAL_ADC_ConfigChannel+0x5d4>)
 8004828:	e000      	b.n	800482c <HAL_ADC_ConfigChannel+0x578>
 800482a:	4a18      	ldr	r2, [pc, #96]	@ (800488c <HAL_ADC_ConfigChannel+0x5d8>)
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004832:	4619      	mov	r1, r3
 8004834:	4610      	mov	r0, r2
 8004836:	f7ff f9f0 	bl	8003c1a <LL_ADC_SetCommonPathInternalCh>
 800483a:	e012      	b.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004840:	f043 0220 	orr.w	r2, r3, #32
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800484e:	e008      	b.n	8004862 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004854:	f043 0220 	orr.w	r2, r3, #32
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800486a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800486e:	4618      	mov	r0, r3
 8004870:	3734      	adds	r7, #52	@ 0x34
 8004872:	46bd      	mov	sp, r7
 8004874:	bd90      	pop	{r4, r7, pc}
 8004876:	bf00      	nop
 8004878:	c7520000 	.word	0xc7520000
 800487c:	58026000 	.word	0x58026000
 8004880:	40022000 	.word	0x40022000
 8004884:	40022100 	.word	0x40022100
 8004888:	40022300 	.word	0x40022300
 800488c:	58026300 	.word	0x58026300
 8004890:	cfb80000 	.word	0xcfb80000

08004894 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a7a      	ldr	r2, [pc, #488]	@ (8004a8c <ADC_ConfigureBoostMode+0x1f8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d004      	beq.n	80048b0 <ADC_ConfigureBoostMode+0x1c>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a79      	ldr	r2, [pc, #484]	@ (8004a90 <ADC_ConfigureBoostMode+0x1fc>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d109      	bne.n	80048c4 <ADC_ConfigureBoostMode+0x30>
 80048b0:	4b78      	ldr	r3, [pc, #480]	@ (8004a94 <ADC_ConfigureBoostMode+0x200>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bf14      	ite	ne
 80048bc:	2301      	movne	r3, #1
 80048be:	2300      	moveq	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	e008      	b.n	80048d6 <ADC_ConfigureBoostMode+0x42>
 80048c4:	4b74      	ldr	r3, [pc, #464]	@ (8004a98 <ADC_ConfigureBoostMode+0x204>)
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	bf14      	ite	ne
 80048d0:	2301      	movne	r3, #1
 80048d2:	2300      	moveq	r3, #0
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d01c      	beq.n	8004914 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80048da:	f003 ff85 	bl	80087e8 <HAL_RCC_GetHCLKFreq>
 80048de:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048e8:	d010      	beq.n	800490c <ADC_ConfigureBoostMode+0x78>
 80048ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048ee:	d873      	bhi.n	80049d8 <ADC_ConfigureBoostMode+0x144>
 80048f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f4:	d002      	beq.n	80048fc <ADC_ConfigureBoostMode+0x68>
 80048f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048fa:	d16d      	bne.n	80049d8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	0c1b      	lsrs	r3, r3, #16
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	fbb2 f3f3 	udiv	r3, r2, r3
 8004908:	60fb      	str	r3, [r7, #12]
        break;
 800490a:	e068      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	089b      	lsrs	r3, r3, #2
 8004910:	60fb      	str	r3, [r7, #12]
        break;
 8004912:	e064      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004914:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004918:	f04f 0100 	mov.w	r1, #0
 800491c:	f005 f9ca 	bl	8009cb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004920:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800492a:	d051      	beq.n	80049d0 <ADC_ConfigureBoostMode+0x13c>
 800492c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004930:	d854      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 8004932:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004936:	d047      	beq.n	80049c8 <ADC_ConfigureBoostMode+0x134>
 8004938:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800493c:	d84e      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 800493e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004942:	d03d      	beq.n	80049c0 <ADC_ConfigureBoostMode+0x12c>
 8004944:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004948:	d848      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 800494a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800494e:	d033      	beq.n	80049b8 <ADC_ConfigureBoostMode+0x124>
 8004950:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004954:	d842      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 8004956:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800495a:	d029      	beq.n	80049b0 <ADC_ConfigureBoostMode+0x11c>
 800495c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004960:	d83c      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 8004962:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004966:	d01a      	beq.n	800499e <ADC_ConfigureBoostMode+0x10a>
 8004968:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800496c:	d836      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 800496e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004972:	d014      	beq.n	800499e <ADC_ConfigureBoostMode+0x10a>
 8004974:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004978:	d830      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 800497a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800497e:	d00e      	beq.n	800499e <ADC_ConfigureBoostMode+0x10a>
 8004980:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004984:	d82a      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 8004986:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800498a:	d008      	beq.n	800499e <ADC_ConfigureBoostMode+0x10a>
 800498c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004990:	d824      	bhi.n	80049dc <ADC_ConfigureBoostMode+0x148>
 8004992:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004996:	d002      	beq.n	800499e <ADC_ConfigureBoostMode+0x10a>
 8004998:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800499c:	d11e      	bne.n	80049dc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	0c9b      	lsrs	r3, r3, #18
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ac:	60fb      	str	r3, [r7, #12]
        break;
 80049ae:	e016      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	091b      	lsrs	r3, r3, #4
 80049b4:	60fb      	str	r3, [r7, #12]
        break;
 80049b6:	e012      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	095b      	lsrs	r3, r3, #5
 80049bc:	60fb      	str	r3, [r7, #12]
        break;
 80049be:	e00e      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	099b      	lsrs	r3, r3, #6
 80049c4:	60fb      	str	r3, [r7, #12]
        break;
 80049c6:	e00a      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	09db      	lsrs	r3, r3, #7
 80049cc:	60fb      	str	r3, [r7, #12]
        break;
 80049ce:	e006      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	0a1b      	lsrs	r3, r3, #8
 80049d4:	60fb      	str	r3, [r7, #12]
        break;
 80049d6:	e002      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
        break;
 80049d8:	bf00      	nop
 80049da:	e000      	b.n	80049de <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80049dc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80049de:	f7ff f8e7 	bl	8003bb0 <HAL_GetREVID>
 80049e2:	4603      	mov	r3, r0
 80049e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d815      	bhi.n	8004a18 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4a2b      	ldr	r2, [pc, #172]	@ (8004a9c <ADC_ConfigureBoostMode+0x208>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d908      	bls.n	8004a06 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a02:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004a04:	e03e      	b.n	8004a84 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a14:	609a      	str	r2, [r3, #8]
}
 8004a16:	e035      	b.n	8004a84 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	085b      	lsrs	r3, r3, #1
 8004a1c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa0 <ADC_ConfigureBoostMode+0x20c>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d808      	bhi.n	8004a38 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004a34:	609a      	str	r2, [r3, #8]
}
 8004a36:	e025      	b.n	8004a84 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4a1a      	ldr	r2, [pc, #104]	@ (8004aa4 <ADC_ConfigureBoostMode+0x210>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d80a      	bhi.n	8004a56 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a52:	609a      	str	r2, [r3, #8]
}
 8004a54:	e016      	b.n	8004a84 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	4a13      	ldr	r2, [pc, #76]	@ (8004aa8 <ADC_ConfigureBoostMode+0x214>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d80a      	bhi.n	8004a74 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a70:	609a      	str	r2, [r3, #8]
}
 8004a72:	e007      	b.n	8004a84 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004a82:	609a      	str	r2, [r3, #8]
}
 8004a84:	bf00      	nop
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40022000 	.word	0x40022000
 8004a90:	40022100 	.word	0x40022100
 8004a94:	40022300 	.word	0x40022300
 8004a98:	58026300 	.word	0x58026300
 8004a9c:	01312d00 	.word	0x01312d00
 8004aa0:	005f5e10 	.word	0x005f5e10
 8004aa4:	00bebc20 	.word	0x00bebc20
 8004aa8:	017d7840 	.word	0x017d7840

08004aac <LL_ADC_IsEnabled>:
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d101      	bne.n	8004ac4 <LL_ADC_IsEnabled+0x18>
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e000      	b.n	8004ac6 <LL_ADC_IsEnabled+0x1a>
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr

08004ad2 <LL_ADC_REG_IsConversionOngoing>:
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d101      	bne.n	8004aea <LL_ADC_REG_IsConversionOngoing+0x18>
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e000      	b.n	8004aec <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004af8:	b590      	push	{r4, r7, lr}
 8004afa:	b09f      	sub	sp, #124	@ 0x7c
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b02:	2300      	movs	r3, #0
 8004b04:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e0be      	b.n	8004c94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004b22:	2300      	movs	r3, #0
 8004b24:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d102      	bne.n	8004b36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004b30:	4b5b      	ldr	r3, [pc, #364]	@ (8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004b32:	60bb      	str	r3, [r7, #8]
 8004b34:	e001      	b.n	8004b3a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004b36:	2300      	movs	r3, #0
 8004b38:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10b      	bne.n	8004b58 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b44:	f043 0220 	orr.w	r2, r3, #32
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e09d      	b.n	8004c94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7ff ffb9 	bl	8004ad2 <LL_ADC_REG_IsConversionOngoing>
 8004b60:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff ffb3 	bl	8004ad2 <LL_ADC_REG_IsConversionOngoing>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d17f      	bne.n	8004c72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004b72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d17c      	bne.n	8004c72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a47      	ldr	r2, [pc, #284]	@ (8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d004      	beq.n	8004b8c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a46      	ldr	r2, [pc, #280]	@ (8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d101      	bne.n	8004b90 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8004b8c:	4b45      	ldr	r3, [pc, #276]	@ (8004ca4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b8e:	e000      	b.n	8004b92 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004b90:	4b45      	ldr	r3, [pc, #276]	@ (8004ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b92:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d039      	beq.n	8004c10 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	431a      	orrs	r2, r3
 8004baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bac:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a3a      	ldr	r2, [pc, #232]	@ (8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d004      	beq.n	8004bc2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a38      	ldr	r2, [pc, #224]	@ (8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d10e      	bne.n	8004be0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004bc2:	4836      	ldr	r0, [pc, #216]	@ (8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004bc4:	f7ff ff72 	bl	8004aac <LL_ADC_IsEnabled>
 8004bc8:	4604      	mov	r4, r0
 8004bca:	4835      	ldr	r0, [pc, #212]	@ (8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004bcc:	f7ff ff6e 	bl	8004aac <LL_ADC_IsEnabled>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	4323      	orrs	r3, r4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	bf0c      	ite	eq
 8004bd8:	2301      	moveq	r3, #1
 8004bda:	2300      	movne	r3, #0
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	e008      	b.n	8004bf2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004be0:	4832      	ldr	r0, [pc, #200]	@ (8004cac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004be2:	f7ff ff63 	bl	8004aac <LL_ADC_IsEnabled>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	bf0c      	ite	eq
 8004bec:	2301      	moveq	r3, #1
 8004bee:	2300      	movne	r3, #0
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d047      	beq.n	8004c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004bf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bf8:	689a      	ldr	r2, [r3, #8]
 8004bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	6811      	ldr	r1, [r2, #0]
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	6892      	ldr	r2, [r2, #8]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c0c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c0e:	e03a      	b.n	8004c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004c10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c1a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a1e      	ldr	r2, [pc, #120]	@ (8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d004      	beq.n	8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d10e      	bne.n	8004c4e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8004c30:	481a      	ldr	r0, [pc, #104]	@ (8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004c32:	f7ff ff3b 	bl	8004aac <LL_ADC_IsEnabled>
 8004c36:	4604      	mov	r4, r0
 8004c38:	4819      	ldr	r0, [pc, #100]	@ (8004ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004c3a:	f7ff ff37 	bl	8004aac <LL_ADC_IsEnabled>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4323      	orrs	r3, r4
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	bf0c      	ite	eq
 8004c46:	2301      	moveq	r3, #1
 8004c48:	2300      	movne	r3, #0
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	e008      	b.n	8004c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004c4e:	4817      	ldr	r0, [pc, #92]	@ (8004cac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004c50:	f7ff ff2c 	bl	8004aac <LL_ADC_IsEnabled>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	bf0c      	ite	eq
 8004c5a:	2301      	moveq	r3, #1
 8004c5c:	2300      	movne	r3, #0
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d010      	beq.n	8004c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	4b11      	ldr	r3, [pc, #68]	@ (8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c6e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c70:	e009      	b.n	8004c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c76:	f043 0220 	orr.w	r2, r3, #32
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004c84:	e000      	b.n	8004c88 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c86:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004c90:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	377c      	adds	r7, #124	@ 0x7c
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd90      	pop	{r4, r7, pc}
 8004c9c:	40022000 	.word	0x40022000
 8004ca0:	40022100 	.word	0x40022100
 8004ca4:	40022300 	.word	0x40022300
 8004ca8:	58026300 	.word	0x58026300
 8004cac:	58026000 	.word	0x58026000
 8004cb0:	fffff0e0 	.word	0xfffff0e0

08004cb4 <__NVIC_SetPriorityGrouping>:
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004cdc:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ce2:	4a04      	ldr	r2, [pc, #16]	@ (8004cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	60d3      	str	r3, [r2, #12]
}
 8004ce8:	bf00      	nop
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr
 8004cf4:	e000ed00 	.word	0xe000ed00
 8004cf8:	05fa0000 	.word	0x05fa0000

08004cfc <__NVIC_GetPriorityGrouping>:
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d00:	4b04      	ldr	r3, [pc, #16]	@ (8004d14 <__NVIC_GetPriorityGrouping+0x18>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	0a1b      	lsrs	r3, r3, #8
 8004d06:	f003 0307 	and.w	r3, r3, #7
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr
 8004d14:	e000ed00 	.word	0xe000ed00

08004d18 <__NVIC_EnableIRQ>:
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	db0b      	blt.n	8004d42 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d2a:	88fb      	ldrh	r3, [r7, #6]
 8004d2c:	f003 021f 	and.w	r2, r3, #31
 8004d30:	4907      	ldr	r1, [pc, #28]	@ (8004d50 <__NVIC_EnableIRQ+0x38>)
 8004d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d36:	095b      	lsrs	r3, r3, #5
 8004d38:	2001      	movs	r0, #1
 8004d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8004d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004d42:	bf00      	nop
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	e000e100 	.word	0xe000e100

08004d54 <__NVIC_SetPriority>:
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	6039      	str	r1, [r7, #0]
 8004d5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	db0a      	blt.n	8004d7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	490c      	ldr	r1, [pc, #48]	@ (8004da0 <__NVIC_SetPriority+0x4c>)
 8004d6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d72:	0112      	lsls	r2, r2, #4
 8004d74:	b2d2      	uxtb	r2, r2
 8004d76:	440b      	add	r3, r1
 8004d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004d7c:	e00a      	b.n	8004d94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	4908      	ldr	r1, [pc, #32]	@ (8004da4 <__NVIC_SetPriority+0x50>)
 8004d84:	88fb      	ldrh	r3, [r7, #6]
 8004d86:	f003 030f 	and.w	r3, r3, #15
 8004d8a:	3b04      	subs	r3, #4
 8004d8c:	0112      	lsls	r2, r2, #4
 8004d8e:	b2d2      	uxtb	r2, r2
 8004d90:	440b      	add	r3, r1
 8004d92:	761a      	strb	r2, [r3, #24]
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	e000e100 	.word	0xe000e100
 8004da4:	e000ed00 	.word	0xe000ed00

08004da8 <NVIC_EncodePriority>:
{
 8004da8:	b480      	push	{r7}
 8004daa:	b089      	sub	sp, #36	@ 0x24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	f1c3 0307 	rsb	r3, r3, #7
 8004dc2:	2b04      	cmp	r3, #4
 8004dc4:	bf28      	it	cs
 8004dc6:	2304      	movcs	r3, #4
 8004dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	3304      	adds	r3, #4
 8004dce:	2b06      	cmp	r3, #6
 8004dd0:	d902      	bls.n	8004dd8 <NVIC_EncodePriority+0x30>
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	3b03      	subs	r3, #3
 8004dd6:	e000      	b.n	8004dda <NVIC_EncodePriority+0x32>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	43da      	mvns	r2, r3
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	401a      	ands	r2, r3
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004df0:	f04f 31ff 	mov.w	r1, #4294967295
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dfa:	43d9      	mvns	r1, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e00:	4313      	orrs	r3, r2
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3724      	adds	r7, #36	@ 0x24
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
	...

08004e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e20:	d301      	bcc.n	8004e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e22:	2301      	movs	r3, #1
 8004e24:	e00f      	b.n	8004e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e26:	4a0a      	ldr	r2, [pc, #40]	@ (8004e50 <SysTick_Config+0x40>)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e2e:	210f      	movs	r1, #15
 8004e30:	f04f 30ff 	mov.w	r0, #4294967295
 8004e34:	f7ff ff8e 	bl	8004d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e38:	4b05      	ldr	r3, [pc, #20]	@ (8004e50 <SysTick_Config+0x40>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e3e:	4b04      	ldr	r3, [pc, #16]	@ (8004e50 <SysTick_Config+0x40>)
 8004e40:	2207      	movs	r2, #7
 8004e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	e000e010 	.word	0xe000e010

08004e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff ff29 	bl	8004cb4 <__NVIC_SetPriorityGrouping>
}
 8004e62:	bf00      	nop
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b086      	sub	sp, #24
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	4603      	mov	r3, r0
 8004e72:	60b9      	str	r1, [r7, #8]
 8004e74:	607a      	str	r2, [r7, #4]
 8004e76:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e78:	f7ff ff40 	bl	8004cfc <__NVIC_GetPriorityGrouping>
 8004e7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	6978      	ldr	r0, [r7, #20]
 8004e84:	f7ff ff90 	bl	8004da8 <NVIC_EncodePriority>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e8e:	4611      	mov	r1, r2
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff ff5f 	bl	8004d54 <__NVIC_SetPriority>
}
 8004e96:	bf00      	nop
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b082      	sub	sp, #8
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ea8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7ff ff33 	bl	8004d18 <__NVIC_EnableIRQ>
}
 8004eb2:	bf00      	nop
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b082      	sub	sp, #8
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7ff ffa4 	bl	8004e10 <SysTick_Config>
 8004ec8:	4603      	mov	r3, r0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
	...

08004ed4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004ed8:	f3bf 8f5f 	dmb	sy
}
 8004edc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004ede:	4b07      	ldr	r3, [pc, #28]	@ (8004efc <HAL_MPU_Disable+0x28>)
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee2:	4a06      	ldr	r2, [pc, #24]	@ (8004efc <HAL_MPU_Disable+0x28>)
 8004ee4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ee8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004eea:	4b05      	ldr	r3, [pc, #20]	@ (8004f00 <HAL_MPU_Disable+0x2c>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	605a      	str	r2, [r3, #4]
}
 8004ef0:	bf00      	nop
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	e000ed00 	.word	0xe000ed00
 8004f00:	e000ed90 	.word	0xe000ed90

08004f04 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f3c <HAL_MPU_Enable+0x38>)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f043 0301 	orr.w	r3, r3, #1
 8004f14:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004f16:	4b0a      	ldr	r3, [pc, #40]	@ (8004f40 <HAL_MPU_Enable+0x3c>)
 8004f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1a:	4a09      	ldr	r2, [pc, #36]	@ (8004f40 <HAL_MPU_Enable+0x3c>)
 8004f1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f20:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004f22:	f3bf 8f4f 	dsb	sy
}
 8004f26:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004f28:	f3bf 8f6f 	isb	sy
}
 8004f2c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	e000ed90 	.word	0xe000ed90
 8004f40:	e000ed00 	.word	0xe000ed00

08004f44 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	785a      	ldrb	r2, [r3, #1]
 8004f50:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8004f52:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004f54:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	4a19      	ldr	r2, [pc, #100]	@ (8004fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8004f5a:	f023 0301 	bic.w	r3, r3, #1
 8004f5e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004f60:	4a17      	ldr	r2, [pc, #92]	@ (8004fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	7b1b      	ldrb	r3, [r3, #12]
 8004f6c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	7adb      	ldrb	r3, [r3, #11]
 8004f72:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004f74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	7a9b      	ldrb	r3, [r3, #10]
 8004f7a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004f7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	7b5b      	ldrb	r3, [r3, #13]
 8004f82:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004f84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	7b9b      	ldrb	r3, [r3, #14]
 8004f8a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004f8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	7bdb      	ldrb	r3, [r3, #15]
 8004f92:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004f94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	7a5b      	ldrb	r3, [r3, #9]
 8004f9a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004f9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	7a1b      	ldrb	r3, [r3, #8]
 8004fa2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004fa4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	7812      	ldrb	r2, [r2, #0]
 8004faa:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004fac:	4a04      	ldr	r2, [pc, #16]	@ (8004fc0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004fae:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004fb0:	6113      	str	r3, [r2, #16]
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	e000ed90 	.word	0xe000ed90

08004fc4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004fcc:	f7fe fdc0 	bl	8003b50 <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e316      	b.n	800560a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a66      	ldr	r2, [pc, #408]	@ (800517c <HAL_DMA_Init+0x1b8>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d04a      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a65      	ldr	r2, [pc, #404]	@ (8005180 <HAL_DMA_Init+0x1bc>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d045      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a63      	ldr	r2, [pc, #396]	@ (8005184 <HAL_DMA_Init+0x1c0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d040      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a62      	ldr	r2, [pc, #392]	@ (8005188 <HAL_DMA_Init+0x1c4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d03b      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a60      	ldr	r2, [pc, #384]	@ (800518c <HAL_DMA_Init+0x1c8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d036      	beq.n	800507c <HAL_DMA_Init+0xb8>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a5f      	ldr	r2, [pc, #380]	@ (8005190 <HAL_DMA_Init+0x1cc>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d031      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a5d      	ldr	r2, [pc, #372]	@ (8005194 <HAL_DMA_Init+0x1d0>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d02c      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a5c      	ldr	r2, [pc, #368]	@ (8005198 <HAL_DMA_Init+0x1d4>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d027      	beq.n	800507c <HAL_DMA_Init+0xb8>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a5a      	ldr	r2, [pc, #360]	@ (800519c <HAL_DMA_Init+0x1d8>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d022      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a59      	ldr	r2, [pc, #356]	@ (80051a0 <HAL_DMA_Init+0x1dc>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d01d      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a57      	ldr	r2, [pc, #348]	@ (80051a4 <HAL_DMA_Init+0x1e0>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d018      	beq.n	800507c <HAL_DMA_Init+0xb8>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a56      	ldr	r2, [pc, #344]	@ (80051a8 <HAL_DMA_Init+0x1e4>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d013      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a54      	ldr	r2, [pc, #336]	@ (80051ac <HAL_DMA_Init+0x1e8>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d00e      	beq.n	800507c <HAL_DMA_Init+0xb8>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a53      	ldr	r2, [pc, #332]	@ (80051b0 <HAL_DMA_Init+0x1ec>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d009      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a51      	ldr	r2, [pc, #324]	@ (80051b4 <HAL_DMA_Init+0x1f0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d004      	beq.n	800507c <HAL_DMA_Init+0xb8>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a50      	ldr	r2, [pc, #320]	@ (80051b8 <HAL_DMA_Init+0x1f4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d101      	bne.n	8005080 <HAL_DMA_Init+0xbc>
 800507c:	2301      	movs	r3, #1
 800507e:	e000      	b.n	8005082 <HAL_DMA_Init+0xbe>
 8005080:	2300      	movs	r3, #0
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 813b 	beq.w	80052fe <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2202      	movs	r2, #2
 800508c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a37      	ldr	r2, [pc, #220]	@ (800517c <HAL_DMA_Init+0x1b8>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d04a      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a36      	ldr	r2, [pc, #216]	@ (8005180 <HAL_DMA_Init+0x1bc>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d045      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a34      	ldr	r2, [pc, #208]	@ (8005184 <HAL_DMA_Init+0x1c0>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d040      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a33      	ldr	r2, [pc, #204]	@ (8005188 <HAL_DMA_Init+0x1c4>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d03b      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a31      	ldr	r2, [pc, #196]	@ (800518c <HAL_DMA_Init+0x1c8>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d036      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a30      	ldr	r2, [pc, #192]	@ (8005190 <HAL_DMA_Init+0x1cc>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d031      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a2e      	ldr	r2, [pc, #184]	@ (8005194 <HAL_DMA_Init+0x1d0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d02c      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a2d      	ldr	r2, [pc, #180]	@ (8005198 <HAL_DMA_Init+0x1d4>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d027      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a2b      	ldr	r2, [pc, #172]	@ (800519c <HAL_DMA_Init+0x1d8>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d022      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a2a      	ldr	r2, [pc, #168]	@ (80051a0 <HAL_DMA_Init+0x1dc>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d01d      	beq.n	8005138 <HAL_DMA_Init+0x174>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a28      	ldr	r2, [pc, #160]	@ (80051a4 <HAL_DMA_Init+0x1e0>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d018      	beq.n	8005138 <HAL_DMA_Init+0x174>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a27      	ldr	r2, [pc, #156]	@ (80051a8 <HAL_DMA_Init+0x1e4>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d013      	beq.n	8005138 <HAL_DMA_Init+0x174>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a25      	ldr	r2, [pc, #148]	@ (80051ac <HAL_DMA_Init+0x1e8>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d00e      	beq.n	8005138 <HAL_DMA_Init+0x174>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a24      	ldr	r2, [pc, #144]	@ (80051b0 <HAL_DMA_Init+0x1ec>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d009      	beq.n	8005138 <HAL_DMA_Init+0x174>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a22      	ldr	r2, [pc, #136]	@ (80051b4 <HAL_DMA_Init+0x1f0>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d004      	beq.n	8005138 <HAL_DMA_Init+0x174>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a21      	ldr	r2, [pc, #132]	@ (80051b8 <HAL_DMA_Init+0x1f4>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d108      	bne.n	800514a <HAL_DMA_Init+0x186>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f022 0201 	bic.w	r2, r2, #1
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	e007      	b.n	800515a <HAL_DMA_Init+0x196>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f022 0201 	bic.w	r2, r2, #1
 8005158:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800515a:	e02f      	b.n	80051bc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800515c:	f7fe fcf8 	bl	8003b50 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b05      	cmp	r3, #5
 8005168:	d928      	bls.n	80051bc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2220      	movs	r2, #32
 800516e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2203      	movs	r2, #3
 8005174:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e246      	b.n	800560a <HAL_DMA_Init+0x646>
 800517c:	40020010 	.word	0x40020010
 8005180:	40020028 	.word	0x40020028
 8005184:	40020040 	.word	0x40020040
 8005188:	40020058 	.word	0x40020058
 800518c:	40020070 	.word	0x40020070
 8005190:	40020088 	.word	0x40020088
 8005194:	400200a0 	.word	0x400200a0
 8005198:	400200b8 	.word	0x400200b8
 800519c:	40020410 	.word	0x40020410
 80051a0:	40020428 	.word	0x40020428
 80051a4:	40020440 	.word	0x40020440
 80051a8:	40020458 	.word	0x40020458
 80051ac:	40020470 	.word	0x40020470
 80051b0:	40020488 	.word	0x40020488
 80051b4:	400204a0 	.word	0x400204a0
 80051b8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1c8      	bne.n	800515c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	4b83      	ldr	r3, [pc, #524]	@ (80053e4 <HAL_DMA_Init+0x420>)
 80051d6:	4013      	ands	r3, r2
 80051d8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80051e2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051ee:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051fa:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	4313      	orrs	r3, r2
 8005206:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	2b04      	cmp	r3, #4
 800520e:	d107      	bne.n	8005220 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005218:	4313      	orrs	r3, r2
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	4313      	orrs	r3, r2
 800521e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005220:	4b71      	ldr	r3, [pc, #452]	@ (80053e8 <HAL_DMA_Init+0x424>)
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	4b71      	ldr	r3, [pc, #452]	@ (80053ec <HAL_DMA_Init+0x428>)
 8005226:	4013      	ands	r3, r2
 8005228:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800522c:	d328      	bcc.n	8005280 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	2b28      	cmp	r3, #40	@ 0x28
 8005234:	d903      	bls.n	800523e <HAL_DMA_Init+0x27a>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	2b2e      	cmp	r3, #46	@ 0x2e
 800523c:	d917      	bls.n	800526e <HAL_DMA_Init+0x2aa>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b3e      	cmp	r3, #62	@ 0x3e
 8005244:	d903      	bls.n	800524e <HAL_DMA_Init+0x28a>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b42      	cmp	r3, #66	@ 0x42
 800524c:	d90f      	bls.n	800526e <HAL_DMA_Init+0x2aa>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	2b46      	cmp	r3, #70	@ 0x46
 8005254:	d903      	bls.n	800525e <HAL_DMA_Init+0x29a>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2b48      	cmp	r3, #72	@ 0x48
 800525c:	d907      	bls.n	800526e <HAL_DMA_Init+0x2aa>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2b4e      	cmp	r3, #78	@ 0x4e
 8005264:	d905      	bls.n	8005272 <HAL_DMA_Init+0x2ae>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	2b52      	cmp	r3, #82	@ 0x52
 800526c:	d801      	bhi.n	8005272 <HAL_DMA_Init+0x2ae>
 800526e:	2301      	movs	r3, #1
 8005270:	e000      	b.n	8005274 <HAL_DMA_Init+0x2b0>
 8005272:	2300      	movs	r3, #0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800527e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f023 0307 	bic.w	r3, r3, #7
 8005296:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529c:	697a      	ldr	r2, [r7, #20]
 800529e:	4313      	orrs	r3, r2
 80052a0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d117      	bne.n	80052da <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00e      	beq.n	80052da <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f001 fbff 	bl	8006ac0 <DMA_CheckFifoParam>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d008      	beq.n	80052da <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2240      	movs	r2, #64	@ 0x40
 80052cc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e197      	b.n	800560a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f001 fb3a 	bl	800695c <DMA_CalcBaseAndBitshift>
 80052e8:	4603      	mov	r3, r0
 80052ea:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f0:	f003 031f 	and.w	r3, r3, #31
 80052f4:	223f      	movs	r2, #63	@ 0x3f
 80052f6:	409a      	lsls	r2, r3
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	609a      	str	r2, [r3, #8]
 80052fc:	e0cd      	b.n	800549a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a3b      	ldr	r2, [pc, #236]	@ (80053f0 <HAL_DMA_Init+0x42c>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d022      	beq.n	800534e <HAL_DMA_Init+0x38a>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a39      	ldr	r2, [pc, #228]	@ (80053f4 <HAL_DMA_Init+0x430>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d01d      	beq.n	800534e <HAL_DMA_Init+0x38a>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a38      	ldr	r2, [pc, #224]	@ (80053f8 <HAL_DMA_Init+0x434>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d018      	beq.n	800534e <HAL_DMA_Init+0x38a>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a36      	ldr	r2, [pc, #216]	@ (80053fc <HAL_DMA_Init+0x438>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d013      	beq.n	800534e <HAL_DMA_Init+0x38a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a35      	ldr	r2, [pc, #212]	@ (8005400 <HAL_DMA_Init+0x43c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d00e      	beq.n	800534e <HAL_DMA_Init+0x38a>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a33      	ldr	r2, [pc, #204]	@ (8005404 <HAL_DMA_Init+0x440>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d009      	beq.n	800534e <HAL_DMA_Init+0x38a>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a32      	ldr	r2, [pc, #200]	@ (8005408 <HAL_DMA_Init+0x444>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d004      	beq.n	800534e <HAL_DMA_Init+0x38a>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a30      	ldr	r2, [pc, #192]	@ (800540c <HAL_DMA_Init+0x448>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d101      	bne.n	8005352 <HAL_DMA_Init+0x38e>
 800534e:	2301      	movs	r3, #1
 8005350:	e000      	b.n	8005354 <HAL_DMA_Init+0x390>
 8005352:	2300      	movs	r3, #0
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 8097 	beq.w	8005488 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a24      	ldr	r2, [pc, #144]	@ (80053f0 <HAL_DMA_Init+0x42c>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d021      	beq.n	80053a8 <HAL_DMA_Init+0x3e4>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a22      	ldr	r2, [pc, #136]	@ (80053f4 <HAL_DMA_Init+0x430>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d01c      	beq.n	80053a8 <HAL_DMA_Init+0x3e4>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a21      	ldr	r2, [pc, #132]	@ (80053f8 <HAL_DMA_Init+0x434>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d017      	beq.n	80053a8 <HAL_DMA_Init+0x3e4>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a1f      	ldr	r2, [pc, #124]	@ (80053fc <HAL_DMA_Init+0x438>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d012      	beq.n	80053a8 <HAL_DMA_Init+0x3e4>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a1e      	ldr	r2, [pc, #120]	@ (8005400 <HAL_DMA_Init+0x43c>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d00d      	beq.n	80053a8 <HAL_DMA_Init+0x3e4>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a1c      	ldr	r2, [pc, #112]	@ (8005404 <HAL_DMA_Init+0x440>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d008      	beq.n	80053a8 <HAL_DMA_Init+0x3e4>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a1b      	ldr	r2, [pc, #108]	@ (8005408 <HAL_DMA_Init+0x444>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d003      	beq.n	80053a8 <HAL_DMA_Init+0x3e4>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a19      	ldr	r2, [pc, #100]	@ (800540c <HAL_DMA_Init+0x448>)
 80053a6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	4b13      	ldr	r3, [pc, #76]	@ (8005410 <HAL_DMA_Init+0x44c>)
 80053c4:	4013      	ands	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	2b40      	cmp	r3, #64	@ 0x40
 80053ce:	d021      	beq.n	8005414 <HAL_DMA_Init+0x450>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	2b80      	cmp	r3, #128	@ 0x80
 80053d6:	d102      	bne.n	80053de <HAL_DMA_Init+0x41a>
 80053d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80053dc:	e01b      	b.n	8005416 <HAL_DMA_Init+0x452>
 80053de:	2300      	movs	r3, #0
 80053e0:	e019      	b.n	8005416 <HAL_DMA_Init+0x452>
 80053e2:	bf00      	nop
 80053e4:	fe10803f 	.word	0xfe10803f
 80053e8:	5c001000 	.word	0x5c001000
 80053ec:	ffff0000 	.word	0xffff0000
 80053f0:	58025408 	.word	0x58025408
 80053f4:	5802541c 	.word	0x5802541c
 80053f8:	58025430 	.word	0x58025430
 80053fc:	58025444 	.word	0x58025444
 8005400:	58025458 	.word	0x58025458
 8005404:	5802546c 	.word	0x5802546c
 8005408:	58025480 	.word	0x58025480
 800540c:	58025494 	.word	0x58025494
 8005410:	fffe000f 	.word	0xfffe000f
 8005414:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	68d2      	ldr	r2, [r2, #12]
 800541a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800541c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005424:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800542c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005434:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800543c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005444:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	4313      	orrs	r3, r2
 800544a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	461a      	mov	r2, r3
 800545a:	4b6e      	ldr	r3, [pc, #440]	@ (8005614 <HAL_DMA_Init+0x650>)
 800545c:	4413      	add	r3, r2
 800545e:	4a6e      	ldr	r2, [pc, #440]	@ (8005618 <HAL_DMA_Init+0x654>)
 8005460:	fba2 2303 	umull	r2, r3, r2, r3
 8005464:	091b      	lsrs	r3, r3, #4
 8005466:	009a      	lsls	r2, r3, #2
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f001 fa75 	bl	800695c <DMA_CalcBaseAndBitshift>
 8005472:	4603      	mov	r3, r0
 8005474:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800547a:	f003 031f 	and.w	r3, r3, #31
 800547e:	2201      	movs	r2, #1
 8005480:	409a      	lsls	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	605a      	str	r2, [r3, #4]
 8005486:	e008      	b.n	800549a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2240      	movs	r2, #64	@ 0x40
 800548c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2203      	movs	r2, #3
 8005492:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e0b7      	b.n	800560a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a5f      	ldr	r2, [pc, #380]	@ (800561c <HAL_DMA_Init+0x658>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d072      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a5d      	ldr	r2, [pc, #372]	@ (8005620 <HAL_DMA_Init+0x65c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d06d      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a5c      	ldr	r2, [pc, #368]	@ (8005624 <HAL_DMA_Init+0x660>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d068      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a5a      	ldr	r2, [pc, #360]	@ (8005628 <HAL_DMA_Init+0x664>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d063      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a59      	ldr	r2, [pc, #356]	@ (800562c <HAL_DMA_Init+0x668>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d05e      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a57      	ldr	r2, [pc, #348]	@ (8005630 <HAL_DMA_Init+0x66c>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d059      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a56      	ldr	r2, [pc, #344]	@ (8005634 <HAL_DMA_Init+0x670>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d054      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a54      	ldr	r2, [pc, #336]	@ (8005638 <HAL_DMA_Init+0x674>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d04f      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a53      	ldr	r2, [pc, #332]	@ (800563c <HAL_DMA_Init+0x678>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d04a      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a51      	ldr	r2, [pc, #324]	@ (8005640 <HAL_DMA_Init+0x67c>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d045      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a50      	ldr	r2, [pc, #320]	@ (8005644 <HAL_DMA_Init+0x680>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d040      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a4e      	ldr	r2, [pc, #312]	@ (8005648 <HAL_DMA_Init+0x684>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d03b      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a4d      	ldr	r2, [pc, #308]	@ (800564c <HAL_DMA_Init+0x688>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d036      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a4b      	ldr	r2, [pc, #300]	@ (8005650 <HAL_DMA_Init+0x68c>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d031      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a4a      	ldr	r2, [pc, #296]	@ (8005654 <HAL_DMA_Init+0x690>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d02c      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a48      	ldr	r2, [pc, #288]	@ (8005658 <HAL_DMA_Init+0x694>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d027      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a47      	ldr	r2, [pc, #284]	@ (800565c <HAL_DMA_Init+0x698>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d022      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a45      	ldr	r2, [pc, #276]	@ (8005660 <HAL_DMA_Init+0x69c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d01d      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a44      	ldr	r2, [pc, #272]	@ (8005664 <HAL_DMA_Init+0x6a0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d018      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a42      	ldr	r2, [pc, #264]	@ (8005668 <HAL_DMA_Init+0x6a4>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d013      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a41      	ldr	r2, [pc, #260]	@ (800566c <HAL_DMA_Init+0x6a8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d00e      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a3f      	ldr	r2, [pc, #252]	@ (8005670 <HAL_DMA_Init+0x6ac>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d009      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a3e      	ldr	r2, [pc, #248]	@ (8005674 <HAL_DMA_Init+0x6b0>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d004      	beq.n	800558a <HAL_DMA_Init+0x5c6>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a3c      	ldr	r2, [pc, #240]	@ (8005678 <HAL_DMA_Init+0x6b4>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d101      	bne.n	800558e <HAL_DMA_Init+0x5ca>
 800558a:	2301      	movs	r3, #1
 800558c:	e000      	b.n	8005590 <HAL_DMA_Init+0x5cc>
 800558e:	2300      	movs	r3, #0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d032      	beq.n	80055fa <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f001 fb0f 	bl	8006bb8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	2b80      	cmp	r3, #128	@ 0x80
 80055a0:	d102      	bne.n	80055a8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80055bc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d010      	beq.n	80055e8 <HAL_DMA_Init+0x624>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	2b08      	cmp	r3, #8
 80055cc:	d80c      	bhi.n	80055e8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f001 fb8c 	bl	8006cec <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055d8:	2200      	movs	r2, #0
 80055da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80055e4:	605a      	str	r2, [r3, #4]
 80055e6:	e008      	b.n	80055fa <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3718      	adds	r7, #24
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	a7fdabf8 	.word	0xa7fdabf8
 8005618:	cccccccd 	.word	0xcccccccd
 800561c:	40020010 	.word	0x40020010
 8005620:	40020028 	.word	0x40020028
 8005624:	40020040 	.word	0x40020040
 8005628:	40020058 	.word	0x40020058
 800562c:	40020070 	.word	0x40020070
 8005630:	40020088 	.word	0x40020088
 8005634:	400200a0 	.word	0x400200a0
 8005638:	400200b8 	.word	0x400200b8
 800563c:	40020410 	.word	0x40020410
 8005640:	40020428 	.word	0x40020428
 8005644:	40020440 	.word	0x40020440
 8005648:	40020458 	.word	0x40020458
 800564c:	40020470 	.word	0x40020470
 8005650:	40020488 	.word	0x40020488
 8005654:	400204a0 	.word	0x400204a0
 8005658:	400204b8 	.word	0x400204b8
 800565c:	58025408 	.word	0x58025408
 8005660:	5802541c 	.word	0x5802541c
 8005664:	58025430 	.word	0x58025430
 8005668:	58025444 	.word	0x58025444
 800566c:	58025458 	.word	0x58025458
 8005670:	5802546c 	.word	0x5802546c
 8005674:	58025480 	.word	0x58025480
 8005678:	58025494 	.word	0x58025494

0800567c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e237      	b.n	8005afe <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005694:	b2db      	uxtb	r3, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d004      	beq.n	80056a4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2280      	movs	r2, #128	@ 0x80
 800569e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e22c      	b.n	8005afe <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a5c      	ldr	r2, [pc, #368]	@ (800581c <HAL_DMA_Abort_IT+0x1a0>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d04a      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a5b      	ldr	r2, [pc, #364]	@ (8005820 <HAL_DMA_Abort_IT+0x1a4>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d045      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a59      	ldr	r2, [pc, #356]	@ (8005824 <HAL_DMA_Abort_IT+0x1a8>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d040      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a58      	ldr	r2, [pc, #352]	@ (8005828 <HAL_DMA_Abort_IT+0x1ac>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d03b      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a56      	ldr	r2, [pc, #344]	@ (800582c <HAL_DMA_Abort_IT+0x1b0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d036      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a55      	ldr	r2, [pc, #340]	@ (8005830 <HAL_DMA_Abort_IT+0x1b4>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d031      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a53      	ldr	r2, [pc, #332]	@ (8005834 <HAL_DMA_Abort_IT+0x1b8>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d02c      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a52      	ldr	r2, [pc, #328]	@ (8005838 <HAL_DMA_Abort_IT+0x1bc>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d027      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a50      	ldr	r2, [pc, #320]	@ (800583c <HAL_DMA_Abort_IT+0x1c0>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d022      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a4f      	ldr	r2, [pc, #316]	@ (8005840 <HAL_DMA_Abort_IT+0x1c4>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d01d      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a4d      	ldr	r2, [pc, #308]	@ (8005844 <HAL_DMA_Abort_IT+0x1c8>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d018      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a4c      	ldr	r2, [pc, #304]	@ (8005848 <HAL_DMA_Abort_IT+0x1cc>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d013      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a4a      	ldr	r2, [pc, #296]	@ (800584c <HAL_DMA_Abort_IT+0x1d0>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d00e      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a49      	ldr	r2, [pc, #292]	@ (8005850 <HAL_DMA_Abort_IT+0x1d4>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d009      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a47      	ldr	r2, [pc, #284]	@ (8005854 <HAL_DMA_Abort_IT+0x1d8>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d004      	beq.n	8005744 <HAL_DMA_Abort_IT+0xc8>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a46      	ldr	r2, [pc, #280]	@ (8005858 <HAL_DMA_Abort_IT+0x1dc>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d101      	bne.n	8005748 <HAL_DMA_Abort_IT+0xcc>
 8005744:	2301      	movs	r3, #1
 8005746:	e000      	b.n	800574a <HAL_DMA_Abort_IT+0xce>
 8005748:	2300      	movs	r3, #0
 800574a:	2b00      	cmp	r3, #0
 800574c:	f000 8086 	beq.w	800585c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2204      	movs	r2, #4
 8005754:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a2f      	ldr	r2, [pc, #188]	@ (800581c <HAL_DMA_Abort_IT+0x1a0>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d04a      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a2e      	ldr	r2, [pc, #184]	@ (8005820 <HAL_DMA_Abort_IT+0x1a4>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d045      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a2c      	ldr	r2, [pc, #176]	@ (8005824 <HAL_DMA_Abort_IT+0x1a8>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d040      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a2b      	ldr	r2, [pc, #172]	@ (8005828 <HAL_DMA_Abort_IT+0x1ac>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d03b      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a29      	ldr	r2, [pc, #164]	@ (800582c <HAL_DMA_Abort_IT+0x1b0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d036      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a28      	ldr	r2, [pc, #160]	@ (8005830 <HAL_DMA_Abort_IT+0x1b4>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d031      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a26      	ldr	r2, [pc, #152]	@ (8005834 <HAL_DMA_Abort_IT+0x1b8>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d02c      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a25      	ldr	r2, [pc, #148]	@ (8005838 <HAL_DMA_Abort_IT+0x1bc>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d027      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a23      	ldr	r2, [pc, #140]	@ (800583c <HAL_DMA_Abort_IT+0x1c0>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d022      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a22      	ldr	r2, [pc, #136]	@ (8005840 <HAL_DMA_Abort_IT+0x1c4>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d01d      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a20      	ldr	r2, [pc, #128]	@ (8005844 <HAL_DMA_Abort_IT+0x1c8>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d018      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a1f      	ldr	r2, [pc, #124]	@ (8005848 <HAL_DMA_Abort_IT+0x1cc>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d013      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a1d      	ldr	r2, [pc, #116]	@ (800584c <HAL_DMA_Abort_IT+0x1d0>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d00e      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a1c      	ldr	r2, [pc, #112]	@ (8005850 <HAL_DMA_Abort_IT+0x1d4>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d009      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a1a      	ldr	r2, [pc, #104]	@ (8005854 <HAL_DMA_Abort_IT+0x1d8>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d004      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x17c>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a19      	ldr	r2, [pc, #100]	@ (8005858 <HAL_DMA_Abort_IT+0x1dc>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d108      	bne.n	800580a <HAL_DMA_Abort_IT+0x18e>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 0201 	bic.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]
 8005808:	e178      	b.n	8005afc <HAL_DMA_Abort_IT+0x480>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0201 	bic.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	e16f      	b.n	8005afc <HAL_DMA_Abort_IT+0x480>
 800581c:	40020010 	.word	0x40020010
 8005820:	40020028 	.word	0x40020028
 8005824:	40020040 	.word	0x40020040
 8005828:	40020058 	.word	0x40020058
 800582c:	40020070 	.word	0x40020070
 8005830:	40020088 	.word	0x40020088
 8005834:	400200a0 	.word	0x400200a0
 8005838:	400200b8 	.word	0x400200b8
 800583c:	40020410 	.word	0x40020410
 8005840:	40020428 	.word	0x40020428
 8005844:	40020440 	.word	0x40020440
 8005848:	40020458 	.word	0x40020458
 800584c:	40020470 	.word	0x40020470
 8005850:	40020488 	.word	0x40020488
 8005854:	400204a0 	.word	0x400204a0
 8005858:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 020e 	bic.w	r2, r2, #14
 800586a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a6c      	ldr	r2, [pc, #432]	@ (8005a24 <HAL_DMA_Abort_IT+0x3a8>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d04a      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a6b      	ldr	r2, [pc, #428]	@ (8005a28 <HAL_DMA_Abort_IT+0x3ac>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d045      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a69      	ldr	r2, [pc, #420]	@ (8005a2c <HAL_DMA_Abort_IT+0x3b0>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d040      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a68      	ldr	r2, [pc, #416]	@ (8005a30 <HAL_DMA_Abort_IT+0x3b4>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d03b      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a66      	ldr	r2, [pc, #408]	@ (8005a34 <HAL_DMA_Abort_IT+0x3b8>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d036      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a65      	ldr	r2, [pc, #404]	@ (8005a38 <HAL_DMA_Abort_IT+0x3bc>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d031      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a63      	ldr	r2, [pc, #396]	@ (8005a3c <HAL_DMA_Abort_IT+0x3c0>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d02c      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a62      	ldr	r2, [pc, #392]	@ (8005a40 <HAL_DMA_Abort_IT+0x3c4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d027      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a60      	ldr	r2, [pc, #384]	@ (8005a44 <HAL_DMA_Abort_IT+0x3c8>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d022      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a5f      	ldr	r2, [pc, #380]	@ (8005a48 <HAL_DMA_Abort_IT+0x3cc>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d01d      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a5d      	ldr	r2, [pc, #372]	@ (8005a4c <HAL_DMA_Abort_IT+0x3d0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d018      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a5c      	ldr	r2, [pc, #368]	@ (8005a50 <HAL_DMA_Abort_IT+0x3d4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d013      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a5a      	ldr	r2, [pc, #360]	@ (8005a54 <HAL_DMA_Abort_IT+0x3d8>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d00e      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a59      	ldr	r2, [pc, #356]	@ (8005a58 <HAL_DMA_Abort_IT+0x3dc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d009      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a57      	ldr	r2, [pc, #348]	@ (8005a5c <HAL_DMA_Abort_IT+0x3e0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d004      	beq.n	800590c <HAL_DMA_Abort_IT+0x290>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a56      	ldr	r2, [pc, #344]	@ (8005a60 <HAL_DMA_Abort_IT+0x3e4>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d108      	bne.n	800591e <HAL_DMA_Abort_IT+0x2a2>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 0201 	bic.w	r2, r2, #1
 800591a:	601a      	str	r2, [r3, #0]
 800591c:	e007      	b.n	800592e <HAL_DMA_Abort_IT+0x2b2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f022 0201 	bic.w	r2, r2, #1
 800592c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a3c      	ldr	r2, [pc, #240]	@ (8005a24 <HAL_DMA_Abort_IT+0x3a8>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d072      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a3a      	ldr	r2, [pc, #232]	@ (8005a28 <HAL_DMA_Abort_IT+0x3ac>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d06d      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a39      	ldr	r2, [pc, #228]	@ (8005a2c <HAL_DMA_Abort_IT+0x3b0>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d068      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a37      	ldr	r2, [pc, #220]	@ (8005a30 <HAL_DMA_Abort_IT+0x3b4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d063      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a36      	ldr	r2, [pc, #216]	@ (8005a34 <HAL_DMA_Abort_IT+0x3b8>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d05e      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a34      	ldr	r2, [pc, #208]	@ (8005a38 <HAL_DMA_Abort_IT+0x3bc>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d059      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a33      	ldr	r2, [pc, #204]	@ (8005a3c <HAL_DMA_Abort_IT+0x3c0>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d054      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a31      	ldr	r2, [pc, #196]	@ (8005a40 <HAL_DMA_Abort_IT+0x3c4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d04f      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a30      	ldr	r2, [pc, #192]	@ (8005a44 <HAL_DMA_Abort_IT+0x3c8>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d04a      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a2e      	ldr	r2, [pc, #184]	@ (8005a48 <HAL_DMA_Abort_IT+0x3cc>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d045      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a2d      	ldr	r2, [pc, #180]	@ (8005a4c <HAL_DMA_Abort_IT+0x3d0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d040      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a2b      	ldr	r2, [pc, #172]	@ (8005a50 <HAL_DMA_Abort_IT+0x3d4>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d03b      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a2a      	ldr	r2, [pc, #168]	@ (8005a54 <HAL_DMA_Abort_IT+0x3d8>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d036      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a28      	ldr	r2, [pc, #160]	@ (8005a58 <HAL_DMA_Abort_IT+0x3dc>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d031      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a27      	ldr	r2, [pc, #156]	@ (8005a5c <HAL_DMA_Abort_IT+0x3e0>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d02c      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a25      	ldr	r2, [pc, #148]	@ (8005a60 <HAL_DMA_Abort_IT+0x3e4>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d027      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a24      	ldr	r2, [pc, #144]	@ (8005a64 <HAL_DMA_Abort_IT+0x3e8>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d022      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a22      	ldr	r2, [pc, #136]	@ (8005a68 <HAL_DMA_Abort_IT+0x3ec>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d01d      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a21      	ldr	r2, [pc, #132]	@ (8005a6c <HAL_DMA_Abort_IT+0x3f0>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d018      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005a70 <HAL_DMA_Abort_IT+0x3f4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d013      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a1e      	ldr	r2, [pc, #120]	@ (8005a74 <HAL_DMA_Abort_IT+0x3f8>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d00e      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a1c      	ldr	r2, [pc, #112]	@ (8005a78 <HAL_DMA_Abort_IT+0x3fc>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d009      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a1b      	ldr	r2, [pc, #108]	@ (8005a7c <HAL_DMA_Abort_IT+0x400>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d004      	beq.n	8005a1e <HAL_DMA_Abort_IT+0x3a2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a19      	ldr	r2, [pc, #100]	@ (8005a80 <HAL_DMA_Abort_IT+0x404>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d132      	bne.n	8005a84 <HAL_DMA_Abort_IT+0x408>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e031      	b.n	8005a86 <HAL_DMA_Abort_IT+0x40a>
 8005a22:	bf00      	nop
 8005a24:	40020010 	.word	0x40020010
 8005a28:	40020028 	.word	0x40020028
 8005a2c:	40020040 	.word	0x40020040
 8005a30:	40020058 	.word	0x40020058
 8005a34:	40020070 	.word	0x40020070
 8005a38:	40020088 	.word	0x40020088
 8005a3c:	400200a0 	.word	0x400200a0
 8005a40:	400200b8 	.word	0x400200b8
 8005a44:	40020410 	.word	0x40020410
 8005a48:	40020428 	.word	0x40020428
 8005a4c:	40020440 	.word	0x40020440
 8005a50:	40020458 	.word	0x40020458
 8005a54:	40020470 	.word	0x40020470
 8005a58:	40020488 	.word	0x40020488
 8005a5c:	400204a0 	.word	0x400204a0
 8005a60:	400204b8 	.word	0x400204b8
 8005a64:	58025408 	.word	0x58025408
 8005a68:	5802541c 	.word	0x5802541c
 8005a6c:	58025430 	.word	0x58025430
 8005a70:	58025444 	.word	0x58025444
 8005a74:	58025458 	.word	0x58025458
 8005a78:	5802546c 	.word	0x5802546c
 8005a7c:	58025480 	.word	0x58025480
 8005a80:	58025494 	.word	0x58025494
 8005a84:	2300      	movs	r3, #0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d028      	beq.n	8005adc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a98:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa4:	f003 031f 	and.w	r3, r3, #31
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	409a      	lsls	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005ab8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00c      	beq.n	8005adc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005acc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ad0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005ada:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop

08005b08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b08a      	sub	sp, #40	@ 0x28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005b14:	4b67      	ldr	r3, [pc, #412]	@ (8005cb4 <HAL_DMA_IRQHandler+0x1ac>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a67      	ldr	r2, [pc, #412]	@ (8005cb8 <HAL_DMA_IRQHandler+0x1b0>)
 8005b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1e:	0a9b      	lsrs	r3, r3, #10
 8005b20:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b26:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b2c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a5f      	ldr	r2, [pc, #380]	@ (8005cbc <HAL_DMA_IRQHandler+0x1b4>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d04a      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a5d      	ldr	r2, [pc, #372]	@ (8005cc0 <HAL_DMA_IRQHandler+0x1b8>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d045      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a5c      	ldr	r2, [pc, #368]	@ (8005cc4 <HAL_DMA_IRQHandler+0x1bc>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d040      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a5a      	ldr	r2, [pc, #360]	@ (8005cc8 <HAL_DMA_IRQHandler+0x1c0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d03b      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a59      	ldr	r2, [pc, #356]	@ (8005ccc <HAL_DMA_IRQHandler+0x1c4>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d036      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a57      	ldr	r2, [pc, #348]	@ (8005cd0 <HAL_DMA_IRQHandler+0x1c8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d031      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a56      	ldr	r2, [pc, #344]	@ (8005cd4 <HAL_DMA_IRQHandler+0x1cc>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d02c      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a54      	ldr	r2, [pc, #336]	@ (8005cd8 <HAL_DMA_IRQHandler+0x1d0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d027      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a53      	ldr	r2, [pc, #332]	@ (8005cdc <HAL_DMA_IRQHandler+0x1d4>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d022      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a51      	ldr	r2, [pc, #324]	@ (8005ce0 <HAL_DMA_IRQHandler+0x1d8>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d01d      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a50      	ldr	r2, [pc, #320]	@ (8005ce4 <HAL_DMA_IRQHandler+0x1dc>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d018      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a4e      	ldr	r2, [pc, #312]	@ (8005ce8 <HAL_DMA_IRQHandler+0x1e0>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d013      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a4d      	ldr	r2, [pc, #308]	@ (8005cec <HAL_DMA_IRQHandler+0x1e4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d00e      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a4b      	ldr	r2, [pc, #300]	@ (8005cf0 <HAL_DMA_IRQHandler+0x1e8>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d009      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a4a      	ldr	r2, [pc, #296]	@ (8005cf4 <HAL_DMA_IRQHandler+0x1ec>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d004      	beq.n	8005bda <HAL_DMA_IRQHandler+0xd2>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a48      	ldr	r2, [pc, #288]	@ (8005cf8 <HAL_DMA_IRQHandler+0x1f0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d101      	bne.n	8005bde <HAL_DMA_IRQHandler+0xd6>
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e000      	b.n	8005be0 <HAL_DMA_IRQHandler+0xd8>
 8005bde:	2300      	movs	r3, #0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 842b 	beq.w	800643c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bea:	f003 031f 	and.w	r3, r3, #31
 8005bee:	2208      	movs	r2, #8
 8005bf0:	409a      	lsls	r2, r3
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 80a2 	beq.w	8005d40 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a2e      	ldr	r2, [pc, #184]	@ (8005cbc <HAL_DMA_IRQHandler+0x1b4>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d04a      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a2d      	ldr	r2, [pc, #180]	@ (8005cc0 <HAL_DMA_IRQHandler+0x1b8>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d045      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a2b      	ldr	r2, [pc, #172]	@ (8005cc4 <HAL_DMA_IRQHandler+0x1bc>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d040      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a2a      	ldr	r2, [pc, #168]	@ (8005cc8 <HAL_DMA_IRQHandler+0x1c0>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d03b      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a28      	ldr	r2, [pc, #160]	@ (8005ccc <HAL_DMA_IRQHandler+0x1c4>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d036      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a27      	ldr	r2, [pc, #156]	@ (8005cd0 <HAL_DMA_IRQHandler+0x1c8>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d031      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a25      	ldr	r2, [pc, #148]	@ (8005cd4 <HAL_DMA_IRQHandler+0x1cc>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d02c      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a24      	ldr	r2, [pc, #144]	@ (8005cd8 <HAL_DMA_IRQHandler+0x1d0>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d027      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a22      	ldr	r2, [pc, #136]	@ (8005cdc <HAL_DMA_IRQHandler+0x1d4>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d022      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a21      	ldr	r2, [pc, #132]	@ (8005ce0 <HAL_DMA_IRQHandler+0x1d8>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d01d      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a1f      	ldr	r2, [pc, #124]	@ (8005ce4 <HAL_DMA_IRQHandler+0x1dc>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d018      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce8 <HAL_DMA_IRQHandler+0x1e0>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d013      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a1c      	ldr	r2, [pc, #112]	@ (8005cec <HAL_DMA_IRQHandler+0x1e4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00e      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a1b      	ldr	r2, [pc, #108]	@ (8005cf0 <HAL_DMA_IRQHandler+0x1e8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d009      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a19      	ldr	r2, [pc, #100]	@ (8005cf4 <HAL_DMA_IRQHandler+0x1ec>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d004      	beq.n	8005c9c <HAL_DMA_IRQHandler+0x194>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a18      	ldr	r2, [pc, #96]	@ (8005cf8 <HAL_DMA_IRQHandler+0x1f0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d12f      	bne.n	8005cfc <HAL_DMA_IRQHandler+0x1f4>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0304 	and.w	r3, r3, #4
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	bf14      	ite	ne
 8005caa:	2301      	movne	r3, #1
 8005cac:	2300      	moveq	r3, #0
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	e02e      	b.n	8005d10 <HAL_DMA_IRQHandler+0x208>
 8005cb2:	bf00      	nop
 8005cb4:	24020000 	.word	0x24020000
 8005cb8:	1b4e81b5 	.word	0x1b4e81b5
 8005cbc:	40020010 	.word	0x40020010
 8005cc0:	40020028 	.word	0x40020028
 8005cc4:	40020040 	.word	0x40020040
 8005cc8:	40020058 	.word	0x40020058
 8005ccc:	40020070 	.word	0x40020070
 8005cd0:	40020088 	.word	0x40020088
 8005cd4:	400200a0 	.word	0x400200a0
 8005cd8:	400200b8 	.word	0x400200b8
 8005cdc:	40020410 	.word	0x40020410
 8005ce0:	40020428 	.word	0x40020428
 8005ce4:	40020440 	.word	0x40020440
 8005ce8:	40020458 	.word	0x40020458
 8005cec:	40020470 	.word	0x40020470
 8005cf0:	40020488 	.word	0x40020488
 8005cf4:	400204a0 	.word	0x400204a0
 8005cf8:	400204b8 	.word	0x400204b8
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0308 	and.w	r3, r3, #8
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	bf14      	ite	ne
 8005d0a:	2301      	movne	r3, #1
 8005d0c:	2300      	moveq	r3, #0
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d015      	beq.n	8005d40 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0204 	bic.w	r2, r2, #4
 8005d22:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	2208      	movs	r2, #8
 8005d2e:	409a      	lsls	r2, r3
 8005d30:	6a3b      	ldr	r3, [r7, #32]
 8005d32:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d38:	f043 0201 	orr.w	r2, r3, #1
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d44:	f003 031f 	and.w	r3, r3, #31
 8005d48:	69ba      	ldr	r2, [r7, #24]
 8005d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d06e      	beq.n	8005e34 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a69      	ldr	r2, [pc, #420]	@ (8005f00 <HAL_DMA_IRQHandler+0x3f8>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d04a      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a67      	ldr	r2, [pc, #412]	@ (8005f04 <HAL_DMA_IRQHandler+0x3fc>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d045      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a66      	ldr	r2, [pc, #408]	@ (8005f08 <HAL_DMA_IRQHandler+0x400>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d040      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a64      	ldr	r2, [pc, #400]	@ (8005f0c <HAL_DMA_IRQHandler+0x404>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d03b      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a63      	ldr	r2, [pc, #396]	@ (8005f10 <HAL_DMA_IRQHandler+0x408>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d036      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a61      	ldr	r2, [pc, #388]	@ (8005f14 <HAL_DMA_IRQHandler+0x40c>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d031      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a60      	ldr	r2, [pc, #384]	@ (8005f18 <HAL_DMA_IRQHandler+0x410>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d02c      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a5e      	ldr	r2, [pc, #376]	@ (8005f1c <HAL_DMA_IRQHandler+0x414>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d027      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a5d      	ldr	r2, [pc, #372]	@ (8005f20 <HAL_DMA_IRQHandler+0x418>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d022      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a5b      	ldr	r2, [pc, #364]	@ (8005f24 <HAL_DMA_IRQHandler+0x41c>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d01d      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a5a      	ldr	r2, [pc, #360]	@ (8005f28 <HAL_DMA_IRQHandler+0x420>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d018      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a58      	ldr	r2, [pc, #352]	@ (8005f2c <HAL_DMA_IRQHandler+0x424>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d013      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a57      	ldr	r2, [pc, #348]	@ (8005f30 <HAL_DMA_IRQHandler+0x428>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d00e      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a55      	ldr	r2, [pc, #340]	@ (8005f34 <HAL_DMA_IRQHandler+0x42c>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d009      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a54      	ldr	r2, [pc, #336]	@ (8005f38 <HAL_DMA_IRQHandler+0x430>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d004      	beq.n	8005df6 <HAL_DMA_IRQHandler+0x2ee>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a52      	ldr	r2, [pc, #328]	@ (8005f3c <HAL_DMA_IRQHandler+0x434>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d10a      	bne.n	8005e0c <HAL_DMA_IRQHandler+0x304>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	bf14      	ite	ne
 8005e04:	2301      	movne	r3, #1
 8005e06:	2300      	moveq	r3, #0
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	e003      	b.n	8005e14 <HAL_DMA_IRQHandler+0x30c>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2300      	movs	r3, #0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00d      	beq.n	8005e34 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	f003 031f 	and.w	r3, r3, #31
 8005e20:	2201      	movs	r2, #1
 8005e22:	409a      	lsls	r2, r3
 8005e24:	6a3b      	ldr	r3, [r7, #32]
 8005e26:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e2c:	f043 0202 	orr.w	r2, r3, #2
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e38:	f003 031f 	and.w	r3, r3, #31
 8005e3c:	2204      	movs	r2, #4
 8005e3e:	409a      	lsls	r2, r3
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	4013      	ands	r3, r2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 808f 	beq.w	8005f68 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005f00 <HAL_DMA_IRQHandler+0x3f8>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d04a      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a2a      	ldr	r2, [pc, #168]	@ (8005f04 <HAL_DMA_IRQHandler+0x3fc>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d045      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a29      	ldr	r2, [pc, #164]	@ (8005f08 <HAL_DMA_IRQHandler+0x400>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d040      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a27      	ldr	r2, [pc, #156]	@ (8005f0c <HAL_DMA_IRQHandler+0x404>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d03b      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a26      	ldr	r2, [pc, #152]	@ (8005f10 <HAL_DMA_IRQHandler+0x408>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d036      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a24      	ldr	r2, [pc, #144]	@ (8005f14 <HAL_DMA_IRQHandler+0x40c>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d031      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a23      	ldr	r2, [pc, #140]	@ (8005f18 <HAL_DMA_IRQHandler+0x410>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d02c      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a21      	ldr	r2, [pc, #132]	@ (8005f1c <HAL_DMA_IRQHandler+0x414>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d027      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a20      	ldr	r2, [pc, #128]	@ (8005f20 <HAL_DMA_IRQHandler+0x418>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d022      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a1e      	ldr	r2, [pc, #120]	@ (8005f24 <HAL_DMA_IRQHandler+0x41c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d01d      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f28 <HAL_DMA_IRQHandler+0x420>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d018      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8005f2c <HAL_DMA_IRQHandler+0x424>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d013      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a1a      	ldr	r2, [pc, #104]	@ (8005f30 <HAL_DMA_IRQHandler+0x428>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d00e      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a18      	ldr	r2, [pc, #96]	@ (8005f34 <HAL_DMA_IRQHandler+0x42c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d009      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a17      	ldr	r2, [pc, #92]	@ (8005f38 <HAL_DMA_IRQHandler+0x430>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d004      	beq.n	8005eea <HAL_DMA_IRQHandler+0x3e2>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a15      	ldr	r2, [pc, #84]	@ (8005f3c <HAL_DMA_IRQHandler+0x434>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d12a      	bne.n	8005f40 <HAL_DMA_IRQHandler+0x438>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0302 	and.w	r3, r3, #2
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	bf14      	ite	ne
 8005ef8:	2301      	movne	r3, #1
 8005efa:	2300      	moveq	r3, #0
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	e023      	b.n	8005f48 <HAL_DMA_IRQHandler+0x440>
 8005f00:	40020010 	.word	0x40020010
 8005f04:	40020028 	.word	0x40020028
 8005f08:	40020040 	.word	0x40020040
 8005f0c:	40020058 	.word	0x40020058
 8005f10:	40020070 	.word	0x40020070
 8005f14:	40020088 	.word	0x40020088
 8005f18:	400200a0 	.word	0x400200a0
 8005f1c:	400200b8 	.word	0x400200b8
 8005f20:	40020410 	.word	0x40020410
 8005f24:	40020428 	.word	0x40020428
 8005f28:	40020440 	.word	0x40020440
 8005f2c:	40020458 	.word	0x40020458
 8005f30:	40020470 	.word	0x40020470
 8005f34:	40020488 	.word	0x40020488
 8005f38:	400204a0 	.word	0x400204a0
 8005f3c:	400204b8 	.word	0x400204b8
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2300      	movs	r3, #0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00d      	beq.n	8005f68 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f50:	f003 031f 	and.w	r3, r3, #31
 8005f54:	2204      	movs	r2, #4
 8005f56:	409a      	lsls	r2, r3
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f60:	f043 0204 	orr.w	r2, r3, #4
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f6c:	f003 031f 	and.w	r3, r3, #31
 8005f70:	2210      	movs	r2, #16
 8005f72:	409a      	lsls	r2, r3
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	4013      	ands	r3, r2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 80a6 	beq.w	80060ca <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a85      	ldr	r2, [pc, #532]	@ (8006198 <HAL_DMA_IRQHandler+0x690>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d04a      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a83      	ldr	r2, [pc, #524]	@ (800619c <HAL_DMA_IRQHandler+0x694>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d045      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a82      	ldr	r2, [pc, #520]	@ (80061a0 <HAL_DMA_IRQHandler+0x698>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d040      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a80      	ldr	r2, [pc, #512]	@ (80061a4 <HAL_DMA_IRQHandler+0x69c>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d03b      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a7f      	ldr	r2, [pc, #508]	@ (80061a8 <HAL_DMA_IRQHandler+0x6a0>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d036      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a7d      	ldr	r2, [pc, #500]	@ (80061ac <HAL_DMA_IRQHandler+0x6a4>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d031      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a7c      	ldr	r2, [pc, #496]	@ (80061b0 <HAL_DMA_IRQHandler+0x6a8>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d02c      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a7a      	ldr	r2, [pc, #488]	@ (80061b4 <HAL_DMA_IRQHandler+0x6ac>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d027      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a79      	ldr	r2, [pc, #484]	@ (80061b8 <HAL_DMA_IRQHandler+0x6b0>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d022      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a77      	ldr	r2, [pc, #476]	@ (80061bc <HAL_DMA_IRQHandler+0x6b4>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d01d      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a76      	ldr	r2, [pc, #472]	@ (80061c0 <HAL_DMA_IRQHandler+0x6b8>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d018      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a74      	ldr	r2, [pc, #464]	@ (80061c4 <HAL_DMA_IRQHandler+0x6bc>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d013      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a73      	ldr	r2, [pc, #460]	@ (80061c8 <HAL_DMA_IRQHandler+0x6c0>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d00e      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a71      	ldr	r2, [pc, #452]	@ (80061cc <HAL_DMA_IRQHandler+0x6c4>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d009      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a70      	ldr	r2, [pc, #448]	@ (80061d0 <HAL_DMA_IRQHandler+0x6c8>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d004      	beq.n	800601e <HAL_DMA_IRQHandler+0x516>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a6e      	ldr	r2, [pc, #440]	@ (80061d4 <HAL_DMA_IRQHandler+0x6cc>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d10a      	bne.n	8006034 <HAL_DMA_IRQHandler+0x52c>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0308 	and.w	r3, r3, #8
 8006028:	2b00      	cmp	r3, #0
 800602a:	bf14      	ite	ne
 800602c:	2301      	movne	r3, #1
 800602e:	2300      	moveq	r3, #0
 8006030:	b2db      	uxtb	r3, r3
 8006032:	e009      	b.n	8006048 <HAL_DMA_IRQHandler+0x540>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0304 	and.w	r3, r3, #4
 800603e:	2b00      	cmp	r3, #0
 8006040:	bf14      	ite	ne
 8006042:	2301      	movne	r3, #1
 8006044:	2300      	moveq	r3, #0
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d03e      	beq.n	80060ca <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006050:	f003 031f 	and.w	r3, r3, #31
 8006054:	2210      	movs	r2, #16
 8006056:	409a      	lsls	r2, r3
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d018      	beq.n	800609c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d108      	bne.n	800608a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607c:	2b00      	cmp	r3, #0
 800607e:	d024      	beq.n	80060ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	4798      	blx	r3
 8006088:	e01f      	b.n	80060ca <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800608e:	2b00      	cmp	r3, #0
 8006090:	d01b      	beq.n	80060ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	4798      	blx	r3
 800609a:	e016      	b.n	80060ca <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d107      	bne.n	80060ba <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f022 0208 	bic.w	r2, r2, #8
 80060b8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ce:	f003 031f 	and.w	r3, r3, #31
 80060d2:	2220      	movs	r2, #32
 80060d4:	409a      	lsls	r2, r3
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	4013      	ands	r3, r2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 8110 	beq.w	8006300 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a2c      	ldr	r2, [pc, #176]	@ (8006198 <HAL_DMA_IRQHandler+0x690>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d04a      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a2b      	ldr	r2, [pc, #172]	@ (800619c <HAL_DMA_IRQHandler+0x694>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d045      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a29      	ldr	r2, [pc, #164]	@ (80061a0 <HAL_DMA_IRQHandler+0x698>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d040      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a28      	ldr	r2, [pc, #160]	@ (80061a4 <HAL_DMA_IRQHandler+0x69c>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d03b      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a26      	ldr	r2, [pc, #152]	@ (80061a8 <HAL_DMA_IRQHandler+0x6a0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d036      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a25      	ldr	r2, [pc, #148]	@ (80061ac <HAL_DMA_IRQHandler+0x6a4>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d031      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a23      	ldr	r2, [pc, #140]	@ (80061b0 <HAL_DMA_IRQHandler+0x6a8>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d02c      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a22      	ldr	r2, [pc, #136]	@ (80061b4 <HAL_DMA_IRQHandler+0x6ac>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d027      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a20      	ldr	r2, [pc, #128]	@ (80061b8 <HAL_DMA_IRQHandler+0x6b0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d022      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a1f      	ldr	r2, [pc, #124]	@ (80061bc <HAL_DMA_IRQHandler+0x6b4>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d01d      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a1d      	ldr	r2, [pc, #116]	@ (80061c0 <HAL_DMA_IRQHandler+0x6b8>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d018      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a1c      	ldr	r2, [pc, #112]	@ (80061c4 <HAL_DMA_IRQHandler+0x6bc>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d013      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a1a      	ldr	r2, [pc, #104]	@ (80061c8 <HAL_DMA_IRQHandler+0x6c0>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d00e      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a19      	ldr	r2, [pc, #100]	@ (80061cc <HAL_DMA_IRQHandler+0x6c4>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d009      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a17      	ldr	r2, [pc, #92]	@ (80061d0 <HAL_DMA_IRQHandler+0x6c8>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d004      	beq.n	8006180 <HAL_DMA_IRQHandler+0x678>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a16      	ldr	r2, [pc, #88]	@ (80061d4 <HAL_DMA_IRQHandler+0x6cc>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d12b      	bne.n	80061d8 <HAL_DMA_IRQHandler+0x6d0>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0310 	and.w	r3, r3, #16
 800618a:	2b00      	cmp	r3, #0
 800618c:	bf14      	ite	ne
 800618e:	2301      	movne	r3, #1
 8006190:	2300      	moveq	r3, #0
 8006192:	b2db      	uxtb	r3, r3
 8006194:	e02a      	b.n	80061ec <HAL_DMA_IRQHandler+0x6e4>
 8006196:	bf00      	nop
 8006198:	40020010 	.word	0x40020010
 800619c:	40020028 	.word	0x40020028
 80061a0:	40020040 	.word	0x40020040
 80061a4:	40020058 	.word	0x40020058
 80061a8:	40020070 	.word	0x40020070
 80061ac:	40020088 	.word	0x40020088
 80061b0:	400200a0 	.word	0x400200a0
 80061b4:	400200b8 	.word	0x400200b8
 80061b8:	40020410 	.word	0x40020410
 80061bc:	40020428 	.word	0x40020428
 80061c0:	40020440 	.word	0x40020440
 80061c4:	40020458 	.word	0x40020458
 80061c8:	40020470 	.word	0x40020470
 80061cc:	40020488 	.word	0x40020488
 80061d0:	400204a0 	.word	0x400204a0
 80061d4:	400204b8 	.word	0x400204b8
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0302 	and.w	r3, r3, #2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	bf14      	ite	ne
 80061e6:	2301      	movne	r3, #1
 80061e8:	2300      	moveq	r3, #0
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f000 8087 	beq.w	8006300 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061f6:	f003 031f 	and.w	r3, r3, #31
 80061fa:	2220      	movs	r2, #32
 80061fc:	409a      	lsls	r2, r3
 80061fe:	6a3b      	ldr	r3, [r7, #32]
 8006200:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b04      	cmp	r3, #4
 800620c:	d139      	bne.n	8006282 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f022 0216 	bic.w	r2, r2, #22
 800621c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	695a      	ldr	r2, [r3, #20]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800622c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	2b00      	cmp	r3, #0
 8006234:	d103      	bne.n	800623e <HAL_DMA_IRQHandler+0x736>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800623a:	2b00      	cmp	r3, #0
 800623c:	d007      	beq.n	800624e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0208 	bic.w	r2, r2, #8
 800624c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006252:	f003 031f 	and.w	r3, r3, #31
 8006256:	223f      	movs	r2, #63	@ 0x3f
 8006258:	409a      	lsls	r2, r3
 800625a:	6a3b      	ldr	r3, [r7, #32]
 800625c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006272:	2b00      	cmp	r3, #0
 8006274:	f000 834a 	beq.w	800690c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	4798      	blx	r3
          }
          return;
 8006280:	e344      	b.n	800690c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800628c:	2b00      	cmp	r3, #0
 800628e:	d018      	beq.n	80062c2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800629a:	2b00      	cmp	r3, #0
 800629c:	d108      	bne.n	80062b0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d02c      	beq.n	8006300 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	4798      	blx	r3
 80062ae:	e027      	b.n	8006300 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d023      	beq.n	8006300 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	4798      	blx	r3
 80062c0:	e01e      	b.n	8006300 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d10f      	bne.n	80062f0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 0210 	bic.w	r2, r2, #16
 80062de:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006304:	2b00      	cmp	r3, #0
 8006306:	f000 8306 	beq.w	8006916 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b00      	cmp	r3, #0
 8006314:	f000 8088 	beq.w	8006428 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2204      	movs	r2, #4
 800631c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a7a      	ldr	r2, [pc, #488]	@ (8006510 <HAL_DMA_IRQHandler+0xa08>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d04a      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a79      	ldr	r2, [pc, #484]	@ (8006514 <HAL_DMA_IRQHandler+0xa0c>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d045      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a77      	ldr	r2, [pc, #476]	@ (8006518 <HAL_DMA_IRQHandler+0xa10>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d040      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a76      	ldr	r2, [pc, #472]	@ (800651c <HAL_DMA_IRQHandler+0xa14>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d03b      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a74      	ldr	r2, [pc, #464]	@ (8006520 <HAL_DMA_IRQHandler+0xa18>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d036      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a73      	ldr	r2, [pc, #460]	@ (8006524 <HAL_DMA_IRQHandler+0xa1c>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d031      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a71      	ldr	r2, [pc, #452]	@ (8006528 <HAL_DMA_IRQHandler+0xa20>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d02c      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a70      	ldr	r2, [pc, #448]	@ (800652c <HAL_DMA_IRQHandler+0xa24>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d027      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a6e      	ldr	r2, [pc, #440]	@ (8006530 <HAL_DMA_IRQHandler+0xa28>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d022      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a6d      	ldr	r2, [pc, #436]	@ (8006534 <HAL_DMA_IRQHandler+0xa2c>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d01d      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a6b      	ldr	r2, [pc, #428]	@ (8006538 <HAL_DMA_IRQHandler+0xa30>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d018      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a6a      	ldr	r2, [pc, #424]	@ (800653c <HAL_DMA_IRQHandler+0xa34>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d013      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a68      	ldr	r2, [pc, #416]	@ (8006540 <HAL_DMA_IRQHandler+0xa38>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d00e      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a67      	ldr	r2, [pc, #412]	@ (8006544 <HAL_DMA_IRQHandler+0xa3c>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d009      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a65      	ldr	r2, [pc, #404]	@ (8006548 <HAL_DMA_IRQHandler+0xa40>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d004      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x8b8>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a64      	ldr	r2, [pc, #400]	@ (800654c <HAL_DMA_IRQHandler+0xa44>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d108      	bne.n	80063d2 <HAL_DMA_IRQHandler+0x8ca>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f022 0201 	bic.w	r2, r2, #1
 80063ce:	601a      	str	r2, [r3, #0]
 80063d0:	e007      	b.n	80063e2 <HAL_DMA_IRQHandler+0x8da>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f022 0201 	bic.w	r2, r2, #1
 80063e0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	3301      	adds	r3, #1
 80063e6:	60fb      	str	r3, [r7, #12]
 80063e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d307      	bcc.n	80063fe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0301 	and.w	r3, r3, #1
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1f2      	bne.n	80063e2 <HAL_DMA_IRQHandler+0x8da>
 80063fc:	e000      	b.n	8006400 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80063fe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d004      	beq.n	8006418 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2203      	movs	r2, #3
 8006412:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006416:	e003      	b.n	8006420 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8272 	beq.w	8006916 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	4798      	blx	r3
 800643a:	e26c      	b.n	8006916 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a43      	ldr	r2, [pc, #268]	@ (8006550 <HAL_DMA_IRQHandler+0xa48>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d022      	beq.n	800648c <HAL_DMA_IRQHandler+0x984>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a42      	ldr	r2, [pc, #264]	@ (8006554 <HAL_DMA_IRQHandler+0xa4c>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d01d      	beq.n	800648c <HAL_DMA_IRQHandler+0x984>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a40      	ldr	r2, [pc, #256]	@ (8006558 <HAL_DMA_IRQHandler+0xa50>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d018      	beq.n	800648c <HAL_DMA_IRQHandler+0x984>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a3f      	ldr	r2, [pc, #252]	@ (800655c <HAL_DMA_IRQHandler+0xa54>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d013      	beq.n	800648c <HAL_DMA_IRQHandler+0x984>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a3d      	ldr	r2, [pc, #244]	@ (8006560 <HAL_DMA_IRQHandler+0xa58>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d00e      	beq.n	800648c <HAL_DMA_IRQHandler+0x984>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a3c      	ldr	r2, [pc, #240]	@ (8006564 <HAL_DMA_IRQHandler+0xa5c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d009      	beq.n	800648c <HAL_DMA_IRQHandler+0x984>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a3a      	ldr	r2, [pc, #232]	@ (8006568 <HAL_DMA_IRQHandler+0xa60>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d004      	beq.n	800648c <HAL_DMA_IRQHandler+0x984>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a39      	ldr	r2, [pc, #228]	@ (800656c <HAL_DMA_IRQHandler+0xa64>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d101      	bne.n	8006490 <HAL_DMA_IRQHandler+0x988>
 800648c:	2301      	movs	r3, #1
 800648e:	e000      	b.n	8006492 <HAL_DMA_IRQHandler+0x98a>
 8006490:	2300      	movs	r3, #0
 8006492:	2b00      	cmp	r3, #0
 8006494:	f000 823f 	beq.w	8006916 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064a4:	f003 031f 	and.w	r3, r3, #31
 80064a8:	2204      	movs	r2, #4
 80064aa:	409a      	lsls	r2, r3
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	4013      	ands	r3, r2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 80cd 	beq.w	8006650 <HAL_DMA_IRQHandler+0xb48>
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f003 0304 	and.w	r3, r3, #4
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 80c7 	beq.w	8006650 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064c6:	f003 031f 	and.w	r3, r3, #31
 80064ca:	2204      	movs	r2, #4
 80064cc:	409a      	lsls	r2, r3
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d049      	beq.n	8006570 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d109      	bne.n	80064fa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 8210 	beq.w	8006910 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80064f8:	e20a      	b.n	8006910 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fe:	2b00      	cmp	r3, #0
 8006500:	f000 8206 	beq.w	8006910 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800650c:	e200      	b.n	8006910 <HAL_DMA_IRQHandler+0xe08>
 800650e:	bf00      	nop
 8006510:	40020010 	.word	0x40020010
 8006514:	40020028 	.word	0x40020028
 8006518:	40020040 	.word	0x40020040
 800651c:	40020058 	.word	0x40020058
 8006520:	40020070 	.word	0x40020070
 8006524:	40020088 	.word	0x40020088
 8006528:	400200a0 	.word	0x400200a0
 800652c:	400200b8 	.word	0x400200b8
 8006530:	40020410 	.word	0x40020410
 8006534:	40020428 	.word	0x40020428
 8006538:	40020440 	.word	0x40020440
 800653c:	40020458 	.word	0x40020458
 8006540:	40020470 	.word	0x40020470
 8006544:	40020488 	.word	0x40020488
 8006548:	400204a0 	.word	0x400204a0
 800654c:	400204b8 	.word	0x400204b8
 8006550:	58025408 	.word	0x58025408
 8006554:	5802541c 	.word	0x5802541c
 8006558:	58025430 	.word	0x58025430
 800655c:	58025444 	.word	0x58025444
 8006560:	58025458 	.word	0x58025458
 8006564:	5802546c 	.word	0x5802546c
 8006568:	58025480 	.word	0x58025480
 800656c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	f003 0320 	and.w	r3, r3, #32
 8006576:	2b00      	cmp	r3, #0
 8006578:	d160      	bne.n	800663c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a7f      	ldr	r2, [pc, #508]	@ (800677c <HAL_DMA_IRQHandler+0xc74>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d04a      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a7d      	ldr	r2, [pc, #500]	@ (8006780 <HAL_DMA_IRQHandler+0xc78>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d045      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a7c      	ldr	r2, [pc, #496]	@ (8006784 <HAL_DMA_IRQHandler+0xc7c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d040      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a7a      	ldr	r2, [pc, #488]	@ (8006788 <HAL_DMA_IRQHandler+0xc80>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d03b      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a79      	ldr	r2, [pc, #484]	@ (800678c <HAL_DMA_IRQHandler+0xc84>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d036      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a77      	ldr	r2, [pc, #476]	@ (8006790 <HAL_DMA_IRQHandler+0xc88>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d031      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a76      	ldr	r2, [pc, #472]	@ (8006794 <HAL_DMA_IRQHandler+0xc8c>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d02c      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a74      	ldr	r2, [pc, #464]	@ (8006798 <HAL_DMA_IRQHandler+0xc90>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d027      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a73      	ldr	r2, [pc, #460]	@ (800679c <HAL_DMA_IRQHandler+0xc94>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d022      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a71      	ldr	r2, [pc, #452]	@ (80067a0 <HAL_DMA_IRQHandler+0xc98>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d01d      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a70      	ldr	r2, [pc, #448]	@ (80067a4 <HAL_DMA_IRQHandler+0xc9c>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d018      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a6e      	ldr	r2, [pc, #440]	@ (80067a8 <HAL_DMA_IRQHandler+0xca0>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d013      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a6d      	ldr	r2, [pc, #436]	@ (80067ac <HAL_DMA_IRQHandler+0xca4>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d00e      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a6b      	ldr	r2, [pc, #428]	@ (80067b0 <HAL_DMA_IRQHandler+0xca8>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d009      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a6a      	ldr	r2, [pc, #424]	@ (80067b4 <HAL_DMA_IRQHandler+0xcac>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d004      	beq.n	800661a <HAL_DMA_IRQHandler+0xb12>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a68      	ldr	r2, [pc, #416]	@ (80067b8 <HAL_DMA_IRQHandler+0xcb0>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d108      	bne.n	800662c <HAL_DMA_IRQHandler+0xb24>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f022 0208 	bic.w	r2, r2, #8
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	e007      	b.n	800663c <HAL_DMA_IRQHandler+0xb34>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0204 	bic.w	r2, r2, #4
 800663a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 8165 	beq.w	8006910 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800664e:	e15f      	b.n	8006910 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006654:	f003 031f 	and.w	r3, r3, #31
 8006658:	2202      	movs	r2, #2
 800665a:	409a      	lsls	r2, r3
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	4013      	ands	r3, r2
 8006660:	2b00      	cmp	r3, #0
 8006662:	f000 80c5 	beq.w	80067f0 <HAL_DMA_IRQHandler+0xce8>
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b00      	cmp	r3, #0
 800666e:	f000 80bf 	beq.w	80067f0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006676:	f003 031f 	and.w	r3, r3, #31
 800667a:	2202      	movs	r2, #2
 800667c:	409a      	lsls	r2, r3
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d018      	beq.n	80066be <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d109      	bne.n	80066aa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 813a 	beq.w	8006914 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066a8:	e134      	b.n	8006914 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f000 8130 	beq.w	8006914 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80066bc:	e12a      	b.n	8006914 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f003 0320 	and.w	r3, r3, #32
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f040 8089 	bne.w	80067dc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a2b      	ldr	r2, [pc, #172]	@ (800677c <HAL_DMA_IRQHandler+0xc74>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d04a      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a29      	ldr	r2, [pc, #164]	@ (8006780 <HAL_DMA_IRQHandler+0xc78>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d045      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a28      	ldr	r2, [pc, #160]	@ (8006784 <HAL_DMA_IRQHandler+0xc7c>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d040      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a26      	ldr	r2, [pc, #152]	@ (8006788 <HAL_DMA_IRQHandler+0xc80>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d03b      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a25      	ldr	r2, [pc, #148]	@ (800678c <HAL_DMA_IRQHandler+0xc84>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d036      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a23      	ldr	r2, [pc, #140]	@ (8006790 <HAL_DMA_IRQHandler+0xc88>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d031      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a22      	ldr	r2, [pc, #136]	@ (8006794 <HAL_DMA_IRQHandler+0xc8c>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d02c      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a20      	ldr	r2, [pc, #128]	@ (8006798 <HAL_DMA_IRQHandler+0xc90>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d027      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a1f      	ldr	r2, [pc, #124]	@ (800679c <HAL_DMA_IRQHandler+0xc94>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d022      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a1d      	ldr	r2, [pc, #116]	@ (80067a0 <HAL_DMA_IRQHandler+0xc98>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d01d      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a1c      	ldr	r2, [pc, #112]	@ (80067a4 <HAL_DMA_IRQHandler+0xc9c>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d018      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a1a      	ldr	r2, [pc, #104]	@ (80067a8 <HAL_DMA_IRQHandler+0xca0>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d013      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a19      	ldr	r2, [pc, #100]	@ (80067ac <HAL_DMA_IRQHandler+0xca4>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d00e      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a17      	ldr	r2, [pc, #92]	@ (80067b0 <HAL_DMA_IRQHandler+0xca8>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d009      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a16      	ldr	r2, [pc, #88]	@ (80067b4 <HAL_DMA_IRQHandler+0xcac>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d004      	beq.n	800676a <HAL_DMA_IRQHandler+0xc62>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a14      	ldr	r2, [pc, #80]	@ (80067b8 <HAL_DMA_IRQHandler+0xcb0>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d128      	bne.n	80067bc <HAL_DMA_IRQHandler+0xcb4>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f022 0214 	bic.w	r2, r2, #20
 8006778:	601a      	str	r2, [r3, #0]
 800677a:	e027      	b.n	80067cc <HAL_DMA_IRQHandler+0xcc4>
 800677c:	40020010 	.word	0x40020010
 8006780:	40020028 	.word	0x40020028
 8006784:	40020040 	.word	0x40020040
 8006788:	40020058 	.word	0x40020058
 800678c:	40020070 	.word	0x40020070
 8006790:	40020088 	.word	0x40020088
 8006794:	400200a0 	.word	0x400200a0
 8006798:	400200b8 	.word	0x400200b8
 800679c:	40020410 	.word	0x40020410
 80067a0:	40020428 	.word	0x40020428
 80067a4:	40020440 	.word	0x40020440
 80067a8:	40020458 	.word	0x40020458
 80067ac:	40020470 	.word	0x40020470
 80067b0:	40020488 	.word	0x40020488
 80067b4:	400204a0 	.word	0x400204a0
 80067b8:	400204b8 	.word	0x400204b8
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f022 020a 	bic.w	r2, r2, #10
 80067ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f000 8097 	beq.w	8006914 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067ee:	e091      	b.n	8006914 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067f4:	f003 031f 	and.w	r3, r3, #31
 80067f8:	2208      	movs	r2, #8
 80067fa:	409a      	lsls	r2, r3
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	4013      	ands	r3, r2
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 8088 	beq.w	8006916 <HAL_DMA_IRQHandler+0xe0e>
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b00      	cmp	r3, #0
 800680e:	f000 8082 	beq.w	8006916 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a41      	ldr	r2, [pc, #260]	@ (800691c <HAL_DMA_IRQHandler+0xe14>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d04a      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a3f      	ldr	r2, [pc, #252]	@ (8006920 <HAL_DMA_IRQHandler+0xe18>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d045      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a3e      	ldr	r2, [pc, #248]	@ (8006924 <HAL_DMA_IRQHandler+0xe1c>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d040      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a3c      	ldr	r2, [pc, #240]	@ (8006928 <HAL_DMA_IRQHandler+0xe20>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d03b      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a3b      	ldr	r2, [pc, #236]	@ (800692c <HAL_DMA_IRQHandler+0xe24>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d036      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a39      	ldr	r2, [pc, #228]	@ (8006930 <HAL_DMA_IRQHandler+0xe28>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d031      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a38      	ldr	r2, [pc, #224]	@ (8006934 <HAL_DMA_IRQHandler+0xe2c>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d02c      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a36      	ldr	r2, [pc, #216]	@ (8006938 <HAL_DMA_IRQHandler+0xe30>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d027      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a35      	ldr	r2, [pc, #212]	@ (800693c <HAL_DMA_IRQHandler+0xe34>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d022      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a33      	ldr	r2, [pc, #204]	@ (8006940 <HAL_DMA_IRQHandler+0xe38>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d01d      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a32      	ldr	r2, [pc, #200]	@ (8006944 <HAL_DMA_IRQHandler+0xe3c>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d018      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a30      	ldr	r2, [pc, #192]	@ (8006948 <HAL_DMA_IRQHandler+0xe40>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d013      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a2f      	ldr	r2, [pc, #188]	@ (800694c <HAL_DMA_IRQHandler+0xe44>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d00e      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a2d      	ldr	r2, [pc, #180]	@ (8006950 <HAL_DMA_IRQHandler+0xe48>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d009      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a2c      	ldr	r2, [pc, #176]	@ (8006954 <HAL_DMA_IRQHandler+0xe4c>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d004      	beq.n	80068b2 <HAL_DMA_IRQHandler+0xdaa>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a2a      	ldr	r2, [pc, #168]	@ (8006958 <HAL_DMA_IRQHandler+0xe50>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d108      	bne.n	80068c4 <HAL_DMA_IRQHandler+0xdbc>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f022 021c 	bic.w	r2, r2, #28
 80068c0:	601a      	str	r2, [r3, #0]
 80068c2:	e007      	b.n	80068d4 <HAL_DMA_IRQHandler+0xdcc>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 020e 	bic.w	r2, r2, #14
 80068d2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068d8:	f003 031f 	and.w	r3, r3, #31
 80068dc:	2201      	movs	r2, #1
 80068de:	409a      	lsls	r2, r3
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d009      	beq.n	8006916 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	4798      	blx	r3
 800690a:	e004      	b.n	8006916 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800690c:	bf00      	nop
 800690e:	e002      	b.n	8006916 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006910:	bf00      	nop
 8006912:	e000      	b.n	8006916 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006914:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006916:	3728      	adds	r7, #40	@ 0x28
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	40020010 	.word	0x40020010
 8006920:	40020028 	.word	0x40020028
 8006924:	40020040 	.word	0x40020040
 8006928:	40020058 	.word	0x40020058
 800692c:	40020070 	.word	0x40020070
 8006930:	40020088 	.word	0x40020088
 8006934:	400200a0 	.word	0x400200a0
 8006938:	400200b8 	.word	0x400200b8
 800693c:	40020410 	.word	0x40020410
 8006940:	40020428 	.word	0x40020428
 8006944:	40020440 	.word	0x40020440
 8006948:	40020458 	.word	0x40020458
 800694c:	40020470 	.word	0x40020470
 8006950:	40020488 	.word	0x40020488
 8006954:	400204a0 	.word	0x400204a0
 8006958:	400204b8 	.word	0x400204b8

0800695c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a42      	ldr	r2, [pc, #264]	@ (8006a74 <DMA_CalcBaseAndBitshift+0x118>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d04a      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a41      	ldr	r2, [pc, #260]	@ (8006a78 <DMA_CalcBaseAndBitshift+0x11c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d045      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a3f      	ldr	r2, [pc, #252]	@ (8006a7c <DMA_CalcBaseAndBitshift+0x120>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d040      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a3e      	ldr	r2, [pc, #248]	@ (8006a80 <DMA_CalcBaseAndBitshift+0x124>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d03b      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a3c      	ldr	r2, [pc, #240]	@ (8006a84 <DMA_CalcBaseAndBitshift+0x128>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d036      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a3b      	ldr	r2, [pc, #236]	@ (8006a88 <DMA_CalcBaseAndBitshift+0x12c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d031      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a39      	ldr	r2, [pc, #228]	@ (8006a8c <DMA_CalcBaseAndBitshift+0x130>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d02c      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a38      	ldr	r2, [pc, #224]	@ (8006a90 <DMA_CalcBaseAndBitshift+0x134>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d027      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a36      	ldr	r2, [pc, #216]	@ (8006a94 <DMA_CalcBaseAndBitshift+0x138>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d022      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a35      	ldr	r2, [pc, #212]	@ (8006a98 <DMA_CalcBaseAndBitshift+0x13c>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d01d      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a33      	ldr	r2, [pc, #204]	@ (8006a9c <DMA_CalcBaseAndBitshift+0x140>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d018      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a32      	ldr	r2, [pc, #200]	@ (8006aa0 <DMA_CalcBaseAndBitshift+0x144>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d013      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a30      	ldr	r2, [pc, #192]	@ (8006aa4 <DMA_CalcBaseAndBitshift+0x148>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d00e      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a2f      	ldr	r2, [pc, #188]	@ (8006aa8 <DMA_CalcBaseAndBitshift+0x14c>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d009      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a2d      	ldr	r2, [pc, #180]	@ (8006aac <DMA_CalcBaseAndBitshift+0x150>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d004      	beq.n	8006a04 <DMA_CalcBaseAndBitshift+0xa8>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a2c      	ldr	r2, [pc, #176]	@ (8006ab0 <DMA_CalcBaseAndBitshift+0x154>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d101      	bne.n	8006a08 <DMA_CalcBaseAndBitshift+0xac>
 8006a04:	2301      	movs	r3, #1
 8006a06:	e000      	b.n	8006a0a <DMA_CalcBaseAndBitshift+0xae>
 8006a08:	2300      	movs	r3, #0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d024      	beq.n	8006a58 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	3b10      	subs	r3, #16
 8006a16:	4a27      	ldr	r2, [pc, #156]	@ (8006ab4 <DMA_CalcBaseAndBitshift+0x158>)
 8006a18:	fba2 2303 	umull	r2, r3, r2, r3
 8006a1c:	091b      	lsrs	r3, r3, #4
 8006a1e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f003 0307 	and.w	r3, r3, #7
 8006a26:	4a24      	ldr	r2, [pc, #144]	@ (8006ab8 <DMA_CalcBaseAndBitshift+0x15c>)
 8006a28:	5cd3      	ldrb	r3, [r2, r3]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2b03      	cmp	r3, #3
 8006a34:	d908      	bls.n	8006a48 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	4b1f      	ldr	r3, [pc, #124]	@ (8006abc <DMA_CalcBaseAndBitshift+0x160>)
 8006a3e:	4013      	ands	r3, r2
 8006a40:	1d1a      	adds	r2, r3, #4
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	659a      	str	r2, [r3, #88]	@ 0x58
 8006a46:	e00d      	b.n	8006a64 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8006abc <DMA_CalcBaseAndBitshift+0x160>)
 8006a50:	4013      	ands	r3, r2
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a56:	e005      	b.n	8006a64 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3714      	adds	r7, #20
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	40020010 	.word	0x40020010
 8006a78:	40020028 	.word	0x40020028
 8006a7c:	40020040 	.word	0x40020040
 8006a80:	40020058 	.word	0x40020058
 8006a84:	40020070 	.word	0x40020070
 8006a88:	40020088 	.word	0x40020088
 8006a8c:	400200a0 	.word	0x400200a0
 8006a90:	400200b8 	.word	0x400200b8
 8006a94:	40020410 	.word	0x40020410
 8006a98:	40020428 	.word	0x40020428
 8006a9c:	40020440 	.word	0x40020440
 8006aa0:	40020458 	.word	0x40020458
 8006aa4:	40020470 	.word	0x40020470
 8006aa8:	40020488 	.word	0x40020488
 8006aac:	400204a0 	.word	0x400204a0
 8006ab0:	400204b8 	.word	0x400204b8
 8006ab4:	aaaaaaab 	.word	0xaaaaaaab
 8006ab8:	080142ec 	.word	0x080142ec
 8006abc:	fffffc00 	.word	0xfffffc00

08006ac0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b085      	sub	sp, #20
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d120      	bne.n	8006b16 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad8:	2b03      	cmp	r3, #3
 8006ada:	d858      	bhi.n	8006b8e <DMA_CheckFifoParam+0xce>
 8006adc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae4 <DMA_CheckFifoParam+0x24>)
 8006ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae2:	bf00      	nop
 8006ae4:	08006af5 	.word	0x08006af5
 8006ae8:	08006b07 	.word	0x08006b07
 8006aec:	08006af5 	.word	0x08006af5
 8006af0:	08006b8f 	.word	0x08006b8f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d048      	beq.n	8006b92 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006b04:	e045      	b.n	8006b92 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006b0e:	d142      	bne.n	8006b96 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006b14:	e03f      	b.n	8006b96 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	699b      	ldr	r3, [r3, #24]
 8006b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b1e:	d123      	bne.n	8006b68 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b24:	2b03      	cmp	r3, #3
 8006b26:	d838      	bhi.n	8006b9a <DMA_CheckFifoParam+0xda>
 8006b28:	a201      	add	r2, pc, #4	@ (adr r2, 8006b30 <DMA_CheckFifoParam+0x70>)
 8006b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2e:	bf00      	nop
 8006b30:	08006b41 	.word	0x08006b41
 8006b34:	08006b47 	.word	0x08006b47
 8006b38:	08006b41 	.word	0x08006b41
 8006b3c:	08006b59 	.word	0x08006b59
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	73fb      	strb	r3, [r7, #15]
        break;
 8006b44:	e030      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d025      	beq.n	8006b9e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006b56:	e022      	b.n	8006b9e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006b60:	d11f      	bne.n	8006ba2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006b66:	e01c      	b.n	8006ba2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6c:	2b02      	cmp	r3, #2
 8006b6e:	d902      	bls.n	8006b76 <DMA_CheckFifoParam+0xb6>
 8006b70:	2b03      	cmp	r3, #3
 8006b72:	d003      	beq.n	8006b7c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006b74:	e018      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	73fb      	strb	r3, [r7, #15]
        break;
 8006b7a:	e015      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00e      	beq.n	8006ba6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	73fb      	strb	r3, [r7, #15]
    break;
 8006b8c:	e00b      	b.n	8006ba6 <DMA_CheckFifoParam+0xe6>
        break;
 8006b8e:	bf00      	nop
 8006b90:	e00a      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
        break;
 8006b92:	bf00      	nop
 8006b94:	e008      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
        break;
 8006b96:	bf00      	nop
 8006b98:	e006      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
        break;
 8006b9a:	bf00      	nop
 8006b9c:	e004      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
        break;
 8006b9e:	bf00      	nop
 8006ba0:	e002      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
        break;
 8006ba2:	bf00      	nop
 8006ba4:	e000      	b.n	8006ba8 <DMA_CheckFifoParam+0xe8>
    break;
 8006ba6:	bf00      	nop
    }
  }

  return status;
 8006ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop

08006bb8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a38      	ldr	r2, [pc, #224]	@ (8006cac <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d022      	beq.n	8006c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a36      	ldr	r2, [pc, #216]	@ (8006cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d01d      	beq.n	8006c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a35      	ldr	r2, [pc, #212]	@ (8006cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d018      	beq.n	8006c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a33      	ldr	r2, [pc, #204]	@ (8006cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d013      	beq.n	8006c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a32      	ldr	r2, [pc, #200]	@ (8006cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d00e      	beq.n	8006c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a30      	ldr	r2, [pc, #192]	@ (8006cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d009      	beq.n	8006c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a2f      	ldr	r2, [pc, #188]	@ (8006cc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d004      	beq.n	8006c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a2d      	ldr	r2, [pc, #180]	@ (8006cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d101      	bne.n	8006c1a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006c16:	2301      	movs	r3, #1
 8006c18:	e000      	b.n	8006c1c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d01a      	beq.n	8006c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	3b08      	subs	r3, #8
 8006c28:	4a28      	ldr	r2, [pc, #160]	@ (8006ccc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2e:	091b      	lsrs	r3, r3, #4
 8006c30:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006c32:	68fa      	ldr	r2, [r7, #12]
 8006c34:	4b26      	ldr	r3, [pc, #152]	@ (8006cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006c36:	4413      	add	r3, r2
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a24      	ldr	r2, [pc, #144]	@ (8006cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006c44:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f003 031f 	and.w	r3, r3, #31
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	409a      	lsls	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006c54:	e024      	b.n	8006ca0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	3b10      	subs	r3, #16
 8006c5e:	4a1e      	ldr	r2, [pc, #120]	@ (8006cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006c60:	fba2 2303 	umull	r2, r3, r2, r3
 8006c64:	091b      	lsrs	r3, r3, #4
 8006c66:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d806      	bhi.n	8006c7e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	4a1b      	ldr	r2, [pc, #108]	@ (8006ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d902      	bls.n	8006c7e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	3308      	adds	r3, #8
 8006c7c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	4b18      	ldr	r3, [pc, #96]	@ (8006ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006c82:	4413      	add	r3, r2
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	461a      	mov	r2, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a16      	ldr	r2, [pc, #88]	@ (8006ce8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006c90:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f003 031f 	and.w	r3, r3, #31
 8006c98:	2201      	movs	r2, #1
 8006c9a:	409a      	lsls	r2, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006ca0:	bf00      	nop
 8006ca2:	3714      	adds	r7, #20
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr
 8006cac:	58025408 	.word	0x58025408
 8006cb0:	5802541c 	.word	0x5802541c
 8006cb4:	58025430 	.word	0x58025430
 8006cb8:	58025444 	.word	0x58025444
 8006cbc:	58025458 	.word	0x58025458
 8006cc0:	5802546c 	.word	0x5802546c
 8006cc4:	58025480 	.word	0x58025480
 8006cc8:	58025494 	.word	0x58025494
 8006ccc:	cccccccd 	.word	0xcccccccd
 8006cd0:	16009600 	.word	0x16009600
 8006cd4:	58025880 	.word	0x58025880
 8006cd8:	aaaaaaab 	.word	0xaaaaaaab
 8006cdc:	400204b8 	.word	0x400204b8
 8006ce0:	4002040f 	.word	0x4002040f
 8006ce4:	10008200 	.word	0x10008200
 8006ce8:	40020880 	.word	0x40020880

08006cec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b085      	sub	sp, #20
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d04a      	beq.n	8006d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	d847      	bhi.n	8006d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a25      	ldr	r2, [pc, #148]	@ (8006da4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d022      	beq.n	8006d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a24      	ldr	r2, [pc, #144]	@ (8006da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d01d      	beq.n	8006d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a22      	ldr	r2, [pc, #136]	@ (8006dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d018      	beq.n	8006d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a21      	ldr	r2, [pc, #132]	@ (8006db0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d013      	beq.n	8006d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a1f      	ldr	r2, [pc, #124]	@ (8006db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d00e      	beq.n	8006d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a1e      	ldr	r2, [pc, #120]	@ (8006db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d009      	beq.n	8006d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a1c      	ldr	r2, [pc, #112]	@ (8006dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d004      	beq.n	8006d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a1b      	ldr	r2, [pc, #108]	@ (8006dc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d101      	bne.n	8006d5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e000      	b.n	8006d5e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00a      	beq.n	8006d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006d62:	68fa      	ldr	r2, [r7, #12]
 8006d64:	4b17      	ldr	r3, [pc, #92]	@ (8006dc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006d66:	4413      	add	r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a15      	ldr	r2, [pc, #84]	@ (8006dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006d74:	671a      	str	r2, [r3, #112]	@ 0x70
 8006d76:	e009      	b.n	8006d8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006d78:	68fa      	ldr	r2, [r7, #12]
 8006d7a:	4b14      	ldr	r3, [pc, #80]	@ (8006dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006d7c:	4413      	add	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	461a      	mov	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a11      	ldr	r2, [pc, #68]	@ (8006dd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006d8a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	2201      	movs	r2, #1
 8006d92:	409a      	lsls	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006d98:	bf00      	nop
 8006d9a:	3714      	adds	r7, #20
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	58025408 	.word	0x58025408
 8006da8:	5802541c 	.word	0x5802541c
 8006dac:	58025430 	.word	0x58025430
 8006db0:	58025444 	.word	0x58025444
 8006db4:	58025458 	.word	0x58025458
 8006db8:	5802546c 	.word	0x5802546c
 8006dbc:	58025480 	.word	0x58025480
 8006dc0:	58025494 	.word	0x58025494
 8006dc4:	1600963f 	.word	0x1600963f
 8006dc8:	58025940 	.word	0x58025940
 8006dcc:	1000823f 	.word	0x1000823f
 8006dd0:	40020940 	.word	0x40020940

08006dd4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b098      	sub	sp, #96	@ 0x60
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8006ddc:	4a84      	ldr	r2, [pc, #528]	@ (8006ff0 <HAL_FDCAN_Init+0x21c>)
 8006dde:	f107 030c 	add.w	r3, r7, #12
 8006de2:	4611      	mov	r1, r2
 8006de4:	224c      	movs	r2, #76	@ 0x4c
 8006de6:	4618      	mov	r0, r3
 8006de8:	f008 fa12 	bl	800f210 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e1c6      	b.n	8007184 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a7e      	ldr	r2, [pc, #504]	@ (8006ff4 <HAL_FDCAN_Init+0x220>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d106      	bne.n	8006e0e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006e08:	461a      	mov	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d106      	bne.n	8006e28 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7fb fb54 	bl	80024d0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	699a      	ldr	r2, [r3, #24]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f022 0210 	bic.w	r2, r2, #16
 8006e36:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006e38:	f7fc fe8a 	bl	8003b50 <HAL_GetTick>
 8006e3c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006e3e:	e014      	b.n	8006e6a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006e40:	f7fc fe86 	bl	8003b50 <HAL_GetTick>
 8006e44:	4602      	mov	r2, r0
 8006e46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	2b0a      	cmp	r3, #10
 8006e4c:	d90d      	bls.n	8006e6a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e54:	f043 0201 	orr.w	r2, r3, #1
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2203      	movs	r2, #3
 8006e62:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e18c      	b.n	8007184 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	699b      	ldr	r3, [r3, #24]
 8006e70:	f003 0308 	and.w	r3, r3, #8
 8006e74:	2b08      	cmp	r3, #8
 8006e76:	d0e3      	beq.n	8006e40 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699a      	ldr	r2, [r3, #24]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f042 0201 	orr.w	r2, r2, #1
 8006e86:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006e88:	f7fc fe62 	bl	8003b50 <HAL_GetTick>
 8006e8c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006e8e:	e014      	b.n	8006eba <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006e90:	f7fc fe5e 	bl	8003b50 <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	2b0a      	cmp	r3, #10
 8006e9c:	d90d      	bls.n	8006eba <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ea4:	f043 0201 	orr.w	r2, r3, #1
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2203      	movs	r2, #3
 8006eb2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e164      	b.n	8007184 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	699b      	ldr	r3, [r3, #24]
 8006ec0:	f003 0301 	and.w	r3, r3, #1
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d0e3      	beq.n	8006e90 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	699a      	ldr	r2, [r3, #24]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f042 0202 	orr.w	r2, r2, #2
 8006ed6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	7c1b      	ldrb	r3, [r3, #16]
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d108      	bne.n	8006ef2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	699a      	ldr	r2, [r3, #24]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006eee:	619a      	str	r2, [r3, #24]
 8006ef0:	e007      	b.n	8006f02 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	699a      	ldr	r2, [r3, #24]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f00:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	7c5b      	ldrb	r3, [r3, #17]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d108      	bne.n	8006f1c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	699a      	ldr	r2, [r3, #24]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f18:	619a      	str	r2, [r3, #24]
 8006f1a:	e007      	b.n	8006f2c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	699a      	ldr	r2, [r3, #24]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f2a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	7c9b      	ldrb	r3, [r3, #18]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d108      	bne.n	8006f46 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	699a      	ldr	r2, [r3, #24]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006f42:	619a      	str	r2, [r3, #24]
 8006f44:	e007      	b.n	8006f56 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	699a      	ldr	r2, [r3, #24]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f54:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	699b      	ldr	r3, [r3, #24]
 8006f5c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	699a      	ldr	r2, [r3, #24]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006f7a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	691a      	ldr	r2, [r3, #16]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f022 0210 	bic.w	r2, r2, #16
 8006f8a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d108      	bne.n	8006fa6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	699a      	ldr	r2, [r3, #24]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f042 0204 	orr.w	r2, r2, #4
 8006fa2:	619a      	str	r2, [r3, #24]
 8006fa4:	e030      	b.n	8007008 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d02c      	beq.n	8007008 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d020      	beq.n	8006ff8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	699a      	ldr	r2, [r3, #24]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006fc4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	691a      	ldr	r2, [r3, #16]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 0210 	orr.w	r2, r2, #16
 8006fd4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	2b03      	cmp	r3, #3
 8006fdc:	d114      	bne.n	8007008 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	699a      	ldr	r2, [r3, #24]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0220 	orr.w	r2, r2, #32
 8006fec:	619a      	str	r2, [r3, #24]
 8006fee:	e00b      	b.n	8007008 <HAL_FDCAN_Init+0x234>
 8006ff0:	08014290 	.word	0x08014290
 8006ff4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	699a      	ldr	r2, [r3, #24]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f042 0220 	orr.w	r2, r2, #32
 8007006:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	3b01      	subs	r3, #1
 800700e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	69db      	ldr	r3, [r3, #28]
 8007014:	3b01      	subs	r3, #1
 8007016:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007018:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007020:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	3b01      	subs	r3, #1
 800702a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007030:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007032:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800703c:	d115      	bne.n	800706a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007042:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007048:	3b01      	subs	r3, #1
 800704a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800704c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007052:	3b01      	subs	r3, #1
 8007054:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007056:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705e:	3b01      	subs	r3, #1
 8007060:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007066:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007068:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00a      	beq.n	8007088 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	430a      	orrs	r2, r1
 8007084:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007090:	4413      	add	r3, r2
 8007092:	2b00      	cmp	r3, #0
 8007094:	d011      	beq.n	80070ba <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800709e:	f023 0107 	bic.w	r1, r3, #7
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	3360      	adds	r3, #96	@ 0x60
 80070aa:	443b      	add	r3, r7
 80070ac:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	430a      	orrs	r2, r1
 80070b6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d011      	beq.n	80070e6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80070ca:	f023 0107 	bic.w	r1, r3, #7
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	3360      	adds	r3, #96	@ 0x60
 80070d6:	443b      	add	r3, r7
 80070d8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	430a      	orrs	r2, r1
 80070e2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d012      	beq.n	8007114 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80070f6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	3360      	adds	r3, #96	@ 0x60
 8007102:	443b      	add	r3, r7
 8007104:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007108:	011a      	lsls	r2, r3, #4
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007118:	2b00      	cmp	r3, #0
 800711a:	d012      	beq.n	8007142 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007124:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	3360      	adds	r3, #96	@ 0x60
 8007130:	443b      	add	r3, r7
 8007132:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007136:	021a      	lsls	r2, r3, #8
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	430a      	orrs	r2, r1
 800713e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a11      	ldr	r2, [pc, #68]	@ (800718c <HAL_FDCAN_Init+0x3b8>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d107      	bne.n	800715c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	689a      	ldr	r2, [r3, #8]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f022 0203 	bic.w	r2, r2, #3
 800715a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 f80b 	bl	8007190 <FDCAN_CalcultateRamBlockAddresses>
 800717a:	4603      	mov	r3, r0
 800717c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007180:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8007184:	4618      	mov	r0, r3
 8007186:	3760      	adds	r7, #96	@ 0x60
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}
 800718c:	4000a000 	.word	0x4000a000

08007190 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800719c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80071a6:	4ba7      	ldr	r3, [pc, #668]	@ (8007444 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80071a8:	4013      	ands	r3, r2
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	0091      	lsls	r1, r2, #2
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	6812      	ldr	r2, [r2, #0]
 80071b2:	430b      	orrs	r3, r1
 80071b4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071c0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c8:	041a      	lsls	r2, r3, #16
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	430a      	orrs	r2, r1
 80071d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	4413      	add	r3, r2
 80071dc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80071e6:	4b97      	ldr	r3, [pc, #604]	@ (8007444 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80071e8:	4013      	ands	r3, r2
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	0091      	lsls	r1, r2, #2
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	6812      	ldr	r2, [r2, #0]
 80071f2:	430b      	orrs	r3, r1
 80071f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007200:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007208:	041a      	lsls	r2, r3, #16
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	68ba      	ldr	r2, [r7, #8]
 800721c:	4413      	add	r3, r2
 800721e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007228:	4b86      	ldr	r3, [pc, #536]	@ (8007444 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800722a:	4013      	ands	r3, r2
 800722c:	68ba      	ldr	r2, [r7, #8]
 800722e:	0091      	lsls	r1, r2, #2
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	6812      	ldr	r2, [r2, #0]
 8007234:	430b      	orrs	r3, r1
 8007236:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007242:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724a:	041a      	lsls	r2, r3, #16
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	430a      	orrs	r2, r1
 8007252:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800725e:	fb02 f303 	mul.w	r3, r2, r3
 8007262:	68ba      	ldr	r2, [r7, #8]
 8007264:	4413      	add	r3, r2
 8007266:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007270:	4b74      	ldr	r3, [pc, #464]	@ (8007444 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007272:	4013      	ands	r3, r2
 8007274:	68ba      	ldr	r2, [r7, #8]
 8007276:	0091      	lsls	r1, r2, #2
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	6812      	ldr	r2, [r2, #0]
 800727c:	430b      	orrs	r3, r1
 800727e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800728a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007292:	041a      	lsls	r2, r3, #16
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	430a      	orrs	r2, r1
 800729a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80072a6:	fb02 f303 	mul.w	r3, r2, r3
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	4413      	add	r3, r2
 80072ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80072b8:	4b62      	ldr	r3, [pc, #392]	@ (8007444 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80072ba:	4013      	ands	r3, r2
 80072bc:	68ba      	ldr	r2, [r7, #8]
 80072be:	0091      	lsls	r1, r2, #2
 80072c0:	687a      	ldr	r2, [r7, #4]
 80072c2:	6812      	ldr	r2, [r2, #0]
 80072c4:	430b      	orrs	r3, r1
 80072c6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80072d2:	fb02 f303 	mul.w	r3, r2, r3
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	4413      	add	r3, r2
 80072da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80072e4:	4b57      	ldr	r3, [pc, #348]	@ (8007444 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80072e6:	4013      	ands	r3, r2
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	0091      	lsls	r1, r2, #2
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	6812      	ldr	r2, [r2, #0]
 80072f0:	430b      	orrs	r3, r1
 80072f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072fe:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007306:	041a      	lsls	r2, r3, #16
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	430a      	orrs	r2, r1
 800730e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	4413      	add	r3, r2
 800731c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8007326:	4b47      	ldr	r3, [pc, #284]	@ (8007444 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007328:	4013      	ands	r3, r2
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	0091      	lsls	r1, r2, #2
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	6812      	ldr	r2, [r2, #0]
 8007332:	430b      	orrs	r3, r1
 8007334:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007340:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007348:	041a      	lsls	r2, r3, #16
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800735c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007364:	061a      	lsls	r2, r3, #24
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	430a      	orrs	r2, r1
 800736c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007374:	4b34      	ldr	r3, [pc, #208]	@ (8007448 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8007376:	4413      	add	r3, r2
 8007378:	009a      	lsls	r2, r3, #2
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	441a      	add	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007396:	00db      	lsls	r3, r3, #3
 8007398:	441a      	add	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a6:	6879      	ldr	r1, [r7, #4]
 80073a8:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80073aa:	fb01 f303 	mul.w	r3, r1, r3
 80073ae:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80073b0:	441a      	add	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073be:	6879      	ldr	r1, [r7, #4]
 80073c0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80073c2:	fb01 f303 	mul.w	r3, r1, r3
 80073c6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80073c8:	441a      	add	r2, r3
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073d6:	6879      	ldr	r1, [r7, #4]
 80073d8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80073da:	fb01 f303 	mul.w	r3, r1, r3
 80073de:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80073e0:	441a      	add	r2, r3
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f2:	00db      	lsls	r3, r3, #3
 80073f4:	441a      	add	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007406:	6879      	ldr	r1, [r7, #4]
 8007408:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800740a:	fb01 f303 	mul.w	r3, r1, r3
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	441a      	add	r2, r3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007422:	6879      	ldr	r1, [r7, #4]
 8007424:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007426:	fb01 f303 	mul.w	r3, r1, r3
 800742a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800742c:	441a      	add	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800743a:	4a04      	ldr	r2, [pc, #16]	@ (800744c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d915      	bls.n	800746c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007440:	e006      	b.n	8007450 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007442:	bf00      	nop
 8007444:	ffff0003 	.word	0xffff0003
 8007448:	10002b00 	.word	0x10002b00
 800744c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007456:	f043 0220 	orr.w	r2, r3, #32
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2203      	movs	r2, #3
 8007464:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e010      	b.n	800748e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007470:	60fb      	str	r3, [r7, #12]
 8007472:	e005      	b.n	8007480 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	3304      	adds	r3, #4
 800747e:	60fb      	str	r3, [r7, #12]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007486:	68fa      	ldr	r2, [r7, #12]
 8007488:	429a      	cmp	r2, r3
 800748a:	d3f3      	bcc.n	8007474 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop

0800749c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800749c:	b480      	push	{r7}
 800749e:	b089      	sub	sp, #36	@ 0x24
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80074aa:	4b89      	ldr	r3, [pc, #548]	@ (80076d0 <HAL_GPIO_Init+0x234>)
 80074ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80074ae:	e194      	b.n	80077da <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	2101      	movs	r1, #1
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	fa01 f303 	lsl.w	r3, r1, r3
 80074bc:	4013      	ands	r3, r2
 80074be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 8186 	beq.w	80077d4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f003 0303 	and.w	r3, r3, #3
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d005      	beq.n	80074e0 <HAL_GPIO_Init+0x44>
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	f003 0303 	and.w	r3, r3, #3
 80074dc:	2b02      	cmp	r3, #2
 80074de:	d130      	bne.n	8007542 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	005b      	lsls	r3, r3, #1
 80074ea:	2203      	movs	r2, #3
 80074ec:	fa02 f303 	lsl.w	r3, r2, r3
 80074f0:	43db      	mvns	r3, r3
 80074f2:	69ba      	ldr	r2, [r7, #24]
 80074f4:	4013      	ands	r3, r2
 80074f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	68da      	ldr	r2, [r3, #12]
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	005b      	lsls	r3, r3, #1
 8007500:	fa02 f303 	lsl.w	r3, r2, r3
 8007504:	69ba      	ldr	r2, [r7, #24]
 8007506:	4313      	orrs	r3, r2
 8007508:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007516:	2201      	movs	r2, #1
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	fa02 f303 	lsl.w	r3, r2, r3
 800751e:	43db      	mvns	r3, r3
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	4013      	ands	r3, r2
 8007524:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	091b      	lsrs	r3, r3, #4
 800752c:	f003 0201 	and.w	r2, r3, #1
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	fa02 f303 	lsl.w	r3, r2, r3
 8007536:	69ba      	ldr	r2, [r7, #24]
 8007538:	4313      	orrs	r3, r2
 800753a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	69ba      	ldr	r2, [r7, #24]
 8007540:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f003 0303 	and.w	r3, r3, #3
 800754a:	2b03      	cmp	r3, #3
 800754c:	d017      	beq.n	800757e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	005b      	lsls	r3, r3, #1
 8007558:	2203      	movs	r2, #3
 800755a:	fa02 f303 	lsl.w	r3, r2, r3
 800755e:	43db      	mvns	r3, r3
 8007560:	69ba      	ldr	r2, [r7, #24]
 8007562:	4013      	ands	r3, r2
 8007564:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	689a      	ldr	r2, [r3, #8]
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	005b      	lsls	r3, r3, #1
 800756e:	fa02 f303 	lsl.w	r3, r2, r3
 8007572:	69ba      	ldr	r2, [r7, #24]
 8007574:	4313      	orrs	r3, r2
 8007576:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f003 0303 	and.w	r3, r3, #3
 8007586:	2b02      	cmp	r3, #2
 8007588:	d123      	bne.n	80075d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	08da      	lsrs	r2, r3, #3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	3208      	adds	r2, #8
 8007592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007596:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	f003 0307 	and.w	r3, r3, #7
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	220f      	movs	r2, #15
 80075a2:	fa02 f303 	lsl.w	r3, r2, r3
 80075a6:	43db      	mvns	r3, r3
 80075a8:	69ba      	ldr	r2, [r7, #24]
 80075aa:	4013      	ands	r3, r2
 80075ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	691a      	ldr	r2, [r3, #16]
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	f003 0307 	and.w	r3, r3, #7
 80075b8:	009b      	lsls	r3, r3, #2
 80075ba:	fa02 f303 	lsl.w	r3, r2, r3
 80075be:	69ba      	ldr	r2, [r7, #24]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	08da      	lsrs	r2, r3, #3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	3208      	adds	r2, #8
 80075cc:	69b9      	ldr	r1, [r7, #24]
 80075ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	005b      	lsls	r3, r3, #1
 80075dc:	2203      	movs	r2, #3
 80075de:	fa02 f303 	lsl.w	r3, r2, r3
 80075e2:	43db      	mvns	r3, r3
 80075e4:	69ba      	ldr	r2, [r7, #24]
 80075e6:	4013      	ands	r3, r2
 80075e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	f003 0203 	and.w	r2, r3, #3
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	005b      	lsls	r3, r3, #1
 80075f6:	fa02 f303 	lsl.w	r3, r2, r3
 80075fa:	69ba      	ldr	r2, [r7, #24]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	69ba      	ldr	r2, [r7, #24]
 8007604:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800760e:	2b00      	cmp	r3, #0
 8007610:	f000 80e0 	beq.w	80077d4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007614:	4b2f      	ldr	r3, [pc, #188]	@ (80076d4 <HAL_GPIO_Init+0x238>)
 8007616:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800761a:	4a2e      	ldr	r2, [pc, #184]	@ (80076d4 <HAL_GPIO_Init+0x238>)
 800761c:	f043 0302 	orr.w	r3, r3, #2
 8007620:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007624:	4b2b      	ldr	r3, [pc, #172]	@ (80076d4 <HAL_GPIO_Init+0x238>)
 8007626:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	60fb      	str	r3, [r7, #12]
 8007630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007632:	4a29      	ldr	r2, [pc, #164]	@ (80076d8 <HAL_GPIO_Init+0x23c>)
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	089b      	lsrs	r3, r3, #2
 8007638:	3302      	adds	r3, #2
 800763a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800763e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	f003 0303 	and.w	r3, r3, #3
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	220f      	movs	r2, #15
 800764a:	fa02 f303 	lsl.w	r3, r2, r3
 800764e:	43db      	mvns	r3, r3
 8007650:	69ba      	ldr	r2, [r7, #24]
 8007652:	4013      	ands	r3, r2
 8007654:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a20      	ldr	r2, [pc, #128]	@ (80076dc <HAL_GPIO_Init+0x240>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d052      	beq.n	8007704 <HAL_GPIO_Init+0x268>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a1f      	ldr	r2, [pc, #124]	@ (80076e0 <HAL_GPIO_Init+0x244>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d031      	beq.n	80076ca <HAL_GPIO_Init+0x22e>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a1e      	ldr	r2, [pc, #120]	@ (80076e4 <HAL_GPIO_Init+0x248>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d02b      	beq.n	80076c6 <HAL_GPIO_Init+0x22a>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a1d      	ldr	r2, [pc, #116]	@ (80076e8 <HAL_GPIO_Init+0x24c>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d025      	beq.n	80076c2 <HAL_GPIO_Init+0x226>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a1c      	ldr	r2, [pc, #112]	@ (80076ec <HAL_GPIO_Init+0x250>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d01f      	beq.n	80076be <HAL_GPIO_Init+0x222>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a1b      	ldr	r2, [pc, #108]	@ (80076f0 <HAL_GPIO_Init+0x254>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d019      	beq.n	80076ba <HAL_GPIO_Init+0x21e>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a1a      	ldr	r2, [pc, #104]	@ (80076f4 <HAL_GPIO_Init+0x258>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d013      	beq.n	80076b6 <HAL_GPIO_Init+0x21a>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a19      	ldr	r2, [pc, #100]	@ (80076f8 <HAL_GPIO_Init+0x25c>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d00d      	beq.n	80076b2 <HAL_GPIO_Init+0x216>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a18      	ldr	r2, [pc, #96]	@ (80076fc <HAL_GPIO_Init+0x260>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d007      	beq.n	80076ae <HAL_GPIO_Init+0x212>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a17      	ldr	r2, [pc, #92]	@ (8007700 <HAL_GPIO_Init+0x264>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d101      	bne.n	80076aa <HAL_GPIO_Init+0x20e>
 80076a6:	2309      	movs	r3, #9
 80076a8:	e02d      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076aa:	230a      	movs	r3, #10
 80076ac:	e02b      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076ae:	2308      	movs	r3, #8
 80076b0:	e029      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076b2:	2307      	movs	r3, #7
 80076b4:	e027      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076b6:	2306      	movs	r3, #6
 80076b8:	e025      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076ba:	2305      	movs	r3, #5
 80076bc:	e023      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076be:	2304      	movs	r3, #4
 80076c0:	e021      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076c2:	2303      	movs	r3, #3
 80076c4:	e01f      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076c6:	2302      	movs	r3, #2
 80076c8:	e01d      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076ca:	2301      	movs	r3, #1
 80076cc:	e01b      	b.n	8007706 <HAL_GPIO_Init+0x26a>
 80076ce:	bf00      	nop
 80076d0:	58000080 	.word	0x58000080
 80076d4:	58024400 	.word	0x58024400
 80076d8:	58000400 	.word	0x58000400
 80076dc:	58020000 	.word	0x58020000
 80076e0:	58020400 	.word	0x58020400
 80076e4:	58020800 	.word	0x58020800
 80076e8:	58020c00 	.word	0x58020c00
 80076ec:	58021000 	.word	0x58021000
 80076f0:	58021400 	.word	0x58021400
 80076f4:	58021800 	.word	0x58021800
 80076f8:	58021c00 	.word	0x58021c00
 80076fc:	58022000 	.word	0x58022000
 8007700:	58022400 	.word	0x58022400
 8007704:	2300      	movs	r3, #0
 8007706:	69fa      	ldr	r2, [r7, #28]
 8007708:	f002 0203 	and.w	r2, r2, #3
 800770c:	0092      	lsls	r2, r2, #2
 800770e:	4093      	lsls	r3, r2
 8007710:	69ba      	ldr	r2, [r7, #24]
 8007712:	4313      	orrs	r3, r2
 8007714:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007716:	4938      	ldr	r1, [pc, #224]	@ (80077f8 <HAL_GPIO_Init+0x35c>)
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	089b      	lsrs	r3, r3, #2
 800771c:	3302      	adds	r3, #2
 800771e:	69ba      	ldr	r2, [r7, #24]
 8007720:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007724:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	43db      	mvns	r3, r3
 8007730:	69ba      	ldr	r2, [r7, #24]
 8007732:	4013      	ands	r3, r2
 8007734:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d003      	beq.n	800774a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007742:	69ba      	ldr	r2, [r7, #24]
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	4313      	orrs	r3, r2
 8007748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800774a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007752:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	43db      	mvns	r3, r3
 800775e:	69ba      	ldr	r2, [r7, #24]
 8007760:	4013      	ands	r3, r2
 8007762:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800776c:	2b00      	cmp	r3, #0
 800776e:	d003      	beq.n	8007778 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007770:	69ba      	ldr	r2, [r7, #24]
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	4313      	orrs	r3, r2
 8007776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007778:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	43db      	mvns	r3, r3
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	4013      	ands	r3, r2
 800778e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007798:	2b00      	cmp	r3, #0
 800779a:	d003      	beq.n	80077a4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	69ba      	ldr	r2, [r7, #24]
 80077a8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	43db      	mvns	r3, r3
 80077b4:	69ba      	ldr	r2, [r7, #24]
 80077b6:	4013      	ands	r3, r2
 80077b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d003      	beq.n	80077ce <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	69ba      	ldr	r2, [r7, #24]
 80077d2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	3301      	adds	r3, #1
 80077d8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	fa22 f303 	lsr.w	r3, r2, r3
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f47f ae63 	bne.w	80074b0 <HAL_GPIO_Init+0x14>
  }
}
 80077ea:	bf00      	nop
 80077ec:	bf00      	nop
 80077ee:	3724      	adds	r7, #36	@ 0x24
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr
 80077f8:	58000400 	.word	0x58000400

080077fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	460b      	mov	r3, r1
 8007806:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	691a      	ldr	r2, [r3, #16]
 800780c:	887b      	ldrh	r3, [r7, #2]
 800780e:	4013      	ands	r3, r2
 8007810:	2b00      	cmp	r3, #0
 8007812:	d002      	beq.n	800781a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007814:	2301      	movs	r3, #1
 8007816:	73fb      	strb	r3, [r7, #15]
 8007818:	e001      	b.n	800781e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800781a:	2300      	movs	r3, #0
 800781c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800781e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	460b      	mov	r3, r1
 8007836:	807b      	strh	r3, [r7, #2]
 8007838:	4613      	mov	r3, r2
 800783a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800783c:	787b      	ldrb	r3, [r7, #1]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007842:	887a      	ldrh	r2, [r7, #2]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007848:	e003      	b.n	8007852 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800784a:	887b      	ldrh	r3, [r7, #2]
 800784c:	041a      	lsls	r2, r3, #16
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	619a      	str	r2, [r3, #24]
}
 8007852:	bf00      	nop
 8007854:	370c      	adds	r7, #12
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
	...

08007860 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007868:	4b19      	ldr	r3, [pc, #100]	@ (80078d0 <HAL_PWREx_ConfigSupply+0x70>)
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	f003 0304 	and.w	r3, r3, #4
 8007870:	2b04      	cmp	r3, #4
 8007872:	d00a      	beq.n	800788a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007874:	4b16      	ldr	r3, [pc, #88]	@ (80078d0 <HAL_PWREx_ConfigSupply+0x70>)
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	f003 0307 	and.w	r3, r3, #7
 800787c:	687a      	ldr	r2, [r7, #4]
 800787e:	429a      	cmp	r2, r3
 8007880:	d001      	beq.n	8007886 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e01f      	b.n	80078c6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007886:	2300      	movs	r3, #0
 8007888:	e01d      	b.n	80078c6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800788a:	4b11      	ldr	r3, [pc, #68]	@ (80078d0 <HAL_PWREx_ConfigSupply+0x70>)
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	f023 0207 	bic.w	r2, r3, #7
 8007892:	490f      	ldr	r1, [pc, #60]	@ (80078d0 <HAL_PWREx_ConfigSupply+0x70>)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4313      	orrs	r3, r2
 8007898:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800789a:	f7fc f959 	bl	8003b50 <HAL_GetTick>
 800789e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80078a0:	e009      	b.n	80078b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80078a2:	f7fc f955 	bl	8003b50 <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80078b0:	d901      	bls.n	80078b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e007      	b.n	80078c6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80078b6:	4b06      	ldr	r3, [pc, #24]	@ (80078d0 <HAL_PWREx_ConfigSupply+0x70>)
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80078be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078c2:	d1ee      	bne.n	80078a2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80078c4:	2300      	movs	r3, #0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	58024800 	.word	0x58024800

080078d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b08c      	sub	sp, #48	@ 0x30
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d102      	bne.n	80078e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	f000 bc48 	b.w	8008178 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0301 	and.w	r3, r3, #1
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f000 8088 	beq.w	8007a06 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078f6:	4b99      	ldr	r3, [pc, #612]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007900:	4b96      	ldr	r3, [pc, #600]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007904:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007908:	2b10      	cmp	r3, #16
 800790a:	d007      	beq.n	800791c <HAL_RCC_OscConfig+0x48>
 800790c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800790e:	2b18      	cmp	r3, #24
 8007910:	d111      	bne.n	8007936 <HAL_RCC_OscConfig+0x62>
 8007912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007914:	f003 0303 	and.w	r3, r3, #3
 8007918:	2b02      	cmp	r3, #2
 800791a:	d10c      	bne.n	8007936 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800791c:	4b8f      	ldr	r3, [pc, #572]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007924:	2b00      	cmp	r3, #0
 8007926:	d06d      	beq.n	8007a04 <HAL_RCC_OscConfig+0x130>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d169      	bne.n	8007a04 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	f000 bc21 	b.w	8008178 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800793e:	d106      	bne.n	800794e <HAL_RCC_OscConfig+0x7a>
 8007940:	4b86      	ldr	r3, [pc, #536]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a85      	ldr	r2, [pc, #532]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007946:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800794a:	6013      	str	r3, [r2, #0]
 800794c:	e02e      	b.n	80079ac <HAL_RCC_OscConfig+0xd8>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10c      	bne.n	8007970 <HAL_RCC_OscConfig+0x9c>
 8007956:	4b81      	ldr	r3, [pc, #516]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a80      	ldr	r2, [pc, #512]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 800795c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007960:	6013      	str	r3, [r2, #0]
 8007962:	4b7e      	ldr	r3, [pc, #504]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a7d      	ldr	r2, [pc, #500]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007968:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800796c:	6013      	str	r3, [r2, #0]
 800796e:	e01d      	b.n	80079ac <HAL_RCC_OscConfig+0xd8>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007978:	d10c      	bne.n	8007994 <HAL_RCC_OscConfig+0xc0>
 800797a:	4b78      	ldr	r3, [pc, #480]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a77      	ldr	r2, [pc, #476]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007984:	6013      	str	r3, [r2, #0]
 8007986:	4b75      	ldr	r3, [pc, #468]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a74      	ldr	r2, [pc, #464]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 800798c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007990:	6013      	str	r3, [r2, #0]
 8007992:	e00b      	b.n	80079ac <HAL_RCC_OscConfig+0xd8>
 8007994:	4b71      	ldr	r3, [pc, #452]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a70      	ldr	r2, [pc, #448]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 800799a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800799e:	6013      	str	r3, [r2, #0]
 80079a0:	4b6e      	ldr	r3, [pc, #440]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a6d      	ldr	r2, [pc, #436]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 80079a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d013      	beq.n	80079dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079b4:	f7fc f8cc 	bl	8003b50 <HAL_GetTick>
 80079b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80079ba:	e008      	b.n	80079ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079bc:	f7fc f8c8 	bl	8003b50 <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	2b64      	cmp	r3, #100	@ 0x64
 80079c8:	d901      	bls.n	80079ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e3d4      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80079ce:	4b63      	ldr	r3, [pc, #396]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d0f0      	beq.n	80079bc <HAL_RCC_OscConfig+0xe8>
 80079da:	e014      	b.n	8007a06 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079dc:	f7fc f8b8 	bl	8003b50 <HAL_GetTick>
 80079e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80079e2:	e008      	b.n	80079f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079e4:	f7fc f8b4 	bl	8003b50 <HAL_GetTick>
 80079e8:	4602      	mov	r2, r0
 80079ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	2b64      	cmp	r3, #100	@ 0x64
 80079f0:	d901      	bls.n	80079f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e3c0      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80079f6:	4b59      	ldr	r3, [pc, #356]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1f0      	bne.n	80079e4 <HAL_RCC_OscConfig+0x110>
 8007a02:	e000      	b.n	8007a06 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f003 0302 	and.w	r3, r3, #2
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f000 80ca 	beq.w	8007ba8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a14:	4b51      	ldr	r3, [pc, #324]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a1c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007a1e:	4b4f      	ldr	r3, [pc, #316]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a22:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d007      	beq.n	8007a3a <HAL_RCC_OscConfig+0x166>
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	2b18      	cmp	r3, #24
 8007a2e:	d156      	bne.n	8007ade <HAL_RCC_OscConfig+0x20a>
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	f003 0303 	and.w	r3, r3, #3
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d151      	bne.n	8007ade <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a3a:	4b48      	ldr	r3, [pc, #288]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0304 	and.w	r3, r3, #4
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d005      	beq.n	8007a52 <HAL_RCC_OscConfig+0x17e>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e392      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a52:	4b42      	ldr	r3, [pc, #264]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f023 0219 	bic.w	r2, r3, #25
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	493f      	ldr	r1, [pc, #252]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007a60:	4313      	orrs	r3, r2
 8007a62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a64:	f7fc f874 	bl	8003b50 <HAL_GetTick>
 8007a68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a6a:	e008      	b.n	8007a7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a6c:	f7fc f870 	bl	8003b50 <HAL_GetTick>
 8007a70:	4602      	mov	r2, r0
 8007a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d901      	bls.n	8007a7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e37c      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a7e:	4b37      	ldr	r3, [pc, #220]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0304 	and.w	r3, r3, #4
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d0f0      	beq.n	8007a6c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a8a:	f7fc f891 	bl	8003bb0 <HAL_GetREVID>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d817      	bhi.n	8007ac8 <HAL_RCC_OscConfig+0x1f4>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	2b40      	cmp	r3, #64	@ 0x40
 8007a9e:	d108      	bne.n	8007ab2 <HAL_RCC_OscConfig+0x1de>
 8007aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007aa8:	4a2c      	ldr	r2, [pc, #176]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007aaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007aae:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ab0:	e07a      	b.n	8007ba8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ab2:	4b2a      	ldr	r3, [pc, #168]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	031b      	lsls	r3, r3, #12
 8007ac0:	4926      	ldr	r1, [pc, #152]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ac6:	e06f      	b.n	8007ba8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ac8:	4b24      	ldr	r3, [pc, #144]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	061b      	lsls	r3, r3, #24
 8007ad6:	4921      	ldr	r1, [pc, #132]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007adc:	e064      	b.n	8007ba8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d047      	beq.n	8007b76 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f023 0219 	bic.w	r2, r3, #25
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	491a      	ldr	r1, [pc, #104]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007af4:	4313      	orrs	r3, r2
 8007af6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007af8:	f7fc f82a 	bl	8003b50 <HAL_GetTick>
 8007afc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007afe:	e008      	b.n	8007b12 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b00:	f7fc f826 	bl	8003b50 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	2b02      	cmp	r3, #2
 8007b0c:	d901      	bls.n	8007b12 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e332      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b12:	4b12      	ldr	r3, [pc, #72]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f003 0304 	and.w	r3, r3, #4
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d0f0      	beq.n	8007b00 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b1e:	f7fc f847 	bl	8003bb0 <HAL_GetREVID>
 8007b22:	4603      	mov	r3, r0
 8007b24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d819      	bhi.n	8007b60 <HAL_RCC_OscConfig+0x28c>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	2b40      	cmp	r3, #64	@ 0x40
 8007b32:	d108      	bne.n	8007b46 <HAL_RCC_OscConfig+0x272>
 8007b34:	4b09      	ldr	r3, [pc, #36]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007b3c:	4a07      	ldr	r2, [pc, #28]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007b3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b42:	6053      	str	r3, [r2, #4]
 8007b44:	e030      	b.n	8007ba8 <HAL_RCC_OscConfig+0x2d4>
 8007b46:	4b05      	ldr	r3, [pc, #20]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	691b      	ldr	r3, [r3, #16]
 8007b52:	031b      	lsls	r3, r3, #12
 8007b54:	4901      	ldr	r1, [pc, #4]	@ (8007b5c <HAL_RCC_OscConfig+0x288>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	604b      	str	r3, [r1, #4]
 8007b5a:	e025      	b.n	8007ba8 <HAL_RCC_OscConfig+0x2d4>
 8007b5c:	58024400 	.word	0x58024400
 8007b60:	4b9a      	ldr	r3, [pc, #616]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	061b      	lsls	r3, r3, #24
 8007b6e:	4997      	ldr	r1, [pc, #604]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	604b      	str	r3, [r1, #4]
 8007b74:	e018      	b.n	8007ba8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b76:	4b95      	ldr	r3, [pc, #596]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a94      	ldr	r2, [pc, #592]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007b7c:	f023 0301 	bic.w	r3, r3, #1
 8007b80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b82:	f7fb ffe5 	bl	8003b50 <HAL_GetTick>
 8007b86:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007b88:	e008      	b.n	8007b9c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b8a:	f7fb ffe1 	bl	8003b50 <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d901      	bls.n	8007b9c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e2ed      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007b9c:	4b8b      	ldr	r3, [pc, #556]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 0304 	and.w	r3, r3, #4
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1f0      	bne.n	8007b8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0310 	and.w	r3, r3, #16
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 80a9 	beq.w	8007d08 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007bb6:	4b85      	ldr	r3, [pc, #532]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bbe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007bc0:	4b82      	ldr	r3, [pc, #520]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	2b08      	cmp	r3, #8
 8007bca:	d007      	beq.n	8007bdc <HAL_RCC_OscConfig+0x308>
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	2b18      	cmp	r3, #24
 8007bd0:	d13a      	bne.n	8007c48 <HAL_RCC_OscConfig+0x374>
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	f003 0303 	and.w	r3, r3, #3
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d135      	bne.n	8007c48 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007bdc:	4b7b      	ldr	r3, [pc, #492]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d005      	beq.n	8007bf4 <HAL_RCC_OscConfig+0x320>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	69db      	ldr	r3, [r3, #28]
 8007bec:	2b80      	cmp	r3, #128	@ 0x80
 8007bee:	d001      	beq.n	8007bf4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e2c1      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007bf4:	f7fb ffdc 	bl	8003bb0 <HAL_GetREVID>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d817      	bhi.n	8007c32 <HAL_RCC_OscConfig+0x35e>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	2b20      	cmp	r3, #32
 8007c08:	d108      	bne.n	8007c1c <HAL_RCC_OscConfig+0x348>
 8007c0a:	4b70      	ldr	r3, [pc, #448]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007c12:	4a6e      	ldr	r2, [pc, #440]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c18:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007c1a:	e075      	b.n	8007d08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007c1c:	4b6b      	ldr	r3, [pc, #428]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	069b      	lsls	r3, r3, #26
 8007c2a:	4968      	ldr	r1, [pc, #416]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007c30:	e06a      	b.n	8007d08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007c32:	4b66      	ldr	r3, [pc, #408]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	061b      	lsls	r3, r3, #24
 8007c40:	4962      	ldr	r1, [pc, #392]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c42:	4313      	orrs	r3, r2
 8007c44:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007c46:	e05f      	b.n	8007d08 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	69db      	ldr	r3, [r3, #28]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d042      	beq.n	8007cd6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007c50:	4b5e      	ldr	r3, [pc, #376]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a5d      	ldr	r2, [pc, #372]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c5c:	f7fb ff78 	bl	8003b50 <HAL_GetTick>
 8007c60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007c62:	e008      	b.n	8007c76 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007c64:	f7fb ff74 	bl	8003b50 <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d901      	bls.n	8007c76 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e280      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007c76:	4b55      	ldr	r3, [pc, #340]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d0f0      	beq.n	8007c64 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007c82:	f7fb ff95 	bl	8003bb0 <HAL_GetREVID>
 8007c86:	4603      	mov	r3, r0
 8007c88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d817      	bhi.n	8007cc0 <HAL_RCC_OscConfig+0x3ec>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6a1b      	ldr	r3, [r3, #32]
 8007c94:	2b20      	cmp	r3, #32
 8007c96:	d108      	bne.n	8007caa <HAL_RCC_OscConfig+0x3d6>
 8007c98:	4b4c      	ldr	r3, [pc, #304]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007ca0:	4a4a      	ldr	r2, [pc, #296]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007ca2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ca6:	6053      	str	r3, [r2, #4]
 8007ca8:	e02e      	b.n	8007d08 <HAL_RCC_OscConfig+0x434>
 8007caa:	4b48      	ldr	r3, [pc, #288]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	069b      	lsls	r3, r3, #26
 8007cb8:	4944      	ldr	r1, [pc, #272]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	604b      	str	r3, [r1, #4]
 8007cbe:	e023      	b.n	8007d08 <HAL_RCC_OscConfig+0x434>
 8007cc0:	4b42      	ldr	r3, [pc, #264]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a1b      	ldr	r3, [r3, #32]
 8007ccc:	061b      	lsls	r3, r3, #24
 8007cce:	493f      	ldr	r1, [pc, #252]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	60cb      	str	r3, [r1, #12]
 8007cd4:	e018      	b.n	8007d08 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007cd6:	4b3d      	ldr	r3, [pc, #244]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a3c      	ldr	r2, [pc, #240]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007cdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ce0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ce2:	f7fb ff35 	bl	8003b50 <HAL_GetTick>
 8007ce6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007ce8:	e008      	b.n	8007cfc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007cea:	f7fb ff31 	bl	8003b50 <HAL_GetTick>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf2:	1ad3      	subs	r3, r2, r3
 8007cf4:	2b02      	cmp	r3, #2
 8007cf6:	d901      	bls.n	8007cfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007cf8:	2303      	movs	r3, #3
 8007cfa:	e23d      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007cfc:	4b33      	ldr	r3, [pc, #204]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d1f0      	bne.n	8007cea <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f003 0308 	and.w	r3, r3, #8
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d036      	beq.n	8007d82 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d019      	beq.n	8007d50 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d20:	4a2a      	ldr	r2, [pc, #168]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d22:	f043 0301 	orr.w	r3, r3, #1
 8007d26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d28:	f7fb ff12 	bl	8003b50 <HAL_GetTick>
 8007d2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007d2e:	e008      	b.n	8007d42 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d30:	f7fb ff0e 	bl	8003b50 <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d901      	bls.n	8007d42 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e21a      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007d42:	4b22      	ldr	r3, [pc, #136]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d0f0      	beq.n	8007d30 <HAL_RCC_OscConfig+0x45c>
 8007d4e:	e018      	b.n	8007d82 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d50:	4b1e      	ldr	r3, [pc, #120]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d54:	4a1d      	ldr	r2, [pc, #116]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d56:	f023 0301 	bic.w	r3, r3, #1
 8007d5a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d5c:	f7fb fef8 	bl	8003b50 <HAL_GetTick>
 8007d60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d62:	e008      	b.n	8007d76 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d64:	f7fb fef4 	bl	8003b50 <HAL_GetTick>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6c:	1ad3      	subs	r3, r2, r3
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d901      	bls.n	8007d76 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8007d72:	2303      	movs	r3, #3
 8007d74:	e200      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d76:	4b15      	ldr	r3, [pc, #84]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d7a:	f003 0302 	and.w	r3, r3, #2
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d1f0      	bne.n	8007d64 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0320 	and.w	r3, r3, #32
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d039      	beq.n	8007e02 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d01c      	beq.n	8007dd0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007d96:	4b0d      	ldr	r3, [pc, #52]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007d9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007da0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007da2:	f7fb fed5 	bl	8003b50 <HAL_GetTick>
 8007da6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007da8:	e008      	b.n	8007dbc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007daa:	f7fb fed1 	bl	8003b50 <HAL_GetTick>
 8007dae:	4602      	mov	r2, r0
 8007db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db2:	1ad3      	subs	r3, r2, r3
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	d901      	bls.n	8007dbc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007db8:	2303      	movs	r3, #3
 8007dba:	e1dd      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007dbc:	4b03      	ldr	r3, [pc, #12]	@ (8007dcc <HAL_RCC_OscConfig+0x4f8>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d0f0      	beq.n	8007daa <HAL_RCC_OscConfig+0x4d6>
 8007dc8:	e01b      	b.n	8007e02 <HAL_RCC_OscConfig+0x52e>
 8007dca:	bf00      	nop
 8007dcc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007dd0:	4b9b      	ldr	r3, [pc, #620]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a9a      	ldr	r2, [pc, #616]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007dd6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dda:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007ddc:	f7fb feb8 	bl	8003b50 <HAL_GetTick>
 8007de0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007de2:	e008      	b.n	8007df6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007de4:	f7fb feb4 	bl	8003b50 <HAL_GetTick>
 8007de8:	4602      	mov	r2, r0
 8007dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d901      	bls.n	8007df6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e1c0      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007df6:	4b92      	ldr	r3, [pc, #584]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1f0      	bne.n	8007de4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f003 0304 	and.w	r3, r3, #4
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f000 8081 	beq.w	8007f12 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007e10:	4b8c      	ldr	r3, [pc, #560]	@ (8008044 <HAL_RCC_OscConfig+0x770>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a8b      	ldr	r2, [pc, #556]	@ (8008044 <HAL_RCC_OscConfig+0x770>)
 8007e16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e1c:	f7fb fe98 	bl	8003b50 <HAL_GetTick>
 8007e20:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e22:	e008      	b.n	8007e36 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e24:	f7fb fe94 	bl	8003b50 <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	2b64      	cmp	r3, #100	@ 0x64
 8007e30:	d901      	bls.n	8007e36 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	e1a0      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e36:	4b83      	ldr	r3, [pc, #524]	@ (8008044 <HAL_RCC_OscConfig+0x770>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d0f0      	beq.n	8007e24 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d106      	bne.n	8007e58 <HAL_RCC_OscConfig+0x584>
 8007e4a:	4b7d      	ldr	r3, [pc, #500]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e4e:	4a7c      	ldr	r2, [pc, #496]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e50:	f043 0301 	orr.w	r3, r3, #1
 8007e54:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e56:	e02d      	b.n	8007eb4 <HAL_RCC_OscConfig+0x5e0>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d10c      	bne.n	8007e7a <HAL_RCC_OscConfig+0x5a6>
 8007e60:	4b77      	ldr	r3, [pc, #476]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e64:	4a76      	ldr	r2, [pc, #472]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e66:	f023 0301 	bic.w	r3, r3, #1
 8007e6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e6c:	4b74      	ldr	r3, [pc, #464]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e70:	4a73      	ldr	r2, [pc, #460]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e72:	f023 0304 	bic.w	r3, r3, #4
 8007e76:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e78:	e01c      	b.n	8007eb4 <HAL_RCC_OscConfig+0x5e0>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	2b05      	cmp	r3, #5
 8007e80:	d10c      	bne.n	8007e9c <HAL_RCC_OscConfig+0x5c8>
 8007e82:	4b6f      	ldr	r3, [pc, #444]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e86:	4a6e      	ldr	r2, [pc, #440]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e88:	f043 0304 	orr.w	r3, r3, #4
 8007e8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e8e:	4b6c      	ldr	r3, [pc, #432]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e92:	4a6b      	ldr	r2, [pc, #428]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e94:	f043 0301 	orr.w	r3, r3, #1
 8007e98:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e9a:	e00b      	b.n	8007eb4 <HAL_RCC_OscConfig+0x5e0>
 8007e9c:	4b68      	ldr	r3, [pc, #416]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ea0:	4a67      	ldr	r2, [pc, #412]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007ea2:	f023 0301 	bic.w	r3, r3, #1
 8007ea6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ea8:	4b65      	ldr	r3, [pc, #404]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007eaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eac:	4a64      	ldr	r2, [pc, #400]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007eae:	f023 0304 	bic.w	r3, r3, #4
 8007eb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d015      	beq.n	8007ee8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ebc:	f7fb fe48 	bl	8003b50 <HAL_GetTick>
 8007ec0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007ec2:	e00a      	b.n	8007eda <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ec4:	f7fb fe44 	bl	8003b50 <HAL_GetTick>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ecc:	1ad3      	subs	r3, r2, r3
 8007ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d901      	bls.n	8007eda <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e14e      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007eda:	4b59      	ldr	r3, [pc, #356]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ede:	f003 0302 	and.w	r3, r3, #2
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d0ee      	beq.n	8007ec4 <HAL_RCC_OscConfig+0x5f0>
 8007ee6:	e014      	b.n	8007f12 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ee8:	f7fb fe32 	bl	8003b50 <HAL_GetTick>
 8007eec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007eee:	e00a      	b.n	8007f06 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ef0:	f7fb fe2e 	bl	8003b50 <HAL_GetTick>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d901      	bls.n	8007f06 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8007f02:	2303      	movs	r3, #3
 8007f04:	e138      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007f06:	4b4e      	ldr	r3, [pc, #312]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1ee      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 812d 	beq.w	8008176 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007f1c:	4b48      	ldr	r3, [pc, #288]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f24:	2b18      	cmp	r3, #24
 8007f26:	f000 80bd 	beq.w	80080a4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	f040 809e 	bne.w	8008070 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f34:	4b42      	ldr	r3, [pc, #264]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a41      	ldr	r2, [pc, #260]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007f3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007f3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f40:	f7fb fe06 	bl	8003b50 <HAL_GetTick>
 8007f44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f46:	e008      	b.n	8007f5a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f48:	f7fb fe02 	bl	8003b50 <HAL_GetTick>
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	2b02      	cmp	r3, #2
 8007f54:	d901      	bls.n	8007f5a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	e10e      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f5a:	4b39      	ldr	r3, [pc, #228]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d1f0      	bne.n	8007f48 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f66:	4b36      	ldr	r3, [pc, #216]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007f68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f6a:	4b37      	ldr	r3, [pc, #220]	@ (8008048 <HAL_RCC_OscConfig+0x774>)
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007f76:	0112      	lsls	r2, r2, #4
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	4931      	ldr	r1, [pc, #196]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f84:	3b01      	subs	r3, #1
 8007f86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	025b      	lsls	r3, r3, #9
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	431a      	orrs	r2, r3
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	041b      	lsls	r3, r3, #16
 8007f9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007fa2:	431a      	orrs	r2, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	061b      	lsls	r3, r3, #24
 8007fac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007fb0:	4923      	ldr	r1, [pc, #140]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007fb6:	4b22      	ldr	r3, [pc, #136]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fba:	4a21      	ldr	r2, [pc, #132]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fbc:	f023 0301 	bic.w	r3, r3, #1
 8007fc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fc6:	4b21      	ldr	r3, [pc, #132]	@ (800804c <HAL_RCC_OscConfig+0x778>)
 8007fc8:	4013      	ands	r3, r2
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007fce:	00d2      	lsls	r2, r2, #3
 8007fd0:	491b      	ldr	r1, [pc, #108]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fda:	f023 020c 	bic.w	r2, r3, #12
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe2:	4917      	ldr	r1, [pc, #92]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007fe8:	4b15      	ldr	r3, [pc, #84]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fec:	f023 0202 	bic.w	r2, r3, #2
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ff4:	4912      	ldr	r1, [pc, #72]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007ffa:	4b11      	ldr	r3, [pc, #68]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8007ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ffe:	4a10      	ldr	r2, [pc, #64]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8008000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008004:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008006:	4b0e      	ldr	r3, [pc, #56]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8008008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800800a:	4a0d      	ldr	r2, [pc, #52]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 800800c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008010:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008012:	4b0b      	ldr	r3, [pc, #44]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8008014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008016:	4a0a      	ldr	r2, [pc, #40]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8008018:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800801c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800801e:	4b08      	ldr	r3, [pc, #32]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8008020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008022:	4a07      	ldr	r2, [pc, #28]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8008024:	f043 0301 	orr.w	r3, r3, #1
 8008028:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800802a:	4b05      	ldr	r3, [pc, #20]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a04      	ldr	r2, [pc, #16]	@ (8008040 <HAL_RCC_OscConfig+0x76c>)
 8008030:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008034:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008036:	f7fb fd8b 	bl	8003b50 <HAL_GetTick>
 800803a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800803c:	e011      	b.n	8008062 <HAL_RCC_OscConfig+0x78e>
 800803e:	bf00      	nop
 8008040:	58024400 	.word	0x58024400
 8008044:	58024800 	.word	0x58024800
 8008048:	fffffc0c 	.word	0xfffffc0c
 800804c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008050:	f7fb fd7e 	bl	8003b50 <HAL_GetTick>
 8008054:	4602      	mov	r2, r0
 8008056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	2b02      	cmp	r3, #2
 800805c:	d901      	bls.n	8008062 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e08a      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008062:	4b47      	ldr	r3, [pc, #284]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d0f0      	beq.n	8008050 <HAL_RCC_OscConfig+0x77c>
 800806e:	e082      	b.n	8008176 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008070:	4b43      	ldr	r3, [pc, #268]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a42      	ldr	r2, [pc, #264]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008076:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800807a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800807c:	f7fb fd68 	bl	8003b50 <HAL_GetTick>
 8008080:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008082:	e008      	b.n	8008096 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008084:	f7fb fd64 	bl	8003b50 <HAL_GetTick>
 8008088:	4602      	mov	r2, r0
 800808a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808c:	1ad3      	subs	r3, r2, r3
 800808e:	2b02      	cmp	r3, #2
 8008090:	d901      	bls.n	8008096 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008092:	2303      	movs	r3, #3
 8008094:	e070      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008096:	4b3a      	ldr	r3, [pc, #232]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1f0      	bne.n	8008084 <HAL_RCC_OscConfig+0x7b0>
 80080a2:	e068      	b.n	8008176 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80080a4:	4b36      	ldr	r3, [pc, #216]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 80080a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80080aa:	4b35      	ldr	r3, [pc, #212]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 80080ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d031      	beq.n	800811c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	f003 0203 	and.w	r2, r3, #3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d12a      	bne.n	800811c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	091b      	lsrs	r3, r3, #4
 80080ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d122      	bne.n	800811c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d11a      	bne.n	800811c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	0a5b      	lsrs	r3, r3, #9
 80080ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d111      	bne.n	800811c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	0c1b      	lsrs	r3, r3, #16
 80080fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008104:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008106:	429a      	cmp	r2, r3
 8008108:	d108      	bne.n	800811c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	0e1b      	lsrs	r3, r3, #24
 800810e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008116:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008118:	429a      	cmp	r2, r3
 800811a:	d001      	beq.n	8008120 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	e02b      	b.n	8008178 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008120:	4b17      	ldr	r3, [pc, #92]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008124:	08db      	lsrs	r3, r3, #3
 8008126:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800812a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	429a      	cmp	r2, r3
 8008134:	d01f      	beq.n	8008176 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008136:	4b12      	ldr	r3, [pc, #72]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813a:	4a11      	ldr	r2, [pc, #68]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 800813c:	f023 0301 	bic.w	r3, r3, #1
 8008140:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008142:	f7fb fd05 	bl	8003b50 <HAL_GetTick>
 8008146:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008148:	bf00      	nop
 800814a:	f7fb fd01 	bl	8003b50 <HAL_GetTick>
 800814e:	4602      	mov	r2, r0
 8008150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008152:	4293      	cmp	r3, r2
 8008154:	d0f9      	beq.n	800814a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008156:	4b0a      	ldr	r3, [pc, #40]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008158:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800815a:	4b0a      	ldr	r3, [pc, #40]	@ (8008184 <HAL_RCC_OscConfig+0x8b0>)
 800815c:	4013      	ands	r3, r2
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008162:	00d2      	lsls	r2, r2, #3
 8008164:	4906      	ldr	r1, [pc, #24]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008166:	4313      	orrs	r3, r2
 8008168:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800816a:	4b05      	ldr	r3, [pc, #20]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 800816c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800816e:	4a04      	ldr	r2, [pc, #16]	@ (8008180 <HAL_RCC_OscConfig+0x8ac>)
 8008170:	f043 0301 	orr.w	r3, r3, #1
 8008174:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3730      	adds	r7, #48	@ 0x30
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}
 8008180:	58024400 	.word	0x58024400
 8008184:	ffff0007 	.word	0xffff0007

08008188 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b086      	sub	sp, #24
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d101      	bne.n	800819c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	e19c      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800819c:	4b8a      	ldr	r3, [pc, #552]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f003 030f 	and.w	r3, r3, #15
 80081a4:	683a      	ldr	r2, [r7, #0]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d910      	bls.n	80081cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081aa:	4b87      	ldr	r3, [pc, #540]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f023 020f 	bic.w	r2, r3, #15
 80081b2:	4985      	ldr	r1, [pc, #532]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80081ba:	4b83      	ldr	r3, [pc, #524]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 030f 	and.w	r3, r3, #15
 80081c2:	683a      	ldr	r2, [r7, #0]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d001      	beq.n	80081cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	e184      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 0304 	and.w	r3, r3, #4
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d010      	beq.n	80081fa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	691a      	ldr	r2, [r3, #16]
 80081dc:	4b7b      	ldr	r3, [pc, #492]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80081de:	699b      	ldr	r3, [r3, #24]
 80081e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d908      	bls.n	80081fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80081e8:	4b78      	ldr	r3, [pc, #480]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80081ea:	699b      	ldr	r3, [r3, #24]
 80081ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	691b      	ldr	r3, [r3, #16]
 80081f4:	4975      	ldr	r1, [pc, #468]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80081f6:	4313      	orrs	r3, r2
 80081f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0308 	and.w	r3, r3, #8
 8008202:	2b00      	cmp	r3, #0
 8008204:	d010      	beq.n	8008228 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	695a      	ldr	r2, [r3, #20]
 800820a:	4b70      	ldr	r3, [pc, #448]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008212:	429a      	cmp	r2, r3
 8008214:	d908      	bls.n	8008228 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008216:	4b6d      	ldr	r3, [pc, #436]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008218:	69db      	ldr	r3, [r3, #28]
 800821a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	695b      	ldr	r3, [r3, #20]
 8008222:	496a      	ldr	r1, [pc, #424]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008224:	4313      	orrs	r3, r2
 8008226:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f003 0310 	and.w	r3, r3, #16
 8008230:	2b00      	cmp	r3, #0
 8008232:	d010      	beq.n	8008256 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	699a      	ldr	r2, [r3, #24]
 8008238:	4b64      	ldr	r3, [pc, #400]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 800823a:	69db      	ldr	r3, [r3, #28]
 800823c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008240:	429a      	cmp	r2, r3
 8008242:	d908      	bls.n	8008256 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008244:	4b61      	ldr	r3, [pc, #388]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008246:	69db      	ldr	r3, [r3, #28]
 8008248:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	699b      	ldr	r3, [r3, #24]
 8008250:	495e      	ldr	r1, [pc, #376]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008252:	4313      	orrs	r3, r2
 8008254:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f003 0320 	and.w	r3, r3, #32
 800825e:	2b00      	cmp	r3, #0
 8008260:	d010      	beq.n	8008284 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	69da      	ldr	r2, [r3, #28]
 8008266:	4b59      	ldr	r3, [pc, #356]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008268:	6a1b      	ldr	r3, [r3, #32]
 800826a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800826e:	429a      	cmp	r2, r3
 8008270:	d908      	bls.n	8008284 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008272:	4b56      	ldr	r3, [pc, #344]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008274:	6a1b      	ldr	r3, [r3, #32]
 8008276:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	4953      	ldr	r1, [pc, #332]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008280:	4313      	orrs	r3, r2
 8008282:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f003 0302 	and.w	r3, r3, #2
 800828c:	2b00      	cmp	r3, #0
 800828e:	d010      	beq.n	80082b2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	68da      	ldr	r2, [r3, #12]
 8008294:	4b4d      	ldr	r3, [pc, #308]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008296:	699b      	ldr	r3, [r3, #24]
 8008298:	f003 030f 	and.w	r3, r3, #15
 800829c:	429a      	cmp	r2, r3
 800829e:	d908      	bls.n	80082b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082a0:	4b4a      	ldr	r3, [pc, #296]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80082a2:	699b      	ldr	r3, [r3, #24]
 80082a4:	f023 020f 	bic.w	r2, r3, #15
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	4947      	ldr	r1, [pc, #284]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80082ae:	4313      	orrs	r3, r2
 80082b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d055      	beq.n	800836a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80082be:	4b43      	ldr	r3, [pc, #268]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80082c0:	699b      	ldr	r3, [r3, #24]
 80082c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	4940      	ldr	r1, [pc, #256]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80082cc:	4313      	orrs	r3, r2
 80082ce:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	d107      	bne.n	80082e8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80082d8:	4b3c      	ldr	r3, [pc, #240]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d121      	bne.n	8008328 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e0f6      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	2b03      	cmp	r3, #3
 80082ee:	d107      	bne.n	8008300 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80082f0:	4b36      	ldr	r3, [pc, #216]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d115      	bne.n	8008328 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e0ea      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d107      	bne.n	8008318 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008308:	4b30      	ldr	r3, [pc, #192]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008310:	2b00      	cmp	r3, #0
 8008312:	d109      	bne.n	8008328 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e0de      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008318:	4b2c      	ldr	r3, [pc, #176]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 0304 	and.w	r3, r3, #4
 8008320:	2b00      	cmp	r3, #0
 8008322:	d101      	bne.n	8008328 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	e0d6      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008328:	4b28      	ldr	r3, [pc, #160]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	f023 0207 	bic.w	r2, r3, #7
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	4925      	ldr	r1, [pc, #148]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008336:	4313      	orrs	r3, r2
 8008338:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800833a:	f7fb fc09 	bl	8003b50 <HAL_GetTick>
 800833e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008340:	e00a      	b.n	8008358 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008342:	f7fb fc05 	bl	8003b50 <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008350:	4293      	cmp	r3, r2
 8008352:	d901      	bls.n	8008358 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008354:	2303      	movs	r3, #3
 8008356:	e0be      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008358:	4b1c      	ldr	r3, [pc, #112]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	00db      	lsls	r3, r3, #3
 8008366:	429a      	cmp	r2, r3
 8008368:	d1eb      	bne.n	8008342 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 0302 	and.w	r3, r3, #2
 8008372:	2b00      	cmp	r3, #0
 8008374:	d010      	beq.n	8008398 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	68da      	ldr	r2, [r3, #12]
 800837a:	4b14      	ldr	r3, [pc, #80]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 800837c:	699b      	ldr	r3, [r3, #24]
 800837e:	f003 030f 	and.w	r3, r3, #15
 8008382:	429a      	cmp	r2, r3
 8008384:	d208      	bcs.n	8008398 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008386:	4b11      	ldr	r3, [pc, #68]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	f023 020f 	bic.w	r2, r3, #15
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	490e      	ldr	r1, [pc, #56]	@ (80083cc <HAL_RCC_ClockConfig+0x244>)
 8008394:	4313      	orrs	r3, r2
 8008396:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008398:	4b0b      	ldr	r3, [pc, #44]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 030f 	and.w	r3, r3, #15
 80083a0:	683a      	ldr	r2, [r7, #0]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d214      	bcs.n	80083d0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083a6:	4b08      	ldr	r3, [pc, #32]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f023 020f 	bic.w	r2, r3, #15
 80083ae:	4906      	ldr	r1, [pc, #24]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083b6:	4b04      	ldr	r3, [pc, #16]	@ (80083c8 <HAL_RCC_ClockConfig+0x240>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f003 030f 	and.w	r3, r3, #15
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d005      	beq.n	80083d0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e086      	b.n	80084d6 <HAL_RCC_ClockConfig+0x34e>
 80083c8:	52002000 	.word	0x52002000
 80083cc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f003 0304 	and.w	r3, r3, #4
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d010      	beq.n	80083fe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	691a      	ldr	r2, [r3, #16]
 80083e0:	4b3f      	ldr	r3, [pc, #252]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 80083e2:	699b      	ldr	r3, [r3, #24]
 80083e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d208      	bcs.n	80083fe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80083ec:	4b3c      	ldr	r3, [pc, #240]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 80083ee:	699b      	ldr	r3, [r3, #24]
 80083f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	4939      	ldr	r1, [pc, #228]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 80083fa:	4313      	orrs	r3, r2
 80083fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f003 0308 	and.w	r3, r3, #8
 8008406:	2b00      	cmp	r3, #0
 8008408:	d010      	beq.n	800842c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	695a      	ldr	r2, [r3, #20]
 800840e:	4b34      	ldr	r3, [pc, #208]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 8008410:	69db      	ldr	r3, [r3, #28]
 8008412:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008416:	429a      	cmp	r2, r3
 8008418:	d208      	bcs.n	800842c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800841a:	4b31      	ldr	r3, [pc, #196]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 800841c:	69db      	ldr	r3, [r3, #28]
 800841e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	695b      	ldr	r3, [r3, #20]
 8008426:	492e      	ldr	r1, [pc, #184]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 8008428:	4313      	orrs	r3, r2
 800842a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 0310 	and.w	r3, r3, #16
 8008434:	2b00      	cmp	r3, #0
 8008436:	d010      	beq.n	800845a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	699a      	ldr	r2, [r3, #24]
 800843c:	4b28      	ldr	r3, [pc, #160]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 800843e:	69db      	ldr	r3, [r3, #28]
 8008440:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008444:	429a      	cmp	r2, r3
 8008446:	d208      	bcs.n	800845a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008448:	4b25      	ldr	r3, [pc, #148]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 800844a:	69db      	ldr	r3, [r3, #28]
 800844c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	699b      	ldr	r3, [r3, #24]
 8008454:	4922      	ldr	r1, [pc, #136]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 8008456:	4313      	orrs	r3, r2
 8008458:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f003 0320 	and.w	r3, r3, #32
 8008462:	2b00      	cmp	r3, #0
 8008464:	d010      	beq.n	8008488 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	69da      	ldr	r2, [r3, #28]
 800846a:	4b1d      	ldr	r3, [pc, #116]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 800846c:	6a1b      	ldr	r3, [r3, #32]
 800846e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008472:	429a      	cmp	r2, r3
 8008474:	d208      	bcs.n	8008488 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008476:	4b1a      	ldr	r3, [pc, #104]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 8008478:	6a1b      	ldr	r3, [r3, #32]
 800847a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	69db      	ldr	r3, [r3, #28]
 8008482:	4917      	ldr	r1, [pc, #92]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 8008484:	4313      	orrs	r3, r2
 8008486:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008488:	f000 f834 	bl	80084f4 <HAL_RCC_GetSysClockFreq>
 800848c:	4602      	mov	r2, r0
 800848e:	4b14      	ldr	r3, [pc, #80]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	0a1b      	lsrs	r3, r3, #8
 8008494:	f003 030f 	and.w	r3, r3, #15
 8008498:	4912      	ldr	r1, [pc, #72]	@ (80084e4 <HAL_RCC_ClockConfig+0x35c>)
 800849a:	5ccb      	ldrb	r3, [r1, r3]
 800849c:	f003 031f 	and.w	r3, r3, #31
 80084a0:	fa22 f303 	lsr.w	r3, r2, r3
 80084a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80084a6:	4b0e      	ldr	r3, [pc, #56]	@ (80084e0 <HAL_RCC_ClockConfig+0x358>)
 80084a8:	699b      	ldr	r3, [r3, #24]
 80084aa:	f003 030f 	and.w	r3, r3, #15
 80084ae:	4a0d      	ldr	r2, [pc, #52]	@ (80084e4 <HAL_RCC_ClockConfig+0x35c>)
 80084b0:	5cd3      	ldrb	r3, [r2, r3]
 80084b2:	f003 031f 	and.w	r3, r3, #31
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	fa22 f303 	lsr.w	r3, r2, r3
 80084bc:	4a0a      	ldr	r2, [pc, #40]	@ (80084e8 <HAL_RCC_ClockConfig+0x360>)
 80084be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80084c0:	4a0a      	ldr	r2, [pc, #40]	@ (80084ec <HAL_RCC_ClockConfig+0x364>)
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80084c6:	4b0a      	ldr	r3, [pc, #40]	@ (80084f0 <HAL_RCC_ClockConfig+0x368>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7fb faf6 	bl	8003abc <HAL_InitTick>
 80084d0:	4603      	mov	r3, r0
 80084d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80084d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3718      	adds	r7, #24
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	58024400 	.word	0x58024400
 80084e4:	080142dc 	.word	0x080142dc
 80084e8:	24020004 	.word	0x24020004
 80084ec:	24020000 	.word	0x24020000
 80084f0:	24020008 	.word	0x24020008

080084f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b089      	sub	sp, #36	@ 0x24
 80084f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80084fa:	4bb3      	ldr	r3, [pc, #716]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008502:	2b18      	cmp	r3, #24
 8008504:	f200 8155 	bhi.w	80087b2 <HAL_RCC_GetSysClockFreq+0x2be>
 8008508:	a201      	add	r2, pc, #4	@ (adr r2, 8008510 <HAL_RCC_GetSysClockFreq+0x1c>)
 800850a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850e:	bf00      	nop
 8008510:	08008575 	.word	0x08008575
 8008514:	080087b3 	.word	0x080087b3
 8008518:	080087b3 	.word	0x080087b3
 800851c:	080087b3 	.word	0x080087b3
 8008520:	080087b3 	.word	0x080087b3
 8008524:	080087b3 	.word	0x080087b3
 8008528:	080087b3 	.word	0x080087b3
 800852c:	080087b3 	.word	0x080087b3
 8008530:	0800859b 	.word	0x0800859b
 8008534:	080087b3 	.word	0x080087b3
 8008538:	080087b3 	.word	0x080087b3
 800853c:	080087b3 	.word	0x080087b3
 8008540:	080087b3 	.word	0x080087b3
 8008544:	080087b3 	.word	0x080087b3
 8008548:	080087b3 	.word	0x080087b3
 800854c:	080087b3 	.word	0x080087b3
 8008550:	080085a1 	.word	0x080085a1
 8008554:	080087b3 	.word	0x080087b3
 8008558:	080087b3 	.word	0x080087b3
 800855c:	080087b3 	.word	0x080087b3
 8008560:	080087b3 	.word	0x080087b3
 8008564:	080087b3 	.word	0x080087b3
 8008568:	080087b3 	.word	0x080087b3
 800856c:	080087b3 	.word	0x080087b3
 8008570:	080085a7 	.word	0x080085a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008574:	4b94      	ldr	r3, [pc, #592]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 0320 	and.w	r3, r3, #32
 800857c:	2b00      	cmp	r3, #0
 800857e:	d009      	beq.n	8008594 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008580:	4b91      	ldr	r3, [pc, #580]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	08db      	lsrs	r3, r3, #3
 8008586:	f003 0303 	and.w	r3, r3, #3
 800858a:	4a90      	ldr	r2, [pc, #576]	@ (80087cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800858c:	fa22 f303 	lsr.w	r3, r2, r3
 8008590:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008592:	e111      	b.n	80087b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008594:	4b8d      	ldr	r3, [pc, #564]	@ (80087cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008596:	61bb      	str	r3, [r7, #24]
      break;
 8008598:	e10e      	b.n	80087b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800859a:	4b8d      	ldr	r3, [pc, #564]	@ (80087d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800859c:	61bb      	str	r3, [r7, #24]
      break;
 800859e:	e10b      	b.n	80087b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80085a0:	4b8c      	ldr	r3, [pc, #560]	@ (80087d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80085a2:	61bb      	str	r3, [r7, #24]
      break;
 80085a4:	e108      	b.n	80087b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80085a6:	4b88      	ldr	r3, [pc, #544]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085aa:	f003 0303 	and.w	r3, r3, #3
 80085ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80085b0:	4b85      	ldr	r3, [pc, #532]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b4:	091b      	lsrs	r3, r3, #4
 80085b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80085ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80085bc:	4b82      	ldr	r3, [pc, #520]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c0:	f003 0301 	and.w	r3, r3, #1
 80085c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80085c6:	4b80      	ldr	r3, [pc, #512]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085ca:	08db      	lsrs	r3, r3, #3
 80085cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80085d0:	68fa      	ldr	r2, [r7, #12]
 80085d2:	fb02 f303 	mul.w	r3, r2, r3
 80085d6:	ee07 3a90 	vmov	s15, r3
 80085da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 80e1 	beq.w	80087ac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	f000 8083 	beq.w	80086f8 <HAL_RCC_GetSysClockFreq+0x204>
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	2b02      	cmp	r3, #2
 80085f6:	f200 80a1 	bhi.w	800873c <HAL_RCC_GetSysClockFreq+0x248>
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d003      	beq.n	8008608 <HAL_RCC_GetSysClockFreq+0x114>
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d056      	beq.n	80086b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008606:	e099      	b.n	800873c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008608:	4b6f      	ldr	r3, [pc, #444]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f003 0320 	and.w	r3, r3, #32
 8008610:	2b00      	cmp	r3, #0
 8008612:	d02d      	beq.n	8008670 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008614:	4b6c      	ldr	r3, [pc, #432]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	08db      	lsrs	r3, r3, #3
 800861a:	f003 0303 	and.w	r3, r3, #3
 800861e:	4a6b      	ldr	r2, [pc, #428]	@ (80087cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008620:	fa22 f303 	lsr.w	r3, r2, r3
 8008624:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	ee07 3a90 	vmov	s15, r3
 800862c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	ee07 3a90 	vmov	s15, r3
 8008636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800863a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800863e:	4b62      	ldr	r3, [pc, #392]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008642:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008646:	ee07 3a90 	vmov	s15, r3
 800864a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800864e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008652:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80087d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008656:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800865a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800865e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008662:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800866a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800866e:	e087      	b.n	8008780 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	ee07 3a90 	vmov	s15, r3
 8008676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800867a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80087dc <HAL_RCC_GetSysClockFreq+0x2e8>
 800867e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008682:	4b51      	ldr	r3, [pc, #324]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800868a:	ee07 3a90 	vmov	s15, r3
 800868e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008692:	ed97 6a02 	vldr	s12, [r7, #8]
 8008696:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80087d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800869a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800869e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80086b2:	e065      	b.n	8008780 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	ee07 3a90 	vmov	s15, r3
 80086ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80087e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80086c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086c6:	4b40      	ldr	r3, [pc, #256]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80086c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086ce:	ee07 3a90 	vmov	s15, r3
 80086d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80086da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80087d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80086de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80086f6:	e043      	b.n	8008780 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	ee07 3a90 	vmov	s15, r3
 80086fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008702:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80087e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008706:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800870a:	4b2f      	ldr	r3, [pc, #188]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800870c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800870e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008712:	ee07 3a90 	vmov	s15, r3
 8008716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800871a:	ed97 6a02 	vldr	s12, [r7, #8]
 800871e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80087d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008722:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008726:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800872a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800872e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008736:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800873a:	e021      	b.n	8008780 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	ee07 3a90 	vmov	s15, r3
 8008742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008746:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80087e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800874a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800874e:	4b1e      	ldr	r3, [pc, #120]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008756:	ee07 3a90 	vmov	s15, r3
 800875a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800875e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008762:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80087d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800876a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800876e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800877a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800877e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008780:	4b11      	ldr	r3, [pc, #68]	@ (80087c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008784:	0a5b      	lsrs	r3, r3, #9
 8008786:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800878a:	3301      	adds	r3, #1
 800878c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	ee07 3a90 	vmov	s15, r3
 8008794:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008798:	edd7 6a07 	vldr	s13, [r7, #28]
 800879c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087a4:	ee17 3a90 	vmov	r3, s15
 80087a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80087aa:	e005      	b.n	80087b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80087ac:	2300      	movs	r3, #0
 80087ae:	61bb      	str	r3, [r7, #24]
      break;
 80087b0:	e002      	b.n	80087b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80087b2:	4b07      	ldr	r3, [pc, #28]	@ (80087d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80087b4:	61bb      	str	r3, [r7, #24]
      break;
 80087b6:	bf00      	nop
  }

  return sysclockfreq;
 80087b8:	69bb      	ldr	r3, [r7, #24]
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3724      	adds	r7, #36	@ 0x24
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	58024400 	.word	0x58024400
 80087cc:	03d09000 	.word	0x03d09000
 80087d0:	003d0900 	.word	0x003d0900
 80087d4:	017d7840 	.word	0x017d7840
 80087d8:	46000000 	.word	0x46000000
 80087dc:	4c742400 	.word	0x4c742400
 80087e0:	4a742400 	.word	0x4a742400
 80087e4:	4bbebc20 	.word	0x4bbebc20

080087e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80087ee:	f7ff fe81 	bl	80084f4 <HAL_RCC_GetSysClockFreq>
 80087f2:	4602      	mov	r2, r0
 80087f4:	4b10      	ldr	r3, [pc, #64]	@ (8008838 <HAL_RCC_GetHCLKFreq+0x50>)
 80087f6:	699b      	ldr	r3, [r3, #24]
 80087f8:	0a1b      	lsrs	r3, r3, #8
 80087fa:	f003 030f 	and.w	r3, r3, #15
 80087fe:	490f      	ldr	r1, [pc, #60]	@ (800883c <HAL_RCC_GetHCLKFreq+0x54>)
 8008800:	5ccb      	ldrb	r3, [r1, r3]
 8008802:	f003 031f 	and.w	r3, r3, #31
 8008806:	fa22 f303 	lsr.w	r3, r2, r3
 800880a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800880c:	4b0a      	ldr	r3, [pc, #40]	@ (8008838 <HAL_RCC_GetHCLKFreq+0x50>)
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	f003 030f 	and.w	r3, r3, #15
 8008814:	4a09      	ldr	r2, [pc, #36]	@ (800883c <HAL_RCC_GetHCLKFreq+0x54>)
 8008816:	5cd3      	ldrb	r3, [r2, r3]
 8008818:	f003 031f 	and.w	r3, r3, #31
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	fa22 f303 	lsr.w	r3, r2, r3
 8008822:	4a07      	ldr	r2, [pc, #28]	@ (8008840 <HAL_RCC_GetHCLKFreq+0x58>)
 8008824:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008826:	4a07      	ldr	r2, [pc, #28]	@ (8008844 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800882c:	4b04      	ldr	r3, [pc, #16]	@ (8008840 <HAL_RCC_GetHCLKFreq+0x58>)
 800882e:	681b      	ldr	r3, [r3, #0]
}
 8008830:	4618      	mov	r0, r3
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}
 8008838:	58024400 	.word	0x58024400
 800883c:	080142dc 	.word	0x080142dc
 8008840:	24020004 	.word	0x24020004
 8008844:	24020000 	.word	0x24020000

08008848 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800884c:	f7ff ffcc 	bl	80087e8 <HAL_RCC_GetHCLKFreq>
 8008850:	4602      	mov	r2, r0
 8008852:	4b06      	ldr	r3, [pc, #24]	@ (800886c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008854:	69db      	ldr	r3, [r3, #28]
 8008856:	091b      	lsrs	r3, r3, #4
 8008858:	f003 0307 	and.w	r3, r3, #7
 800885c:	4904      	ldr	r1, [pc, #16]	@ (8008870 <HAL_RCC_GetPCLK1Freq+0x28>)
 800885e:	5ccb      	ldrb	r3, [r1, r3]
 8008860:	f003 031f 	and.w	r3, r3, #31
 8008864:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008868:	4618      	mov	r0, r3
 800886a:	bd80      	pop	{r7, pc}
 800886c:	58024400 	.word	0x58024400
 8008870:	080142dc 	.word	0x080142dc

08008874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008878:	f7ff ffb6 	bl	80087e8 <HAL_RCC_GetHCLKFreq>
 800887c:	4602      	mov	r2, r0
 800887e:	4b06      	ldr	r3, [pc, #24]	@ (8008898 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008880:	69db      	ldr	r3, [r3, #28]
 8008882:	0a1b      	lsrs	r3, r3, #8
 8008884:	f003 0307 	and.w	r3, r3, #7
 8008888:	4904      	ldr	r1, [pc, #16]	@ (800889c <HAL_RCC_GetPCLK2Freq+0x28>)
 800888a:	5ccb      	ldrb	r3, [r1, r3]
 800888c:	f003 031f 	and.w	r3, r3, #31
 8008890:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008894:	4618      	mov	r0, r3
 8008896:	bd80      	pop	{r7, pc}
 8008898:	58024400 	.word	0x58024400
 800889c:	080142dc 	.word	0x080142dc

080088a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80088a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088a4:	b0ca      	sub	sp, #296	@ 0x128
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80088ac:	2300      	movs	r3, #0
 80088ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80088b2:	2300      	movs	r3, #0
 80088b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80088b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80088c4:	2500      	movs	r5, #0
 80088c6:	ea54 0305 	orrs.w	r3, r4, r5
 80088ca:	d049      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80088cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80088d6:	d02f      	beq.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80088d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80088dc:	d828      	bhi.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80088de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088e2:	d01a      	beq.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80088e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088e8:	d822      	bhi.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d003      	beq.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80088ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088f2:	d007      	beq.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80088f4:	e01c      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088f6:	4bb8      	ldr	r3, [pc, #736]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80088f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fa:	4ab7      	ldr	r2, [pc, #732]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80088fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008900:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008902:	e01a      	b.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008908:	3308      	adds	r3, #8
 800890a:	2102      	movs	r1, #2
 800890c:	4618      	mov	r0, r3
 800890e:	f002 fb61 	bl	800afd4 <RCCEx_PLL2_Config>
 8008912:	4603      	mov	r3, r0
 8008914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008918:	e00f      	b.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800891a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800891e:	3328      	adds	r3, #40	@ 0x28
 8008920:	2102      	movs	r1, #2
 8008922:	4618      	mov	r0, r3
 8008924:	f002 fc08 	bl	800b138 <RCCEx_PLL3_Config>
 8008928:	4603      	mov	r3, r0
 800892a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800892e:	e004      	b.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008936:	e000      	b.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800893a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10a      	bne.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008942:	4ba5      	ldr	r3, [pc, #660]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008944:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008946:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800894a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800894e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008950:	4aa1      	ldr	r2, [pc, #644]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008952:	430b      	orrs	r3, r1
 8008954:	6513      	str	r3, [r2, #80]	@ 0x50
 8008956:	e003      	b.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008958:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800895c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008968:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800896c:	f04f 0900 	mov.w	r9, #0
 8008970:	ea58 0309 	orrs.w	r3, r8, r9
 8008974:	d047      	beq.n	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800897a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800897c:	2b04      	cmp	r3, #4
 800897e:	d82a      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008980:	a201      	add	r2, pc, #4	@ (adr r2, 8008988 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008986:	bf00      	nop
 8008988:	0800899d 	.word	0x0800899d
 800898c:	080089ab 	.word	0x080089ab
 8008990:	080089c1 	.word	0x080089c1
 8008994:	080089df 	.word	0x080089df
 8008998:	080089df 	.word	0x080089df
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800899c:	4b8e      	ldr	r3, [pc, #568]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800899e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a0:	4a8d      	ldr	r2, [pc, #564]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80089a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089a8:	e01a      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089ae:	3308      	adds	r3, #8
 80089b0:	2100      	movs	r1, #0
 80089b2:	4618      	mov	r0, r3
 80089b4:	f002 fb0e 	bl	800afd4 <RCCEx_PLL2_Config>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089be:	e00f      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80089c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089c4:	3328      	adds	r3, #40	@ 0x28
 80089c6:	2100      	movs	r1, #0
 80089c8:	4618      	mov	r0, r3
 80089ca:	f002 fbb5 	bl	800b138 <RCCEx_PLL3_Config>
 80089ce:	4603      	mov	r3, r0
 80089d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80089d4:	e004      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80089dc:	e000      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80089de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d10a      	bne.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80089e8:	4b7b      	ldr	r3, [pc, #492]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80089ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089ec:	f023 0107 	bic.w	r1, r3, #7
 80089f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089f6:	4a78      	ldr	r2, [pc, #480]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80089f8:	430b      	orrs	r3, r1
 80089fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80089fc:	e003      	b.n	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008a12:	f04f 0b00 	mov.w	fp, #0
 8008a16:	ea5a 030b 	orrs.w	r3, sl, fp
 8008a1a:	d04c      	beq.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a26:	d030      	beq.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008a28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a2c:	d829      	bhi.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008a2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a30:	d02d      	beq.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008a32:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a34:	d825      	bhi.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008a36:	2b80      	cmp	r3, #128	@ 0x80
 8008a38:	d018      	beq.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008a3a:	2b80      	cmp	r3, #128	@ 0x80
 8008a3c:	d821      	bhi.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d002      	beq.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008a42:	2b40      	cmp	r3, #64	@ 0x40
 8008a44:	d007      	beq.n	8008a56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008a46:	e01c      	b.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a48:	4b63      	ldr	r3, [pc, #396]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4c:	4a62      	ldr	r2, [pc, #392]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008a4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008a54:	e01c      	b.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a5a:	3308      	adds	r3, #8
 8008a5c:	2100      	movs	r1, #0
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f002 fab8 	bl	800afd4 <RCCEx_PLL2_Config>
 8008a64:	4603      	mov	r3, r0
 8008a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008a6a:	e011      	b.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a70:	3328      	adds	r3, #40	@ 0x28
 8008a72:	2100      	movs	r1, #0
 8008a74:	4618      	mov	r0, r3
 8008a76:	f002 fb5f 	bl	800b138 <RCCEx_PLL3_Config>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008a80:	e006      	b.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008a88:	e002      	b.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008a8a:	bf00      	nop
 8008a8c:	e000      	b.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008a8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d10a      	bne.n	8008aae <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008a98:	4b4f      	ldr	r3, [pc, #316]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008a9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a9c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aa6:	4a4c      	ldr	r2, [pc, #304]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008aa8:	430b      	orrs	r3, r1
 8008aaa:	6513      	str	r3, [r2, #80]	@ 0x50
 8008aac:	e003      	b.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ab2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008ac2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008acc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	d053      	beq.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ada:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008ade:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ae2:	d035      	beq.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008ae4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ae8:	d82e      	bhi.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008aea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008aee:	d031      	beq.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008af0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008af4:	d828      	bhi.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008af6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008afa:	d01a      	beq.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008afc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b00:	d822      	bhi.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d003      	beq.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008b06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b0a:	d007      	beq.n	8008b1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008b0c:	e01c      	b.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b0e:	4b32      	ldr	r3, [pc, #200]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b12:	4a31      	ldr	r2, [pc, #196]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008b1a:	e01c      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b20:	3308      	adds	r3, #8
 8008b22:	2100      	movs	r1, #0
 8008b24:	4618      	mov	r0, r3
 8008b26:	f002 fa55 	bl	800afd4 <RCCEx_PLL2_Config>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008b30:	e011      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b36:	3328      	adds	r3, #40	@ 0x28
 8008b38:	2100      	movs	r1, #0
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f002 fafc 	bl	800b138 <RCCEx_PLL3_Config>
 8008b40:	4603      	mov	r3, r0
 8008b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008b46:	e006      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b4e:	e002      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008b50:	bf00      	nop
 8008b52:	e000      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d10b      	bne.n	8008b76 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b62:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008b70:	430b      	orrs	r3, r1
 8008b72:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b74:	e003      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b86:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008b8a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008b8e:	2300      	movs	r3, #0
 8008b90:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008b94:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008b98:	460b      	mov	r3, r1
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	d056      	beq.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ba2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008ba6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008baa:	d038      	beq.n	8008c1e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008bac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008bb0:	d831      	bhi.n	8008c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008bb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008bb6:	d034      	beq.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008bb8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008bbc:	d82b      	bhi.n	8008c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008bbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bc2:	d01d      	beq.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008bc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bc8:	d825      	bhi.n	8008c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d006      	beq.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008bce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bd2:	d00a      	beq.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008bd4:	e01f      	b.n	8008c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008bd6:	bf00      	nop
 8008bd8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bdc:	4ba2      	ldr	r3, [pc, #648]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be0:	4aa1      	ldr	r2, [pc, #644]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008be8:	e01c      	b.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bee:	3308      	adds	r3, #8
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f002 f9ee 	bl	800afd4 <RCCEx_PLL2_Config>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008bfe:	e011      	b.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c04:	3328      	adds	r3, #40	@ 0x28
 8008c06:	2100      	movs	r1, #0
 8008c08:	4618      	mov	r0, r3
 8008c0a:	f002 fa95 	bl	800b138 <RCCEx_PLL3_Config>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008c14:	e006      	b.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008c1c:	e002      	b.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008c1e:	bf00      	nop
 8008c20:	e000      	b.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10b      	bne.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008c2c:	4b8e      	ldr	r3, [pc, #568]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c30:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c38:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008c3c:	4a8a      	ldr	r2, [pc, #552]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c3e:	430b      	orrs	r3, r1
 8008c40:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c42:	e003      	b.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c54:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008c58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008c62:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008c66:	460b      	mov	r3, r1
 8008c68:	4313      	orrs	r3, r2
 8008c6a:	d03a      	beq.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8008c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c72:	2b30      	cmp	r3, #48	@ 0x30
 8008c74:	d01f      	beq.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8008c76:	2b30      	cmp	r3, #48	@ 0x30
 8008c78:	d819      	bhi.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008c7a:	2b20      	cmp	r3, #32
 8008c7c:	d00c      	beq.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8008c7e:	2b20      	cmp	r3, #32
 8008c80:	d815      	bhi.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d019      	beq.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8008c86:	2b10      	cmp	r3, #16
 8008c88:	d111      	bne.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c8a:	4b77      	ldr	r3, [pc, #476]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c8e:	4a76      	ldr	r2, [pc, #472]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008c96:	e011      	b.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c9c:	3308      	adds	r3, #8
 8008c9e:	2102      	movs	r1, #2
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f002 f997 	bl	800afd4 <RCCEx_PLL2_Config>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008cac:	e006      	b.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008cb4:	e002      	b.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008cb6:	bf00      	nop
 8008cb8:	e000      	b.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008cba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d10a      	bne.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008cc4:	4b68      	ldr	r3, [pc, #416]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cc8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cd2:	4a65      	ldr	r2, [pc, #404]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008cd4:	430b      	orrs	r3, r1
 8008cd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008cd8:	e003      	b.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cea:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008cee:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008cf8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	d051      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d0c:	d035      	beq.n	8008d7a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8008d0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d12:	d82e      	bhi.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008d14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d18:	d031      	beq.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8008d1a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d1e:	d828      	bhi.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d24:	d01a      	beq.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8008d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d2a:	d822      	bhi.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d003      	beq.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8008d30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d34:	d007      	beq.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8008d36:	e01c      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d38:	4b4b      	ldr	r3, [pc, #300]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d3c:	4a4a      	ldr	r2, [pc, #296]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008d3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008d44:	e01c      	b.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d4a:	3308      	adds	r3, #8
 8008d4c:	2100      	movs	r1, #0
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f002 f940 	bl	800afd4 <RCCEx_PLL2_Config>
 8008d54:	4603      	mov	r3, r0
 8008d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008d5a:	e011      	b.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d60:	3328      	adds	r3, #40	@ 0x28
 8008d62:	2100      	movs	r1, #0
 8008d64:	4618      	mov	r0, r3
 8008d66:	f002 f9e7 	bl	800b138 <RCCEx_PLL3_Config>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008d70:	e006      	b.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d78:	e002      	b.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008d7a:	bf00      	nop
 8008d7c:	e000      	b.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008d7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d10a      	bne.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008d88:	4b37      	ldr	r3, [pc, #220]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d8c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d96:	4a34      	ldr	r2, [pc, #208]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008d98:	430b      	orrs	r3, r1
 8008d9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8008d9c:	e003      	b.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008da2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dae:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008db2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008db6:	2300      	movs	r3, #0
 8008db8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008dbc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	d056      	beq.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008dd0:	d033      	beq.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008dd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008dd6:	d82c      	bhi.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008dd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008ddc:	d02f      	beq.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8008dde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008de2:	d826      	bhi.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008de4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008de8:	d02b      	beq.n	8008e42 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8008dea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008dee:	d820      	bhi.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008df0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008df4:	d012      	beq.n	8008e1c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8008df6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dfa:	d81a      	bhi.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d022      	beq.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8008e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e04:	d115      	bne.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e0a:	3308      	adds	r3, #8
 8008e0c:	2101      	movs	r1, #1
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f002 f8e0 	bl	800afd4 <RCCEx_PLL2_Config>
 8008e14:	4603      	mov	r3, r0
 8008e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008e1a:	e015      	b.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e20:	3328      	adds	r3, #40	@ 0x28
 8008e22:	2101      	movs	r1, #1
 8008e24:	4618      	mov	r0, r3
 8008e26:	f002 f987 	bl	800b138 <RCCEx_PLL3_Config>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008e30:	e00a      	b.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e38:	e006      	b.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008e3a:	bf00      	nop
 8008e3c:	e004      	b.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008e3e:	bf00      	nop
 8008e40:	e002      	b.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008e42:	bf00      	nop
 8008e44:	e000      	b.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008e46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10d      	bne.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008e50:	4b05      	ldr	r3, [pc, #20]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e54:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e5e:	4a02      	ldr	r2, [pc, #8]	@ (8008e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008e60:	430b      	orrs	r3, r1
 8008e62:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e64:	e006      	b.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008e66:	bf00      	nop
 8008e68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008e80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e84:	2300      	movs	r3, #0
 8008e86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008e8a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008e8e:	460b      	mov	r3, r1
 8008e90:	4313      	orrs	r3, r2
 8008e92:	d055      	beq.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ea0:	d033      	beq.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8008ea2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ea6:	d82c      	bhi.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eac:	d02f      	beq.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8008eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eb2:	d826      	bhi.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008eb4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008eb8:	d02b      	beq.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8008eba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008ebe:	d820      	bhi.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008ec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ec4:	d012      	beq.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008eca:	d81a      	bhi.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d022      	beq.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008ed0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ed4:	d115      	bne.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eda:	3308      	adds	r3, #8
 8008edc:	2101      	movs	r1, #1
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f002 f878 	bl	800afd4 <RCCEx_PLL2_Config>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008eea:	e015      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ef0:	3328      	adds	r3, #40	@ 0x28
 8008ef2:	2101      	movs	r1, #1
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f002 f91f 	bl	800b138 <RCCEx_PLL3_Config>
 8008efa:	4603      	mov	r3, r0
 8008efc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008f00:	e00a      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f08:	e006      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008f0a:	bf00      	nop
 8008f0c:	e004      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008f0e:	bf00      	nop
 8008f10:	e002      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008f12:	bf00      	nop
 8008f14:	e000      	b.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008f16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d10b      	bne.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008f20:	4ba3      	ldr	r3, [pc, #652]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f24:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f30:	4a9f      	ldr	r2, [pc, #636]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f32:	430b      	orrs	r3, r1
 8008f34:	6593      	str	r3, [r2, #88]	@ 0x58
 8008f36:	e003      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f48:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008f4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008f50:	2300      	movs	r3, #0
 8008f52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008f56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	d037      	beq.n	8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f6a:	d00e      	beq.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8008f6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f70:	d816      	bhi.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d018      	beq.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8008f76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f7a:	d111      	bne.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f7c:	4b8c      	ldr	r3, [pc, #560]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f80:	4a8b      	ldr	r2, [pc, #556]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008f88:	e00f      	b.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f8e:	3308      	adds	r3, #8
 8008f90:	2101      	movs	r1, #1
 8008f92:	4618      	mov	r0, r3
 8008f94:	f002 f81e 	bl	800afd4 <RCCEx_PLL2_Config>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008f9e:	e004      	b.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fa6:	e000      	b.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d10a      	bne.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fb6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fc0:	4a7b      	ldr	r2, [pc, #492]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008fc2:	430b      	orrs	r3, r1
 8008fc4:	6513      	str	r3, [r2, #80]	@ 0x50
 8008fc6:	e003      	b.n	8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008fdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008fe6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008fea:	460b      	mov	r3, r1
 8008fec:	4313      	orrs	r3, r2
 8008fee:	d039      	beq.n	8009064 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ff6:	2b03      	cmp	r3, #3
 8008ff8:	d81c      	bhi.n	8009034 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8009000 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009000:	0800903d 	.word	0x0800903d
 8009004:	08009011 	.word	0x08009011
 8009008:	0800901f 	.word	0x0800901f
 800900c:	0800903d 	.word	0x0800903d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009010:	4b67      	ldr	r3, [pc, #412]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009014:	4a66      	ldr	r2, [pc, #408]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800901a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800901c:	e00f      	b.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800901e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009022:	3308      	adds	r3, #8
 8009024:	2102      	movs	r1, #2
 8009026:	4618      	mov	r0, r3
 8009028:	f001 ffd4 	bl	800afd4 <RCCEx_PLL2_Config>
 800902c:	4603      	mov	r3, r0
 800902e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009032:	e004      	b.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009034:	2301      	movs	r3, #1
 8009036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800903a:	e000      	b.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800903c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800903e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009042:	2b00      	cmp	r3, #0
 8009044:	d10a      	bne.n	800905c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009046:	4b5a      	ldr	r3, [pc, #360]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800904a:	f023 0103 	bic.w	r1, r3, #3
 800904e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009054:	4a56      	ldr	r2, [pc, #344]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009056:	430b      	orrs	r3, r1
 8009058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800905a:	e003      	b.n	8009064 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800905c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009070:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009074:	2300      	movs	r3, #0
 8009076:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800907a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800907e:	460b      	mov	r3, r1
 8009080:	4313      	orrs	r3, r2
 8009082:	f000 809f 	beq.w	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009086:	4b4b      	ldr	r3, [pc, #300]	@ (80091b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a4a      	ldr	r2, [pc, #296]	@ (80091b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800908c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009090:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009092:	f7fa fd5d 	bl	8003b50 <HAL_GetTick>
 8009096:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800909a:	e00b      	b.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800909c:	f7fa fd58 	bl	8003b50 <HAL_GetTick>
 80090a0:	4602      	mov	r2, r0
 80090a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80090a6:	1ad3      	subs	r3, r2, r3
 80090a8:	2b64      	cmp	r3, #100	@ 0x64
 80090aa:	d903      	bls.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80090ac:	2303      	movs	r3, #3
 80090ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090b2:	e005      	b.n	80090c0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80090b4:	4b3f      	ldr	r3, [pc, #252]	@ (80091b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d0ed      	beq.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80090c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d179      	bne.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80090c8:	4b39      	ldr	r3, [pc, #228]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80090cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80090d4:	4053      	eors	r3, r2
 80090d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d015      	beq.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80090de:	4b34      	ldr	r3, [pc, #208]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090e6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80090ea:	4b31      	ldr	r3, [pc, #196]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090ee:	4a30      	ldr	r2, [pc, #192]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090f4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80090f6:	4b2e      	ldr	r3, [pc, #184]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090fa:	4a2d      	ldr	r2, [pc, #180]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80090fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009100:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009102:	4a2b      	ldr	r2, [pc, #172]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009104:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009108:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800910a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800910e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009112:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009116:	d118      	bne.n	800914a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009118:	f7fa fd1a 	bl	8003b50 <HAL_GetTick>
 800911c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009120:	e00d      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009122:	f7fa fd15 	bl	8003b50 <HAL_GetTick>
 8009126:	4602      	mov	r2, r0
 8009128:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800912c:	1ad2      	subs	r2, r2, r3
 800912e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009132:	429a      	cmp	r2, r3
 8009134:	d903      	bls.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009136:	2303      	movs	r3, #3
 8009138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800913c:	e005      	b.n	800914a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800913e:	4b1c      	ldr	r3, [pc, #112]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009142:	f003 0302 	and.w	r3, r3, #2
 8009146:	2b00      	cmp	r3, #0
 8009148:	d0eb      	beq.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800914a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800914e:	2b00      	cmp	r3, #0
 8009150:	d129      	bne.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009156:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800915a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800915e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009162:	d10e      	bne.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009164:	4b12      	ldr	r3, [pc, #72]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009166:	691b      	ldr	r3, [r3, #16]
 8009168:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800916c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009170:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009174:	091a      	lsrs	r2, r3, #4
 8009176:	4b10      	ldr	r3, [pc, #64]	@ (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009178:	4013      	ands	r3, r2
 800917a:	4a0d      	ldr	r2, [pc, #52]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800917c:	430b      	orrs	r3, r1
 800917e:	6113      	str	r3, [r2, #16]
 8009180:	e005      	b.n	800918e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009182:	4b0b      	ldr	r3, [pc, #44]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	4a0a      	ldr	r2, [pc, #40]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009188:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800918c:	6113      	str	r3, [r2, #16]
 800918e:	4b08      	ldr	r3, [pc, #32]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009190:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009196:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800919a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800919e:	4a04      	ldr	r2, [pc, #16]	@ (80091b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80091a0:	430b      	orrs	r3, r1
 80091a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80091a4:	e00e      	b.n	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80091a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80091ae:	e009      	b.n	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80091b0:	58024400 	.word	0x58024400
 80091b4:	58024800 	.word	0x58024800
 80091b8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80091c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091cc:	f002 0301 	and.w	r3, r2, #1
 80091d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80091d4:	2300      	movs	r3, #0
 80091d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80091da:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80091de:	460b      	mov	r3, r1
 80091e0:	4313      	orrs	r3, r2
 80091e2:	f000 8089 	beq.w	80092f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80091e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80091ec:	2b28      	cmp	r3, #40	@ 0x28
 80091ee:	d86b      	bhi.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80091f0:	a201      	add	r2, pc, #4	@ (adr r2, 80091f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80091f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f6:	bf00      	nop
 80091f8:	080092d1 	.word	0x080092d1
 80091fc:	080092c9 	.word	0x080092c9
 8009200:	080092c9 	.word	0x080092c9
 8009204:	080092c9 	.word	0x080092c9
 8009208:	080092c9 	.word	0x080092c9
 800920c:	080092c9 	.word	0x080092c9
 8009210:	080092c9 	.word	0x080092c9
 8009214:	080092c9 	.word	0x080092c9
 8009218:	0800929d 	.word	0x0800929d
 800921c:	080092c9 	.word	0x080092c9
 8009220:	080092c9 	.word	0x080092c9
 8009224:	080092c9 	.word	0x080092c9
 8009228:	080092c9 	.word	0x080092c9
 800922c:	080092c9 	.word	0x080092c9
 8009230:	080092c9 	.word	0x080092c9
 8009234:	080092c9 	.word	0x080092c9
 8009238:	080092b3 	.word	0x080092b3
 800923c:	080092c9 	.word	0x080092c9
 8009240:	080092c9 	.word	0x080092c9
 8009244:	080092c9 	.word	0x080092c9
 8009248:	080092c9 	.word	0x080092c9
 800924c:	080092c9 	.word	0x080092c9
 8009250:	080092c9 	.word	0x080092c9
 8009254:	080092c9 	.word	0x080092c9
 8009258:	080092d1 	.word	0x080092d1
 800925c:	080092c9 	.word	0x080092c9
 8009260:	080092c9 	.word	0x080092c9
 8009264:	080092c9 	.word	0x080092c9
 8009268:	080092c9 	.word	0x080092c9
 800926c:	080092c9 	.word	0x080092c9
 8009270:	080092c9 	.word	0x080092c9
 8009274:	080092c9 	.word	0x080092c9
 8009278:	080092d1 	.word	0x080092d1
 800927c:	080092c9 	.word	0x080092c9
 8009280:	080092c9 	.word	0x080092c9
 8009284:	080092c9 	.word	0x080092c9
 8009288:	080092c9 	.word	0x080092c9
 800928c:	080092c9 	.word	0x080092c9
 8009290:	080092c9 	.word	0x080092c9
 8009294:	080092c9 	.word	0x080092c9
 8009298:	080092d1 	.word	0x080092d1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800929c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092a0:	3308      	adds	r3, #8
 80092a2:	2101      	movs	r1, #1
 80092a4:	4618      	mov	r0, r3
 80092a6:	f001 fe95 	bl	800afd4 <RCCEx_PLL2_Config>
 80092aa:	4603      	mov	r3, r0
 80092ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80092b0:	e00f      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80092b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b6:	3328      	adds	r3, #40	@ 0x28
 80092b8:	2101      	movs	r1, #1
 80092ba:	4618      	mov	r0, r3
 80092bc:	f001 ff3c 	bl	800b138 <RCCEx_PLL3_Config>
 80092c0:	4603      	mov	r3, r0
 80092c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80092c6:	e004      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092c8:	2301      	movs	r3, #1
 80092ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80092ce:	e000      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80092d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d10a      	bne.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80092da:	4bbf      	ldr	r3, [pc, #764]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80092dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092de:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80092e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80092e8:	4abb      	ldr	r2, [pc, #748]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80092ea:	430b      	orrs	r3, r1
 80092ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80092ee:	e003      	b.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80092f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009300:	f002 0302 	and.w	r3, r2, #2
 8009304:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009308:	2300      	movs	r3, #0
 800930a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800930e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009312:	460b      	mov	r3, r1
 8009314:	4313      	orrs	r3, r2
 8009316:	d041      	beq.n	800939c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800931c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800931e:	2b05      	cmp	r3, #5
 8009320:	d824      	bhi.n	800936c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009322:	a201      	add	r2, pc, #4	@ (adr r2, 8009328 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009328:	08009375 	.word	0x08009375
 800932c:	08009341 	.word	0x08009341
 8009330:	08009357 	.word	0x08009357
 8009334:	08009375 	.word	0x08009375
 8009338:	08009375 	.word	0x08009375
 800933c:	08009375 	.word	0x08009375
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009344:	3308      	adds	r3, #8
 8009346:	2101      	movs	r1, #1
 8009348:	4618      	mov	r0, r3
 800934a:	f001 fe43 	bl	800afd4 <RCCEx_PLL2_Config>
 800934e:	4603      	mov	r3, r0
 8009350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009354:	e00f      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800935a:	3328      	adds	r3, #40	@ 0x28
 800935c:	2101      	movs	r1, #1
 800935e:	4618      	mov	r0, r3
 8009360:	f001 feea 	bl	800b138 <RCCEx_PLL3_Config>
 8009364:	4603      	mov	r3, r0
 8009366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800936a:	e004      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009372:	e000      	b.n	8009376 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009374:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10a      	bne.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800937e:	4b96      	ldr	r3, [pc, #600]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009382:	f023 0107 	bic.w	r1, r3, #7
 8009386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800938c:	4a92      	ldr	r2, [pc, #584]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800938e:	430b      	orrs	r3, r1
 8009390:	6553      	str	r3, [r2, #84]	@ 0x54
 8009392:	e003      	b.n	800939c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009398:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800939c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a4:	f002 0304 	and.w	r3, r2, #4
 80093a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093ac:	2300      	movs	r3, #0
 80093ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80093b2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80093b6:	460b      	mov	r3, r1
 80093b8:	4313      	orrs	r3, r2
 80093ba:	d044      	beq.n	8009446 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80093bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80093c4:	2b05      	cmp	r3, #5
 80093c6:	d825      	bhi.n	8009414 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80093c8:	a201      	add	r2, pc, #4	@ (adr r2, 80093d0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80093ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ce:	bf00      	nop
 80093d0:	0800941d 	.word	0x0800941d
 80093d4:	080093e9 	.word	0x080093e9
 80093d8:	080093ff 	.word	0x080093ff
 80093dc:	0800941d 	.word	0x0800941d
 80093e0:	0800941d 	.word	0x0800941d
 80093e4:	0800941d 	.word	0x0800941d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80093e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ec:	3308      	adds	r3, #8
 80093ee:	2101      	movs	r1, #1
 80093f0:	4618      	mov	r0, r3
 80093f2:	f001 fdef 	bl	800afd4 <RCCEx_PLL2_Config>
 80093f6:	4603      	mov	r3, r0
 80093f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80093fc:	e00f      	b.n	800941e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80093fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009402:	3328      	adds	r3, #40	@ 0x28
 8009404:	2101      	movs	r1, #1
 8009406:	4618      	mov	r0, r3
 8009408:	f001 fe96 	bl	800b138 <RCCEx_PLL3_Config>
 800940c:	4603      	mov	r3, r0
 800940e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009412:	e004      	b.n	800941e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009414:	2301      	movs	r3, #1
 8009416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800941a:	e000      	b.n	800941e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800941c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800941e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009422:	2b00      	cmp	r3, #0
 8009424:	d10b      	bne.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009426:	4b6c      	ldr	r3, [pc, #432]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800942a:	f023 0107 	bic.w	r1, r3, #7
 800942e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009432:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009436:	4a68      	ldr	r2, [pc, #416]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009438:	430b      	orrs	r3, r1
 800943a:	6593      	str	r3, [r2, #88]	@ 0x58
 800943c:	e003      	b.n	8009446 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800943e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009442:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800944a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944e:	f002 0320 	and.w	r3, r2, #32
 8009452:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009456:	2300      	movs	r3, #0
 8009458:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800945c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009460:	460b      	mov	r3, r1
 8009462:	4313      	orrs	r3, r2
 8009464:	d055      	beq.n	8009512 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800946a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800946e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009472:	d033      	beq.n	80094dc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009474:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009478:	d82c      	bhi.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800947a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800947e:	d02f      	beq.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009484:	d826      	bhi.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009486:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800948a:	d02b      	beq.n	80094e4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800948c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009490:	d820      	bhi.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009496:	d012      	beq.n	80094be <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800949c:	d81a      	bhi.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d022      	beq.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80094a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094a6:	d115      	bne.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80094a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094ac:	3308      	adds	r3, #8
 80094ae:	2100      	movs	r1, #0
 80094b0:	4618      	mov	r0, r3
 80094b2:	f001 fd8f 	bl	800afd4 <RCCEx_PLL2_Config>
 80094b6:	4603      	mov	r3, r0
 80094b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80094bc:	e015      	b.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80094be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c2:	3328      	adds	r3, #40	@ 0x28
 80094c4:	2102      	movs	r1, #2
 80094c6:	4618      	mov	r0, r3
 80094c8:	f001 fe36 	bl	800b138 <RCCEx_PLL3_Config>
 80094cc:	4603      	mov	r3, r0
 80094ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80094d2:	e00a      	b.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094da:	e006      	b.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80094dc:	bf00      	nop
 80094de:	e004      	b.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80094e0:	bf00      	nop
 80094e2:	e002      	b.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80094e4:	bf00      	nop
 80094e6:	e000      	b.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80094e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d10b      	bne.n	800950a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80094f2:	4b39      	ldr	r3, [pc, #228]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80094f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094f6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80094fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009502:	4a35      	ldr	r2, [pc, #212]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009504:	430b      	orrs	r3, r1
 8009506:	6553      	str	r3, [r2, #84]	@ 0x54
 8009508:	e003      	b.n	8009512 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800950a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800950e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800951e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009522:	2300      	movs	r3, #0
 8009524:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009528:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800952c:	460b      	mov	r3, r1
 800952e:	4313      	orrs	r3, r2
 8009530:	d058      	beq.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009536:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800953a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800953e:	d033      	beq.n	80095a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009540:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009544:	d82c      	bhi.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800954a:	d02f      	beq.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800954c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009550:	d826      	bhi.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009552:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009556:	d02b      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009558:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800955c:	d820      	bhi.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800955e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009562:	d012      	beq.n	800958a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009568:	d81a      	bhi.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800956a:	2b00      	cmp	r3, #0
 800956c:	d022      	beq.n	80095b4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800956e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009572:	d115      	bne.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009578:	3308      	adds	r3, #8
 800957a:	2100      	movs	r1, #0
 800957c:	4618      	mov	r0, r3
 800957e:	f001 fd29 	bl	800afd4 <RCCEx_PLL2_Config>
 8009582:	4603      	mov	r3, r0
 8009584:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009588:	e015      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800958a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800958e:	3328      	adds	r3, #40	@ 0x28
 8009590:	2102      	movs	r1, #2
 8009592:	4618      	mov	r0, r3
 8009594:	f001 fdd0 	bl	800b138 <RCCEx_PLL3_Config>
 8009598:	4603      	mov	r3, r0
 800959a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800959e:	e00a      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80095a0:	2301      	movs	r3, #1
 80095a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80095a6:	e006      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80095a8:	bf00      	nop
 80095aa:	e004      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80095ac:	bf00      	nop
 80095ae:	e002      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80095b0:	bf00      	nop
 80095b2:	e000      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80095b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d10e      	bne.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80095be:	4b06      	ldr	r3, [pc, #24]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80095c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095c2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80095c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80095ce:	4a02      	ldr	r2, [pc, #8]	@ (80095d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80095d0:	430b      	orrs	r3, r1
 80095d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80095d4:	e006      	b.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80095d6:	bf00      	nop
 80095d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80095e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ec:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80095f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80095f4:	2300      	movs	r3, #0
 80095f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80095fa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80095fe:	460b      	mov	r3, r1
 8009600:	4313      	orrs	r3, r2
 8009602:	d055      	beq.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009608:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800960c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009610:	d033      	beq.n	800967a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009612:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009616:	d82c      	bhi.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800961c:	d02f      	beq.n	800967e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800961e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009622:	d826      	bhi.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009624:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009628:	d02b      	beq.n	8009682 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800962a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800962e:	d820      	bhi.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009630:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009634:	d012      	beq.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009636:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800963a:	d81a      	bhi.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800963c:	2b00      	cmp	r3, #0
 800963e:	d022      	beq.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009644:	d115      	bne.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800964a:	3308      	adds	r3, #8
 800964c:	2100      	movs	r1, #0
 800964e:	4618      	mov	r0, r3
 8009650:	f001 fcc0 	bl	800afd4 <RCCEx_PLL2_Config>
 8009654:	4603      	mov	r3, r0
 8009656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800965a:	e015      	b.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800965c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009660:	3328      	adds	r3, #40	@ 0x28
 8009662:	2102      	movs	r1, #2
 8009664:	4618      	mov	r0, r3
 8009666:	f001 fd67 	bl	800b138 <RCCEx_PLL3_Config>
 800966a:	4603      	mov	r3, r0
 800966c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009670:	e00a      	b.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009678:	e006      	b.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800967a:	bf00      	nop
 800967c:	e004      	b.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800967e:	bf00      	nop
 8009680:	e002      	b.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009682:	bf00      	nop
 8009684:	e000      	b.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009686:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009688:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800968c:	2b00      	cmp	r3, #0
 800968e:	d10b      	bne.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009690:	4ba1      	ldr	r3, [pc, #644]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009694:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800969c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80096a0:	4a9d      	ldr	r2, [pc, #628]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80096a2:	430b      	orrs	r3, r1
 80096a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80096a6:	e003      	b.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80096b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b8:	f002 0308 	and.w	r3, r2, #8
 80096bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80096c0:	2300      	movs	r3, #0
 80096c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80096c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80096ca:	460b      	mov	r3, r1
 80096cc:	4313      	orrs	r3, r2
 80096ce:	d01e      	beq.n	800970e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80096d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096dc:	d10c      	bne.n	80096f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80096de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096e2:	3328      	adds	r3, #40	@ 0x28
 80096e4:	2102      	movs	r1, #2
 80096e6:	4618      	mov	r0, r3
 80096e8:	f001 fd26 	bl	800b138 <RCCEx_PLL3_Config>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d002      	beq.n	80096f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80096f2:	2301      	movs	r3, #1
 80096f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80096f8:	4b87      	ldr	r3, [pc, #540]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80096fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096fc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009704:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009708:	4a83      	ldr	r2, [pc, #524]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800970a:	430b      	orrs	r3, r1
 800970c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800970e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f002 0310 	and.w	r3, r2, #16
 800971a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800971e:	2300      	movs	r3, #0
 8009720:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009724:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009728:	460b      	mov	r3, r1
 800972a:	4313      	orrs	r3, r2
 800972c:	d01e      	beq.n	800976c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800972e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009732:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800973a:	d10c      	bne.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800973c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009740:	3328      	adds	r3, #40	@ 0x28
 8009742:	2102      	movs	r1, #2
 8009744:	4618      	mov	r0, r3
 8009746:	f001 fcf7 	bl	800b138 <RCCEx_PLL3_Config>
 800974a:	4603      	mov	r3, r0
 800974c:	2b00      	cmp	r3, #0
 800974e:	d002      	beq.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009756:	4b70      	ldr	r3, [pc, #448]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800975a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800975e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009762:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009766:	4a6c      	ldr	r2, [pc, #432]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009768:	430b      	orrs	r3, r1
 800976a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800976c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009774:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009778:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800977c:	2300      	movs	r3, #0
 800977e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009782:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009786:	460b      	mov	r3, r1
 8009788:	4313      	orrs	r3, r2
 800978a:	d03e      	beq.n	800980a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800978c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009790:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009794:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009798:	d022      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800979a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800979e:	d81b      	bhi.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d003      	beq.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80097a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097a8:	d00b      	beq.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80097aa:	e015      	b.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80097ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097b0:	3308      	adds	r3, #8
 80097b2:	2100      	movs	r1, #0
 80097b4:	4618      	mov	r0, r3
 80097b6:	f001 fc0d 	bl	800afd4 <RCCEx_PLL2_Config>
 80097ba:	4603      	mov	r3, r0
 80097bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80097c0:	e00f      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80097c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097c6:	3328      	adds	r3, #40	@ 0x28
 80097c8:	2102      	movs	r1, #2
 80097ca:	4618      	mov	r0, r3
 80097cc:	f001 fcb4 	bl	800b138 <RCCEx_PLL3_Config>
 80097d0:	4603      	mov	r3, r0
 80097d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80097d6:	e004      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097de:	e000      	b.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80097e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d10b      	bne.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80097ea:	4b4b      	ldr	r3, [pc, #300]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80097ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097ee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80097f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80097fa:	4a47      	ldr	r2, [pc, #284]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80097fc:	430b      	orrs	r3, r1
 80097fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8009800:	e003      	b.n	800980a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800980a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800980e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009812:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009816:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009818:	2300      	movs	r3, #0
 800981a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800981c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009820:	460b      	mov	r3, r1
 8009822:	4313      	orrs	r3, r2
 8009824:	d03b      	beq.n	800989e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800982a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800982e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009832:	d01f      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009834:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009838:	d818      	bhi.n	800986c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800983a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800983e:	d003      	beq.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009840:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009844:	d007      	beq.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009846:	e011      	b.n	800986c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009848:	4b33      	ldr	r3, [pc, #204]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800984a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984c:	4a32      	ldr	r2, [pc, #200]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800984e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009852:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009854:	e00f      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800985a:	3328      	adds	r3, #40	@ 0x28
 800985c:	2101      	movs	r1, #1
 800985e:	4618      	mov	r0, r3
 8009860:	f001 fc6a 	bl	800b138 <RCCEx_PLL3_Config>
 8009864:	4603      	mov	r3, r0
 8009866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800986a:	e004      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800986c:	2301      	movs	r3, #1
 800986e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009872:	e000      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800987a:	2b00      	cmp	r3, #0
 800987c:	d10b      	bne.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800987e:	4b26      	ldr	r3, [pc, #152]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009882:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800988a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800988e:	4a22      	ldr	r2, [pc, #136]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009890:	430b      	orrs	r3, r1
 8009892:	6553      	str	r3, [r2, #84]	@ 0x54
 8009894:	e003      	b.n	800989e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800989a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800989e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80098aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80098ac:	2300      	movs	r3, #0
 80098ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80098b0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80098b4:	460b      	mov	r3, r1
 80098b6:	4313      	orrs	r3, r2
 80098b8:	d034      	beq.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80098ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d003      	beq.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80098c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098c8:	d007      	beq.n	80098da <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80098ca:	e011      	b.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098cc:	4b12      	ldr	r3, [pc, #72]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80098ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d0:	4a11      	ldr	r2, [pc, #68]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80098d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80098d8:	e00e      	b.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80098da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098de:	3308      	adds	r3, #8
 80098e0:	2102      	movs	r1, #2
 80098e2:	4618      	mov	r0, r3
 80098e4:	f001 fb76 	bl	800afd4 <RCCEx_PLL2_Config>
 80098e8:	4603      	mov	r3, r0
 80098ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80098ee:	e003      	b.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80098f0:	2301      	movs	r3, #1
 80098f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d10d      	bne.n	800991c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009900:	4b05      	ldr	r3, [pc, #20]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009904:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800990c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800990e:	4a02      	ldr	r2, [pc, #8]	@ (8009918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009910:	430b      	orrs	r3, r1
 8009912:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009914:	e006      	b.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009916:	bf00      	nop
 8009918:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800991c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009920:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009930:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009932:	2300      	movs	r3, #0
 8009934:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009936:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800993a:	460b      	mov	r3, r1
 800993c:	4313      	orrs	r3, r2
 800993e:	d00c      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009944:	3328      	adds	r3, #40	@ 0x28
 8009946:	2102      	movs	r1, #2
 8009948:	4618      	mov	r0, r3
 800994a:	f001 fbf5 	bl	800b138 <RCCEx_PLL3_Config>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d002      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009954:	2301      	movs	r3, #1
 8009956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800995a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800995e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009962:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009966:	663b      	str	r3, [r7, #96]	@ 0x60
 8009968:	2300      	movs	r3, #0
 800996a:	667b      	str	r3, [r7, #100]	@ 0x64
 800996c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009970:	460b      	mov	r3, r1
 8009972:	4313      	orrs	r3, r2
 8009974:	d038      	beq.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800997a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800997e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009982:	d018      	beq.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009984:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009988:	d811      	bhi.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800998a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800998e:	d014      	beq.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009994:	d80b      	bhi.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009996:	2b00      	cmp	r3, #0
 8009998:	d011      	beq.n	80099be <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800999a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800999e:	d106      	bne.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099a0:	4bc3      	ldr	r3, [pc, #780]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099a4:	4ac2      	ldr	r2, [pc, #776]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80099ac:	e008      	b.n	80099c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099ae:	2301      	movs	r3, #1
 80099b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80099b4:	e004      	b.n	80099c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80099b6:	bf00      	nop
 80099b8:	e002      	b.n	80099c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80099ba:	bf00      	nop
 80099bc:	e000      	b.n	80099c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80099be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d10b      	bne.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80099c8:	4bb9      	ldr	r3, [pc, #740]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099cc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80099d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099d8:	4ab5      	ldr	r2, [pc, #724]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80099da:	430b      	orrs	r3, r1
 80099dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80099de:	e003      	b.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80099e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80099f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80099f6:	2300      	movs	r3, #0
 80099f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099fa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80099fe:	460b      	mov	r3, r1
 8009a00:	4313      	orrs	r3, r2
 8009a02:	d009      	beq.n	8009a18 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009a04:	4baa      	ldr	r3, [pc, #680]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a12:	4aa7      	ldr	r2, [pc, #668]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a14:	430b      	orrs	r3, r1
 8009a16:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a20:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009a24:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a26:	2300      	movs	r3, #0
 8009a28:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a2a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009a2e:	460b      	mov	r3, r1
 8009a30:	4313      	orrs	r3, r2
 8009a32:	d00a      	beq.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009a34:	4b9e      	ldr	r3, [pc, #632]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a36:	691b      	ldr	r3, [r3, #16]
 8009a38:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a40:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009a44:	4a9a      	ldr	r2, [pc, #616]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a46:	430b      	orrs	r3, r1
 8009a48:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a52:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009a56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a58:	2300      	movs	r3, #0
 8009a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a5c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009a60:	460b      	mov	r3, r1
 8009a62:	4313      	orrs	r3, r2
 8009a64:	d009      	beq.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009a66:	4b92      	ldr	r3, [pc, #584]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a6a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a74:	4a8e      	ldr	r2, [pc, #568]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a76:	430b      	orrs	r3, r1
 8009a78:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a82:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009a86:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a88:	2300      	movs	r3, #0
 8009a8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a8c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009a90:	460b      	mov	r3, r1
 8009a92:	4313      	orrs	r3, r2
 8009a94:	d00e      	beq.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009a96:	4b86      	ldr	r3, [pc, #536]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a98:	691b      	ldr	r3, [r3, #16]
 8009a9a:	4a85      	ldr	r2, [pc, #532]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009a9c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009aa0:	6113      	str	r3, [r2, #16]
 8009aa2:	4b83      	ldr	r3, [pc, #524]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009aa4:	6919      	ldr	r1, [r3, #16]
 8009aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aaa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009aae:	4a80      	ldr	r2, [pc, #512]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ab0:	430b      	orrs	r3, r1
 8009ab2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009abc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009ac0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ac6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009aca:	460b      	mov	r3, r1
 8009acc:	4313      	orrs	r3, r2
 8009ace:	d009      	beq.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009ad0:	4b77      	ldr	r3, [pc, #476]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ad4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ade:	4a74      	ldr	r2, [pc, #464]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ae0:	430b      	orrs	r3, r1
 8009ae2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aec:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009af0:	633b      	str	r3, [r7, #48]	@ 0x30
 8009af2:	2300      	movs	r3, #0
 8009af4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009af6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009afa:	460b      	mov	r3, r1
 8009afc:	4313      	orrs	r3, r2
 8009afe:	d00a      	beq.n	8009b16 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009b00:	4b6b      	ldr	r3, [pc, #428]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b04:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b10:	4a67      	ldr	r2, [pc, #412]	@ (8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009b12:	430b      	orrs	r3, r1
 8009b14:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1e:	2100      	movs	r1, #0
 8009b20:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b28:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	d011      	beq.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b36:	3308      	adds	r3, #8
 8009b38:	2100      	movs	r1, #0
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f001 fa4a 	bl	800afd4 <RCCEx_PLL2_Config>
 8009b40:	4603      	mov	r3, r0
 8009b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d003      	beq.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5e:	2100      	movs	r1, #0
 8009b60:	6239      	str	r1, [r7, #32]
 8009b62:	f003 0302 	and.w	r3, r3, #2
 8009b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b68:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	d011      	beq.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b76:	3308      	adds	r3, #8
 8009b78:	2101      	movs	r1, #1
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f001 fa2a 	bl	800afd4 <RCCEx_PLL2_Config>
 8009b80:	4603      	mov	r3, r0
 8009b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d003      	beq.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	61b9      	str	r1, [r7, #24]
 8009ba2:	f003 0304 	and.w	r3, r3, #4
 8009ba6:	61fb      	str	r3, [r7, #28]
 8009ba8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009bac:	460b      	mov	r3, r1
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	d011      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bb6:	3308      	adds	r3, #8
 8009bb8:	2102      	movs	r1, #2
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f001 fa0a 	bl	800afd4 <RCCEx_PLL2_Config>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009bc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d003      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bde:	2100      	movs	r1, #0
 8009be0:	6139      	str	r1, [r7, #16]
 8009be2:	f003 0308 	and.w	r3, r3, #8
 8009be6:	617b      	str	r3, [r7, #20]
 8009be8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009bec:	460b      	mov	r3, r1
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	d011      	beq.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bf6:	3328      	adds	r3, #40	@ 0x28
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f001 fa9c 	bl	800b138 <RCCEx_PLL3_Config>
 8009c00:	4603      	mov	r3, r0
 8009c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8009c06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d003      	beq.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1e:	2100      	movs	r1, #0
 8009c20:	60b9      	str	r1, [r7, #8]
 8009c22:	f003 0310 	and.w	r3, r3, #16
 8009c26:	60fb      	str	r3, [r7, #12]
 8009c28:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009c2c:	460b      	mov	r3, r1
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	d011      	beq.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c36:	3328      	adds	r3, #40	@ 0x28
 8009c38:	2101      	movs	r1, #1
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f001 fa7c 	bl	800b138 <RCCEx_PLL3_Config>
 8009c40:	4603      	mov	r3, r0
 8009c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d003      	beq.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5e:	2100      	movs	r1, #0
 8009c60:	6039      	str	r1, [r7, #0]
 8009c62:	f003 0320 	and.w	r3, r3, #32
 8009c66:	607b      	str	r3, [r7, #4]
 8009c68:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009c6c:	460b      	mov	r3, r1
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	d011      	beq.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c76:	3328      	adds	r3, #40	@ 0x28
 8009c78:	2102      	movs	r1, #2
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f001 fa5c 	bl	800b138 <RCCEx_PLL3_Config>
 8009c80:	4603      	mov	r3, r0
 8009c82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009c86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d003      	beq.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8009c96:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d101      	bne.n	8009ca2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	e000      	b.n	8009ca4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8009ca2:	2301      	movs	r3, #1
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8009caa:	46bd      	mov	sp, r7
 8009cac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009cb0:	58024400 	.word	0x58024400

08009cb4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b090      	sub	sp, #64	@ 0x40
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009cc2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8009cc6:	430b      	orrs	r3, r1
 8009cc8:	f040 8094 	bne.w	8009df4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009ccc:	4b9e      	ldr	r3, [pc, #632]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cd0:	f003 0307 	and.w	r3, r3, #7
 8009cd4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd8:	2b04      	cmp	r3, #4
 8009cda:	f200 8087 	bhi.w	8009dec <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009cde:	a201      	add	r2, pc, #4	@ (adr r2, 8009ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ce4:	08009cf9 	.word	0x08009cf9
 8009ce8:	08009d21 	.word	0x08009d21
 8009cec:	08009d49 	.word	0x08009d49
 8009cf0:	08009de5 	.word	0x08009de5
 8009cf4:	08009d71 	.word	0x08009d71
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009cf8:	4b93      	ldr	r3, [pc, #588]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d04:	d108      	bne.n	8009d18 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009d06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f001 f810 	bl	800ad30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d14:	f000 bd45 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d1c:	f000 bd41 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009d20:	4b89      	ldr	r3, [pc, #548]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d2c:	d108      	bne.n	8009d40 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d2e:	f107 0318 	add.w	r3, r7, #24
 8009d32:	4618      	mov	r0, r3
 8009d34:	f000 fd54 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009d38:	69bb      	ldr	r3, [r7, #24]
 8009d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d3c:	f000 bd31 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d40:	2300      	movs	r3, #0
 8009d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d44:	f000 bd2d 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009d48:	4b7f      	ldr	r3, [pc, #508]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d54:	d108      	bne.n	8009d68 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d56:	f107 030c 	add.w	r3, r7, #12
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f000 fe94 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d64:	f000 bd1d 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d6c:	f000 bd19 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d70:	4b75      	ldr	r3, [pc, #468]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009d78:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d7a:	4b73      	ldr	r3, [pc, #460]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f003 0304 	and.w	r3, r3, #4
 8009d82:	2b04      	cmp	r3, #4
 8009d84:	d10c      	bne.n	8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d109      	bne.n	8009da0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d8c:	4b6e      	ldr	r3, [pc, #440]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	08db      	lsrs	r3, r3, #3
 8009d92:	f003 0303 	and.w	r3, r3, #3
 8009d96:	4a6d      	ldr	r2, [pc, #436]	@ (8009f4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009d98:	fa22 f303 	lsr.w	r3, r2, r3
 8009d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d9e:	e01f      	b.n	8009de0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009da0:	4b69      	ldr	r3, [pc, #420]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009dac:	d106      	bne.n	8009dbc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8009dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009db0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009db4:	d102      	bne.n	8009dbc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009db6:	4b66      	ldr	r3, [pc, #408]	@ (8009f50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009dba:	e011      	b.n	8009de0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009dbc:	4b62      	ldr	r3, [pc, #392]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009dc8:	d106      	bne.n	8009dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009dd0:	d102      	bne.n	8009dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009dd2:	4b60      	ldr	r3, [pc, #384]	@ (8009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009dd6:	e003      	b.n	8009de0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009ddc:	f000 bce1 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009de0:	f000 bcdf 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009de4:	4b5c      	ldr	r3, [pc, #368]	@ (8009f58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009de8:	f000 bcdb 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009dec:	2300      	movs	r3, #0
 8009dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009df0:	f000 bcd7 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009df4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009df8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8009dfc:	430b      	orrs	r3, r1
 8009dfe:	f040 80ad 	bne.w	8009f5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8009e02:	4b51      	ldr	r3, [pc, #324]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e06:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009e0a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e12:	d056      	beq.n	8009ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8009e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e1a:	f200 8090 	bhi.w	8009f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e20:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e22:	f000 8088 	beq.w	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8009e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e28:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e2a:	f200 8088 	bhi.w	8009f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e30:	2b80      	cmp	r3, #128	@ 0x80
 8009e32:	d032      	beq.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e36:	2b80      	cmp	r3, #128	@ 0x80
 8009e38:	f200 8081 	bhi.w	8009f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d003      	beq.n	8009e4a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8009e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e44:	2b40      	cmp	r3, #64	@ 0x40
 8009e46:	d014      	beq.n	8009e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8009e48:	e079      	b.n	8009f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e56:	d108      	bne.n	8009e6a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009e58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f000 ff67 	bl	800ad30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e66:	f000 bc9c 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e6e:	f000 bc98 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e72:	4b35      	ldr	r3, [pc, #212]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e7e:	d108      	bne.n	8009e92 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e80:	f107 0318 	add.w	r3, r7, #24
 8009e84:	4618      	mov	r0, r3
 8009e86:	f000 fcab 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009e8a:	69bb      	ldr	r3, [r7, #24]
 8009e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e8e:	f000 bc88 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e92:	2300      	movs	r3, #0
 8009e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e96:	f000 bc84 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ea2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ea6:	d108      	bne.n	8009eba <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ea8:	f107 030c 	add.w	r3, r7, #12
 8009eac:	4618      	mov	r0, r3
 8009eae:	f000 fdeb 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009eb6:	f000 bc74 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ebe:	f000 bc70 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009ec2:	4b21      	ldr	r3, [pc, #132]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ec6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009eca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f003 0304 	and.w	r3, r3, #4
 8009ed4:	2b04      	cmp	r3, #4
 8009ed6:	d10c      	bne.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8009ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d109      	bne.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ede:	4b1a      	ldr	r3, [pc, #104]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	08db      	lsrs	r3, r3, #3
 8009ee4:	f003 0303 	and.w	r3, r3, #3
 8009ee8:	4a18      	ldr	r2, [pc, #96]	@ (8009f4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009eea:	fa22 f303 	lsr.w	r3, r2, r3
 8009eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ef0:	e01f      	b.n	8009f32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009ef2:	4b15      	ldr	r3, [pc, #84]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009efa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009efe:	d106      	bne.n	8009f0e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8009f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f06:	d102      	bne.n	8009f0e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009f08:	4b11      	ldr	r3, [pc, #68]	@ (8009f50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f0c:	e011      	b.n	8009f32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f1a:	d106      	bne.n	8009f2a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8009f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f22:	d102      	bne.n	8009f2a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009f24:	4b0b      	ldr	r3, [pc, #44]	@ (8009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f28:	e003      	b.n	8009f32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009f2e:	f000 bc38 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009f32:	f000 bc36 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009f36:	4b08      	ldr	r3, [pc, #32]	@ (8009f58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f3a:	f000 bc32 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f42:	f000 bc2e 	b.w	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009f46:	bf00      	nop
 8009f48:	58024400 	.word	0x58024400
 8009f4c:	03d09000 	.word	0x03d09000
 8009f50:	003d0900 	.word	0x003d0900
 8009f54:	017d7840 	.word	0x017d7840
 8009f58:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f60:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009f64:	430b      	orrs	r3, r1
 8009f66:	f040 809c 	bne.w	800a0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8009f6a:	4b9e      	ldr	r3, [pc, #632]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f6e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009f72:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f76:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009f7a:	d054      	beq.n	800a026 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8009f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009f82:	f200 808b 	bhi.w	800a09c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f88:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009f8c:	f000 8083 	beq.w	800a096 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8009f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f92:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009f96:	f200 8081 	bhi.w	800a09c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009fa0:	d02f      	beq.n	800a002 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8009fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009fa8:	d878      	bhi.n	800a09c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d004      	beq.n	8009fba <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8009fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009fb6:	d012      	beq.n	8009fde <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009fb8:	e070      	b.n	800a09c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009fba:	4b8a      	ldr	r3, [pc, #552]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009fc6:	d107      	bne.n	8009fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009fc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f000 feaf 	bl	800ad30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009fd6:	e3e4      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fdc:	e3e1      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009fde:	4b81      	ldr	r3, [pc, #516]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fe6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fea:	d107      	bne.n	8009ffc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fec:	f107 0318 	add.w	r3, r7, #24
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f000 fbf5 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ffa:	e3d2      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a000:	e3cf      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a002:	4b78      	ldr	r3, [pc, #480]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a00a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a00e:	d107      	bne.n	800a020 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a010:	f107 030c 	add.w	r3, r7, #12
 800a014:	4618      	mov	r0, r3
 800a016:	f000 fd37 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a01e:	e3c0      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a020:	2300      	movs	r3, #0
 800a022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a024:	e3bd      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a026:	4b6f      	ldr	r3, [pc, #444]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a02a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a02e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a030:	4b6c      	ldr	r3, [pc, #432]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f003 0304 	and.w	r3, r3, #4
 800a038:	2b04      	cmp	r3, #4
 800a03a:	d10c      	bne.n	800a056 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a03c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d109      	bne.n	800a056 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a042:	4b68      	ldr	r3, [pc, #416]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	08db      	lsrs	r3, r3, #3
 800a048:	f003 0303 	and.w	r3, r3, #3
 800a04c:	4a66      	ldr	r2, [pc, #408]	@ (800a1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a04e:	fa22 f303 	lsr.w	r3, r2, r3
 800a052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a054:	e01e      	b.n	800a094 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a056:	4b63      	ldr	r3, [pc, #396]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a05e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a062:	d106      	bne.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a066:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a06a:	d102      	bne.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a06c:	4b5f      	ldr	r3, [pc, #380]	@ (800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a06e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a070:	e010      	b.n	800a094 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a072:	4b5c      	ldr	r3, [pc, #368]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a07a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a07e:	d106      	bne.n	800a08e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a086:	d102      	bne.n	800a08e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a088:	4b59      	ldr	r3, [pc, #356]	@ (800a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a08a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a08c:	e002      	b.n	800a094 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a08e:	2300      	movs	r3, #0
 800a090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a092:	e386      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a094:	e385      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a096:	4b57      	ldr	r3, [pc, #348]	@ (800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a09a:	e382      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a09c:	2300      	movs	r3, #0
 800a09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0a0:	e37f      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a0a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0a6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a0aa:	430b      	orrs	r3, r1
 800a0ac:	f040 80a7 	bne.w	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a0b0:	4b4c      	ldr	r3, [pc, #304]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a0b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0b4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a0b8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a0c0:	d055      	beq.n	800a16e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a0c8:	f200 8096 	bhi.w	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a0d2:	f000 8084 	beq.w	800a1de <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a0dc:	f200 808c 	bhi.w	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a0e6:	d030      	beq.n	800a14a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a0ee:	f200 8083 	bhi.w	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d004      	beq.n	800a102 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0fe:	d012      	beq.n	800a126 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a100:	e07a      	b.n	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a102:	4b38      	ldr	r3, [pc, #224]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a10a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a10e:	d107      	bne.n	800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a114:	4618      	mov	r0, r3
 800a116:	f000 fe0b 	bl	800ad30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a11e:	e340      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a120:	2300      	movs	r3, #0
 800a122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a124:	e33d      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a126:	4b2f      	ldr	r3, [pc, #188]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a12e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a132:	d107      	bne.n	800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a134:	f107 0318 	add.w	r3, r7, #24
 800a138:	4618      	mov	r0, r3
 800a13a:	f000 fb51 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a142:	e32e      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a144:	2300      	movs	r3, #0
 800a146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a148:	e32b      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a14a:	4b26      	ldr	r3, [pc, #152]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a152:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a156:	d107      	bne.n	800a168 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a158:	f107 030c 	add.w	r3, r7, #12
 800a15c:	4618      	mov	r0, r3
 800a15e:	f000 fc93 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a166:	e31c      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a168:	2300      	movs	r3, #0
 800a16a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a16c:	e319      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a16e:	4b1d      	ldr	r3, [pc, #116]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a172:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a176:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a178:	4b1a      	ldr	r3, [pc, #104]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f003 0304 	and.w	r3, r3, #4
 800a180:	2b04      	cmp	r3, #4
 800a182:	d10c      	bne.n	800a19e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a186:	2b00      	cmp	r3, #0
 800a188:	d109      	bne.n	800a19e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a18a:	4b16      	ldr	r3, [pc, #88]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	08db      	lsrs	r3, r3, #3
 800a190:	f003 0303 	and.w	r3, r3, #3
 800a194:	4a14      	ldr	r2, [pc, #80]	@ (800a1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a196:	fa22 f303 	lsr.w	r3, r2, r3
 800a19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a19c:	e01e      	b.n	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a19e:	4b11      	ldr	r3, [pc, #68]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1aa:	d106      	bne.n	800a1ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a1ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1b2:	d102      	bne.n	800a1ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a1b4:	4b0d      	ldr	r3, [pc, #52]	@ (800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a1b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1b8:	e010      	b.n	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a1ba:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1c6:	d106      	bne.n	800a1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a1c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1ce:	d102      	bne.n	800a1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a1d0:	4b07      	ldr	r3, [pc, #28]	@ (800a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a1d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1d4:	e002      	b.n	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a1da:	e2e2      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a1dc:	e2e1      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a1de:	4b05      	ldr	r3, [pc, #20]	@ (800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a1e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1e2:	e2de      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a1e4:	58024400 	.word	0x58024400
 800a1e8:	03d09000 	.word	0x03d09000
 800a1ec:	003d0900 	.word	0x003d0900
 800a1f0:	017d7840 	.word	0x017d7840
 800a1f4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1fc:	e2d1      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a1fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a202:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a206:	430b      	orrs	r3, r1
 800a208:	f040 809c 	bne.w	800a344 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a20c:	4b93      	ldr	r3, [pc, #588]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a20e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a210:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a214:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a218:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a21c:	d054      	beq.n	800a2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a224:	f200 808b 	bhi.w	800a33e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a22a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a22e:	f000 8083 	beq.w	800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a234:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a238:	f200 8081 	bhi.w	800a33e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a23e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a242:	d02f      	beq.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a24a:	d878      	bhi.n	800a33e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d004      	beq.n	800a25c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a258:	d012      	beq.n	800a280 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a25a:	e070      	b.n	800a33e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a25c:	4b7f      	ldr	r3, [pc, #508]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a264:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a268:	d107      	bne.n	800a27a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a26a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 fd5e 	bl	800ad30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a278:	e293      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a27a:	2300      	movs	r3, #0
 800a27c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a27e:	e290      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a280:	4b76      	ldr	r3, [pc, #472]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a288:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a28c:	d107      	bne.n	800a29e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a28e:	f107 0318 	add.w	r3, r7, #24
 800a292:	4618      	mov	r0, r3
 800a294:	f000 faa4 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a298:	69bb      	ldr	r3, [r7, #24]
 800a29a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a29c:	e281      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2a2:	e27e      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a2a4:	4b6d      	ldr	r3, [pc, #436]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2b0:	d107      	bne.n	800a2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2b2:	f107 030c 	add.w	r3, r7, #12
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f000 fbe6 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2c0:	e26f      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2c6:	e26c      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a2c8:	4b64      	ldr	r3, [pc, #400]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a2ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a2d0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a2d2:	4b62      	ldr	r3, [pc, #392]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f003 0304 	and.w	r3, r3, #4
 800a2da:	2b04      	cmp	r3, #4
 800a2dc:	d10c      	bne.n	800a2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a2de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d109      	bne.n	800a2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a2e4:	4b5d      	ldr	r3, [pc, #372]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	08db      	lsrs	r3, r3, #3
 800a2ea:	f003 0303 	and.w	r3, r3, #3
 800a2ee:	4a5c      	ldr	r2, [pc, #368]	@ (800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a2f0:	fa22 f303 	lsr.w	r3, r2, r3
 800a2f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2f6:	e01e      	b.n	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a2f8:	4b58      	ldr	r3, [pc, #352]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a304:	d106      	bne.n	800a314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a308:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a30c:	d102      	bne.n	800a314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a30e:	4b55      	ldr	r3, [pc, #340]	@ (800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a310:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a312:	e010      	b.n	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a314:	4b51      	ldr	r3, [pc, #324]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a31c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a320:	d106      	bne.n	800a330 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a324:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a328:	d102      	bne.n	800a330 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a32a:	4b4f      	ldr	r3, [pc, #316]	@ (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a32c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a32e:	e002      	b.n	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a330:	2300      	movs	r3, #0
 800a332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a334:	e235      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a336:	e234      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a338:	4b4c      	ldr	r3, [pc, #304]	@ (800a46c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a33c:	e231      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a33e:	2300      	movs	r3, #0
 800a340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a342:	e22e      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a344:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a348:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a34c:	430b      	orrs	r3, r1
 800a34e:	f040 808f 	bne.w	800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a352:	4b42      	ldr	r3, [pc, #264]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a356:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a35a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a35c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a35e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a362:	d06b      	beq.n	800a43c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a366:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a36a:	d874      	bhi.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a36e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a372:	d056      	beq.n	800a422 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a376:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a37a:	d86c      	bhi.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a37e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a382:	d03b      	beq.n	800a3fc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a386:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a38a:	d864      	bhi.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a38e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a392:	d021      	beq.n	800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a396:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a39a:	d85c      	bhi.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d004      	beq.n	800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a3a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3a8:	d004      	beq.n	800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a3aa:	e054      	b.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a3ac:	f7fe fa4c 	bl	8008848 <HAL_RCC_GetPCLK1Freq>
 800a3b0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a3b2:	e1f6      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3b4:	4b29      	ldr	r3, [pc, #164]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3c0:	d107      	bne.n	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3c2:	f107 0318 	add.w	r3, r7, #24
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f000 fa0a 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a3cc:	69fb      	ldr	r3, [r7, #28]
 800a3ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3d0:	e1e7      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3d6:	e1e4      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a3d8:	4b20      	ldr	r3, [pc, #128]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a3e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3e4:	d107      	bne.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3e6:	f107 030c 	add.w	r3, r7, #12
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 fb4c 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3f4:	e1d5      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3fa:	e1d2      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a3fc:	4b17      	ldr	r3, [pc, #92]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f003 0304 	and.w	r3, r3, #4
 800a404:	2b04      	cmp	r3, #4
 800a406:	d109      	bne.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a408:	4b14      	ldr	r3, [pc, #80]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	08db      	lsrs	r3, r3, #3
 800a40e:	f003 0303 	and.w	r3, r3, #3
 800a412:	4a13      	ldr	r2, [pc, #76]	@ (800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a414:	fa22 f303 	lsr.w	r3, r2, r3
 800a418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a41a:	e1c2      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a41c:	2300      	movs	r3, #0
 800a41e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a420:	e1bf      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a422:	4b0e      	ldr	r3, [pc, #56]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a42a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a42e:	d102      	bne.n	800a436 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a430:	4b0c      	ldr	r3, [pc, #48]	@ (800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a432:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a434:	e1b5      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a436:	2300      	movs	r3, #0
 800a438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a43a:	e1b2      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a43c:	4b07      	ldr	r3, [pc, #28]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a448:	d102      	bne.n	800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a44a:	4b07      	ldr	r3, [pc, #28]	@ (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a44c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a44e:	e1a8      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a450:	2300      	movs	r3, #0
 800a452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a454:	e1a5      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a456:	2300      	movs	r3, #0
 800a458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a45a:	e1a2      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a45c:	58024400 	.word	0x58024400
 800a460:	03d09000 	.word	0x03d09000
 800a464:	003d0900 	.word	0x003d0900
 800a468:	017d7840 	.word	0x017d7840
 800a46c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a470:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a474:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a478:	430b      	orrs	r3, r1
 800a47a:	d173      	bne.n	800a564 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a47c:	4b9c      	ldr	r3, [pc, #624]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a47e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a480:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a484:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a488:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a48c:	d02f      	beq.n	800a4ee <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a494:	d863      	bhi.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d004      	beq.n	800a4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a49c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a49e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4a2:	d012      	beq.n	800a4ca <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a4a4:	e05b      	b.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4a6:	4b92      	ldr	r3, [pc, #584]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4b2:	d107      	bne.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4b4:	f107 0318 	add.w	r3, r7, #24
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f000 f991 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4c2:	e16e      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4c8:	e16b      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4ca:	4b89      	ldr	r3, [pc, #548]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a4d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4d6:	d107      	bne.n	800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4d8:	f107 030c 	add.w	r3, r7, #12
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f000 fad3 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4e6:	e15c      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4ec:	e159      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a4ee:	4b80      	ldr	r3, [pc, #512]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a4f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a4f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a4f8:	4b7d      	ldr	r3, [pc, #500]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f003 0304 	and.w	r3, r3, #4
 800a500:	2b04      	cmp	r3, #4
 800a502:	d10c      	bne.n	800a51e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a506:	2b00      	cmp	r3, #0
 800a508:	d109      	bne.n	800a51e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a50a:	4b79      	ldr	r3, [pc, #484]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	08db      	lsrs	r3, r3, #3
 800a510:	f003 0303 	and.w	r3, r3, #3
 800a514:	4a77      	ldr	r2, [pc, #476]	@ (800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a516:	fa22 f303 	lsr.w	r3, r2, r3
 800a51a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a51c:	e01e      	b.n	800a55c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a51e:	4b74      	ldr	r3, [pc, #464]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a52a:	d106      	bne.n	800a53a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800a52c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a52e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a532:	d102      	bne.n	800a53a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a534:	4b70      	ldr	r3, [pc, #448]	@ (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a536:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a538:	e010      	b.n	800a55c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a53a:	4b6d      	ldr	r3, [pc, #436]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a546:	d106      	bne.n	800a556 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800a548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a54a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a54e:	d102      	bne.n	800a556 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a550:	4b6a      	ldr	r3, [pc, #424]	@ (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a552:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a554:	e002      	b.n	800a55c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a556:	2300      	movs	r3, #0
 800a558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a55a:	e122      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a55c:	e121      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a55e:	2300      	movs	r3, #0
 800a560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a562:	e11e      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a564:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a568:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800a56c:	430b      	orrs	r3, r1
 800a56e:	d133      	bne.n	800a5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a570:	4b5f      	ldr	r3, [pc, #380]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a574:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a578:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a57a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d004      	beq.n	800a58a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a582:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a586:	d012      	beq.n	800a5ae <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800a588:	e023      	b.n	800a5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a58a:	4b59      	ldr	r3, [pc, #356]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a592:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a596:	d107      	bne.n	800a5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a598:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a59c:	4618      	mov	r0, r3
 800a59e:	f000 fbc7 	bl	800ad30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a5a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5a6:	e0fc      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ac:	e0f9      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a5ae:	4b50      	ldr	r3, [pc, #320]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5ba:	d107      	bne.n	800a5cc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5bc:	f107 0318 	add.w	r3, r7, #24
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f000 f90d 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a5c6:	6a3b      	ldr	r3, [r7, #32]
 800a5c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5ca:	e0ea      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5d0:	e0e7      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5d6:	e0e4      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a5d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5dc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a5e0:	430b      	orrs	r3, r1
 800a5e2:	f040 808d 	bne.w	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a5e6:	4b42      	ldr	r3, [pc, #264]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a5e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5ea:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a5ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a5f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5f6:	d06b      	beq.n	800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800a5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5fe:	d874      	bhi.n	800a6ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a606:	d056      	beq.n	800a6b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800a608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a60a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a60e:	d86c      	bhi.n	800a6ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a612:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a616:	d03b      	beq.n	800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800a618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a61a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a61e:	d864      	bhi.n	800a6ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a622:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a626:	d021      	beq.n	800a66c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800a628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a62a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a62e:	d85c      	bhi.n	800a6ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a632:	2b00      	cmp	r3, #0
 800a634:	d004      	beq.n	800a640 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800a636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a63c:	d004      	beq.n	800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800a63e:	e054      	b.n	800a6ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a640:	f000 f8b8 	bl	800a7b4 <HAL_RCCEx_GetD3PCLK1Freq>
 800a644:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a646:	e0ac      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a648:	4b29      	ldr	r3, [pc, #164]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a650:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a654:	d107      	bne.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a656:	f107 0318 	add.w	r3, r7, #24
 800a65a:	4618      	mov	r0, r3
 800a65c:	f000 f8c0 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a664:	e09d      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a666:	2300      	movs	r3, #0
 800a668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a66a:	e09a      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a66c:	4b20      	ldr	r3, [pc, #128]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a674:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a678:	d107      	bne.n	800a68a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a67a:	f107 030c 	add.w	r3, r7, #12
 800a67e:	4618      	mov	r0, r3
 800a680:	f000 fa02 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a688:	e08b      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a68a:	2300      	movs	r3, #0
 800a68c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a68e:	e088      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a690:	4b17      	ldr	r3, [pc, #92]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f003 0304 	and.w	r3, r3, #4
 800a698:	2b04      	cmp	r3, #4
 800a69a:	d109      	bne.n	800a6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a69c:	4b14      	ldr	r3, [pc, #80]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	08db      	lsrs	r3, r3, #3
 800a6a2:	f003 0303 	and.w	r3, r3, #3
 800a6a6:	4a13      	ldr	r2, [pc, #76]	@ (800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a6a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a6ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6ae:	e078      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6b4:	e075      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a6b6:	4b0e      	ldr	r3, [pc, #56]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6c2:	d102      	bne.n	800a6ca <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800a6c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a6c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6c8:	e06b      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6ce:	e068      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a6d0:	4b07      	ldr	r3, [pc, #28]	@ (800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6dc:	d102      	bne.n	800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800a6de:	4b07      	ldr	r3, [pc, #28]	@ (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a6e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6e2:	e05e      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6e8:	e05b      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6ee:	e058      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a6f0:	58024400 	.word	0x58024400
 800a6f4:	03d09000 	.word	0x03d09000
 800a6f8:	003d0900 	.word	0x003d0900
 800a6fc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800a700:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a704:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800a708:	430b      	orrs	r3, r1
 800a70a:	d148      	bne.n	800a79e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a70c:	4b27      	ldr	r3, [pc, #156]	@ (800a7ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a70e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a710:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a714:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a71c:	d02a      	beq.n	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800a71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a720:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a724:	d838      	bhi.n	800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800a726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d004      	beq.n	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800a72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a732:	d00d      	beq.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800a734:	e030      	b.n	800a798 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a736:	4b1d      	ldr	r3, [pc, #116]	@ (800a7ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a73e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a742:	d102      	bne.n	800a74a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800a744:	4b1a      	ldr	r3, [pc, #104]	@ (800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800a746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a748:	e02b      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a74a:	2300      	movs	r3, #0
 800a74c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a74e:	e028      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a750:	4b16      	ldr	r3, [pc, #88]	@ (800a7ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a758:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a75c:	d107      	bne.n	800a76e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a75e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a762:	4618      	mov	r0, r3
 800a764:	f000 fae4 	bl	800ad30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a76c:	e019      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a76e:	2300      	movs	r3, #0
 800a770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a772:	e016      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a774:	4b0d      	ldr	r3, [pc, #52]	@ (800a7ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a77c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a780:	d107      	bne.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a782:	f107 0318 	add.w	r3, r7, #24
 800a786:	4618      	mov	r0, r3
 800a788:	f000 f82a 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a78c:	69fb      	ldr	r3, [r7, #28]
 800a78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a790:	e007      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a792:	2300      	movs	r3, #0
 800a794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a796:	e004      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a798:	2300      	movs	r3, #0
 800a79a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a79c:	e001      	b.n	800a7a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800a7a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	3740      	adds	r7, #64	@ 0x40
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}
 800a7ac:	58024400 	.word	0x58024400
 800a7b0:	017d7840 	.word	0x017d7840

0800a7b4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a7b8:	f7fe f816 	bl	80087e8 <HAL_RCC_GetHCLKFreq>
 800a7bc:	4602      	mov	r2, r0
 800a7be:	4b06      	ldr	r3, [pc, #24]	@ (800a7d8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a7c0:	6a1b      	ldr	r3, [r3, #32]
 800a7c2:	091b      	lsrs	r3, r3, #4
 800a7c4:	f003 0307 	and.w	r3, r3, #7
 800a7c8:	4904      	ldr	r1, [pc, #16]	@ (800a7dc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a7ca:	5ccb      	ldrb	r3, [r1, r3]
 800a7cc:	f003 031f 	and.w	r3, r3, #31
 800a7d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	58024400 	.word	0x58024400
 800a7dc:	080142dc 	.word	0x080142dc

0800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b089      	sub	sp, #36	@ 0x24
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a7e8:	4ba1      	ldr	r3, [pc, #644]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a7ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7ec:	f003 0303 	and.w	r3, r3, #3
 800a7f0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a7f2:	4b9f      	ldr	r3, [pc, #636]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a7f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7f6:	0b1b      	lsrs	r3, r3, #12
 800a7f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a7fc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a7fe:	4b9c      	ldr	r3, [pc, #624]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a802:	091b      	lsrs	r3, r3, #4
 800a804:	f003 0301 	and.w	r3, r3, #1
 800a808:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a80a:	4b99      	ldr	r3, [pc, #612]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a80c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a80e:	08db      	lsrs	r3, r3, #3
 800a810:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a814:	693a      	ldr	r2, [r7, #16]
 800a816:	fb02 f303 	mul.w	r3, r2, r3
 800a81a:	ee07 3a90 	vmov	s15, r3
 800a81e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a822:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	f000 8111 	beq.w	800aa50 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	2b02      	cmp	r3, #2
 800a832:	f000 8083 	beq.w	800a93c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a836:	69bb      	ldr	r3, [r7, #24]
 800a838:	2b02      	cmp	r3, #2
 800a83a:	f200 80a1 	bhi.w	800a980 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a83e:	69bb      	ldr	r3, [r7, #24]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d003      	beq.n	800a84c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	2b01      	cmp	r3, #1
 800a848:	d056      	beq.n	800a8f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a84a:	e099      	b.n	800a980 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a84c:	4b88      	ldr	r3, [pc, #544]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f003 0320 	and.w	r3, r3, #32
 800a854:	2b00      	cmp	r3, #0
 800a856:	d02d      	beq.n	800a8b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a858:	4b85      	ldr	r3, [pc, #532]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	08db      	lsrs	r3, r3, #3
 800a85e:	f003 0303 	and.w	r3, r3, #3
 800a862:	4a84      	ldr	r2, [pc, #528]	@ (800aa74 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a864:	fa22 f303 	lsr.w	r3, r2, r3
 800a868:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	ee07 3a90 	vmov	s15, r3
 800a870:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	ee07 3a90 	vmov	s15, r3
 800a87a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a87e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a882:	4b7b      	ldr	r3, [pc, #492]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a886:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a88a:	ee07 3a90 	vmov	s15, r3
 800a88e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a892:	ed97 6a03 	vldr	s12, [r7, #12]
 800a896:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800aa78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a89a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a89e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a8b2:	e087      	b.n	800a9c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a8b4:	697b      	ldr	r3, [r7, #20]
 800a8b6:	ee07 3a90 	vmov	s15, r3
 800a8ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800aa7c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a8c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8c6:	4b6a      	ldr	r3, [pc, #424]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a8c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8ce:	ee07 3a90 	vmov	s15, r3
 800a8d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800aa78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a8de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a8f6:	e065      	b.n	800a9c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	ee07 3a90 	vmov	s15, r3
 800a8fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a902:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800aa80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a90a:	4b59      	ldr	r3, [pc, #356]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a90c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a90e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a912:	ee07 3a90 	vmov	s15, r3
 800a916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a91a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a91e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800aa78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a92a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a92e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a932:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a936:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a93a:	e043      	b.n	800a9c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	ee07 3a90 	vmov	s15, r3
 800a942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a946:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800aa84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a94a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a94e:	4b48      	ldr	r3, [pc, #288]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a956:	ee07 3a90 	vmov	s15, r3
 800a95a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a95e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a962:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800aa78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a96a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a96e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a972:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a97a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a97e:	e021      	b.n	800a9c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	ee07 3a90 	vmov	s15, r3
 800a986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a98a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800aa80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a98e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a992:	4b37      	ldr	r3, [pc, #220]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a99a:	ee07 3a90 	vmov	s15, r3
 800a99e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a9a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800aa78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a9aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a9ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a9b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a9b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a9c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a9c4:	4b2a      	ldr	r3, [pc, #168]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a9c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9c8:	0a5b      	lsrs	r3, r3, #9
 800a9ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9ce:	ee07 3a90 	vmov	s15, r3
 800a9d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a9da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a9de:	edd7 6a07 	vldr	s13, [r7, #28]
 800a9e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a9ea:	ee17 2a90 	vmov	r2, s15
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a9f2:	4b1f      	ldr	r3, [pc, #124]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a9f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9f6:	0c1b      	lsrs	r3, r3, #16
 800a9f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9fc:	ee07 3a90 	vmov	s15, r3
 800aa00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aa08:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aa0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800aa10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aa18:	ee17 2a90 	vmov	r2, s15
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800aa20:	4b13      	ldr	r3, [pc, #76]	@ (800aa70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aa22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa24:	0e1b      	lsrs	r3, r3, #24
 800aa26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa2a:	ee07 3a90 	vmov	s15, r3
 800aa2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aa36:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aa3a:	edd7 6a07 	vldr	s13, [r7, #28]
 800aa3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aa46:	ee17 2a90 	vmov	r2, s15
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800aa4e:	e008      	b.n	800aa62 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2200      	movs	r2, #0
 800aa54:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2200      	movs	r2, #0
 800aa5a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	609a      	str	r2, [r3, #8]
}
 800aa62:	bf00      	nop
 800aa64:	3724      	adds	r7, #36	@ 0x24
 800aa66:	46bd      	mov	sp, r7
 800aa68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6c:	4770      	bx	lr
 800aa6e:	bf00      	nop
 800aa70:	58024400 	.word	0x58024400
 800aa74:	03d09000 	.word	0x03d09000
 800aa78:	46000000 	.word	0x46000000
 800aa7c:	4c742400 	.word	0x4c742400
 800aa80:	4a742400 	.word	0x4a742400
 800aa84:	4bbebc20 	.word	0x4bbebc20

0800aa88 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b089      	sub	sp, #36	@ 0x24
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa90:	4ba1      	ldr	r3, [pc, #644]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa94:	f003 0303 	and.w	r3, r3, #3
 800aa98:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800aa9a:	4b9f      	ldr	r3, [pc, #636]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9e:	0d1b      	lsrs	r3, r3, #20
 800aaa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aaa4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800aaa6:	4b9c      	ldr	r3, [pc, #624]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aaa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaaa:	0a1b      	lsrs	r3, r3, #8
 800aaac:	f003 0301 	and.w	r3, r3, #1
 800aab0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800aab2:	4b99      	ldr	r3, [pc, #612]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aab6:	08db      	lsrs	r3, r3, #3
 800aab8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aabc:	693a      	ldr	r2, [r7, #16]
 800aabe:	fb02 f303 	mul.w	r3, r2, r3
 800aac2:	ee07 3a90 	vmov	s15, r3
 800aac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800aace:	697b      	ldr	r3, [r7, #20]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f000 8111 	beq.w	800acf8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800aad6:	69bb      	ldr	r3, [r7, #24]
 800aad8:	2b02      	cmp	r3, #2
 800aada:	f000 8083 	beq.w	800abe4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800aade:	69bb      	ldr	r3, [r7, #24]
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	f200 80a1 	bhi.w	800ac28 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800aae6:	69bb      	ldr	r3, [r7, #24]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d003      	beq.n	800aaf4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800aaec:	69bb      	ldr	r3, [r7, #24]
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d056      	beq.n	800aba0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800aaf2:	e099      	b.n	800ac28 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aaf4:	4b88      	ldr	r3, [pc, #544]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f003 0320 	and.w	r3, r3, #32
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d02d      	beq.n	800ab5c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab00:	4b85      	ldr	r3, [pc, #532]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	08db      	lsrs	r3, r3, #3
 800ab06:	f003 0303 	and.w	r3, r3, #3
 800ab0a:	4a84      	ldr	r2, [pc, #528]	@ (800ad1c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ab0c:	fa22 f303 	lsr.w	r3, r2, r3
 800ab10:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	ee07 3a90 	vmov	s15, r3
 800ab18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	ee07 3a90 	vmov	s15, r3
 800ab22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab2a:	4b7b      	ldr	r3, [pc, #492]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab32:	ee07 3a90 	vmov	s15, r3
 800ab36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab3a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab3e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ad20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ab42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab56:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ab5a:	e087      	b.n	800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ab5c:	697b      	ldr	r3, [r7, #20]
 800ab5e:	ee07 3a90 	vmov	s15, r3
 800ab62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab66:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ad24 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800ab6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab6e:	4b6a      	ldr	r3, [pc, #424]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab76:	ee07 3a90 	vmov	s15, r3
 800ab7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab7e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab82:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ad20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ab86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ab92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab96:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab9e:	e065      	b.n	800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	ee07 3a90 	vmov	s15, r3
 800aba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abaa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ad28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800abae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abb2:	4b59      	ldr	r3, [pc, #356]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800abb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abba:	ee07 3a90 	vmov	s15, r3
 800abbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abc2:	ed97 6a03 	vldr	s12, [r7, #12]
 800abc6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ad20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800abca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800abd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800abe2:	e043      	b.n	800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	ee07 3a90 	vmov	s15, r3
 800abea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ad2c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800abf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abf6:	4b48      	ldr	r3, [pc, #288]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800abf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abfe:	ee07 3a90 	vmov	s15, r3
 800ac02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac06:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac0a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ad20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ac0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac26:	e021      	b.n	800ac6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	ee07 3a90 	vmov	s15, r3
 800ac2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ad28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ac36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac3a:	4b37      	ldr	r3, [pc, #220]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ac3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac42:	ee07 3a90 	vmov	s15, r3
 800ac46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac4a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ad20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ac52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac6a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ac6c:	4b2a      	ldr	r3, [pc, #168]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ac6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac70:	0a5b      	lsrs	r3, r3, #9
 800ac72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac76:	ee07 3a90 	vmov	s15, r3
 800ac7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ac82:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac86:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac92:	ee17 2a90 	vmov	r2, s15
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800ac9a:	4b1f      	ldr	r3, [pc, #124]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ac9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac9e:	0c1b      	lsrs	r3, r3, #16
 800aca0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aca4:	ee07 3a90 	vmov	s15, r3
 800aca8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800acb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800acb4:	edd7 6a07 	vldr	s13, [r7, #28]
 800acb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800acbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800acc0:	ee17 2a90 	vmov	r2, s15
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800acc8:	4b13      	ldr	r3, [pc, #76]	@ (800ad18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800acca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800accc:	0e1b      	lsrs	r3, r3, #24
 800acce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800acd2:	ee07 3a90 	vmov	s15, r3
 800acd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800acde:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ace2:	edd7 6a07 	vldr	s13, [r7, #28]
 800ace6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800acea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800acee:	ee17 2a90 	vmov	r2, s15
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800acf6:	e008      	b.n	800ad0a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2200      	movs	r2, #0
 800acfc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2200      	movs	r2, #0
 800ad02:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2200      	movs	r2, #0
 800ad08:	609a      	str	r2, [r3, #8]
}
 800ad0a:	bf00      	nop
 800ad0c:	3724      	adds	r7, #36	@ 0x24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad14:	4770      	bx	lr
 800ad16:	bf00      	nop
 800ad18:	58024400 	.word	0x58024400
 800ad1c:	03d09000 	.word	0x03d09000
 800ad20:	46000000 	.word	0x46000000
 800ad24:	4c742400 	.word	0x4c742400
 800ad28:	4a742400 	.word	0x4a742400
 800ad2c:	4bbebc20 	.word	0x4bbebc20

0800ad30 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b089      	sub	sp, #36	@ 0x24
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ad38:	4ba0      	ldr	r3, [pc, #640]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ad3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad3c:	f003 0303 	and.w	r3, r3, #3
 800ad40:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ad42:	4b9e      	ldr	r3, [pc, #632]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ad44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad46:	091b      	lsrs	r3, r3, #4
 800ad48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad4c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ad4e:	4b9b      	ldr	r3, [pc, #620]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ad50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad52:	f003 0301 	and.w	r3, r3, #1
 800ad56:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ad58:	4b98      	ldr	r3, [pc, #608]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ad5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad5c:	08db      	lsrs	r3, r3, #3
 800ad5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ad62:	693a      	ldr	r2, [r7, #16]
 800ad64:	fb02 f303 	mul.w	r3, r2, r3
 800ad68:	ee07 3a90 	vmov	s15, r3
 800ad6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad70:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	f000 8111 	beq.w	800af9e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	2b02      	cmp	r3, #2
 800ad80:	f000 8083 	beq.w	800ae8a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ad84:	69bb      	ldr	r3, [r7, #24]
 800ad86:	2b02      	cmp	r3, #2
 800ad88:	f200 80a1 	bhi.w	800aece <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ad8c:	69bb      	ldr	r3, [r7, #24]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d003      	beq.n	800ad9a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d056      	beq.n	800ae46 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ad98:	e099      	b.n	800aece <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad9a:	4b88      	ldr	r3, [pc, #544]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f003 0320 	and.w	r3, r3, #32
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d02d      	beq.n	800ae02 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ada6:	4b85      	ldr	r3, [pc, #532]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	08db      	lsrs	r3, r3, #3
 800adac:	f003 0303 	and.w	r3, r3, #3
 800adb0:	4a83      	ldr	r2, [pc, #524]	@ (800afc0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800adb2:	fa22 f303 	lsr.w	r3, r2, r3
 800adb6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	ee07 3a90 	vmov	s15, r3
 800adbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	ee07 3a90 	vmov	s15, r3
 800adc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800add0:	4b7a      	ldr	r3, [pc, #488]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800add2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800add4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800add8:	ee07 3a90 	vmov	s15, r3
 800addc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ade0:	ed97 6a03 	vldr	s12, [r7, #12]
 800ade4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800afc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ade8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800adec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800adf0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800adf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800adf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adfc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ae00:	e087      	b.n	800af12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	ee07 3a90 	vmov	s15, r3
 800ae08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae0c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800afc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ae10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae14:	4b69      	ldr	r3, [pc, #420]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ae16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae1c:	ee07 3a90 	vmov	s15, r3
 800ae20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae24:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae28:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800afc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ae2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae40:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae44:	e065      	b.n	800af12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	ee07 3a90 	vmov	s15, r3
 800ae4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae50:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800afcc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ae54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae58:	4b58      	ldr	r3, [pc, #352]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ae5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae60:	ee07 3a90 	vmov	s15, r3
 800ae64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae68:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae6c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800afc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ae70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae84:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae88:	e043      	b.n	800af12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	ee07 3a90 	vmov	s15, r3
 800ae90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae94:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800afd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ae98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae9c:	4b47      	ldr	r3, [pc, #284]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ae9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aea4:	ee07 3a90 	vmov	s15, r3
 800aea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aeac:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeb0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800afc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aeb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aeb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aebc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aec0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aec4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aec8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aecc:	e021      	b.n	800af12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	ee07 3a90 	vmov	s15, r3
 800aed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aed8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800afc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800aedc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aee0:	4b36      	ldr	r3, [pc, #216]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aee8:	ee07 3a90 	vmov	s15, r3
 800aeec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aef0:	ed97 6a03 	vldr	s12, [r7, #12]
 800aef4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800afc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aef8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aefc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af0c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af10:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800af12:	4b2a      	ldr	r3, [pc, #168]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800af14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af16:	0a5b      	lsrs	r3, r3, #9
 800af18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af1c:	ee07 3a90 	vmov	s15, r3
 800af20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af28:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af2c:	edd7 6a07 	vldr	s13, [r7, #28]
 800af30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af38:	ee17 2a90 	vmov	r2, s15
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800af40:	4b1e      	ldr	r3, [pc, #120]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800af42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af44:	0c1b      	lsrs	r3, r3, #16
 800af46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af4a:	ee07 3a90 	vmov	s15, r3
 800af4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af56:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af5a:	edd7 6a07 	vldr	s13, [r7, #28]
 800af5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af66:	ee17 2a90 	vmov	r2, s15
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800af6e:	4b13      	ldr	r3, [pc, #76]	@ (800afbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800af70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af72:	0e1b      	lsrs	r3, r3, #24
 800af74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af78:	ee07 3a90 	vmov	s15, r3
 800af7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af84:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af88:	edd7 6a07 	vldr	s13, [r7, #28]
 800af8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af94:	ee17 2a90 	vmov	r2, s15
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800af9c:	e008      	b.n	800afb0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2200      	movs	r2, #0
 800afa2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2200      	movs	r2, #0
 800afae:	609a      	str	r2, [r3, #8]
}
 800afb0:	bf00      	nop
 800afb2:	3724      	adds	r7, #36	@ 0x24
 800afb4:	46bd      	mov	sp, r7
 800afb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afba:	4770      	bx	lr
 800afbc:	58024400 	.word	0x58024400
 800afc0:	03d09000 	.word	0x03d09000
 800afc4:	46000000 	.word	0x46000000
 800afc8:	4c742400 	.word	0x4c742400
 800afcc:	4a742400 	.word	0x4a742400
 800afd0:	4bbebc20 	.word	0x4bbebc20

0800afd4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b084      	sub	sp, #16
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800afde:	2300      	movs	r3, #0
 800afe0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800afe2:	4b53      	ldr	r3, [pc, #332]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800afe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afe6:	f003 0303 	and.w	r3, r3, #3
 800afea:	2b03      	cmp	r3, #3
 800afec:	d101      	bne.n	800aff2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800afee:	2301      	movs	r3, #1
 800aff0:	e099      	b.n	800b126 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800aff2:	4b4f      	ldr	r3, [pc, #316]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	4a4e      	ldr	r2, [pc, #312]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800aff8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800affc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800affe:	f7f8 fda7 	bl	8003b50 <HAL_GetTick>
 800b002:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b004:	e008      	b.n	800b018 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b006:	f7f8 fda3 	bl	8003b50 <HAL_GetTick>
 800b00a:	4602      	mov	r2, r0
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	1ad3      	subs	r3, r2, r3
 800b010:	2b02      	cmp	r3, #2
 800b012:	d901      	bls.n	800b018 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b014:	2303      	movs	r3, #3
 800b016:	e086      	b.n	800b126 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b018:	4b45      	ldr	r3, [pc, #276]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b020:	2b00      	cmp	r3, #0
 800b022:	d1f0      	bne.n	800b006 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b024:	4b42      	ldr	r3, [pc, #264]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b028:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	031b      	lsls	r3, r3, #12
 800b032:	493f      	ldr	r1, [pc, #252]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b034:	4313      	orrs	r3, r2
 800b036:	628b      	str	r3, [r1, #40]	@ 0x28
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	3b01      	subs	r3, #1
 800b03e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	3b01      	subs	r3, #1
 800b048:	025b      	lsls	r3, r3, #9
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	431a      	orrs	r2, r3
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	3b01      	subs	r3, #1
 800b054:	041b      	lsls	r3, r3, #16
 800b056:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b05a:	431a      	orrs	r2, r3
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	691b      	ldr	r3, [r3, #16]
 800b060:	3b01      	subs	r3, #1
 800b062:	061b      	lsls	r3, r3, #24
 800b064:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b068:	4931      	ldr	r1, [pc, #196]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b06a:	4313      	orrs	r3, r2
 800b06c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b06e:	4b30      	ldr	r3, [pc, #192]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b072:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	695b      	ldr	r3, [r3, #20]
 800b07a:	492d      	ldr	r1, [pc, #180]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b07c:	4313      	orrs	r3, r2
 800b07e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b080:	4b2b      	ldr	r3, [pc, #172]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b084:	f023 0220 	bic.w	r2, r3, #32
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	699b      	ldr	r3, [r3, #24]
 800b08c:	4928      	ldr	r1, [pc, #160]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b08e:	4313      	orrs	r3, r2
 800b090:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b092:	4b27      	ldr	r3, [pc, #156]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b096:	4a26      	ldr	r2, [pc, #152]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b098:	f023 0310 	bic.w	r3, r3, #16
 800b09c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b09e:	4b24      	ldr	r3, [pc, #144]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b0a2:	4b24      	ldr	r3, [pc, #144]	@ (800b134 <RCCEx_PLL2_Config+0x160>)
 800b0a4:	4013      	ands	r3, r2
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	69d2      	ldr	r2, [r2, #28]
 800b0aa:	00d2      	lsls	r2, r2, #3
 800b0ac:	4920      	ldr	r1, [pc, #128]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b0b2:	4b1f      	ldr	r3, [pc, #124]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b6:	4a1e      	ldr	r2, [pc, #120]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0b8:	f043 0310 	orr.w	r3, r3, #16
 800b0bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d106      	bne.n	800b0d2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b0c4:	4b1a      	ldr	r3, [pc, #104]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c8:	4a19      	ldr	r2, [pc, #100]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b0ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b0d0:	e00f      	b.n	800b0f2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	2b01      	cmp	r3, #1
 800b0d6:	d106      	bne.n	800b0e6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b0d8:	4b15      	ldr	r3, [pc, #84]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0dc:	4a14      	ldr	r2, [pc, #80]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b0e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b0e4:	e005      	b.n	800b0f2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b0e6:	4b12      	ldr	r3, [pc, #72]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ea:	4a11      	ldr	r2, [pc, #68]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b0f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b0f2:	4b0f      	ldr	r3, [pc, #60]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	4a0e      	ldr	r2, [pc, #56]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b0f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b0fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0fe:	f7f8 fd27 	bl	8003b50 <HAL_GetTick>
 800b102:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b104:	e008      	b.n	800b118 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b106:	f7f8 fd23 	bl	8003b50 <HAL_GetTick>
 800b10a:	4602      	mov	r2, r0
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	1ad3      	subs	r3, r2, r3
 800b110:	2b02      	cmp	r3, #2
 800b112:	d901      	bls.n	800b118 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b114:	2303      	movs	r3, #3
 800b116:	e006      	b.n	800b126 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b118:	4b05      	ldr	r3, [pc, #20]	@ (800b130 <RCCEx_PLL2_Config+0x15c>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b120:	2b00      	cmp	r3, #0
 800b122:	d0f0      	beq.n	800b106 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b124:	7bfb      	ldrb	r3, [r7, #15]
}
 800b126:	4618      	mov	r0, r3
 800b128:	3710      	adds	r7, #16
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	58024400 	.word	0x58024400
 800b134:	ffff0007 	.word	0xffff0007

0800b138 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b142:	2300      	movs	r3, #0
 800b144:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b146:	4b53      	ldr	r3, [pc, #332]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b14a:	f003 0303 	and.w	r3, r3, #3
 800b14e:	2b03      	cmp	r3, #3
 800b150:	d101      	bne.n	800b156 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b152:	2301      	movs	r3, #1
 800b154:	e099      	b.n	800b28a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b156:	4b4f      	ldr	r3, [pc, #316]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4a4e      	ldr	r2, [pc, #312]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b15c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b160:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b162:	f7f8 fcf5 	bl	8003b50 <HAL_GetTick>
 800b166:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b168:	e008      	b.n	800b17c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b16a:	f7f8 fcf1 	bl	8003b50 <HAL_GetTick>
 800b16e:	4602      	mov	r2, r0
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	2b02      	cmp	r3, #2
 800b176:	d901      	bls.n	800b17c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b178:	2303      	movs	r3, #3
 800b17a:	e086      	b.n	800b28a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b17c:	4b45      	ldr	r3, [pc, #276]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b184:	2b00      	cmp	r3, #0
 800b186:	d1f0      	bne.n	800b16a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b188:	4b42      	ldr	r3, [pc, #264]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b18a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b18c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	051b      	lsls	r3, r3, #20
 800b196:	493f      	ldr	r1, [pc, #252]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b198:	4313      	orrs	r3, r2
 800b19a:	628b      	str	r3, [r1, #40]	@ 0x28
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	3b01      	subs	r3, #1
 800b1a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	689b      	ldr	r3, [r3, #8]
 800b1aa:	3b01      	subs	r3, #1
 800b1ac:	025b      	lsls	r3, r3, #9
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	431a      	orrs	r2, r3
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	3b01      	subs	r3, #1
 800b1b8:	041b      	lsls	r3, r3, #16
 800b1ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b1be:	431a      	orrs	r2, r3
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	691b      	ldr	r3, [r3, #16]
 800b1c4:	3b01      	subs	r3, #1
 800b1c6:	061b      	lsls	r3, r3, #24
 800b1c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b1cc:	4931      	ldr	r1, [pc, #196]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b1d2:	4b30      	ldr	r3, [pc, #192]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b1d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	695b      	ldr	r3, [r3, #20]
 800b1de:	492d      	ldr	r1, [pc, #180]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b1e4:	4b2b      	ldr	r3, [pc, #172]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1e8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	699b      	ldr	r3, [r3, #24]
 800b1f0:	4928      	ldr	r1, [pc, #160]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b1f6:	4b27      	ldr	r3, [pc, #156]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b1f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fa:	4a26      	ldr	r2, [pc, #152]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b1fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b200:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b202:	4b24      	ldr	r3, [pc, #144]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b206:	4b24      	ldr	r3, [pc, #144]	@ (800b298 <RCCEx_PLL3_Config+0x160>)
 800b208:	4013      	ands	r3, r2
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	69d2      	ldr	r2, [r2, #28]
 800b20e:	00d2      	lsls	r2, r2, #3
 800b210:	4920      	ldr	r1, [pc, #128]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b212:	4313      	orrs	r3, r2
 800b214:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b216:	4b1f      	ldr	r3, [pc, #124]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b21a:	4a1e      	ldr	r2, [pc, #120]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b21c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b220:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d106      	bne.n	800b236 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b228:	4b1a      	ldr	r3, [pc, #104]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b22a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b22c:	4a19      	ldr	r2, [pc, #100]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b22e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b232:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b234:	e00f      	b.n	800b256 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d106      	bne.n	800b24a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b23c:	4b15      	ldr	r3, [pc, #84]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b23e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b240:	4a14      	ldr	r2, [pc, #80]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b242:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b246:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b248:	e005      	b.n	800b256 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b24a:	4b12      	ldr	r3, [pc, #72]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b24e:	4a11      	ldr	r2, [pc, #68]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b250:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b254:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b256:	4b0f      	ldr	r3, [pc, #60]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a0e      	ldr	r2, [pc, #56]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b25c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b260:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b262:	f7f8 fc75 	bl	8003b50 <HAL_GetTick>
 800b266:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b268:	e008      	b.n	800b27c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b26a:	f7f8 fc71 	bl	8003b50 <HAL_GetTick>
 800b26e:	4602      	mov	r2, r0
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	1ad3      	subs	r3, r2, r3
 800b274:	2b02      	cmp	r3, #2
 800b276:	d901      	bls.n	800b27c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b278:	2303      	movs	r3, #3
 800b27a:	e006      	b.n	800b28a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b27c:	4b05      	ldr	r3, [pc, #20]	@ (800b294 <RCCEx_PLL3_Config+0x15c>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b284:	2b00      	cmp	r3, #0
 800b286:	d0f0      	beq.n	800b26a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b288:	7bfb      	ldrb	r3, [r7, #15]
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3710      	adds	r7, #16
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	58024400 	.word	0x58024400
 800b298:	ffff0007 	.word	0xffff0007

0800b29c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d101      	bne.n	800b2ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	e10f      	b.n	800b4ce <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4a87      	ldr	r2, [pc, #540]	@ (800b4d8 <HAL_SPI_Init+0x23c>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d00f      	beq.n	800b2de <HAL_SPI_Init+0x42>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4a86      	ldr	r2, [pc, #536]	@ (800b4dc <HAL_SPI_Init+0x240>)
 800b2c4:	4293      	cmp	r3, r2
 800b2c6:	d00a      	beq.n	800b2de <HAL_SPI_Init+0x42>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4a84      	ldr	r2, [pc, #528]	@ (800b4e0 <HAL_SPI_Init+0x244>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d005      	beq.n	800b2de <HAL_SPI_Init+0x42>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	68db      	ldr	r3, [r3, #12]
 800b2d6:	2b0f      	cmp	r3, #15
 800b2d8:	d901      	bls.n	800b2de <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	e0f7      	b.n	800b4ce <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f000 ff22 	bl	800c128 <SPI_GetPacketSize>
 800b2e4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	4a7b      	ldr	r2, [pc, #492]	@ (800b4d8 <HAL_SPI_Init+0x23c>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d00c      	beq.n	800b30a <HAL_SPI_Init+0x6e>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a79      	ldr	r2, [pc, #484]	@ (800b4dc <HAL_SPI_Init+0x240>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d007      	beq.n	800b30a <HAL_SPI_Init+0x6e>
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	4a78      	ldr	r2, [pc, #480]	@ (800b4e0 <HAL_SPI_Init+0x244>)
 800b300:	4293      	cmp	r3, r2
 800b302:	d002      	beq.n	800b30a <HAL_SPI_Init+0x6e>
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	2b08      	cmp	r3, #8
 800b308:	d811      	bhi.n	800b32e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b30e:	4a72      	ldr	r2, [pc, #456]	@ (800b4d8 <HAL_SPI_Init+0x23c>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d009      	beq.n	800b328 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	4a70      	ldr	r2, [pc, #448]	@ (800b4dc <HAL_SPI_Init+0x240>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d004      	beq.n	800b328 <HAL_SPI_Init+0x8c>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	4a6f      	ldr	r2, [pc, #444]	@ (800b4e0 <HAL_SPI_Init+0x244>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d104      	bne.n	800b332 <HAL_SPI_Init+0x96>
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2b10      	cmp	r3, #16
 800b32c:	d901      	bls.n	800b332 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b32e:	2301      	movs	r3, #1
 800b330:	e0cd      	b.n	800b4ce <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d106      	bne.n	800b34c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2200      	movs	r2, #0
 800b342:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f7f7 f90c 	bl	8002564 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2202      	movs	r2, #2
 800b350:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f022 0201 	bic.w	r2, r2, #1
 800b362:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	689b      	ldr	r3, [r3, #8]
 800b36a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800b36e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	699b      	ldr	r3, [r3, #24]
 800b374:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b378:	d119      	bne.n	800b3ae <HAL_SPI_Init+0x112>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b382:	d103      	bne.n	800b38c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d008      	beq.n	800b39e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b390:	2b00      	cmp	r3, #0
 800b392:	d10c      	bne.n	800b3ae <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b398:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b39c:	d107      	bne.n	800b3ae <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b3ac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	685b      	ldr	r3, [r3, #4]
 800b3b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d00f      	beq.n	800b3da <HAL_SPI_Init+0x13e>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	68db      	ldr	r3, [r3, #12]
 800b3be:	2b06      	cmp	r3, #6
 800b3c0:	d90b      	bls.n	800b3da <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	430a      	orrs	r2, r1
 800b3d6:	601a      	str	r2, [r3, #0]
 800b3d8:	e007      	b.n	800b3ea <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	681a      	ldr	r2, [r3, #0]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b3e8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	69da      	ldr	r2, [r3, #28]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3f2:	431a      	orrs	r2, r3
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	431a      	orrs	r2, r3
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3fc:	ea42 0103 	orr.w	r1, r2, r3
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	68da      	ldr	r2, [r3, #12]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	430a      	orrs	r2, r1
 800b40a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b414:	431a      	orrs	r2, r3
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b41a:	431a      	orrs	r2, r3
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	699b      	ldr	r3, [r3, #24]
 800b420:	431a      	orrs	r2, r3
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	691b      	ldr	r3, [r3, #16]
 800b426:	431a      	orrs	r2, r3
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	695b      	ldr	r3, [r3, #20]
 800b42c:	431a      	orrs	r2, r3
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6a1b      	ldr	r3, [r3, #32]
 800b432:	431a      	orrs	r2, r3
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	431a      	orrs	r2, r3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b43e:	431a      	orrs	r2, r3
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	431a      	orrs	r2, r3
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b44a:	ea42 0103 	orr.w	r1, r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	430a      	orrs	r2, r1
 800b458:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	685b      	ldr	r3, [r3, #4]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d113      	bne.n	800b48a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	689b      	ldr	r3, [r3, #8]
 800b468:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b474:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	689b      	ldr	r3, [r3, #8]
 800b47c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b488:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f022 0201 	bic.w	r2, r2, #1
 800b498:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d00a      	beq.n	800b4bc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	68db      	ldr	r3, [r3, #12]
 800b4ac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	430a      	orrs	r2, r1
 800b4ba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800b4cc:	2300      	movs	r3, #0
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3710      	adds	r7, #16
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	40013000 	.word	0x40013000
 800b4dc:	40003800 	.word	0x40003800
 800b4e0:	40003c00 	.word	0x40003c00

0800b4e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b08e      	sub	sp, #56	@ 0x38
 800b4e8:	af02      	add	r7, sp, #8
 800b4ea:	60f8      	str	r0, [r7, #12]
 800b4ec:	60b9      	str	r1, [r7, #8]
 800b4ee:	607a      	str	r2, [r7, #4]
 800b4f0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	3320      	adds	r3, #32
 800b4f8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	3330      	adds	r3, #48	@ 0x30
 800b500:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b506:	095b      	lsrs	r3, r3, #5
 800b508:	b29b      	uxth	r3, r3
 800b50a:	3301      	adds	r3, #1
 800b50c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b50e:	f7f8 fb1f 	bl	8003b50 <HAL_GetTick>
 800b512:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800b514:	887b      	ldrh	r3, [r7, #2]
 800b516:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800b518:	887b      	ldrh	r3, [r7, #2]
 800b51a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b522:	b2db      	uxtb	r3, r3
 800b524:	2b01      	cmp	r3, #1
 800b526:	d001      	beq.n	800b52c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800b528:	2302      	movs	r3, #2
 800b52a:	e310      	b.n	800bb4e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d005      	beq.n	800b53e <HAL_SPI_TransmitReceive+0x5a>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d002      	beq.n	800b53e <HAL_SPI_TransmitReceive+0x5a>
 800b538:	887b      	ldrh	r3, [r7, #2]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d101      	bne.n	800b542 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800b53e:	2301      	movs	r3, #1
 800b540:	e305      	b.n	800bb4e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b548:	2b01      	cmp	r3, #1
 800b54a:	d101      	bne.n	800b550 <HAL_SPI_TransmitReceive+0x6c>
 800b54c:	2302      	movs	r3, #2
 800b54e:	e2fe      	b.n	800bb4e <HAL_SPI_TransmitReceive+0x66a>
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2201      	movs	r2, #1
 800b554:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	2205      	movs	r2, #5
 800b55c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2200      	movs	r2, #0
 800b564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	687a      	ldr	r2, [r7, #4]
 800b56c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	887a      	ldrh	r2, [r7, #2]
 800b572:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	887a      	ldrh	r2, [r7, #2]
 800b57a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	68ba      	ldr	r2, [r7, #8]
 800b582:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	887a      	ldrh	r2, [r7, #2]
 800b588:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	887a      	ldrh	r2, [r7, #2]
 800b590:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2200      	movs	r2, #0
 800b598:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2200      	movs	r2, #0
 800b59e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	68da      	ldr	r2, [r3, #12]
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800b5ae:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	4a70      	ldr	r2, [pc, #448]	@ (800b778 <HAL_SPI_TransmitReceive+0x294>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d009      	beq.n	800b5ce <HAL_SPI_TransmitReceive+0xea>
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a6f      	ldr	r2, [pc, #444]	@ (800b77c <HAL_SPI_TransmitReceive+0x298>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d004      	beq.n	800b5ce <HAL_SPI_TransmitReceive+0xea>
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4a6d      	ldr	r2, [pc, #436]	@ (800b780 <HAL_SPI_TransmitReceive+0x29c>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d102      	bne.n	800b5d4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800b5ce:	2310      	movs	r3, #16
 800b5d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b5d2:	e001      	b.n	800b5d8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800b5d4:	2308      	movs	r3, #8
 800b5d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	685a      	ldr	r2, [r3, #4]
 800b5de:	4b69      	ldr	r3, [pc, #420]	@ (800b784 <HAL_SPI_TransmitReceive+0x2a0>)
 800b5e0:	4013      	ands	r3, r2
 800b5e2:	8879      	ldrh	r1, [r7, #2]
 800b5e4:	68fa      	ldr	r2, [r7, #12]
 800b5e6:	6812      	ldr	r2, [r2, #0]
 800b5e8:	430b      	orrs	r3, r1
 800b5ea:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	681a      	ldr	r2, [r3, #0]
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f042 0201 	orr.w	r2, r2, #1
 800b5fa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b604:	d107      	bne.n	800b616 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b614:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	68db      	ldr	r3, [r3, #12]
 800b61a:	2b0f      	cmp	r3, #15
 800b61c:	f240 80a2 	bls.w	800b764 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800b620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b622:	089b      	lsrs	r3, r3, #2
 800b624:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b626:	e094      	b.n	800b752 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	695b      	ldr	r3, [r3, #20]
 800b62e:	f003 0302 	and.w	r3, r3, #2
 800b632:	2b02      	cmp	r3, #2
 800b634:	d120      	bne.n	800b678 <HAL_SPI_TransmitReceive+0x194>
 800b636:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d01d      	beq.n	800b678 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800b63c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b63e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b642:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b644:	429a      	cmp	r2, r3
 800b646:	d217      	bcs.n	800b678 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	6812      	ldr	r2, [r2, #0]
 800b652:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b658:	1d1a      	adds	r2, r3, #4
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b664:	b29b      	uxth	r3, r3
 800b666:	3b01      	subs	r3, #1
 800b668:	b29a      	uxth	r2, r3
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b676:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	695b      	ldr	r3, [r3, #20]
 800b67e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800b680:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b682:	2b00      	cmp	r3, #0
 800b684:	d065      	beq.n	800b752 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	695b      	ldr	r3, [r3, #20]
 800b68c:	f003 0301 	and.w	r3, r3, #1
 800b690:	2b01      	cmp	r3, #1
 800b692:	d118      	bne.n	800b6c6 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681a      	ldr	r2, [r3, #0]
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b69c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b69e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b6a4:	1d1a      	adds	r2, r3, #4
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b6b0:	b29b      	uxth	r3, r3
 800b6b2:	3b01      	subs	r3, #1
 800b6b4:	b29a      	uxth	r2, r3
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b6c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b6c4:	e045      	b.n	800b752 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800b6c6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b6c8:	8bfb      	ldrh	r3, [r7, #30]
 800b6ca:	429a      	cmp	r2, r3
 800b6cc:	d21d      	bcs.n	800b70a <HAL_SPI_TransmitReceive+0x226>
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d018      	beq.n	800b70a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681a      	ldr	r2, [r3, #0]
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b6e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b6e2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b6e8:	1d1a      	adds	r2, r3, #4
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	3b01      	subs	r3, #1
 800b6f8:	b29a      	uxth	r2, r3
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b706:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b708:	e023      	b.n	800b752 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b70a:	f7f8 fa21 	bl	8003b50 <HAL_GetTick>
 800b70e:	4602      	mov	r2, r0
 800b710:	69bb      	ldr	r3, [r7, #24]
 800b712:	1ad3      	subs	r3, r2, r3
 800b714:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b716:	429a      	cmp	r2, r3
 800b718:	d803      	bhi.n	800b722 <HAL_SPI_TransmitReceive+0x23e>
 800b71a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b720:	d102      	bne.n	800b728 <HAL_SPI_TransmitReceive+0x244>
 800b722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b724:	2b00      	cmp	r3, #0
 800b726:	d114      	bne.n	800b752 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800b728:	68f8      	ldr	r0, [r7, #12]
 800b72a:	f000 fc2f 	bl	800bf8c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b734:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2201      	movs	r2, #1
 800b742:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2200      	movs	r2, #0
 800b74a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800b74e:	2303      	movs	r3, #3
 800b750:	e1fd      	b.n	800bb4e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b752:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b754:	2b00      	cmp	r3, #0
 800b756:	f47f af67 	bne.w	800b628 <HAL_SPI_TransmitReceive+0x144>
 800b75a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	f47f af63 	bne.w	800b628 <HAL_SPI_TransmitReceive+0x144>
 800b762:	e1ce      	b.n	800bb02 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	68db      	ldr	r3, [r3, #12]
 800b768:	2b07      	cmp	r3, #7
 800b76a:	f240 81c2 	bls.w	800baf2 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800b76e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b770:	085b      	lsrs	r3, r3, #1
 800b772:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b774:	e0c9      	b.n	800b90a <HAL_SPI_TransmitReceive+0x426>
 800b776:	bf00      	nop
 800b778:	40013000 	.word	0x40013000
 800b77c:	40003800 	.word	0x40003800
 800b780:	40003c00 	.word	0x40003c00
 800b784:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	695b      	ldr	r3, [r3, #20]
 800b78e:	f003 0302 	and.w	r3, r3, #2
 800b792:	2b02      	cmp	r3, #2
 800b794:	d11f      	bne.n	800b7d6 <HAL_SPI_TransmitReceive+0x2f2>
 800b796:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d01c      	beq.n	800b7d6 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800b79c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b79e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b7a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7a2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d216      	bcs.n	800b7d6 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7ac:	881a      	ldrh	r2, [r3, #0]
 800b7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7b6:	1c9a      	adds	r2, r3, #2
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b7c2:	b29b      	uxth	r3, r3
 800b7c4:	3b01      	subs	r3, #1
 800b7c6:	b29a      	uxth	r2, r3
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b7d4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	695b      	ldr	r3, [r3, #20]
 800b7dc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800b7de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	f000 8092 	beq.w	800b90a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	695b      	ldr	r3, [r3, #20]
 800b7ec:	f003 0301 	and.w	r3, r3, #1
 800b7f0:	2b01      	cmp	r3, #1
 800b7f2:	d118      	bne.n	800b826 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b7f8:	6a3a      	ldr	r2, [r7, #32]
 800b7fa:	8812      	ldrh	r2, [r2, #0]
 800b7fc:	b292      	uxth	r2, r2
 800b7fe:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b804:	1c9a      	adds	r2, r3, #2
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b810:	b29b      	uxth	r3, r3
 800b812:	3b01      	subs	r3, #1
 800b814:	b29a      	uxth	r2, r3
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b822:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b824:	e071      	b.n	800b90a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800b826:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b828:	8bfb      	ldrh	r3, [r7, #30]
 800b82a:	429a      	cmp	r2, r3
 800b82c:	d228      	bcs.n	800b880 <HAL_SPI_TransmitReceive+0x39c>
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b834:	2b00      	cmp	r3, #0
 800b836:	d023      	beq.n	800b880 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b83c:	6a3a      	ldr	r2, [r7, #32]
 800b83e:	8812      	ldrh	r2, [r2, #0]
 800b840:	b292      	uxth	r2, r2
 800b842:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b848:	1c9a      	adds	r2, r3, #2
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b852:	6a3a      	ldr	r2, [r7, #32]
 800b854:	8812      	ldrh	r2, [r2, #0]
 800b856:	b292      	uxth	r2, r2
 800b858:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b85e:	1c9a      	adds	r2, r3, #2
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b86a:	b29b      	uxth	r3, r3
 800b86c:	3b02      	subs	r3, #2
 800b86e:	b29a      	uxth	r2, r3
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b87c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b87e:	e044      	b.n	800b90a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800b880:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b882:	2b01      	cmp	r3, #1
 800b884:	d11d      	bne.n	800b8c2 <HAL_SPI_TransmitReceive+0x3de>
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d018      	beq.n	800b8c2 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b894:	6a3a      	ldr	r2, [r7, #32]
 800b896:	8812      	ldrh	r2, [r2, #0]
 800b898:	b292      	uxth	r2, r2
 800b89a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b8a0:	1c9a      	adds	r2, r3, #2
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b8ac:	b29b      	uxth	r3, r3
 800b8ae:	3b01      	subs	r3, #1
 800b8b0:	b29a      	uxth	r2, r3
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b8be:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b8c0:	e023      	b.n	800b90a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b8c2:	f7f8 f945 	bl	8003b50 <HAL_GetTick>
 800b8c6:	4602      	mov	r2, r0
 800b8c8:	69bb      	ldr	r3, [r7, #24]
 800b8ca:	1ad3      	subs	r3, r2, r3
 800b8cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8ce:	429a      	cmp	r2, r3
 800b8d0:	d803      	bhi.n	800b8da <HAL_SPI_TransmitReceive+0x3f6>
 800b8d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8d8:	d102      	bne.n	800b8e0 <HAL_SPI_TransmitReceive+0x3fc>
 800b8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d114      	bne.n	800b90a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800b8e0:	68f8      	ldr	r0, [r7, #12]
 800b8e2:	f000 fb53 	bl	800bf8c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b8ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2201      	movs	r2, #1
 800b8fa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	2200      	movs	r2, #0
 800b902:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800b906:	2303      	movs	r3, #3
 800b908:	e121      	b.n	800bb4e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800b90a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f47f af3b 	bne.w	800b788 <HAL_SPI_TransmitReceive+0x2a4>
 800b912:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b914:	2b00      	cmp	r3, #0
 800b916:	f47f af37 	bne.w	800b788 <HAL_SPI_TransmitReceive+0x2a4>
 800b91a:	e0f2      	b.n	800bb02 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	695b      	ldr	r3, [r3, #20]
 800b922:	f003 0302 	and.w	r3, r3, #2
 800b926:	2b02      	cmp	r3, #2
 800b928:	d121      	bne.n	800b96e <HAL_SPI_TransmitReceive+0x48a>
 800b92a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d01e      	beq.n	800b96e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800b930:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b932:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b936:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800b938:	429a      	cmp	r2, r3
 800b93a:	d218      	bcs.n	800b96e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	3320      	adds	r3, #32
 800b946:	7812      	ldrb	r2, [r2, #0]
 800b948:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b94e:	1c5a      	adds	r2, r3, #1
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b95a:	b29b      	uxth	r3, r3
 800b95c:	3b01      	subs	r3, #1
 800b95e:	b29a      	uxth	r2, r3
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800b96c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	695b      	ldr	r3, [r3, #20]
 800b974:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800b976:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b978:	2b00      	cmp	r3, #0
 800b97a:	f000 80ba 	beq.w	800baf2 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	695b      	ldr	r3, [r3, #20]
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d11b      	bne.n	800b9c4 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b998:	7812      	ldrb	r2, [r2, #0]
 800b99a:	b2d2      	uxtb	r2, r2
 800b99c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9a2:	1c5a      	adds	r2, r3, #1
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	b29a      	uxth	r2, r3
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b9c0:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b9c2:	e096      	b.n	800baf2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800b9c4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b9c6:	8bfb      	ldrh	r3, [r7, #30]
 800b9c8:	429a      	cmp	r2, r3
 800b9ca:	d24a      	bcs.n	800ba62 <HAL_SPI_TransmitReceive+0x57e>
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d045      	beq.n	800ba62 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9e2:	7812      	ldrb	r2, [r2, #0]
 800b9e4:	b2d2      	uxtb	r2, r2
 800b9e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9ec:	1c5a      	adds	r2, r3, #1
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9fe:	7812      	ldrb	r2, [r2, #0]
 800ba00:	b2d2      	uxtb	r2, r2
 800ba02:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba08:	1c5a      	adds	r2, r3, #1
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba1a:	7812      	ldrb	r2, [r2, #0]
 800ba1c:	b2d2      	uxtb	r2, r2
 800ba1e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba24:	1c5a      	adds	r2, r3, #1
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba36:	7812      	ldrb	r2, [r2, #0]
 800ba38:	b2d2      	uxtb	r2, r2
 800ba3a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba40:	1c5a      	adds	r2, r3, #1
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ba4c:	b29b      	uxth	r3, r3
 800ba4e:	3b04      	subs	r3, #4
 800ba50:	b29a      	uxth	r2, r3
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ba5e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ba60:	e047      	b.n	800baf2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800ba62:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ba64:	2b03      	cmp	r3, #3
 800ba66:	d820      	bhi.n	800baaa <HAL_SPI_TransmitReceive+0x5c6>
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d01b      	beq.n	800baaa <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba7e:	7812      	ldrb	r2, [r2, #0]
 800ba80:	b2d2      	uxtb	r2, r2
 800ba82:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba88:	1c5a      	adds	r2, r3, #1
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ba94:	b29b      	uxth	r3, r3
 800ba96:	3b01      	subs	r3, #1
 800ba98:	b29a      	uxth	r2, r3
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800baa6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800baa8:	e023      	b.n	800baf2 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800baaa:	f7f8 f851 	bl	8003b50 <HAL_GetTick>
 800baae:	4602      	mov	r2, r0
 800bab0:	69bb      	ldr	r3, [r7, #24]
 800bab2:	1ad3      	subs	r3, r2, r3
 800bab4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d803      	bhi.n	800bac2 <HAL_SPI_TransmitReceive+0x5de>
 800baba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800babc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bac0:	d102      	bne.n	800bac8 <HAL_SPI_TransmitReceive+0x5e4>
 800bac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d114      	bne.n	800baf2 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800bac8:	68f8      	ldr	r0, [r7, #12]
 800baca:	f000 fa5f 	bl	800bf8c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bad4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	2201      	movs	r2, #1
 800bae2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	2200      	movs	r2, #0
 800baea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800baee:	2303      	movs	r3, #3
 800baf0:	e02d      	b.n	800bb4e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800baf2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	f47f af11 	bne.w	800b91c <HAL_SPI_TransmitReceive+0x438>
 800bafa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	f47f af0d 	bne.w	800b91c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800bb02:	69bb      	ldr	r3, [r7, #24]
 800bb04:	9300      	str	r3, [sp, #0]
 800bb06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb08:	2200      	movs	r2, #0
 800bb0a:	2108      	movs	r1, #8
 800bb0c:	68f8      	ldr	r0, [r7, #12]
 800bb0e:	f000 fadd 	bl	800c0cc <SPI_WaitOnFlagUntilTimeout>
 800bb12:	4603      	mov	r3, r0
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d007      	beq.n	800bb28 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb1e:	f043 0220 	orr.w	r2, r3, #32
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800bb28:	68f8      	ldr	r0, [r7, #12]
 800bb2a:	f000 fa2f 	bl	800bf8c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2201      	movs	r2, #1
 800bb32:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d001      	beq.n	800bb4c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800bb48:	2301      	movs	r3, #1
 800bb4a:	e000      	b.n	800bb4e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800bb4c:	2300      	movs	r3, #0
  }
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3730      	adds	r7, #48	@ 0x30
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
 800bb56:	bf00      	nop

0800bb58 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b08a      	sub	sp, #40	@ 0x28
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	691b      	ldr	r3, [r3, #16]
 800bb66:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	695b      	ldr	r3, [r3, #20]
 800bb6e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800bb70:	6a3a      	ldr	r2, [r7, #32]
 800bb72:	69fb      	ldr	r3, [r7, #28]
 800bb74:	4013      	ands	r3, r2
 800bb76:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	689b      	ldr	r3, [r3, #8]
 800bb7e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800bb80:	2300      	movs	r3, #0
 800bb82:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bb8a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	3330      	adds	r3, #48	@ 0x30
 800bb92:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800bb94:	69fb      	ldr	r3, [r7, #28]
 800bb96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d010      	beq.n	800bbc0 <HAL_SPI_IRQHandler+0x68>
 800bb9e:	6a3b      	ldr	r3, [r7, #32]
 800bba0:	f003 0308 	and.w	r3, r3, #8
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d00b      	beq.n	800bbc0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	699a      	ldr	r2, [r3, #24]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bbb6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f000 f9c3 	bl	800bf44 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800bbbe:	e192      	b.n	800bee6 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800bbc0:	69bb      	ldr	r3, [r7, #24]
 800bbc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d113      	bne.n	800bbf2 <HAL_SPI_IRQHandler+0x9a>
 800bbca:	69bb      	ldr	r3, [r7, #24]
 800bbcc:	f003 0320 	and.w	r3, r3, #32
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d10e      	bne.n	800bbf2 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800bbd4:	69bb      	ldr	r3, [r7, #24]
 800bbd6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d009      	beq.n	800bbf2 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	4798      	blx	r3
    hspi->RxISR(hspi);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	4798      	blx	r3
    handled = 1UL;
 800bbee:	2301      	movs	r3, #1
 800bbf0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800bbf2:	69bb      	ldr	r3, [r7, #24]
 800bbf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d10f      	bne.n	800bc1c <HAL_SPI_IRQHandler+0xc4>
 800bbfc:	69bb      	ldr	r3, [r7, #24]
 800bbfe:	f003 0301 	and.w	r3, r3, #1
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d00a      	beq.n	800bc1c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800bc06:	69bb      	ldr	r3, [r7, #24]
 800bc08:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d105      	bne.n	800bc1c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	4798      	blx	r3
    handled = 1UL;
 800bc18:	2301      	movs	r3, #1
 800bc1a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	f003 0320 	and.w	r3, r3, #32
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d10f      	bne.n	800bc46 <HAL_SPI_IRQHandler+0xee>
 800bc26:	69bb      	ldr	r3, [r7, #24]
 800bc28:	f003 0302 	and.w	r3, r3, #2
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d00a      	beq.n	800bc46 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800bc30:	69bb      	ldr	r3, [r7, #24]
 800bc32:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d105      	bne.n	800bc46 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	4798      	blx	r3
    handled = 1UL;
 800bc42:	2301      	movs	r3, #1
 800bc44:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800bc46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	f040 8147 	bne.w	800bedc <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800bc4e:	69bb      	ldr	r3, [r7, #24]
 800bc50:	f003 0308 	and.w	r3, r3, #8
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	f000 808b 	beq.w	800bd70 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	699a      	ldr	r2, [r3, #24]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f042 0208 	orr.w	r2, r2, #8
 800bc68:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	699a      	ldr	r2, [r3, #24]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f042 0210 	orr.w	r2, r2, #16
 800bc78:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	699a      	ldr	r2, [r3, #24]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc88:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	691a      	ldr	r2, [r3, #16]
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f022 0208 	bic.w	r2, r2, #8
 800bc98:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	689b      	ldr	r3, [r3, #8]
 800bca0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d13d      	bne.n	800bd24 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800bca8:	e036      	b.n	800bd18 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	68db      	ldr	r3, [r3, #12]
 800bcae:	2b0f      	cmp	r3, #15
 800bcb0:	d90b      	bls.n	800bcca <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681a      	ldr	r2, [r3, #0]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bcbc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcc2:	1d1a      	adds	r2, r3, #4
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	665a      	str	r2, [r3, #100]	@ 0x64
 800bcc8:	e01d      	b.n	800bd06 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	68db      	ldr	r3, [r3, #12]
 800bcce:	2b07      	cmp	r3, #7
 800bcd0:	d90b      	bls.n	800bcea <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	8812      	ldrh	r2, [r2, #0]
 800bcda:	b292      	uxth	r2, r2
 800bcdc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bce2:	1c9a      	adds	r2, r3, #2
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	665a      	str	r2, [r3, #100]	@ 0x64
 800bce8:	e00d      	b.n	800bd06 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcf6:	7812      	ldrb	r2, [r2, #0]
 800bcf8:	b2d2      	uxtb	r2, r2
 800bcfa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd00:	1c5a      	adds	r2, r3, #1
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bd0c:	b29b      	uxth	r3, r3
 800bd0e:	3b01      	subs	r3, #1
 800bd10:	b29a      	uxth	r2, r3
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bd1e:	b29b      	uxth	r3, r3
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d1c2      	bne.n	800bcaa <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 f931 	bl	800bf8c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	2201      	movs	r2, #1
 800bd2e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d003      	beq.n	800bd44 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f000 f8f7 	bl	800bf30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bd42:	e0d0      	b.n	800bee6 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800bd44:	7cfb      	ldrb	r3, [r7, #19]
 800bd46:	2b05      	cmp	r3, #5
 800bd48:	d103      	bne.n	800bd52 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f000 f8e6 	bl	800bf1c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800bd50:	e0c6      	b.n	800bee0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800bd52:	7cfb      	ldrb	r3, [r7, #19]
 800bd54:	2b04      	cmp	r3, #4
 800bd56:	d103      	bne.n	800bd60 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	f000 f8d5 	bl	800bf08 <HAL_SPI_RxCpltCallback>
    return;
 800bd5e:	e0bf      	b.n	800bee0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800bd60:	7cfb      	ldrb	r3, [r7, #19]
 800bd62:	2b03      	cmp	r3, #3
 800bd64:	f040 80bc 	bne.w	800bee0 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	f000 f8c3 	bl	800bef4 <HAL_SPI_TxCpltCallback>
    return;
 800bd6e:	e0b7      	b.n	800bee0 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800bd70:	69bb      	ldr	r3, [r7, #24]
 800bd72:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	f000 80b5 	beq.w	800bee6 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800bd7c:	69bb      	ldr	r3, [r7, #24]
 800bd7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d00f      	beq.n	800bda6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd8c:	f043 0204 	orr.w	r2, r3, #4
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	699a      	ldr	r2, [r3, #24]
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bda4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800bda6:	69bb      	ldr	r3, [r7, #24]
 800bda8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d00f      	beq.n	800bdd0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdb6:	f043 0201 	orr.w	r2, r3, #1
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	699a      	ldr	r2, [r3, #24]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bdce:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d00f      	beq.n	800bdfa <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bde0:	f043 0208 	orr.w	r2, r3, #8
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	699a      	ldr	r2, [r3, #24]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bdf8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800bdfa:	69bb      	ldr	r3, [r7, #24]
 800bdfc:	f003 0320 	and.w	r3, r3, #32
 800be00:	2b00      	cmp	r3, #0
 800be02:	d00f      	beq.n	800be24 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be0a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	699a      	ldr	r2, [r3, #24]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f042 0220 	orr.w	r2, r2, #32
 800be22:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d05a      	beq.n	800bee4 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f022 0201 	bic.w	r2, r2, #1
 800be3c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	6919      	ldr	r1, [r3, #16]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681a      	ldr	r2, [r3, #0]
 800be48:	4b28      	ldr	r3, [pc, #160]	@ (800beec <HAL_SPI_IRQHandler+0x394>)
 800be4a:	400b      	ands	r3, r1
 800be4c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800be54:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800be58:	d138      	bne.n	800becc <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	689a      	ldr	r2, [r3, #8]
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800be68:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d013      	beq.n	800be9a <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800be76:	4a1e      	ldr	r2, [pc, #120]	@ (800bef0 <HAL_SPI_IRQHandler+0x398>)
 800be78:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800be7e:	4618      	mov	r0, r3
 800be80:	f7f9 fbfc 	bl	800567c <HAL_DMA_Abort_IT>
 800be84:	4603      	mov	r3, r0
 800be86:	2b00      	cmp	r3, #0
 800be88:	d007      	beq.n	800be9a <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be90:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d020      	beq.n	800bee4 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bea6:	4a12      	ldr	r2, [pc, #72]	@ (800bef0 <HAL_SPI_IRQHandler+0x398>)
 800bea8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800beae:	4618      	mov	r0, r3
 800beb0:	f7f9 fbe4 	bl	800567c <HAL_DMA_Abort_IT>
 800beb4:	4603      	mov	r3, r0
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d014      	beq.n	800bee4 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bec0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800beca:	e00b      	b.n	800bee4 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2201      	movs	r2, #1
 800bed0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f000 f82b 	bl	800bf30 <HAL_SPI_ErrorCallback>
    return;
 800beda:	e003      	b.n	800bee4 <HAL_SPI_IRQHandler+0x38c>
    return;
 800bedc:	bf00      	nop
 800bede:	e002      	b.n	800bee6 <HAL_SPI_IRQHandler+0x38e>
    return;
 800bee0:	bf00      	nop
 800bee2:	e000      	b.n	800bee6 <HAL_SPI_IRQHandler+0x38e>
    return;
 800bee4:	bf00      	nop
  }
}
 800bee6:	3728      	adds	r7, #40	@ 0x28
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}
 800beec:	fffffc94 	.word	0xfffffc94
 800bef0:	0800bf59 	.word	0x0800bf59

0800bef4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800befc:	bf00      	nop
 800befe:	370c      	adds	r7, #12
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr

0800bf08 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b083      	sub	sp, #12
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800bf10:	bf00      	nop
 800bf12:	370c      	adds	r7, #12
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr

0800bf1c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	b083      	sub	sp, #12
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800bf24:	bf00      	nop
 800bf26:	370c      	adds	r7, #12
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2e:	4770      	bx	lr

0800bf30 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bf30:	b480      	push	{r7}
 800bf32:	b083      	sub	sp, #12
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bf38:	bf00      	nop
 800bf3a:	370c      	adds	r7, #12
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr

0800bf44 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bf44:	b480      	push	{r7}
 800bf46:	b083      	sub	sp, #12
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800bf4c:	bf00      	nop
 800bf4e:	370c      	adds	r7, #12
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr

0800bf58 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b084      	sub	sp, #16
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf64:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	2200      	movs	r2, #0
 800bf72:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	2201      	movs	r2, #1
 800bf7a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bf7e:	68f8      	ldr	r0, [r7, #12]
 800bf80:	f7ff ffd6 	bl	800bf30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf84:	bf00      	nop
 800bf86:	3710      	adds	r7, #16
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	bd80      	pop	{r7, pc}

0800bf8c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b085      	sub	sp, #20
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	695b      	ldr	r3, [r3, #20]
 800bf9a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	699a      	ldr	r2, [r3, #24]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f042 0208 	orr.w	r2, r2, #8
 800bfaa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	699a      	ldr	r2, [r3, #24]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f042 0210 	orr.w	r2, r2, #16
 800bfba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	681a      	ldr	r2, [r3, #0]
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f022 0201 	bic.w	r2, r2, #1
 800bfca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	6919      	ldr	r1, [r3, #16]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	4b3c      	ldr	r3, [pc, #240]	@ (800c0c8 <SPI_CloseTransfer+0x13c>)
 800bfd8:	400b      	ands	r3, r1
 800bfda:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	689a      	ldr	r2, [r3, #8]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800bfea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bff2:	b2db      	uxtb	r3, r3
 800bff4:	2b04      	cmp	r3, #4
 800bff6:	d014      	beq.n	800c022 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f003 0320 	and.w	r3, r3, #32
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d00f      	beq.n	800c022 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c008:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	699a      	ldr	r2, [r3, #24]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f042 0220 	orr.w	r2, r2, #32
 800c020:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c028:	b2db      	uxtb	r3, r3
 800c02a:	2b03      	cmp	r3, #3
 800c02c:	d014      	beq.n	800c058 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c034:	2b00      	cmp	r3, #0
 800c036:	d00f      	beq.n	800c058 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c03e:	f043 0204 	orr.w	r2, r3, #4
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	699a      	ldr	r2, [r3, #24]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c056:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d00f      	beq.n	800c082 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c068:	f043 0201 	orr.w	r2, r3, #1
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	699a      	ldr	r2, [r3, #24]
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c080:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d00f      	beq.n	800c0ac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c092:	f043 0208 	orr.w	r2, r3, #8
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	699a      	ldr	r2, [r3, #24]
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c0aa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800c0bc:	bf00      	nop
 800c0be:	3714      	adds	r7, #20
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr
 800c0c8:	fffffc90 	.word	0xfffffc90

0800c0cc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b084      	sub	sp, #16
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	60f8      	str	r0, [r7, #12]
 800c0d4:	60b9      	str	r1, [r7, #8]
 800c0d6:	603b      	str	r3, [r7, #0]
 800c0d8:	4613      	mov	r3, r2
 800c0da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c0dc:	e010      	b.n	800c100 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c0de:	f7f7 fd37 	bl	8003b50 <HAL_GetTick>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	1ad3      	subs	r3, r2, r3
 800c0e8:	683a      	ldr	r2, [r7, #0]
 800c0ea:	429a      	cmp	r2, r3
 800c0ec:	d803      	bhi.n	800c0f6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0f4:	d102      	bne.n	800c0fc <SPI_WaitOnFlagUntilTimeout+0x30>
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d101      	bne.n	800c100 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800c0fc:	2303      	movs	r3, #3
 800c0fe:	e00f      	b.n	800c120 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	695a      	ldr	r2, [r3, #20]
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	4013      	ands	r3, r2
 800c10a:	68ba      	ldr	r2, [r7, #8]
 800c10c:	429a      	cmp	r2, r3
 800c10e:	bf0c      	ite	eq
 800c110:	2301      	moveq	r3, #1
 800c112:	2300      	movne	r3, #0
 800c114:	b2db      	uxtb	r3, r3
 800c116:	461a      	mov	r2, r3
 800c118:	79fb      	ldrb	r3, [r7, #7]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d0df      	beq.n	800c0de <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800c11e:	2300      	movs	r3, #0
}
 800c120:	4618      	mov	r0, r3
 800c122:	3710      	adds	r7, #16
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800c128:	b480      	push	{r7}
 800c12a:	b085      	sub	sp, #20
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c134:	095b      	lsrs	r3, r3, #5
 800c136:	3301      	adds	r3, #1
 800c138:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	68db      	ldr	r3, [r3, #12]
 800c13e:	3301      	adds	r3, #1
 800c140:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	3307      	adds	r3, #7
 800c146:	08db      	lsrs	r3, r3, #3
 800c148:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	68fa      	ldr	r2, [r7, #12]
 800c14e:	fb02 f303 	mul.w	r3, r2, r3
}
 800c152:	4618      	mov	r0, r3
 800c154:	3714      	adds	r7, #20
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr

0800c15e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c15e:	b580      	push	{r7, lr}
 800c160:	b082      	sub	sp, #8
 800c162:	af00      	add	r7, sp, #0
 800c164:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d101      	bne.n	800c170 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c16c:	2301      	movs	r3, #1
 800c16e:	e049      	b.n	800c204 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c176:	b2db      	uxtb	r3, r3
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d106      	bne.n	800c18a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2200      	movs	r2, #0
 800c180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c184:	6878      	ldr	r0, [r7, #4]
 800c186:	f7f6 fe5d 	bl	8002e44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	2202      	movs	r2, #2
 800c18e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681a      	ldr	r2, [r3, #0]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	3304      	adds	r3, #4
 800c19a:	4619      	mov	r1, r3
 800c19c:	4610      	mov	r0, r2
 800c19e:	f000 fcdd 	bl	800cb5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2201      	movs	r2, #1
 800c1a6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2201      	movs	r2, #1
 800c1ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2201      	movs	r2, #1
 800c1be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2201      	movs	r2, #1
 800c1ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2201      	movs	r2, #1
 800c1f6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2201      	movs	r2, #1
 800c1fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c202:	2300      	movs	r3, #0
}
 800c204:	4618      	mov	r0, r3
 800c206:	3708      	adds	r7, #8
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b082      	sub	sp, #8
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d101      	bne.n	800c21e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c21a:	2301      	movs	r3, #1
 800c21c:	e049      	b.n	800c2b2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c224:	b2db      	uxtb	r3, r3
 800c226:	2b00      	cmp	r3, #0
 800c228:	d106      	bne.n	800c238 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2200      	movs	r2, #0
 800c22e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f000 f841 	bl	800c2ba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2202      	movs	r2, #2
 800c23c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681a      	ldr	r2, [r3, #0]
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	3304      	adds	r3, #4
 800c248:	4619      	mov	r1, r3
 800c24a:	4610      	mov	r0, r2
 800c24c:	f000 fc86 	bl	800cb5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2201      	movs	r2, #1
 800c254:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	2201      	movs	r2, #1
 800c25c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	2201      	movs	r2, #1
 800c264:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	2201      	movs	r2, #1
 800c26c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2201      	movs	r2, #1
 800c274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2201      	movs	r2, #1
 800c27c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2201      	movs	r2, #1
 800c284:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2201      	movs	r2, #1
 800c28c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2201      	movs	r2, #1
 800c294:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2201      	movs	r2, #1
 800c29c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2201      	movs	r2, #1
 800c2ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c2b0:	2300      	movs	r3, #0
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3708      	adds	r7, #8
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}

0800c2ba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c2ba:	b480      	push	{r7}
 800c2bc:	b083      	sub	sp, #12
 800c2be:	af00      	add	r7, sp, #0
 800c2c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c2c2:	bf00      	nop
 800c2c4:	370c      	adds	r7, #12
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2cc:	4770      	bx	lr

0800c2ce <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800c2ce:	b580      	push	{r7, lr}
 800c2d0:	b082      	sub	sp, #8
 800c2d2:	af00      	add	r7, sp, #0
 800c2d4:	6078      	str	r0, [r7, #4]
 800c2d6:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d101      	bne.n	800c2e2 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	e041      	b.n	800c366 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d106      	bne.n	800c2fc <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 f839 	bl	800c36e <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2202      	movs	r2, #2
 800c300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681a      	ldr	r2, [r3, #0]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	3304      	adds	r3, #4
 800c30c:	4619      	mov	r1, r3
 800c30e:	4610      	mov	r0, r2
 800c310:	f000 fc24 	bl	800cb5c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	681a      	ldr	r2, [r3, #0]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f022 0208 	bic.w	r2, r2, #8
 800c322:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	6819      	ldr	r1, [r3, #0]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	683a      	ldr	r2, [r7, #0]
 800c330:	430a      	orrs	r2, r1
 800c332:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2201      	movs	r2, #1
 800c338:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2201      	movs	r2, #1
 800c348:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2201      	movs	r2, #1
 800c350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2201      	movs	r2, #1
 800c358:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2201      	movs	r2, #1
 800c360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c364:	2300      	movs	r3, #0
}
 800c366:	4618      	mov	r0, r3
 800c368:	3708      	adds	r7, #8
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800c36e:	b480      	push	{r7}
 800c370:	b083      	sub	sp, #12
 800c372:	af00      	add	r7, sp, #0
 800c374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800c376:	bf00      	nop
 800c378:	370c      	adds	r7, #12
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr
	...

0800c384 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d101      	bne.n	800c398 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	e08f      	b.n	800c4b8 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d106      	bne.n	800c3b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c3ac:	6878      	ldr	r0, [r7, #4]
 800c3ae:	f7f6 fba9 	bl	8002b04 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2202      	movs	r2, #2
 800c3b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	6899      	ldr	r1, [r3, #8]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681a      	ldr	r2, [r3, #0]
 800c3c4:	4b3e      	ldr	r3, [pc, #248]	@ (800c4c0 <HAL_TIM_Encoder_Init+0x13c>)
 800c3c6:	400b      	ands	r3, r1
 800c3c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681a      	ldr	r2, [r3, #0]
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	3304      	adds	r3, #4
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	4610      	mov	r0, r2
 800c3d6:	f000 fbc1 	bl	800cb5c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	689b      	ldr	r3, [r3, #8]
 800c3e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	699b      	ldr	r3, [r3, #24]
 800c3e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	6a1b      	ldr	r3, [r3, #32]
 800c3f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	697a      	ldr	r2, [r7, #20]
 800c3f8:	4313      	orrs	r3, r2
 800c3fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c3fc:	693a      	ldr	r2, [r7, #16]
 800c3fe:	4b31      	ldr	r3, [pc, #196]	@ (800c4c4 <HAL_TIM_Encoder_Init+0x140>)
 800c400:	4013      	ands	r3, r2
 800c402:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	689a      	ldr	r2, [r3, #8]
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	699b      	ldr	r3, [r3, #24]
 800c40c:	021b      	lsls	r3, r3, #8
 800c40e:	4313      	orrs	r3, r2
 800c410:	693a      	ldr	r2, [r7, #16]
 800c412:	4313      	orrs	r3, r2
 800c414:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c416:	693a      	ldr	r2, [r7, #16]
 800c418:	4b2b      	ldr	r3, [pc, #172]	@ (800c4c8 <HAL_TIM_Encoder_Init+0x144>)
 800c41a:	4013      	ands	r3, r2
 800c41c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c41e:	693a      	ldr	r2, [r7, #16]
 800c420:	4b2a      	ldr	r3, [pc, #168]	@ (800c4cc <HAL_TIM_Encoder_Init+0x148>)
 800c422:	4013      	ands	r3, r2
 800c424:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	68da      	ldr	r2, [r3, #12]
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	69db      	ldr	r3, [r3, #28]
 800c42e:	021b      	lsls	r3, r3, #8
 800c430:	4313      	orrs	r3, r2
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	4313      	orrs	r3, r2
 800c436:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	691b      	ldr	r3, [r3, #16]
 800c43c:	011a      	lsls	r2, r3, #4
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	6a1b      	ldr	r3, [r3, #32]
 800c442:	031b      	lsls	r3, r3, #12
 800c444:	4313      	orrs	r3, r2
 800c446:	693a      	ldr	r2, [r7, #16]
 800c448:	4313      	orrs	r3, r2
 800c44a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800c452:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800c45a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	685a      	ldr	r2, [r3, #4]
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	695b      	ldr	r3, [r3, #20]
 800c464:	011b      	lsls	r3, r3, #4
 800c466:	4313      	orrs	r3, r2
 800c468:	68fa      	ldr	r2, [r7, #12]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	697a      	ldr	r2, [r7, #20]
 800c474:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	693a      	ldr	r2, [r7, #16]
 800c47c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	68fa      	ldr	r2, [r7, #12]
 800c484:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2201      	movs	r2, #1
 800c48a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2201      	movs	r2, #1
 800c492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	2201      	movs	r2, #1
 800c49a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	2201      	movs	r2, #1
 800c4aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2201      	movs	r2, #1
 800c4b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c4b6:	2300      	movs	r3, #0
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3718      	adds	r7, #24
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}
 800c4c0:	fffebff8 	.word	0xfffebff8
 800c4c4:	fffffcfc 	.word	0xfffffcfc
 800c4c8:	fffff3f3 	.word	0xfffff3f3
 800c4cc:	ffff0f0f 	.word	0xffff0f0f

0800c4d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	691b      	ldr	r3, [r3, #16]
 800c4e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	f003 0302 	and.w	r3, r3, #2
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d020      	beq.n	800c534 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	f003 0302 	and.w	r3, r3, #2
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d01b      	beq.n	800c534 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f06f 0202 	mvn.w	r2, #2
 800c504:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2201      	movs	r2, #1
 800c50a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	699b      	ldr	r3, [r3, #24]
 800c512:	f003 0303 	and.w	r3, r3, #3
 800c516:	2b00      	cmp	r3, #0
 800c518:	d003      	beq.n	800c522 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f000 fb00 	bl	800cb20 <HAL_TIM_IC_CaptureCallback>
 800c520:	e005      	b.n	800c52e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f000 faf2 	bl	800cb0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c528:	6878      	ldr	r0, [r7, #4]
 800c52a:	f000 fb03 	bl	800cb34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2200      	movs	r2, #0
 800c532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	f003 0304 	and.w	r3, r3, #4
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d020      	beq.n	800c580 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	f003 0304 	and.w	r3, r3, #4
 800c544:	2b00      	cmp	r3, #0
 800c546:	d01b      	beq.n	800c580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	f06f 0204 	mvn.w	r2, #4
 800c550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2202      	movs	r2, #2
 800c556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	699b      	ldr	r3, [r3, #24]
 800c55e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c562:	2b00      	cmp	r3, #0
 800c564:	d003      	beq.n	800c56e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c566:	6878      	ldr	r0, [r7, #4]
 800c568:	f000 fada 	bl	800cb20 <HAL_TIM_IC_CaptureCallback>
 800c56c:	e005      	b.n	800c57a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f000 facc 	bl	800cb0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f000 fadd 	bl	800cb34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	2200      	movs	r2, #0
 800c57e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	f003 0308 	and.w	r3, r3, #8
 800c586:	2b00      	cmp	r3, #0
 800c588:	d020      	beq.n	800c5cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	f003 0308 	and.w	r3, r3, #8
 800c590:	2b00      	cmp	r3, #0
 800c592:	d01b      	beq.n	800c5cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f06f 0208 	mvn.w	r2, #8
 800c59c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2204      	movs	r2, #4
 800c5a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	69db      	ldr	r3, [r3, #28]
 800c5aa:	f003 0303 	and.w	r3, r3, #3
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d003      	beq.n	800c5ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	f000 fab4 	bl	800cb20 <HAL_TIM_IC_CaptureCallback>
 800c5b8:	e005      	b.n	800c5c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f000 faa6 	bl	800cb0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f000 fab7 	bl	800cb34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	f003 0310 	and.w	r3, r3, #16
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d020      	beq.n	800c618 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f003 0310 	and.w	r3, r3, #16
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d01b      	beq.n	800c618 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f06f 0210 	mvn.w	r2, #16
 800c5e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2208      	movs	r2, #8
 800c5ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	69db      	ldr	r3, [r3, #28]
 800c5f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d003      	beq.n	800c606 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5fe:	6878      	ldr	r0, [r7, #4]
 800c600:	f000 fa8e 	bl	800cb20 <HAL_TIM_IC_CaptureCallback>
 800c604:	e005      	b.n	800c612 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f000 fa80 	bl	800cb0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c60c:	6878      	ldr	r0, [r7, #4]
 800c60e:	f000 fa91 	bl	800cb34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2200      	movs	r2, #0
 800c616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	f003 0301 	and.w	r3, r3, #1
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d00c      	beq.n	800c63c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	f003 0301 	and.w	r3, r3, #1
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d007      	beq.n	800c63c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	f06f 0201 	mvn.w	r2, #1
 800c634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 fa5e 	bl	800caf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c642:	2b00      	cmp	r3, #0
 800c644:	d104      	bne.n	800c650 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d00c      	beq.n	800c66a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c656:	2b00      	cmp	r3, #0
 800c658:	d007      	beq.n	800c66a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c664:	6878      	ldr	r0, [r7, #4]
 800c666:	f000 ffa3 	bl	800d5b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c670:	2b00      	cmp	r3, #0
 800c672:	d00c      	beq.n	800c68e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d007      	beq.n	800c68e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c686:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c688:	6878      	ldr	r0, [r7, #4]
 800c68a:	f000 ff9b 	bl	800d5c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c694:	2b00      	cmp	r3, #0
 800c696:	d00c      	beq.n	800c6b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d007      	beq.n	800c6b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c6aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f000 fa4b 	bl	800cb48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	f003 0320 	and.w	r3, r3, #32
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d00c      	beq.n	800c6d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f003 0320 	and.w	r3, r3, #32
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d007      	beq.n	800c6d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f06f 0220 	mvn.w	r2, #32
 800c6ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f000 ff63 	bl	800d59c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c6d6:	bf00      	nop
 800c6d8:	3710      	adds	r7, #16
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	bd80      	pop	{r7, pc}
	...

0800c6e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	60f8      	str	r0, [r7, #12]
 800c6e8:	60b9      	str	r1, [r7, #8]
 800c6ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	d101      	bne.n	800c6fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c6fa:	2302      	movs	r3, #2
 800c6fc:	e0ff      	b.n	800c8fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	2201      	movs	r2, #1
 800c702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2b14      	cmp	r3, #20
 800c70a:	f200 80f0 	bhi.w	800c8ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c70e:	a201      	add	r2, pc, #4	@ (adr r2, 800c714 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c714:	0800c769 	.word	0x0800c769
 800c718:	0800c8ef 	.word	0x0800c8ef
 800c71c:	0800c8ef 	.word	0x0800c8ef
 800c720:	0800c8ef 	.word	0x0800c8ef
 800c724:	0800c7a9 	.word	0x0800c7a9
 800c728:	0800c8ef 	.word	0x0800c8ef
 800c72c:	0800c8ef 	.word	0x0800c8ef
 800c730:	0800c8ef 	.word	0x0800c8ef
 800c734:	0800c7eb 	.word	0x0800c7eb
 800c738:	0800c8ef 	.word	0x0800c8ef
 800c73c:	0800c8ef 	.word	0x0800c8ef
 800c740:	0800c8ef 	.word	0x0800c8ef
 800c744:	0800c82b 	.word	0x0800c82b
 800c748:	0800c8ef 	.word	0x0800c8ef
 800c74c:	0800c8ef 	.word	0x0800c8ef
 800c750:	0800c8ef 	.word	0x0800c8ef
 800c754:	0800c86d 	.word	0x0800c86d
 800c758:	0800c8ef 	.word	0x0800c8ef
 800c75c:	0800c8ef 	.word	0x0800c8ef
 800c760:	0800c8ef 	.word	0x0800c8ef
 800c764:	0800c8ad 	.word	0x0800c8ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	68b9      	ldr	r1, [r7, #8]
 800c76e:	4618      	mov	r0, r3
 800c770:	f000 fa94 	bl	800cc9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	699a      	ldr	r2, [r3, #24]
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f042 0208 	orr.w	r2, r2, #8
 800c782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	699a      	ldr	r2, [r3, #24]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f022 0204 	bic.w	r2, r2, #4
 800c792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	6999      	ldr	r1, [r3, #24]
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	691a      	ldr	r2, [r3, #16]
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	430a      	orrs	r2, r1
 800c7a4:	619a      	str	r2, [r3, #24]
      break;
 800c7a6:	e0a5      	b.n	800c8f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	68b9      	ldr	r1, [r7, #8]
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f000 fb04 	bl	800cdbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	699a      	ldr	r2, [r3, #24]
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c7c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	699a      	ldr	r2, [r3, #24]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c7d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	6999      	ldr	r1, [r3, #24]
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	691b      	ldr	r3, [r3, #16]
 800c7de:	021a      	lsls	r2, r3, #8
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	430a      	orrs	r2, r1
 800c7e6:	619a      	str	r2, [r3, #24]
      break;
 800c7e8:	e084      	b.n	800c8f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	68b9      	ldr	r1, [r7, #8]
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f000 fb6d 	bl	800ced0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	69da      	ldr	r2, [r3, #28]
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f042 0208 	orr.w	r2, r2, #8
 800c804:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	69da      	ldr	r2, [r3, #28]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f022 0204 	bic.w	r2, r2, #4
 800c814:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	69d9      	ldr	r1, [r3, #28]
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	691a      	ldr	r2, [r3, #16]
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	430a      	orrs	r2, r1
 800c826:	61da      	str	r2, [r3, #28]
      break;
 800c828:	e064      	b.n	800c8f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	68b9      	ldr	r1, [r7, #8]
 800c830:	4618      	mov	r0, r3
 800c832:	f000 fbd5 	bl	800cfe0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	69da      	ldr	r2, [r3, #28]
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	69da      	ldr	r2, [r3, #28]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	69d9      	ldr	r1, [r3, #28]
 800c85c:	68bb      	ldr	r3, [r7, #8]
 800c85e:	691b      	ldr	r3, [r3, #16]
 800c860:	021a      	lsls	r2, r3, #8
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	430a      	orrs	r2, r1
 800c868:	61da      	str	r2, [r3, #28]
      break;
 800c86a:	e043      	b.n	800c8f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	68b9      	ldr	r1, [r7, #8]
 800c872:	4618      	mov	r0, r3
 800c874:	f000 fc1e 	bl	800d0b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f042 0208 	orr.w	r2, r2, #8
 800c886:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	f022 0204 	bic.w	r2, r2, #4
 800c896:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	691a      	ldr	r2, [r3, #16]
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	430a      	orrs	r2, r1
 800c8a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c8aa:	e023      	b.n	800c8f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	68b9      	ldr	r1, [r7, #8]
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f000 fc62 	bl	800d17c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c8c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c8d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	691b      	ldr	r3, [r3, #16]
 800c8e2:	021a      	lsls	r2, r3, #8
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	430a      	orrs	r2, r1
 800c8ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c8ec:	e002      	b.n	800c8f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	75fb      	strb	r3, [r7, #23]
      break;
 800c8f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c8fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3718      	adds	r7, #24
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}
 800c906:	bf00      	nop

0800c908 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
 800c910:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c912:	2300      	movs	r3, #0
 800c914:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c91c:	2b01      	cmp	r3, #1
 800c91e:	d101      	bne.n	800c924 <HAL_TIM_ConfigClockSource+0x1c>
 800c920:	2302      	movs	r3, #2
 800c922:	e0dc      	b.n	800cade <HAL_TIM_ConfigClockSource+0x1d6>
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2201      	movs	r2, #1
 800c928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2202      	movs	r2, #2
 800c930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	689b      	ldr	r3, [r3, #8]
 800c93a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c93c:	68ba      	ldr	r2, [r7, #8]
 800c93e:	4b6a      	ldr	r3, [pc, #424]	@ (800cae8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c940:	4013      	ands	r3, r2
 800c942:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c94a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	68ba      	ldr	r2, [r7, #8]
 800c952:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a64      	ldr	r2, [pc, #400]	@ (800caec <HAL_TIM_ConfigClockSource+0x1e4>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	f000 80a9 	beq.w	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c960:	4a62      	ldr	r2, [pc, #392]	@ (800caec <HAL_TIM_ConfigClockSource+0x1e4>)
 800c962:	4293      	cmp	r3, r2
 800c964:	f200 80ae 	bhi.w	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c968:	4a61      	ldr	r2, [pc, #388]	@ (800caf0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	f000 80a1 	beq.w	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c970:	4a5f      	ldr	r2, [pc, #380]	@ (800caf0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c972:	4293      	cmp	r3, r2
 800c974:	f200 80a6 	bhi.w	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c978:	4a5e      	ldr	r2, [pc, #376]	@ (800caf4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c97a:	4293      	cmp	r3, r2
 800c97c:	f000 8099 	beq.w	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c980:	4a5c      	ldr	r2, [pc, #368]	@ (800caf4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c982:	4293      	cmp	r3, r2
 800c984:	f200 809e 	bhi.w	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c988:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c98c:	f000 8091 	beq.w	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c990:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c994:	f200 8096 	bhi.w	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c998:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c99c:	f000 8089 	beq.w	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c9a4:	f200 808e 	bhi.w	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c9ac:	d03e      	beq.n	800ca2c <HAL_TIM_ConfigClockSource+0x124>
 800c9ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c9b2:	f200 8087 	bhi.w	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c9ba:	f000 8086 	beq.w	800caca <HAL_TIM_ConfigClockSource+0x1c2>
 800c9be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c9c2:	d87f      	bhi.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9c4:	2b70      	cmp	r3, #112	@ 0x70
 800c9c6:	d01a      	beq.n	800c9fe <HAL_TIM_ConfigClockSource+0xf6>
 800c9c8:	2b70      	cmp	r3, #112	@ 0x70
 800c9ca:	d87b      	bhi.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9cc:	2b60      	cmp	r3, #96	@ 0x60
 800c9ce:	d050      	beq.n	800ca72 <HAL_TIM_ConfigClockSource+0x16a>
 800c9d0:	2b60      	cmp	r3, #96	@ 0x60
 800c9d2:	d877      	bhi.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9d4:	2b50      	cmp	r3, #80	@ 0x50
 800c9d6:	d03c      	beq.n	800ca52 <HAL_TIM_ConfigClockSource+0x14a>
 800c9d8:	2b50      	cmp	r3, #80	@ 0x50
 800c9da:	d873      	bhi.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9dc:	2b40      	cmp	r3, #64	@ 0x40
 800c9de:	d058      	beq.n	800ca92 <HAL_TIM_ConfigClockSource+0x18a>
 800c9e0:	2b40      	cmp	r3, #64	@ 0x40
 800c9e2:	d86f      	bhi.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9e4:	2b30      	cmp	r3, #48	@ 0x30
 800c9e6:	d064      	beq.n	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9e8:	2b30      	cmp	r3, #48	@ 0x30
 800c9ea:	d86b      	bhi.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9ec:	2b20      	cmp	r3, #32
 800c9ee:	d060      	beq.n	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9f0:	2b20      	cmp	r3, #32
 800c9f2:	d867      	bhi.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d05c      	beq.n	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9f8:	2b10      	cmp	r3, #16
 800c9fa:	d05a      	beq.n	800cab2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9fc:	e062      	b.n	800cac4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ca0e:	f000 fc99 	bl	800d344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	689b      	ldr	r3, [r3, #8]
 800ca18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ca20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	68ba      	ldr	r2, [r7, #8]
 800ca28:	609a      	str	r2, [r3, #8]
      break;
 800ca2a:	e04f      	b.n	800cacc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ca3c:	f000 fc82 	bl	800d344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	689a      	ldr	r2, [r3, #8]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ca4e:	609a      	str	r2, [r3, #8]
      break;
 800ca50:	e03c      	b.n	800cacc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ca56:	683b      	ldr	r3, [r7, #0]
 800ca58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca5e:	461a      	mov	r2, r3
 800ca60:	f000 fbf2 	bl	800d248 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	2150      	movs	r1, #80	@ 0x50
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f000 fc4c 	bl	800d308 <TIM_ITRx_SetConfig>
      break;
 800ca70:	e02c      	b.n	800cacc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ca7e:	461a      	mov	r2, r3
 800ca80:	f000 fc11 	bl	800d2a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	2160      	movs	r1, #96	@ 0x60
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f000 fc3c 	bl	800d308 <TIM_ITRx_SetConfig>
      break;
 800ca90:	e01c      	b.n	800cacc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca9e:	461a      	mov	r2, r3
 800caa0:	f000 fbd2 	bl	800d248 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	2140      	movs	r1, #64	@ 0x40
 800caaa:	4618      	mov	r0, r3
 800caac:	f000 fc2c 	bl	800d308 <TIM_ITRx_SetConfig>
      break;
 800cab0:	e00c      	b.n	800cacc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681a      	ldr	r2, [r3, #0]
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4619      	mov	r1, r3
 800cabc:	4610      	mov	r0, r2
 800cabe:	f000 fc23 	bl	800d308 <TIM_ITRx_SetConfig>
      break;
 800cac2:	e003      	b.n	800cacc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800cac4:	2301      	movs	r3, #1
 800cac6:	73fb      	strb	r3, [r7, #15]
      break;
 800cac8:	e000      	b.n	800cacc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800caca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2201      	movs	r2, #1
 800cad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2200      	movs	r2, #0
 800cad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cadc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cade:	4618      	mov	r0, r3
 800cae0:	3710      	adds	r7, #16
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}
 800cae6:	bf00      	nop
 800cae8:	ffceff88 	.word	0xffceff88
 800caec:	00100040 	.word	0x00100040
 800caf0:	00100030 	.word	0x00100030
 800caf4:	00100020 	.word	0x00100020

0800caf8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800caf8:	b480      	push	{r7}
 800cafa:	b083      	sub	sp, #12
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cb00:	bf00      	nop
 800cb02:	370c      	adds	r7, #12
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr

0800cb0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	b083      	sub	sp, #12
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cb14:	bf00      	nop
 800cb16:	370c      	adds	r7, #12
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1e:	4770      	bx	lr

0800cb20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b083      	sub	sp, #12
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cb28:	bf00      	nop
 800cb2a:	370c      	adds	r7, #12
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb32:	4770      	bx	lr

0800cb34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cb3c:	bf00      	nop
 800cb3e:	370c      	adds	r7, #12
 800cb40:	46bd      	mov	sp, r7
 800cb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb46:	4770      	bx	lr

0800cb48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cb48:	b480      	push	{r7}
 800cb4a:	b083      	sub	sp, #12
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cb50:	bf00      	nop
 800cb52:	370c      	adds	r7, #12
 800cb54:	46bd      	mov	sp, r7
 800cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5a:	4770      	bx	lr

0800cb5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b085      	sub	sp, #20
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	4a43      	ldr	r2, [pc, #268]	@ (800cc7c <TIM_Base_SetConfig+0x120>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d013      	beq.n	800cb9c <TIM_Base_SetConfig+0x40>
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb7a:	d00f      	beq.n	800cb9c <TIM_Base_SetConfig+0x40>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	4a40      	ldr	r2, [pc, #256]	@ (800cc80 <TIM_Base_SetConfig+0x124>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d00b      	beq.n	800cb9c <TIM_Base_SetConfig+0x40>
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	4a3f      	ldr	r2, [pc, #252]	@ (800cc84 <TIM_Base_SetConfig+0x128>)
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d007      	beq.n	800cb9c <TIM_Base_SetConfig+0x40>
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	4a3e      	ldr	r2, [pc, #248]	@ (800cc88 <TIM_Base_SetConfig+0x12c>)
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d003      	beq.n	800cb9c <TIM_Base_SetConfig+0x40>
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	4a3d      	ldr	r2, [pc, #244]	@ (800cc8c <TIM_Base_SetConfig+0x130>)
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d108      	bne.n	800cbae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	68fa      	ldr	r2, [r7, #12]
 800cbaa:	4313      	orrs	r3, r2
 800cbac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	4a32      	ldr	r2, [pc, #200]	@ (800cc7c <TIM_Base_SetConfig+0x120>)
 800cbb2:	4293      	cmp	r3, r2
 800cbb4:	d01f      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbbc:	d01b      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	4a2f      	ldr	r2, [pc, #188]	@ (800cc80 <TIM_Base_SetConfig+0x124>)
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d017      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	4a2e      	ldr	r2, [pc, #184]	@ (800cc84 <TIM_Base_SetConfig+0x128>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d013      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	4a2d      	ldr	r2, [pc, #180]	@ (800cc88 <TIM_Base_SetConfig+0x12c>)
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	d00f      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	4a2c      	ldr	r2, [pc, #176]	@ (800cc8c <TIM_Base_SetConfig+0x130>)
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d00b      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	4a2b      	ldr	r2, [pc, #172]	@ (800cc90 <TIM_Base_SetConfig+0x134>)
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d007      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	4a2a      	ldr	r2, [pc, #168]	@ (800cc94 <TIM_Base_SetConfig+0x138>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d003      	beq.n	800cbf6 <TIM_Base_SetConfig+0x9a>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	4a29      	ldr	r2, [pc, #164]	@ (800cc98 <TIM_Base_SetConfig+0x13c>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d108      	bne.n	800cc08 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cbfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	68db      	ldr	r3, [r3, #12]
 800cc02:	68fa      	ldr	r2, [r7, #12]
 800cc04:	4313      	orrs	r3, r2
 800cc06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	695b      	ldr	r3, [r3, #20]
 800cc12:	4313      	orrs	r3, r2
 800cc14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	689a      	ldr	r2, [r3, #8]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	681a      	ldr	r2, [r3, #0]
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4a14      	ldr	r2, [pc, #80]	@ (800cc7c <TIM_Base_SetConfig+0x120>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d00f      	beq.n	800cc4e <TIM_Base_SetConfig+0xf2>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	4a16      	ldr	r2, [pc, #88]	@ (800cc8c <TIM_Base_SetConfig+0x130>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d00b      	beq.n	800cc4e <TIM_Base_SetConfig+0xf2>
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	4a15      	ldr	r2, [pc, #84]	@ (800cc90 <TIM_Base_SetConfig+0x134>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	d007      	beq.n	800cc4e <TIM_Base_SetConfig+0xf2>
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	4a14      	ldr	r2, [pc, #80]	@ (800cc94 <TIM_Base_SetConfig+0x138>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d003      	beq.n	800cc4e <TIM_Base_SetConfig+0xf2>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	4a13      	ldr	r2, [pc, #76]	@ (800cc98 <TIM_Base_SetConfig+0x13c>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d103      	bne.n	800cc56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	691a      	ldr	r2, [r3, #16]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f043 0204 	orr.w	r2, r3, #4
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	2201      	movs	r2, #1
 800cc66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	68fa      	ldr	r2, [r7, #12]
 800cc6c:	601a      	str	r2, [r3, #0]
}
 800cc6e:	bf00      	nop
 800cc70:	3714      	adds	r7, #20
 800cc72:	46bd      	mov	sp, r7
 800cc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc78:	4770      	bx	lr
 800cc7a:	bf00      	nop
 800cc7c:	40010000 	.word	0x40010000
 800cc80:	40000400 	.word	0x40000400
 800cc84:	40000800 	.word	0x40000800
 800cc88:	40000c00 	.word	0x40000c00
 800cc8c:	40010400 	.word	0x40010400
 800cc90:	40014000 	.word	0x40014000
 800cc94:	40014400 	.word	0x40014400
 800cc98:	40014800 	.word	0x40014800

0800cc9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cc9c:	b480      	push	{r7}
 800cc9e:	b087      	sub	sp, #28
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6a1b      	ldr	r3, [r3, #32]
 800ccaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	6a1b      	ldr	r3, [r3, #32]
 800ccb0:	f023 0201 	bic.w	r2, r3, #1
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	685b      	ldr	r3, [r3, #4]
 800ccbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	699b      	ldr	r3, [r3, #24]
 800ccc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ccc4:	68fa      	ldr	r2, [r7, #12]
 800ccc6:	4b37      	ldr	r3, [pc, #220]	@ (800cda4 <TIM_OC1_SetConfig+0x108>)
 800ccc8:	4013      	ands	r3, r2
 800ccca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	f023 0303 	bic.w	r3, r3, #3
 800ccd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	68fa      	ldr	r2, [r7, #12]
 800ccda:	4313      	orrs	r3, r2
 800ccdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ccde:	697b      	ldr	r3, [r7, #20]
 800cce0:	f023 0302 	bic.w	r3, r3, #2
 800cce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	689b      	ldr	r3, [r3, #8]
 800ccea:	697a      	ldr	r2, [r7, #20]
 800ccec:	4313      	orrs	r3, r2
 800ccee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	4a2d      	ldr	r2, [pc, #180]	@ (800cda8 <TIM_OC1_SetConfig+0x10c>)
 800ccf4:	4293      	cmp	r3, r2
 800ccf6:	d00f      	beq.n	800cd18 <TIM_OC1_SetConfig+0x7c>
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	4a2c      	ldr	r2, [pc, #176]	@ (800cdac <TIM_OC1_SetConfig+0x110>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d00b      	beq.n	800cd18 <TIM_OC1_SetConfig+0x7c>
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	4a2b      	ldr	r2, [pc, #172]	@ (800cdb0 <TIM_OC1_SetConfig+0x114>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d007      	beq.n	800cd18 <TIM_OC1_SetConfig+0x7c>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	4a2a      	ldr	r2, [pc, #168]	@ (800cdb4 <TIM_OC1_SetConfig+0x118>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d003      	beq.n	800cd18 <TIM_OC1_SetConfig+0x7c>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	4a29      	ldr	r2, [pc, #164]	@ (800cdb8 <TIM_OC1_SetConfig+0x11c>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d10c      	bne.n	800cd32 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	f023 0308 	bic.w	r3, r3, #8
 800cd1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	68db      	ldr	r3, [r3, #12]
 800cd24:	697a      	ldr	r2, [r7, #20]
 800cd26:	4313      	orrs	r3, r2
 800cd28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	f023 0304 	bic.w	r3, r3, #4
 800cd30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	4a1c      	ldr	r2, [pc, #112]	@ (800cda8 <TIM_OC1_SetConfig+0x10c>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d00f      	beq.n	800cd5a <TIM_OC1_SetConfig+0xbe>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	4a1b      	ldr	r2, [pc, #108]	@ (800cdac <TIM_OC1_SetConfig+0x110>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d00b      	beq.n	800cd5a <TIM_OC1_SetConfig+0xbe>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	4a1a      	ldr	r2, [pc, #104]	@ (800cdb0 <TIM_OC1_SetConfig+0x114>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d007      	beq.n	800cd5a <TIM_OC1_SetConfig+0xbe>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4a19      	ldr	r2, [pc, #100]	@ (800cdb4 <TIM_OC1_SetConfig+0x118>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d003      	beq.n	800cd5a <TIM_OC1_SetConfig+0xbe>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	4a18      	ldr	r2, [pc, #96]	@ (800cdb8 <TIM_OC1_SetConfig+0x11c>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d111      	bne.n	800cd7e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cd62:	693b      	ldr	r3, [r7, #16]
 800cd64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cd68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	695b      	ldr	r3, [r3, #20]
 800cd6e:	693a      	ldr	r2, [r7, #16]
 800cd70:	4313      	orrs	r3, r2
 800cd72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	699b      	ldr	r3, [r3, #24]
 800cd78:	693a      	ldr	r2, [r7, #16]
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	693a      	ldr	r2, [r7, #16]
 800cd82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	68fa      	ldr	r2, [r7, #12]
 800cd88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	685a      	ldr	r2, [r3, #4]
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	697a      	ldr	r2, [r7, #20]
 800cd96:	621a      	str	r2, [r3, #32]
}
 800cd98:	bf00      	nop
 800cd9a:	371c      	adds	r7, #28
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr
 800cda4:	fffeff8f 	.word	0xfffeff8f
 800cda8:	40010000 	.word	0x40010000
 800cdac:	40010400 	.word	0x40010400
 800cdb0:	40014000 	.word	0x40014000
 800cdb4:	40014400 	.word	0x40014400
 800cdb8:	40014800 	.word	0x40014800

0800cdbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cdbc:	b480      	push	{r7}
 800cdbe:	b087      	sub	sp, #28
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
 800cdc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6a1b      	ldr	r3, [r3, #32]
 800cdca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	6a1b      	ldr	r3, [r3, #32]
 800cdd0:	f023 0210 	bic.w	r2, r3, #16
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	685b      	ldr	r3, [r3, #4]
 800cddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	699b      	ldr	r3, [r3, #24]
 800cde2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cde4:	68fa      	ldr	r2, [r7, #12]
 800cde6:	4b34      	ldr	r3, [pc, #208]	@ (800ceb8 <TIM_OC2_SetConfig+0xfc>)
 800cde8:	4013      	ands	r3, r2
 800cdea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cdf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	021b      	lsls	r3, r3, #8
 800cdfa:	68fa      	ldr	r2, [r7, #12]
 800cdfc:	4313      	orrs	r3, r2
 800cdfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	f023 0320 	bic.w	r3, r3, #32
 800ce06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	689b      	ldr	r3, [r3, #8]
 800ce0c:	011b      	lsls	r3, r3, #4
 800ce0e:	697a      	ldr	r2, [r7, #20]
 800ce10:	4313      	orrs	r3, r2
 800ce12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	4a29      	ldr	r2, [pc, #164]	@ (800cebc <TIM_OC2_SetConfig+0x100>)
 800ce18:	4293      	cmp	r3, r2
 800ce1a:	d003      	beq.n	800ce24 <TIM_OC2_SetConfig+0x68>
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	4a28      	ldr	r2, [pc, #160]	@ (800cec0 <TIM_OC2_SetConfig+0x104>)
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d10d      	bne.n	800ce40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	68db      	ldr	r3, [r3, #12]
 800ce30:	011b      	lsls	r3, r3, #4
 800ce32:	697a      	ldr	r2, [r7, #20]
 800ce34:	4313      	orrs	r3, r2
 800ce36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	4a1e      	ldr	r2, [pc, #120]	@ (800cebc <TIM_OC2_SetConfig+0x100>)
 800ce44:	4293      	cmp	r3, r2
 800ce46:	d00f      	beq.n	800ce68 <TIM_OC2_SetConfig+0xac>
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	4a1d      	ldr	r2, [pc, #116]	@ (800cec0 <TIM_OC2_SetConfig+0x104>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d00b      	beq.n	800ce68 <TIM_OC2_SetConfig+0xac>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4a1c      	ldr	r2, [pc, #112]	@ (800cec4 <TIM_OC2_SetConfig+0x108>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d007      	beq.n	800ce68 <TIM_OC2_SetConfig+0xac>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	4a1b      	ldr	r2, [pc, #108]	@ (800cec8 <TIM_OC2_SetConfig+0x10c>)
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	d003      	beq.n	800ce68 <TIM_OC2_SetConfig+0xac>
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	4a1a      	ldr	r2, [pc, #104]	@ (800cecc <TIM_OC2_SetConfig+0x110>)
 800ce64:	4293      	cmp	r3, r2
 800ce66:	d113      	bne.n	800ce90 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ce6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ce76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	695b      	ldr	r3, [r3, #20]
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	693a      	ldr	r2, [r7, #16]
 800ce80:	4313      	orrs	r3, r2
 800ce82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	699b      	ldr	r3, [r3, #24]
 800ce88:	009b      	lsls	r3, r3, #2
 800ce8a:	693a      	ldr	r2, [r7, #16]
 800ce8c:	4313      	orrs	r3, r2
 800ce8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	693a      	ldr	r2, [r7, #16]
 800ce94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	68fa      	ldr	r2, [r7, #12]
 800ce9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	685a      	ldr	r2, [r3, #4]
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	697a      	ldr	r2, [r7, #20]
 800cea8:	621a      	str	r2, [r3, #32]
}
 800ceaa:	bf00      	nop
 800ceac:	371c      	adds	r7, #28
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb4:	4770      	bx	lr
 800ceb6:	bf00      	nop
 800ceb8:	feff8fff 	.word	0xfeff8fff
 800cebc:	40010000 	.word	0x40010000
 800cec0:	40010400 	.word	0x40010400
 800cec4:	40014000 	.word	0x40014000
 800cec8:	40014400 	.word	0x40014400
 800cecc:	40014800 	.word	0x40014800

0800ced0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ced0:	b480      	push	{r7}
 800ced2:	b087      	sub	sp, #28
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
 800ced8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6a1b      	ldr	r3, [r3, #32]
 800cede:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	6a1b      	ldr	r3, [r3, #32]
 800cee4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	685b      	ldr	r3, [r3, #4]
 800cef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	69db      	ldr	r3, [r3, #28]
 800cef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cef8:	68fa      	ldr	r2, [r7, #12]
 800cefa:	4b33      	ldr	r3, [pc, #204]	@ (800cfc8 <TIM_OC3_SetConfig+0xf8>)
 800cefc:	4013      	ands	r3, r2
 800cefe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	f023 0303 	bic.w	r3, r3, #3
 800cf06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf08:	683b      	ldr	r3, [r7, #0]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	68fa      	ldr	r2, [r7, #12]
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cf18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cf1a:	683b      	ldr	r3, [r7, #0]
 800cf1c:	689b      	ldr	r3, [r3, #8]
 800cf1e:	021b      	lsls	r3, r3, #8
 800cf20:	697a      	ldr	r2, [r7, #20]
 800cf22:	4313      	orrs	r3, r2
 800cf24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	4a28      	ldr	r2, [pc, #160]	@ (800cfcc <TIM_OC3_SetConfig+0xfc>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d003      	beq.n	800cf36 <TIM_OC3_SetConfig+0x66>
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	4a27      	ldr	r2, [pc, #156]	@ (800cfd0 <TIM_OC3_SetConfig+0x100>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d10d      	bne.n	800cf52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cf36:	697b      	ldr	r3, [r7, #20]
 800cf38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cf3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	68db      	ldr	r3, [r3, #12]
 800cf42:	021b      	lsls	r3, r3, #8
 800cf44:	697a      	ldr	r2, [r7, #20]
 800cf46:	4313      	orrs	r3, r2
 800cf48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cf4a:	697b      	ldr	r3, [r7, #20]
 800cf4c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cf50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	4a1d      	ldr	r2, [pc, #116]	@ (800cfcc <TIM_OC3_SetConfig+0xfc>)
 800cf56:	4293      	cmp	r3, r2
 800cf58:	d00f      	beq.n	800cf7a <TIM_OC3_SetConfig+0xaa>
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	4a1c      	ldr	r2, [pc, #112]	@ (800cfd0 <TIM_OC3_SetConfig+0x100>)
 800cf5e:	4293      	cmp	r3, r2
 800cf60:	d00b      	beq.n	800cf7a <TIM_OC3_SetConfig+0xaa>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	4a1b      	ldr	r2, [pc, #108]	@ (800cfd4 <TIM_OC3_SetConfig+0x104>)
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d007      	beq.n	800cf7a <TIM_OC3_SetConfig+0xaa>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	4a1a      	ldr	r2, [pc, #104]	@ (800cfd8 <TIM_OC3_SetConfig+0x108>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d003      	beq.n	800cf7a <TIM_OC3_SetConfig+0xaa>
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	4a19      	ldr	r2, [pc, #100]	@ (800cfdc <TIM_OC3_SetConfig+0x10c>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d113      	bne.n	800cfa2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cf7a:	693b      	ldr	r3, [r7, #16]
 800cf7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cf88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	695b      	ldr	r3, [r3, #20]
 800cf8e:	011b      	lsls	r3, r3, #4
 800cf90:	693a      	ldr	r2, [r7, #16]
 800cf92:	4313      	orrs	r3, r2
 800cf94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	699b      	ldr	r3, [r3, #24]
 800cf9a:	011b      	lsls	r3, r3, #4
 800cf9c:	693a      	ldr	r2, [r7, #16]
 800cf9e:	4313      	orrs	r3, r2
 800cfa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	693a      	ldr	r2, [r7, #16]
 800cfa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	68fa      	ldr	r2, [r7, #12]
 800cfac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cfae:	683b      	ldr	r3, [r7, #0]
 800cfb0:	685a      	ldr	r2, [r3, #4]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	697a      	ldr	r2, [r7, #20]
 800cfba:	621a      	str	r2, [r3, #32]
}
 800cfbc:	bf00      	nop
 800cfbe:	371c      	adds	r7, #28
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr
 800cfc8:	fffeff8f 	.word	0xfffeff8f
 800cfcc:	40010000 	.word	0x40010000
 800cfd0:	40010400 	.word	0x40010400
 800cfd4:	40014000 	.word	0x40014000
 800cfd8:	40014400 	.word	0x40014400
 800cfdc:	40014800 	.word	0x40014800

0800cfe0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b087      	sub	sp, #28
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
 800cfe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6a1b      	ldr	r3, [r3, #32]
 800cfee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	6a1b      	ldr	r3, [r3, #32]
 800cff4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	685b      	ldr	r3, [r3, #4]
 800d000:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	69db      	ldr	r3, [r3, #28]
 800d006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d008:	68fa      	ldr	r2, [r7, #12]
 800d00a:	4b24      	ldr	r3, [pc, #144]	@ (800d09c <TIM_OC4_SetConfig+0xbc>)
 800d00c:	4013      	ands	r3, r2
 800d00e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	021b      	lsls	r3, r3, #8
 800d01e:	68fa      	ldr	r2, [r7, #12]
 800d020:	4313      	orrs	r3, r2
 800d022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d024:	693b      	ldr	r3, [r7, #16]
 800d026:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d02a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	689b      	ldr	r3, [r3, #8]
 800d030:	031b      	lsls	r3, r3, #12
 800d032:	693a      	ldr	r2, [r7, #16]
 800d034:	4313      	orrs	r3, r2
 800d036:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	4a19      	ldr	r2, [pc, #100]	@ (800d0a0 <TIM_OC4_SetConfig+0xc0>)
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d00f      	beq.n	800d060 <TIM_OC4_SetConfig+0x80>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	4a18      	ldr	r2, [pc, #96]	@ (800d0a4 <TIM_OC4_SetConfig+0xc4>)
 800d044:	4293      	cmp	r3, r2
 800d046:	d00b      	beq.n	800d060 <TIM_OC4_SetConfig+0x80>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	4a17      	ldr	r2, [pc, #92]	@ (800d0a8 <TIM_OC4_SetConfig+0xc8>)
 800d04c:	4293      	cmp	r3, r2
 800d04e:	d007      	beq.n	800d060 <TIM_OC4_SetConfig+0x80>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	4a16      	ldr	r2, [pc, #88]	@ (800d0ac <TIM_OC4_SetConfig+0xcc>)
 800d054:	4293      	cmp	r3, r2
 800d056:	d003      	beq.n	800d060 <TIM_OC4_SetConfig+0x80>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	4a15      	ldr	r2, [pc, #84]	@ (800d0b0 <TIM_OC4_SetConfig+0xd0>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	d109      	bne.n	800d074 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d060:	697b      	ldr	r3, [r7, #20]
 800d062:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d066:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	695b      	ldr	r3, [r3, #20]
 800d06c:	019b      	lsls	r3, r3, #6
 800d06e:	697a      	ldr	r2, [r7, #20]
 800d070:	4313      	orrs	r3, r2
 800d072:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	697a      	ldr	r2, [r7, #20]
 800d078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	68fa      	ldr	r2, [r7, #12]
 800d07e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	685a      	ldr	r2, [r3, #4]
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	693a      	ldr	r2, [r7, #16]
 800d08c:	621a      	str	r2, [r3, #32]
}
 800d08e:	bf00      	nop
 800d090:	371c      	adds	r7, #28
 800d092:	46bd      	mov	sp, r7
 800d094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d098:	4770      	bx	lr
 800d09a:	bf00      	nop
 800d09c:	feff8fff 	.word	0xfeff8fff
 800d0a0:	40010000 	.word	0x40010000
 800d0a4:	40010400 	.word	0x40010400
 800d0a8:	40014000 	.word	0x40014000
 800d0ac:	40014400 	.word	0x40014400
 800d0b0:	40014800 	.word	0x40014800

0800d0b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d0b4:	b480      	push	{r7}
 800d0b6:	b087      	sub	sp, #28
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
 800d0bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	6a1b      	ldr	r3, [r3, #32]
 800d0c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	6a1b      	ldr	r3, [r3, #32]
 800d0c8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	685b      	ldr	r3, [r3, #4]
 800d0d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d0dc:	68fa      	ldr	r2, [r7, #12]
 800d0de:	4b21      	ldr	r3, [pc, #132]	@ (800d164 <TIM_OC5_SetConfig+0xb0>)
 800d0e0:	4013      	ands	r3, r2
 800d0e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	68fa      	ldr	r2, [r7, #12]
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d0ee:	693b      	ldr	r3, [r7, #16]
 800d0f0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d0f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	689b      	ldr	r3, [r3, #8]
 800d0fa:	041b      	lsls	r3, r3, #16
 800d0fc:	693a      	ldr	r2, [r7, #16]
 800d0fe:	4313      	orrs	r3, r2
 800d100:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	4a18      	ldr	r2, [pc, #96]	@ (800d168 <TIM_OC5_SetConfig+0xb4>)
 800d106:	4293      	cmp	r3, r2
 800d108:	d00f      	beq.n	800d12a <TIM_OC5_SetConfig+0x76>
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	4a17      	ldr	r2, [pc, #92]	@ (800d16c <TIM_OC5_SetConfig+0xb8>)
 800d10e:	4293      	cmp	r3, r2
 800d110:	d00b      	beq.n	800d12a <TIM_OC5_SetConfig+0x76>
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	4a16      	ldr	r2, [pc, #88]	@ (800d170 <TIM_OC5_SetConfig+0xbc>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d007      	beq.n	800d12a <TIM_OC5_SetConfig+0x76>
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	4a15      	ldr	r2, [pc, #84]	@ (800d174 <TIM_OC5_SetConfig+0xc0>)
 800d11e:	4293      	cmp	r3, r2
 800d120:	d003      	beq.n	800d12a <TIM_OC5_SetConfig+0x76>
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	4a14      	ldr	r2, [pc, #80]	@ (800d178 <TIM_OC5_SetConfig+0xc4>)
 800d126:	4293      	cmp	r3, r2
 800d128:	d109      	bne.n	800d13e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d130:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	695b      	ldr	r3, [r3, #20]
 800d136:	021b      	lsls	r3, r3, #8
 800d138:	697a      	ldr	r2, [r7, #20]
 800d13a:	4313      	orrs	r3, r2
 800d13c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	697a      	ldr	r2, [r7, #20]
 800d142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	68fa      	ldr	r2, [r7, #12]
 800d148:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	685a      	ldr	r2, [r3, #4]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	693a      	ldr	r2, [r7, #16]
 800d156:	621a      	str	r2, [r3, #32]
}
 800d158:	bf00      	nop
 800d15a:	371c      	adds	r7, #28
 800d15c:	46bd      	mov	sp, r7
 800d15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d162:	4770      	bx	lr
 800d164:	fffeff8f 	.word	0xfffeff8f
 800d168:	40010000 	.word	0x40010000
 800d16c:	40010400 	.word	0x40010400
 800d170:	40014000 	.word	0x40014000
 800d174:	40014400 	.word	0x40014400
 800d178:	40014800 	.word	0x40014800

0800d17c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d17c:	b480      	push	{r7}
 800d17e:	b087      	sub	sp, #28
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6a1b      	ldr	r3, [r3, #32]
 800d18a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	6a1b      	ldr	r3, [r3, #32]
 800d190:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	685b      	ldr	r3, [r3, #4]
 800d19c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d1a4:	68fa      	ldr	r2, [r7, #12]
 800d1a6:	4b22      	ldr	r3, [pc, #136]	@ (800d230 <TIM_OC6_SetConfig+0xb4>)
 800d1a8:	4013      	ands	r3, r2
 800d1aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d1ac:	683b      	ldr	r3, [r7, #0]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	021b      	lsls	r3, r3, #8
 800d1b2:	68fa      	ldr	r2, [r7, #12]
 800d1b4:	4313      	orrs	r3, r2
 800d1b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d1be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	689b      	ldr	r3, [r3, #8]
 800d1c4:	051b      	lsls	r3, r3, #20
 800d1c6:	693a      	ldr	r2, [r7, #16]
 800d1c8:	4313      	orrs	r3, r2
 800d1ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	4a19      	ldr	r2, [pc, #100]	@ (800d234 <TIM_OC6_SetConfig+0xb8>)
 800d1d0:	4293      	cmp	r3, r2
 800d1d2:	d00f      	beq.n	800d1f4 <TIM_OC6_SetConfig+0x78>
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	4a18      	ldr	r2, [pc, #96]	@ (800d238 <TIM_OC6_SetConfig+0xbc>)
 800d1d8:	4293      	cmp	r3, r2
 800d1da:	d00b      	beq.n	800d1f4 <TIM_OC6_SetConfig+0x78>
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	4a17      	ldr	r2, [pc, #92]	@ (800d23c <TIM_OC6_SetConfig+0xc0>)
 800d1e0:	4293      	cmp	r3, r2
 800d1e2:	d007      	beq.n	800d1f4 <TIM_OC6_SetConfig+0x78>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	4a16      	ldr	r2, [pc, #88]	@ (800d240 <TIM_OC6_SetConfig+0xc4>)
 800d1e8:	4293      	cmp	r3, r2
 800d1ea:	d003      	beq.n	800d1f4 <TIM_OC6_SetConfig+0x78>
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	4a15      	ldr	r2, [pc, #84]	@ (800d244 <TIM_OC6_SetConfig+0xc8>)
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	d109      	bne.n	800d208 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d1f4:	697b      	ldr	r3, [r7, #20]
 800d1f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d1fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	695b      	ldr	r3, [r3, #20]
 800d200:	029b      	lsls	r3, r3, #10
 800d202:	697a      	ldr	r2, [r7, #20]
 800d204:	4313      	orrs	r3, r2
 800d206:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	697a      	ldr	r2, [r7, #20]
 800d20c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	68fa      	ldr	r2, [r7, #12]
 800d212:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	685a      	ldr	r2, [r3, #4]
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	693a      	ldr	r2, [r7, #16]
 800d220:	621a      	str	r2, [r3, #32]
}
 800d222:	bf00      	nop
 800d224:	371c      	adds	r7, #28
 800d226:	46bd      	mov	sp, r7
 800d228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22c:	4770      	bx	lr
 800d22e:	bf00      	nop
 800d230:	feff8fff 	.word	0xfeff8fff
 800d234:	40010000 	.word	0x40010000
 800d238:	40010400 	.word	0x40010400
 800d23c:	40014000 	.word	0x40014000
 800d240:	40014400 	.word	0x40014400
 800d244:	40014800 	.word	0x40014800

0800d248 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d248:	b480      	push	{r7}
 800d24a:	b087      	sub	sp, #28
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	60f8      	str	r0, [r7, #12]
 800d250:	60b9      	str	r1, [r7, #8]
 800d252:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	6a1b      	ldr	r3, [r3, #32]
 800d258:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	6a1b      	ldr	r3, [r3, #32]
 800d25e:	f023 0201 	bic.w	r2, r3, #1
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	699b      	ldr	r3, [r3, #24]
 800d26a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d26c:	693b      	ldr	r3, [r7, #16]
 800d26e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	011b      	lsls	r3, r3, #4
 800d278:	693a      	ldr	r2, [r7, #16]
 800d27a:	4313      	orrs	r3, r2
 800d27c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d27e:	697b      	ldr	r3, [r7, #20]
 800d280:	f023 030a 	bic.w	r3, r3, #10
 800d284:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d286:	697a      	ldr	r2, [r7, #20]
 800d288:	68bb      	ldr	r3, [r7, #8]
 800d28a:	4313      	orrs	r3, r2
 800d28c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	693a      	ldr	r2, [r7, #16]
 800d292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	697a      	ldr	r2, [r7, #20]
 800d298:	621a      	str	r2, [r3, #32]
}
 800d29a:	bf00      	nop
 800d29c:	371c      	adds	r7, #28
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a4:	4770      	bx	lr

0800d2a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d2a6:	b480      	push	{r7}
 800d2a8:	b087      	sub	sp, #28
 800d2aa:	af00      	add	r7, sp, #0
 800d2ac:	60f8      	str	r0, [r7, #12]
 800d2ae:	60b9      	str	r1, [r7, #8]
 800d2b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	6a1b      	ldr	r3, [r3, #32]
 800d2b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	6a1b      	ldr	r3, [r3, #32]
 800d2bc:	f023 0210 	bic.w	r2, r3, #16
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	699b      	ldr	r3, [r3, #24]
 800d2c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d2ca:	693b      	ldr	r3, [r7, #16]
 800d2cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d2d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	031b      	lsls	r3, r3, #12
 800d2d6:	693a      	ldr	r2, [r7, #16]
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d2e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	011b      	lsls	r3, r3, #4
 800d2e8:	697a      	ldr	r2, [r7, #20]
 800d2ea:	4313      	orrs	r3, r2
 800d2ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	693a      	ldr	r2, [r7, #16]
 800d2f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	697a      	ldr	r2, [r7, #20]
 800d2f8:	621a      	str	r2, [r3, #32]
}
 800d2fa:	bf00      	nop
 800d2fc:	371c      	adds	r7, #28
 800d2fe:	46bd      	mov	sp, r7
 800d300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d304:	4770      	bx	lr
	...

0800d308 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d308:	b480      	push	{r7}
 800d30a:	b085      	sub	sp, #20
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
 800d310:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	689b      	ldr	r3, [r3, #8]
 800d316:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d318:	68fa      	ldr	r2, [r7, #12]
 800d31a:	4b09      	ldr	r3, [pc, #36]	@ (800d340 <TIM_ITRx_SetConfig+0x38>)
 800d31c:	4013      	ands	r3, r2
 800d31e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d320:	683a      	ldr	r2, [r7, #0]
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	4313      	orrs	r3, r2
 800d326:	f043 0307 	orr.w	r3, r3, #7
 800d32a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	68fa      	ldr	r2, [r7, #12]
 800d330:	609a      	str	r2, [r3, #8]
}
 800d332:	bf00      	nop
 800d334:	3714      	adds	r7, #20
 800d336:	46bd      	mov	sp, r7
 800d338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33c:	4770      	bx	lr
 800d33e:	bf00      	nop
 800d340:	ffcfff8f 	.word	0xffcfff8f

0800d344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d344:	b480      	push	{r7}
 800d346:	b087      	sub	sp, #28
 800d348:	af00      	add	r7, sp, #0
 800d34a:	60f8      	str	r0, [r7, #12]
 800d34c:	60b9      	str	r1, [r7, #8]
 800d34e:	607a      	str	r2, [r7, #4]
 800d350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	689b      	ldr	r3, [r3, #8]
 800d356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d35e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	021a      	lsls	r2, r3, #8
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	431a      	orrs	r2, r3
 800d368:	68bb      	ldr	r3, [r7, #8]
 800d36a:	4313      	orrs	r3, r2
 800d36c:	697a      	ldr	r2, [r7, #20]
 800d36e:	4313      	orrs	r3, r2
 800d370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	697a      	ldr	r2, [r7, #20]
 800d376:	609a      	str	r2, [r3, #8]
}
 800d378:	bf00      	nop
 800d37a:	371c      	adds	r7, #28
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr

0800d384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d384:	b480      	push	{r7}
 800d386:	b085      	sub	sp, #20
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
 800d38c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d394:	2b01      	cmp	r3, #1
 800d396:	d101      	bne.n	800d39c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d398:	2302      	movs	r3, #2
 800d39a:	e06d      	b.n	800d478 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2201      	movs	r2, #1
 800d3a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2202      	movs	r2, #2
 800d3a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	685b      	ldr	r3, [r3, #4]
 800d3b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	689b      	ldr	r3, [r3, #8]
 800d3ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	4a30      	ldr	r2, [pc, #192]	@ (800d484 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d004      	beq.n	800d3d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4a2f      	ldr	r2, [pc, #188]	@ (800d488 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d3cc:	4293      	cmp	r3, r2
 800d3ce:	d108      	bne.n	800d3e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d3d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	68fa      	ldr	r2, [r7, #12]
 800d3de:	4313      	orrs	r3, r2
 800d3e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	68fa      	ldr	r2, [r7, #12]
 800d3f0:	4313      	orrs	r3, r2
 800d3f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	68fa      	ldr	r2, [r7, #12]
 800d3fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4a20      	ldr	r2, [pc, #128]	@ (800d484 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d022      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d40e:	d01d      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a1d      	ldr	r2, [pc, #116]	@ (800d48c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d018      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	4a1c      	ldr	r2, [pc, #112]	@ (800d490 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d420:	4293      	cmp	r3, r2
 800d422:	d013      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a1a      	ldr	r2, [pc, #104]	@ (800d494 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d00e      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a15      	ldr	r2, [pc, #84]	@ (800d488 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d009      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a16      	ldr	r2, [pc, #88]	@ (800d498 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d004      	beq.n	800d44c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	4a15      	ldr	r2, [pc, #84]	@ (800d49c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d448:	4293      	cmp	r3, r2
 800d44a:	d10c      	bne.n	800d466 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d452:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	68ba      	ldr	r2, [r7, #8]
 800d45a:	4313      	orrs	r3, r2
 800d45c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	68ba      	ldr	r2, [r7, #8]
 800d464:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2201      	movs	r2, #1
 800d46a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	2200      	movs	r2, #0
 800d472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d476:	2300      	movs	r3, #0
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3714      	adds	r7, #20
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	4770      	bx	lr
 800d484:	40010000 	.word	0x40010000
 800d488:	40010400 	.word	0x40010400
 800d48c:	40000400 	.word	0x40000400
 800d490:	40000800 	.word	0x40000800
 800d494:	40000c00 	.word	0x40000c00
 800d498:	40001800 	.word	0x40001800
 800d49c:	40014000 	.word	0x40014000

0800d4a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b085      	sub	sp, #20
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d4b4:	2b01      	cmp	r3, #1
 800d4b6:	d101      	bne.n	800d4bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d4b8:	2302      	movs	r3, #2
 800d4ba:	e065      	b.n	800d588 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2201      	movs	r2, #1
 800d4c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	68db      	ldr	r3, [r3, #12]
 800d4ce:	4313      	orrs	r3, r2
 800d4d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	689b      	ldr	r3, [r3, #8]
 800d4dc:	4313      	orrs	r3, r2
 800d4de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	685b      	ldr	r3, [r3, #4]
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	4313      	orrs	r3, r2
 800d4fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	691b      	ldr	r3, [r3, #16]
 800d506:	4313      	orrs	r3, r2
 800d508:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	695b      	ldr	r3, [r3, #20]
 800d514:	4313      	orrs	r3, r2
 800d516:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d522:	4313      	orrs	r3, r2
 800d524:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	699b      	ldr	r3, [r3, #24]
 800d530:	041b      	lsls	r3, r3, #16
 800d532:	4313      	orrs	r3, r2
 800d534:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	4a16      	ldr	r2, [pc, #88]	@ (800d594 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d004      	beq.n	800d54a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	4a14      	ldr	r2, [pc, #80]	@ (800d598 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d546:	4293      	cmp	r3, r2
 800d548:	d115      	bne.n	800d576 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d554:	051b      	lsls	r3, r3, #20
 800d556:	4313      	orrs	r3, r2
 800d558:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	69db      	ldr	r3, [r3, #28]
 800d564:	4313      	orrs	r3, r2
 800d566:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	4313      	orrs	r3, r2
 800d574:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	68fa      	ldr	r2, [r7, #12]
 800d57c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	2200      	movs	r2, #0
 800d582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d586:	2300      	movs	r3, #0
}
 800d588:	4618      	mov	r0, r3
 800d58a:	3714      	adds	r7, #20
 800d58c:	46bd      	mov	sp, r7
 800d58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d592:	4770      	bx	lr
 800d594:	40010000 	.word	0x40010000
 800d598:	40010400 	.word	0x40010400

0800d59c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d59c:	b480      	push	{r7}
 800d59e:	b083      	sub	sp, #12
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d5a4:	bf00      	nop
 800d5a6:	370c      	adds	r7, #12
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ae:	4770      	bx	lr

0800d5b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	b083      	sub	sp, #12
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d5b8:	bf00      	nop
 800d5ba:	370c      	adds	r7, #12
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c2:	4770      	bx	lr

0800d5c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d5c4:	b480      	push	{r7}
 800d5c6:	b083      	sub	sp, #12
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d5cc:	bf00      	nop
 800d5ce:	370c      	adds	r7, #12
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d6:	4770      	bx	lr

0800d5d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d101      	bne.n	800d5ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	e042      	b.n	800d670 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d106      	bne.n	800d602 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f7f5 fcb1 	bl	8002f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2224      	movs	r2, #36	@ 0x24
 800d606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	681a      	ldr	r2, [r3, #0]
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	f022 0201 	bic.w	r2, r2, #1
 800d618:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d002      	beq.n	800d628 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d622:	6878      	ldr	r0, [r7, #4]
 800d624:	f000 fe1e 	bl	800e264 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f000 f8b3 	bl	800d794 <UART_SetConfig>
 800d62e:	4603      	mov	r3, r0
 800d630:	2b01      	cmp	r3, #1
 800d632:	d101      	bne.n	800d638 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d634:	2301      	movs	r3, #1
 800d636:	e01b      	b.n	800d670 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	685a      	ldr	r2, [r3, #4]
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d646:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	689a      	ldr	r2, [r3, #8]
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d656:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	681a      	ldr	r2, [r3, #0]
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f042 0201 	orr.w	r2, r2, #1
 800d666:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f000 fe9d 	bl	800e3a8 <UART_CheckIdleState>
 800d66e:	4603      	mov	r3, r0
}
 800d670:	4618      	mov	r0, r3
 800d672:	3708      	adds	r7, #8
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}

0800d678 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b08a      	sub	sp, #40	@ 0x28
 800d67c:	af02      	add	r7, sp, #8
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	60b9      	str	r1, [r7, #8]
 800d682:	603b      	str	r3, [r7, #0]
 800d684:	4613      	mov	r3, r2
 800d686:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d68e:	2b20      	cmp	r3, #32
 800d690:	d17b      	bne.n	800d78a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d002      	beq.n	800d69e <HAL_UART_Transmit+0x26>
 800d698:	88fb      	ldrh	r3, [r7, #6]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d101      	bne.n	800d6a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d69e:	2301      	movs	r3, #1
 800d6a0:	e074      	b.n	800d78c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	2200      	movs	r2, #0
 800d6a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	2221      	movs	r2, #33	@ 0x21
 800d6ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d6b2:	f7f6 fa4d 	bl	8003b50 <HAL_GetTick>
 800d6b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	88fa      	ldrh	r2, [r7, #6]
 800d6bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	88fa      	ldrh	r2, [r7, #6]
 800d6c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	689b      	ldr	r3, [r3, #8]
 800d6cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d6d0:	d108      	bne.n	800d6e4 <HAL_UART_Transmit+0x6c>
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	691b      	ldr	r3, [r3, #16]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d104      	bne.n	800d6e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	61bb      	str	r3, [r7, #24]
 800d6e2:	e003      	b.n	800d6ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d6ec:	e030      	b.n	800d750 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	9300      	str	r3, [sp, #0]
 800d6f2:	697b      	ldr	r3, [r7, #20]
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	2180      	movs	r1, #128	@ 0x80
 800d6f8:	68f8      	ldr	r0, [r7, #12]
 800d6fa:	f000 feff 	bl	800e4fc <UART_WaitOnFlagUntilTimeout>
 800d6fe:	4603      	mov	r3, r0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d005      	beq.n	800d710 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	2220      	movs	r2, #32
 800d708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d70c:	2303      	movs	r3, #3
 800d70e:	e03d      	b.n	800d78c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d710:	69fb      	ldr	r3, [r7, #28]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d10b      	bne.n	800d72e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d716:	69bb      	ldr	r3, [r7, #24]
 800d718:	881b      	ldrh	r3, [r3, #0]
 800d71a:	461a      	mov	r2, r3
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d724:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d726:	69bb      	ldr	r3, [r7, #24]
 800d728:	3302      	adds	r3, #2
 800d72a:	61bb      	str	r3, [r7, #24]
 800d72c:	e007      	b.n	800d73e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d72e:	69fb      	ldr	r3, [r7, #28]
 800d730:	781a      	ldrb	r2, [r3, #0]
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d738:	69fb      	ldr	r3, [r7, #28]
 800d73a:	3301      	adds	r3, #1
 800d73c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d744:	b29b      	uxth	r3, r3
 800d746:	3b01      	subs	r3, #1
 800d748:	b29a      	uxth	r2, r3
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d756:	b29b      	uxth	r3, r3
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d1c8      	bne.n	800d6ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	9300      	str	r3, [sp, #0]
 800d760:	697b      	ldr	r3, [r7, #20]
 800d762:	2200      	movs	r2, #0
 800d764:	2140      	movs	r1, #64	@ 0x40
 800d766:	68f8      	ldr	r0, [r7, #12]
 800d768:	f000 fec8 	bl	800e4fc <UART_WaitOnFlagUntilTimeout>
 800d76c:	4603      	mov	r3, r0
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d005      	beq.n	800d77e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	2220      	movs	r2, #32
 800d776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d77a:	2303      	movs	r3, #3
 800d77c:	e006      	b.n	800d78c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	2220      	movs	r2, #32
 800d782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d786:	2300      	movs	r3, #0
 800d788:	e000      	b.n	800d78c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d78a:	2302      	movs	r3, #2
  }
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	3720      	adds	r7, #32
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}

0800d794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d798:	b092      	sub	sp, #72	@ 0x48
 800d79a:	af00      	add	r7, sp, #0
 800d79c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d7a4:	697b      	ldr	r3, [r7, #20]
 800d7a6:	689a      	ldr	r2, [r3, #8]
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	691b      	ldr	r3, [r3, #16]
 800d7ac:	431a      	orrs	r2, r3
 800d7ae:	697b      	ldr	r3, [r7, #20]
 800d7b0:	695b      	ldr	r3, [r3, #20]
 800d7b2:	431a      	orrs	r2, r3
 800d7b4:	697b      	ldr	r3, [r7, #20]
 800d7b6:	69db      	ldr	r3, [r3, #28]
 800d7b8:	4313      	orrs	r3, r2
 800d7ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	681a      	ldr	r2, [r3, #0]
 800d7c2:	4bbe      	ldr	r3, [pc, #760]	@ (800dabc <UART_SetConfig+0x328>)
 800d7c4:	4013      	ands	r3, r2
 800d7c6:	697a      	ldr	r2, [r7, #20]
 800d7c8:	6812      	ldr	r2, [r2, #0]
 800d7ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d7cc:	430b      	orrs	r3, r1
 800d7ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	685b      	ldr	r3, [r3, #4]
 800d7d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	68da      	ldr	r2, [r3, #12]
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	430a      	orrs	r2, r1
 800d7e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	699b      	ldr	r3, [r3, #24]
 800d7ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d7ec:	697b      	ldr	r3, [r7, #20]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	4ab3      	ldr	r2, [pc, #716]	@ (800dac0 <UART_SetConfig+0x32c>)
 800d7f2:	4293      	cmp	r3, r2
 800d7f4:	d004      	beq.n	800d800 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	6a1b      	ldr	r3, [r3, #32]
 800d7fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d7fc:	4313      	orrs	r3, r2
 800d7fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d800:	697b      	ldr	r3, [r7, #20]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	689a      	ldr	r2, [r3, #8]
 800d806:	4baf      	ldr	r3, [pc, #700]	@ (800dac4 <UART_SetConfig+0x330>)
 800d808:	4013      	ands	r3, r2
 800d80a:	697a      	ldr	r2, [r7, #20]
 800d80c:	6812      	ldr	r2, [r2, #0]
 800d80e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d810:	430b      	orrs	r3, r1
 800d812:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d814:	697b      	ldr	r3, [r7, #20]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d81a:	f023 010f 	bic.w	r1, r3, #15
 800d81e:	697b      	ldr	r3, [r7, #20]
 800d820:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d822:	697b      	ldr	r3, [r7, #20]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	430a      	orrs	r2, r1
 800d828:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	4aa6      	ldr	r2, [pc, #664]	@ (800dac8 <UART_SetConfig+0x334>)
 800d830:	4293      	cmp	r3, r2
 800d832:	d177      	bne.n	800d924 <UART_SetConfig+0x190>
 800d834:	4ba5      	ldr	r3, [pc, #660]	@ (800dacc <UART_SetConfig+0x338>)
 800d836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d838:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d83c:	2b28      	cmp	r3, #40	@ 0x28
 800d83e:	d86d      	bhi.n	800d91c <UART_SetConfig+0x188>
 800d840:	a201      	add	r2, pc, #4	@ (adr r2, 800d848 <UART_SetConfig+0xb4>)
 800d842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d846:	bf00      	nop
 800d848:	0800d8ed 	.word	0x0800d8ed
 800d84c:	0800d91d 	.word	0x0800d91d
 800d850:	0800d91d 	.word	0x0800d91d
 800d854:	0800d91d 	.word	0x0800d91d
 800d858:	0800d91d 	.word	0x0800d91d
 800d85c:	0800d91d 	.word	0x0800d91d
 800d860:	0800d91d 	.word	0x0800d91d
 800d864:	0800d91d 	.word	0x0800d91d
 800d868:	0800d8f5 	.word	0x0800d8f5
 800d86c:	0800d91d 	.word	0x0800d91d
 800d870:	0800d91d 	.word	0x0800d91d
 800d874:	0800d91d 	.word	0x0800d91d
 800d878:	0800d91d 	.word	0x0800d91d
 800d87c:	0800d91d 	.word	0x0800d91d
 800d880:	0800d91d 	.word	0x0800d91d
 800d884:	0800d91d 	.word	0x0800d91d
 800d888:	0800d8fd 	.word	0x0800d8fd
 800d88c:	0800d91d 	.word	0x0800d91d
 800d890:	0800d91d 	.word	0x0800d91d
 800d894:	0800d91d 	.word	0x0800d91d
 800d898:	0800d91d 	.word	0x0800d91d
 800d89c:	0800d91d 	.word	0x0800d91d
 800d8a0:	0800d91d 	.word	0x0800d91d
 800d8a4:	0800d91d 	.word	0x0800d91d
 800d8a8:	0800d905 	.word	0x0800d905
 800d8ac:	0800d91d 	.word	0x0800d91d
 800d8b0:	0800d91d 	.word	0x0800d91d
 800d8b4:	0800d91d 	.word	0x0800d91d
 800d8b8:	0800d91d 	.word	0x0800d91d
 800d8bc:	0800d91d 	.word	0x0800d91d
 800d8c0:	0800d91d 	.word	0x0800d91d
 800d8c4:	0800d91d 	.word	0x0800d91d
 800d8c8:	0800d90d 	.word	0x0800d90d
 800d8cc:	0800d91d 	.word	0x0800d91d
 800d8d0:	0800d91d 	.word	0x0800d91d
 800d8d4:	0800d91d 	.word	0x0800d91d
 800d8d8:	0800d91d 	.word	0x0800d91d
 800d8dc:	0800d91d 	.word	0x0800d91d
 800d8e0:	0800d91d 	.word	0x0800d91d
 800d8e4:	0800d91d 	.word	0x0800d91d
 800d8e8:	0800d915 	.word	0x0800d915
 800d8ec:	2301      	movs	r3, #1
 800d8ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8f2:	e222      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d8f4:	2304      	movs	r3, #4
 800d8f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8fa:	e21e      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d8fc:	2308      	movs	r3, #8
 800d8fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d902:	e21a      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d904:	2310      	movs	r3, #16
 800d906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d90a:	e216      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d90c:	2320      	movs	r3, #32
 800d90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d912:	e212      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d914:	2340      	movs	r3, #64	@ 0x40
 800d916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d91a:	e20e      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d91c:	2380      	movs	r3, #128	@ 0x80
 800d91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d922:	e20a      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4a69      	ldr	r2, [pc, #420]	@ (800dad0 <UART_SetConfig+0x33c>)
 800d92a:	4293      	cmp	r3, r2
 800d92c:	d130      	bne.n	800d990 <UART_SetConfig+0x1fc>
 800d92e:	4b67      	ldr	r3, [pc, #412]	@ (800dacc <UART_SetConfig+0x338>)
 800d930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d932:	f003 0307 	and.w	r3, r3, #7
 800d936:	2b05      	cmp	r3, #5
 800d938:	d826      	bhi.n	800d988 <UART_SetConfig+0x1f4>
 800d93a:	a201      	add	r2, pc, #4	@ (adr r2, 800d940 <UART_SetConfig+0x1ac>)
 800d93c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d940:	0800d959 	.word	0x0800d959
 800d944:	0800d961 	.word	0x0800d961
 800d948:	0800d969 	.word	0x0800d969
 800d94c:	0800d971 	.word	0x0800d971
 800d950:	0800d979 	.word	0x0800d979
 800d954:	0800d981 	.word	0x0800d981
 800d958:	2300      	movs	r3, #0
 800d95a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d95e:	e1ec      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d960:	2304      	movs	r3, #4
 800d962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d966:	e1e8      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d968:	2308      	movs	r3, #8
 800d96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d96e:	e1e4      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d970:	2310      	movs	r3, #16
 800d972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d976:	e1e0      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d978:	2320      	movs	r3, #32
 800d97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d97e:	e1dc      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d980:	2340      	movs	r3, #64	@ 0x40
 800d982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d986:	e1d8      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d988:	2380      	movs	r3, #128	@ 0x80
 800d98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d98e:	e1d4      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d990:	697b      	ldr	r3, [r7, #20]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	4a4f      	ldr	r2, [pc, #316]	@ (800dad4 <UART_SetConfig+0x340>)
 800d996:	4293      	cmp	r3, r2
 800d998:	d130      	bne.n	800d9fc <UART_SetConfig+0x268>
 800d99a:	4b4c      	ldr	r3, [pc, #304]	@ (800dacc <UART_SetConfig+0x338>)
 800d99c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d99e:	f003 0307 	and.w	r3, r3, #7
 800d9a2:	2b05      	cmp	r3, #5
 800d9a4:	d826      	bhi.n	800d9f4 <UART_SetConfig+0x260>
 800d9a6:	a201      	add	r2, pc, #4	@ (adr r2, 800d9ac <UART_SetConfig+0x218>)
 800d9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9ac:	0800d9c5 	.word	0x0800d9c5
 800d9b0:	0800d9cd 	.word	0x0800d9cd
 800d9b4:	0800d9d5 	.word	0x0800d9d5
 800d9b8:	0800d9dd 	.word	0x0800d9dd
 800d9bc:	0800d9e5 	.word	0x0800d9e5
 800d9c0:	0800d9ed 	.word	0x0800d9ed
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9ca:	e1b6      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d9cc:	2304      	movs	r3, #4
 800d9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9d2:	e1b2      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d9d4:	2308      	movs	r3, #8
 800d9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9da:	e1ae      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d9dc:	2310      	movs	r3, #16
 800d9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9e2:	e1aa      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d9e4:	2320      	movs	r3, #32
 800d9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9ea:	e1a6      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d9ec:	2340      	movs	r3, #64	@ 0x40
 800d9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9f2:	e1a2      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d9f4:	2380      	movs	r3, #128	@ 0x80
 800d9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9fa:	e19e      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	4a35      	ldr	r2, [pc, #212]	@ (800dad8 <UART_SetConfig+0x344>)
 800da02:	4293      	cmp	r3, r2
 800da04:	d130      	bne.n	800da68 <UART_SetConfig+0x2d4>
 800da06:	4b31      	ldr	r3, [pc, #196]	@ (800dacc <UART_SetConfig+0x338>)
 800da08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800da0a:	f003 0307 	and.w	r3, r3, #7
 800da0e:	2b05      	cmp	r3, #5
 800da10:	d826      	bhi.n	800da60 <UART_SetConfig+0x2cc>
 800da12:	a201      	add	r2, pc, #4	@ (adr r2, 800da18 <UART_SetConfig+0x284>)
 800da14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da18:	0800da31 	.word	0x0800da31
 800da1c:	0800da39 	.word	0x0800da39
 800da20:	0800da41 	.word	0x0800da41
 800da24:	0800da49 	.word	0x0800da49
 800da28:	0800da51 	.word	0x0800da51
 800da2c:	0800da59 	.word	0x0800da59
 800da30:	2300      	movs	r3, #0
 800da32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da36:	e180      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800da38:	2304      	movs	r3, #4
 800da3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da3e:	e17c      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800da40:	2308      	movs	r3, #8
 800da42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da46:	e178      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800da48:	2310      	movs	r3, #16
 800da4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da4e:	e174      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800da50:	2320      	movs	r3, #32
 800da52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da56:	e170      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800da58:	2340      	movs	r3, #64	@ 0x40
 800da5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da5e:	e16c      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800da60:	2380      	movs	r3, #128	@ 0x80
 800da62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da66:	e168      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	4a1b      	ldr	r2, [pc, #108]	@ (800dadc <UART_SetConfig+0x348>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	d142      	bne.n	800daf8 <UART_SetConfig+0x364>
 800da72:	4b16      	ldr	r3, [pc, #88]	@ (800dacc <UART_SetConfig+0x338>)
 800da74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800da76:	f003 0307 	and.w	r3, r3, #7
 800da7a:	2b05      	cmp	r3, #5
 800da7c:	d838      	bhi.n	800daf0 <UART_SetConfig+0x35c>
 800da7e:	a201      	add	r2, pc, #4	@ (adr r2, 800da84 <UART_SetConfig+0x2f0>)
 800da80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da84:	0800da9d 	.word	0x0800da9d
 800da88:	0800daa5 	.word	0x0800daa5
 800da8c:	0800daad 	.word	0x0800daad
 800da90:	0800dab5 	.word	0x0800dab5
 800da94:	0800dae1 	.word	0x0800dae1
 800da98:	0800dae9 	.word	0x0800dae9
 800da9c:	2300      	movs	r3, #0
 800da9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800daa2:	e14a      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800daa4:	2304      	movs	r3, #4
 800daa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800daaa:	e146      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800daac:	2308      	movs	r3, #8
 800daae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dab2:	e142      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dab4:	2310      	movs	r3, #16
 800dab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800daba:	e13e      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dabc:	cfff69f3 	.word	0xcfff69f3
 800dac0:	58000c00 	.word	0x58000c00
 800dac4:	11fff4ff 	.word	0x11fff4ff
 800dac8:	40011000 	.word	0x40011000
 800dacc:	58024400 	.word	0x58024400
 800dad0:	40004400 	.word	0x40004400
 800dad4:	40004800 	.word	0x40004800
 800dad8:	40004c00 	.word	0x40004c00
 800dadc:	40005000 	.word	0x40005000
 800dae0:	2320      	movs	r3, #32
 800dae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dae6:	e128      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dae8:	2340      	movs	r3, #64	@ 0x40
 800daea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800daee:	e124      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800daf0:	2380      	movs	r3, #128	@ 0x80
 800daf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800daf6:	e120      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	4acb      	ldr	r2, [pc, #812]	@ (800de2c <UART_SetConfig+0x698>)
 800dafe:	4293      	cmp	r3, r2
 800db00:	d176      	bne.n	800dbf0 <UART_SetConfig+0x45c>
 800db02:	4bcb      	ldr	r3, [pc, #812]	@ (800de30 <UART_SetConfig+0x69c>)
 800db04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800db0a:	2b28      	cmp	r3, #40	@ 0x28
 800db0c:	d86c      	bhi.n	800dbe8 <UART_SetConfig+0x454>
 800db0e:	a201      	add	r2, pc, #4	@ (adr r2, 800db14 <UART_SetConfig+0x380>)
 800db10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db14:	0800dbb9 	.word	0x0800dbb9
 800db18:	0800dbe9 	.word	0x0800dbe9
 800db1c:	0800dbe9 	.word	0x0800dbe9
 800db20:	0800dbe9 	.word	0x0800dbe9
 800db24:	0800dbe9 	.word	0x0800dbe9
 800db28:	0800dbe9 	.word	0x0800dbe9
 800db2c:	0800dbe9 	.word	0x0800dbe9
 800db30:	0800dbe9 	.word	0x0800dbe9
 800db34:	0800dbc1 	.word	0x0800dbc1
 800db38:	0800dbe9 	.word	0x0800dbe9
 800db3c:	0800dbe9 	.word	0x0800dbe9
 800db40:	0800dbe9 	.word	0x0800dbe9
 800db44:	0800dbe9 	.word	0x0800dbe9
 800db48:	0800dbe9 	.word	0x0800dbe9
 800db4c:	0800dbe9 	.word	0x0800dbe9
 800db50:	0800dbe9 	.word	0x0800dbe9
 800db54:	0800dbc9 	.word	0x0800dbc9
 800db58:	0800dbe9 	.word	0x0800dbe9
 800db5c:	0800dbe9 	.word	0x0800dbe9
 800db60:	0800dbe9 	.word	0x0800dbe9
 800db64:	0800dbe9 	.word	0x0800dbe9
 800db68:	0800dbe9 	.word	0x0800dbe9
 800db6c:	0800dbe9 	.word	0x0800dbe9
 800db70:	0800dbe9 	.word	0x0800dbe9
 800db74:	0800dbd1 	.word	0x0800dbd1
 800db78:	0800dbe9 	.word	0x0800dbe9
 800db7c:	0800dbe9 	.word	0x0800dbe9
 800db80:	0800dbe9 	.word	0x0800dbe9
 800db84:	0800dbe9 	.word	0x0800dbe9
 800db88:	0800dbe9 	.word	0x0800dbe9
 800db8c:	0800dbe9 	.word	0x0800dbe9
 800db90:	0800dbe9 	.word	0x0800dbe9
 800db94:	0800dbd9 	.word	0x0800dbd9
 800db98:	0800dbe9 	.word	0x0800dbe9
 800db9c:	0800dbe9 	.word	0x0800dbe9
 800dba0:	0800dbe9 	.word	0x0800dbe9
 800dba4:	0800dbe9 	.word	0x0800dbe9
 800dba8:	0800dbe9 	.word	0x0800dbe9
 800dbac:	0800dbe9 	.word	0x0800dbe9
 800dbb0:	0800dbe9 	.word	0x0800dbe9
 800dbb4:	0800dbe1 	.word	0x0800dbe1
 800dbb8:	2301      	movs	r3, #1
 800dbba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dbbe:	e0bc      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dbc0:	2304      	movs	r3, #4
 800dbc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dbc6:	e0b8      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dbc8:	2308      	movs	r3, #8
 800dbca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dbce:	e0b4      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dbd0:	2310      	movs	r3, #16
 800dbd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dbd6:	e0b0      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dbd8:	2320      	movs	r3, #32
 800dbda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dbde:	e0ac      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dbe0:	2340      	movs	r3, #64	@ 0x40
 800dbe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dbe6:	e0a8      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dbe8:	2380      	movs	r3, #128	@ 0x80
 800dbea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dbee:	e0a4      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	4a8f      	ldr	r2, [pc, #572]	@ (800de34 <UART_SetConfig+0x6a0>)
 800dbf6:	4293      	cmp	r3, r2
 800dbf8:	d130      	bne.n	800dc5c <UART_SetConfig+0x4c8>
 800dbfa:	4b8d      	ldr	r3, [pc, #564]	@ (800de30 <UART_SetConfig+0x69c>)
 800dbfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbfe:	f003 0307 	and.w	r3, r3, #7
 800dc02:	2b05      	cmp	r3, #5
 800dc04:	d826      	bhi.n	800dc54 <UART_SetConfig+0x4c0>
 800dc06:	a201      	add	r2, pc, #4	@ (adr r2, 800dc0c <UART_SetConfig+0x478>)
 800dc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc0c:	0800dc25 	.word	0x0800dc25
 800dc10:	0800dc2d 	.word	0x0800dc2d
 800dc14:	0800dc35 	.word	0x0800dc35
 800dc18:	0800dc3d 	.word	0x0800dc3d
 800dc1c:	0800dc45 	.word	0x0800dc45
 800dc20:	0800dc4d 	.word	0x0800dc4d
 800dc24:	2300      	movs	r3, #0
 800dc26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc2a:	e086      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc2c:	2304      	movs	r3, #4
 800dc2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc32:	e082      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc34:	2308      	movs	r3, #8
 800dc36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc3a:	e07e      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc3c:	2310      	movs	r3, #16
 800dc3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc42:	e07a      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc44:	2320      	movs	r3, #32
 800dc46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc4a:	e076      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc4c:	2340      	movs	r3, #64	@ 0x40
 800dc4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc52:	e072      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc54:	2380      	movs	r3, #128	@ 0x80
 800dc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc5a:	e06e      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4a75      	ldr	r2, [pc, #468]	@ (800de38 <UART_SetConfig+0x6a4>)
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d130      	bne.n	800dcc8 <UART_SetConfig+0x534>
 800dc66:	4b72      	ldr	r3, [pc, #456]	@ (800de30 <UART_SetConfig+0x69c>)
 800dc68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc6a:	f003 0307 	and.w	r3, r3, #7
 800dc6e:	2b05      	cmp	r3, #5
 800dc70:	d826      	bhi.n	800dcc0 <UART_SetConfig+0x52c>
 800dc72:	a201      	add	r2, pc, #4	@ (adr r2, 800dc78 <UART_SetConfig+0x4e4>)
 800dc74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc78:	0800dc91 	.word	0x0800dc91
 800dc7c:	0800dc99 	.word	0x0800dc99
 800dc80:	0800dca1 	.word	0x0800dca1
 800dc84:	0800dca9 	.word	0x0800dca9
 800dc88:	0800dcb1 	.word	0x0800dcb1
 800dc8c:	0800dcb9 	.word	0x0800dcb9
 800dc90:	2300      	movs	r3, #0
 800dc92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc96:	e050      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dc98:	2304      	movs	r3, #4
 800dc9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dc9e:	e04c      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dca0:	2308      	movs	r3, #8
 800dca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dca6:	e048      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dca8:	2310      	movs	r3, #16
 800dcaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dcae:	e044      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dcb0:	2320      	movs	r3, #32
 800dcb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dcb6:	e040      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dcb8:	2340      	movs	r3, #64	@ 0x40
 800dcba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dcbe:	e03c      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dcc0:	2380      	movs	r3, #128	@ 0x80
 800dcc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dcc6:	e038      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dcc8:	697b      	ldr	r3, [r7, #20]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	4a5b      	ldr	r2, [pc, #364]	@ (800de3c <UART_SetConfig+0x6a8>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d130      	bne.n	800dd34 <UART_SetConfig+0x5a0>
 800dcd2:	4b57      	ldr	r3, [pc, #348]	@ (800de30 <UART_SetConfig+0x69c>)
 800dcd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcd6:	f003 0307 	and.w	r3, r3, #7
 800dcda:	2b05      	cmp	r3, #5
 800dcdc:	d826      	bhi.n	800dd2c <UART_SetConfig+0x598>
 800dcde:	a201      	add	r2, pc, #4	@ (adr r2, 800dce4 <UART_SetConfig+0x550>)
 800dce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dce4:	0800dcfd 	.word	0x0800dcfd
 800dce8:	0800dd05 	.word	0x0800dd05
 800dcec:	0800dd0d 	.word	0x0800dd0d
 800dcf0:	0800dd15 	.word	0x0800dd15
 800dcf4:	0800dd1d 	.word	0x0800dd1d
 800dcf8:	0800dd25 	.word	0x0800dd25
 800dcfc:	2302      	movs	r3, #2
 800dcfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dd02:	e01a      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dd04:	2304      	movs	r3, #4
 800dd06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dd0a:	e016      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dd0c:	2308      	movs	r3, #8
 800dd0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dd12:	e012      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dd14:	2310      	movs	r3, #16
 800dd16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dd1a:	e00e      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dd1c:	2320      	movs	r3, #32
 800dd1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dd22:	e00a      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dd24:	2340      	movs	r3, #64	@ 0x40
 800dd26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dd2a:	e006      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dd2c:	2380      	movs	r3, #128	@ 0x80
 800dd2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dd32:	e002      	b.n	800dd3a <UART_SetConfig+0x5a6>
 800dd34:	2380      	movs	r3, #128	@ 0x80
 800dd36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dd3a:	697b      	ldr	r3, [r7, #20]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	4a3f      	ldr	r2, [pc, #252]	@ (800de3c <UART_SetConfig+0x6a8>)
 800dd40:	4293      	cmp	r3, r2
 800dd42:	f040 80f8 	bne.w	800df36 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dd46:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800dd4a:	2b20      	cmp	r3, #32
 800dd4c:	dc46      	bgt.n	800dddc <UART_SetConfig+0x648>
 800dd4e:	2b02      	cmp	r3, #2
 800dd50:	f2c0 8082 	blt.w	800de58 <UART_SetConfig+0x6c4>
 800dd54:	3b02      	subs	r3, #2
 800dd56:	2b1e      	cmp	r3, #30
 800dd58:	d87e      	bhi.n	800de58 <UART_SetConfig+0x6c4>
 800dd5a:	a201      	add	r2, pc, #4	@ (adr r2, 800dd60 <UART_SetConfig+0x5cc>)
 800dd5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd60:	0800dde3 	.word	0x0800dde3
 800dd64:	0800de59 	.word	0x0800de59
 800dd68:	0800ddeb 	.word	0x0800ddeb
 800dd6c:	0800de59 	.word	0x0800de59
 800dd70:	0800de59 	.word	0x0800de59
 800dd74:	0800de59 	.word	0x0800de59
 800dd78:	0800ddfb 	.word	0x0800ddfb
 800dd7c:	0800de59 	.word	0x0800de59
 800dd80:	0800de59 	.word	0x0800de59
 800dd84:	0800de59 	.word	0x0800de59
 800dd88:	0800de59 	.word	0x0800de59
 800dd8c:	0800de59 	.word	0x0800de59
 800dd90:	0800de59 	.word	0x0800de59
 800dd94:	0800de59 	.word	0x0800de59
 800dd98:	0800de0b 	.word	0x0800de0b
 800dd9c:	0800de59 	.word	0x0800de59
 800dda0:	0800de59 	.word	0x0800de59
 800dda4:	0800de59 	.word	0x0800de59
 800dda8:	0800de59 	.word	0x0800de59
 800ddac:	0800de59 	.word	0x0800de59
 800ddb0:	0800de59 	.word	0x0800de59
 800ddb4:	0800de59 	.word	0x0800de59
 800ddb8:	0800de59 	.word	0x0800de59
 800ddbc:	0800de59 	.word	0x0800de59
 800ddc0:	0800de59 	.word	0x0800de59
 800ddc4:	0800de59 	.word	0x0800de59
 800ddc8:	0800de59 	.word	0x0800de59
 800ddcc:	0800de59 	.word	0x0800de59
 800ddd0:	0800de59 	.word	0x0800de59
 800ddd4:	0800de59 	.word	0x0800de59
 800ddd8:	0800de4b 	.word	0x0800de4b
 800dddc:	2b40      	cmp	r3, #64	@ 0x40
 800ddde:	d037      	beq.n	800de50 <UART_SetConfig+0x6bc>
 800dde0:	e03a      	b.n	800de58 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800dde2:	f7fc fce7 	bl	800a7b4 <HAL_RCCEx_GetD3PCLK1Freq>
 800dde6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dde8:	e03c      	b.n	800de64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ddea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ddee:	4618      	mov	r0, r3
 800ddf0:	f7fc fcf6 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ddf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddf8:	e034      	b.n	800de64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ddfa:	f107 0318 	add.w	r3, r7, #24
 800ddfe:	4618      	mov	r0, r3
 800de00:	f7fc fe42 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800de04:	69fb      	ldr	r3, [r7, #28]
 800de06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de08:	e02c      	b.n	800de64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de0a:	4b09      	ldr	r3, [pc, #36]	@ (800de30 <UART_SetConfig+0x69c>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	f003 0320 	and.w	r3, r3, #32
 800de12:	2b00      	cmp	r3, #0
 800de14:	d016      	beq.n	800de44 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800de16:	4b06      	ldr	r3, [pc, #24]	@ (800de30 <UART_SetConfig+0x69c>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	08db      	lsrs	r3, r3, #3
 800de1c:	f003 0303 	and.w	r3, r3, #3
 800de20:	4a07      	ldr	r2, [pc, #28]	@ (800de40 <UART_SetConfig+0x6ac>)
 800de22:	fa22 f303 	lsr.w	r3, r2, r3
 800de26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800de28:	e01c      	b.n	800de64 <UART_SetConfig+0x6d0>
 800de2a:	bf00      	nop
 800de2c:	40011400 	.word	0x40011400
 800de30:	58024400 	.word	0x58024400
 800de34:	40007800 	.word	0x40007800
 800de38:	40007c00 	.word	0x40007c00
 800de3c:	58000c00 	.word	0x58000c00
 800de40:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800de44:	4b9d      	ldr	r3, [pc, #628]	@ (800e0bc <UART_SetConfig+0x928>)
 800de46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de48:	e00c      	b.n	800de64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800de4a:	4b9d      	ldr	r3, [pc, #628]	@ (800e0c0 <UART_SetConfig+0x92c>)
 800de4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de4e:	e009      	b.n	800de64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800de50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800de54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de56:	e005      	b.n	800de64 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800de58:	2300      	movs	r3, #0
 800de5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800de5c:	2301      	movs	r3, #1
 800de5e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800de62:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800de64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de66:	2b00      	cmp	r3, #0
 800de68:	f000 81de 	beq.w	800e228 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800de6c:	697b      	ldr	r3, [r7, #20]
 800de6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de70:	4a94      	ldr	r2, [pc, #592]	@ (800e0c4 <UART_SetConfig+0x930>)
 800de72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de76:	461a      	mov	r2, r3
 800de78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de7a:	fbb3 f3f2 	udiv	r3, r3, r2
 800de7e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800de80:	697b      	ldr	r3, [r7, #20]
 800de82:	685a      	ldr	r2, [r3, #4]
 800de84:	4613      	mov	r3, r2
 800de86:	005b      	lsls	r3, r3, #1
 800de88:	4413      	add	r3, r2
 800de8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d305      	bcc.n	800de9c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800de90:	697b      	ldr	r3, [r7, #20]
 800de92:	685b      	ldr	r3, [r3, #4]
 800de94:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800de96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de98:	429a      	cmp	r2, r3
 800de9a:	d903      	bls.n	800dea4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800de9c:	2301      	movs	r3, #1
 800de9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800dea2:	e1c1      	b.n	800e228 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dea6:	2200      	movs	r2, #0
 800dea8:	60bb      	str	r3, [r7, #8]
 800deaa:	60fa      	str	r2, [r7, #12]
 800deac:	697b      	ldr	r3, [r7, #20]
 800deae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800deb0:	4a84      	ldr	r2, [pc, #528]	@ (800e0c4 <UART_SetConfig+0x930>)
 800deb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800deb6:	b29b      	uxth	r3, r3
 800deb8:	2200      	movs	r2, #0
 800deba:	603b      	str	r3, [r7, #0]
 800debc:	607a      	str	r2, [r7, #4]
 800debe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dec2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dec6:	f7f2 fa63 	bl	8000390 <__aeabi_uldivmod>
 800deca:	4602      	mov	r2, r0
 800decc:	460b      	mov	r3, r1
 800dece:	4610      	mov	r0, r2
 800ded0:	4619      	mov	r1, r3
 800ded2:	f04f 0200 	mov.w	r2, #0
 800ded6:	f04f 0300 	mov.w	r3, #0
 800deda:	020b      	lsls	r3, r1, #8
 800dedc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dee0:	0202      	lsls	r2, r0, #8
 800dee2:	6979      	ldr	r1, [r7, #20]
 800dee4:	6849      	ldr	r1, [r1, #4]
 800dee6:	0849      	lsrs	r1, r1, #1
 800dee8:	2000      	movs	r0, #0
 800deea:	460c      	mov	r4, r1
 800deec:	4605      	mov	r5, r0
 800deee:	eb12 0804 	adds.w	r8, r2, r4
 800def2:	eb43 0905 	adc.w	r9, r3, r5
 800def6:	697b      	ldr	r3, [r7, #20]
 800def8:	685b      	ldr	r3, [r3, #4]
 800defa:	2200      	movs	r2, #0
 800defc:	469a      	mov	sl, r3
 800defe:	4693      	mov	fp, r2
 800df00:	4652      	mov	r2, sl
 800df02:	465b      	mov	r3, fp
 800df04:	4640      	mov	r0, r8
 800df06:	4649      	mov	r1, r9
 800df08:	f7f2 fa42 	bl	8000390 <__aeabi_uldivmod>
 800df0c:	4602      	mov	r2, r0
 800df0e:	460b      	mov	r3, r1
 800df10:	4613      	mov	r3, r2
 800df12:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800df14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800df1a:	d308      	bcc.n	800df2e <UART_SetConfig+0x79a>
 800df1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df22:	d204      	bcs.n	800df2e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800df24:	697b      	ldr	r3, [r7, #20]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800df2a:	60da      	str	r2, [r3, #12]
 800df2c:	e17c      	b.n	800e228 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800df2e:	2301      	movs	r3, #1
 800df30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800df34:	e178      	b.n	800e228 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800df36:	697b      	ldr	r3, [r7, #20]
 800df38:	69db      	ldr	r3, [r3, #28]
 800df3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800df3e:	f040 80c5 	bne.w	800e0cc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800df42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800df46:	2b20      	cmp	r3, #32
 800df48:	dc48      	bgt.n	800dfdc <UART_SetConfig+0x848>
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	db7b      	blt.n	800e046 <UART_SetConfig+0x8b2>
 800df4e:	2b20      	cmp	r3, #32
 800df50:	d879      	bhi.n	800e046 <UART_SetConfig+0x8b2>
 800df52:	a201      	add	r2, pc, #4	@ (adr r2, 800df58 <UART_SetConfig+0x7c4>)
 800df54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df58:	0800dfe3 	.word	0x0800dfe3
 800df5c:	0800dfeb 	.word	0x0800dfeb
 800df60:	0800e047 	.word	0x0800e047
 800df64:	0800e047 	.word	0x0800e047
 800df68:	0800dff3 	.word	0x0800dff3
 800df6c:	0800e047 	.word	0x0800e047
 800df70:	0800e047 	.word	0x0800e047
 800df74:	0800e047 	.word	0x0800e047
 800df78:	0800e003 	.word	0x0800e003
 800df7c:	0800e047 	.word	0x0800e047
 800df80:	0800e047 	.word	0x0800e047
 800df84:	0800e047 	.word	0x0800e047
 800df88:	0800e047 	.word	0x0800e047
 800df8c:	0800e047 	.word	0x0800e047
 800df90:	0800e047 	.word	0x0800e047
 800df94:	0800e047 	.word	0x0800e047
 800df98:	0800e013 	.word	0x0800e013
 800df9c:	0800e047 	.word	0x0800e047
 800dfa0:	0800e047 	.word	0x0800e047
 800dfa4:	0800e047 	.word	0x0800e047
 800dfa8:	0800e047 	.word	0x0800e047
 800dfac:	0800e047 	.word	0x0800e047
 800dfb0:	0800e047 	.word	0x0800e047
 800dfb4:	0800e047 	.word	0x0800e047
 800dfb8:	0800e047 	.word	0x0800e047
 800dfbc:	0800e047 	.word	0x0800e047
 800dfc0:	0800e047 	.word	0x0800e047
 800dfc4:	0800e047 	.word	0x0800e047
 800dfc8:	0800e047 	.word	0x0800e047
 800dfcc:	0800e047 	.word	0x0800e047
 800dfd0:	0800e047 	.word	0x0800e047
 800dfd4:	0800e047 	.word	0x0800e047
 800dfd8:	0800e039 	.word	0x0800e039
 800dfdc:	2b40      	cmp	r3, #64	@ 0x40
 800dfde:	d02e      	beq.n	800e03e <UART_SetConfig+0x8aa>
 800dfe0:	e031      	b.n	800e046 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dfe2:	f7fa fc31 	bl	8008848 <HAL_RCC_GetPCLK1Freq>
 800dfe6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dfe8:	e033      	b.n	800e052 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dfea:	f7fa fc43 	bl	8008874 <HAL_RCC_GetPCLK2Freq>
 800dfee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dff0:	e02f      	b.n	800e052 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dff2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dff6:	4618      	mov	r0, r3
 800dff8:	f7fc fbf2 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e000:	e027      	b.n	800e052 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e002:	f107 0318 	add.w	r3, r7, #24
 800e006:	4618      	mov	r0, r3
 800e008:	f7fc fd3e 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e00c:	69fb      	ldr	r3, [r7, #28]
 800e00e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e010:	e01f      	b.n	800e052 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e012:	4b2d      	ldr	r3, [pc, #180]	@ (800e0c8 <UART_SetConfig+0x934>)
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	f003 0320 	and.w	r3, r3, #32
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d009      	beq.n	800e032 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e01e:	4b2a      	ldr	r3, [pc, #168]	@ (800e0c8 <UART_SetConfig+0x934>)
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	08db      	lsrs	r3, r3, #3
 800e024:	f003 0303 	and.w	r3, r3, #3
 800e028:	4a24      	ldr	r2, [pc, #144]	@ (800e0bc <UART_SetConfig+0x928>)
 800e02a:	fa22 f303 	lsr.w	r3, r2, r3
 800e02e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e030:	e00f      	b.n	800e052 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800e032:	4b22      	ldr	r3, [pc, #136]	@ (800e0bc <UART_SetConfig+0x928>)
 800e034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e036:	e00c      	b.n	800e052 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e038:	4b21      	ldr	r3, [pc, #132]	@ (800e0c0 <UART_SetConfig+0x92c>)
 800e03a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e03c:	e009      	b.n	800e052 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e03e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e044:	e005      	b.n	800e052 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800e046:	2300      	movs	r3, #0
 800e048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e04a:	2301      	movs	r3, #1
 800e04c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e050:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e054:	2b00      	cmp	r3, #0
 800e056:	f000 80e7 	beq.w	800e228 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e05a:	697b      	ldr	r3, [r7, #20]
 800e05c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e05e:	4a19      	ldr	r2, [pc, #100]	@ (800e0c4 <UART_SetConfig+0x930>)
 800e060:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e064:	461a      	mov	r2, r3
 800e066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e068:	fbb3 f3f2 	udiv	r3, r3, r2
 800e06c:	005a      	lsls	r2, r3, #1
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	685b      	ldr	r3, [r3, #4]
 800e072:	085b      	lsrs	r3, r3, #1
 800e074:	441a      	add	r2, r3
 800e076:	697b      	ldr	r3, [r7, #20]
 800e078:	685b      	ldr	r3, [r3, #4]
 800e07a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e07e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e082:	2b0f      	cmp	r3, #15
 800e084:	d916      	bls.n	800e0b4 <UART_SetConfig+0x920>
 800e086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e08c:	d212      	bcs.n	800e0b4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e090:	b29b      	uxth	r3, r3
 800e092:	f023 030f 	bic.w	r3, r3, #15
 800e096:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e09a:	085b      	lsrs	r3, r3, #1
 800e09c:	b29b      	uxth	r3, r3
 800e09e:	f003 0307 	and.w	r3, r3, #7
 800e0a2:	b29a      	uxth	r2, r3
 800e0a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e0a6:	4313      	orrs	r3, r2
 800e0a8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800e0aa:	697b      	ldr	r3, [r7, #20]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e0b0:	60da      	str	r2, [r3, #12]
 800e0b2:	e0b9      	b.n	800e228 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e0b4:	2301      	movs	r3, #1
 800e0b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800e0ba:	e0b5      	b.n	800e228 <UART_SetConfig+0xa94>
 800e0bc:	03d09000 	.word	0x03d09000
 800e0c0:	003d0900 	.word	0x003d0900
 800e0c4:	080142f4 	.word	0x080142f4
 800e0c8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800e0cc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e0d0:	2b20      	cmp	r3, #32
 800e0d2:	dc49      	bgt.n	800e168 <UART_SetConfig+0x9d4>
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	db7c      	blt.n	800e1d2 <UART_SetConfig+0xa3e>
 800e0d8:	2b20      	cmp	r3, #32
 800e0da:	d87a      	bhi.n	800e1d2 <UART_SetConfig+0xa3e>
 800e0dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e0e4 <UART_SetConfig+0x950>)
 800e0de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0e2:	bf00      	nop
 800e0e4:	0800e16f 	.word	0x0800e16f
 800e0e8:	0800e177 	.word	0x0800e177
 800e0ec:	0800e1d3 	.word	0x0800e1d3
 800e0f0:	0800e1d3 	.word	0x0800e1d3
 800e0f4:	0800e17f 	.word	0x0800e17f
 800e0f8:	0800e1d3 	.word	0x0800e1d3
 800e0fc:	0800e1d3 	.word	0x0800e1d3
 800e100:	0800e1d3 	.word	0x0800e1d3
 800e104:	0800e18f 	.word	0x0800e18f
 800e108:	0800e1d3 	.word	0x0800e1d3
 800e10c:	0800e1d3 	.word	0x0800e1d3
 800e110:	0800e1d3 	.word	0x0800e1d3
 800e114:	0800e1d3 	.word	0x0800e1d3
 800e118:	0800e1d3 	.word	0x0800e1d3
 800e11c:	0800e1d3 	.word	0x0800e1d3
 800e120:	0800e1d3 	.word	0x0800e1d3
 800e124:	0800e19f 	.word	0x0800e19f
 800e128:	0800e1d3 	.word	0x0800e1d3
 800e12c:	0800e1d3 	.word	0x0800e1d3
 800e130:	0800e1d3 	.word	0x0800e1d3
 800e134:	0800e1d3 	.word	0x0800e1d3
 800e138:	0800e1d3 	.word	0x0800e1d3
 800e13c:	0800e1d3 	.word	0x0800e1d3
 800e140:	0800e1d3 	.word	0x0800e1d3
 800e144:	0800e1d3 	.word	0x0800e1d3
 800e148:	0800e1d3 	.word	0x0800e1d3
 800e14c:	0800e1d3 	.word	0x0800e1d3
 800e150:	0800e1d3 	.word	0x0800e1d3
 800e154:	0800e1d3 	.word	0x0800e1d3
 800e158:	0800e1d3 	.word	0x0800e1d3
 800e15c:	0800e1d3 	.word	0x0800e1d3
 800e160:	0800e1d3 	.word	0x0800e1d3
 800e164:	0800e1c5 	.word	0x0800e1c5
 800e168:	2b40      	cmp	r3, #64	@ 0x40
 800e16a:	d02e      	beq.n	800e1ca <UART_SetConfig+0xa36>
 800e16c:	e031      	b.n	800e1d2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e16e:	f7fa fb6b 	bl	8008848 <HAL_RCC_GetPCLK1Freq>
 800e172:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e174:	e033      	b.n	800e1de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e176:	f7fa fb7d 	bl	8008874 <HAL_RCC_GetPCLK2Freq>
 800e17a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e17c:	e02f      	b.n	800e1de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e17e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e182:	4618      	mov	r0, r3
 800e184:	f7fc fb2c 	bl	800a7e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e18a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e18c:	e027      	b.n	800e1de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e18e:	f107 0318 	add.w	r3, r7, #24
 800e192:	4618      	mov	r0, r3
 800e194:	f7fc fc78 	bl	800aa88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e198:	69fb      	ldr	r3, [r7, #28]
 800e19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e19c:	e01f      	b.n	800e1de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e19e:	4b2d      	ldr	r3, [pc, #180]	@ (800e254 <UART_SetConfig+0xac0>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	f003 0320 	and.w	r3, r3, #32
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d009      	beq.n	800e1be <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e1aa:	4b2a      	ldr	r3, [pc, #168]	@ (800e254 <UART_SetConfig+0xac0>)
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	08db      	lsrs	r3, r3, #3
 800e1b0:	f003 0303 	and.w	r3, r3, #3
 800e1b4:	4a28      	ldr	r2, [pc, #160]	@ (800e258 <UART_SetConfig+0xac4>)
 800e1b6:	fa22 f303 	lsr.w	r3, r2, r3
 800e1ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e1bc:	e00f      	b.n	800e1de <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800e1be:	4b26      	ldr	r3, [pc, #152]	@ (800e258 <UART_SetConfig+0xac4>)
 800e1c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1c2:	e00c      	b.n	800e1de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e1c4:	4b25      	ldr	r3, [pc, #148]	@ (800e25c <UART_SetConfig+0xac8>)
 800e1c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1c8:	e009      	b.n	800e1de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e1ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1d0:	e005      	b.n	800e1de <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e1d6:	2301      	movs	r3, #1
 800e1d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e1dc:	bf00      	nop
    }

    if (pclk != 0U)
 800e1de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d021      	beq.n	800e228 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1e8:	4a1d      	ldr	r2, [pc, #116]	@ (800e260 <UART_SetConfig+0xacc>)
 800e1ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e1ee:	461a      	mov	r2, r3
 800e1f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800e1f6:	697b      	ldr	r3, [r7, #20]
 800e1f8:	685b      	ldr	r3, [r3, #4]
 800e1fa:	085b      	lsrs	r3, r3, #1
 800e1fc:	441a      	add	r2, r3
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	685b      	ldr	r3, [r3, #4]
 800e202:	fbb2 f3f3 	udiv	r3, r2, r3
 800e206:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e20a:	2b0f      	cmp	r3, #15
 800e20c:	d909      	bls.n	800e222 <UART_SetConfig+0xa8e>
 800e20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e214:	d205      	bcs.n	800e222 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e218:	b29a      	uxth	r2, r3
 800e21a:	697b      	ldr	r3, [r7, #20]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	60da      	str	r2, [r3, #12]
 800e220:	e002      	b.n	800e228 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e222:	2301      	movs	r3, #1
 800e224:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	2201      	movs	r2, #1
 800e22c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	2201      	movs	r2, #1
 800e234:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e238:	697b      	ldr	r3, [r7, #20]
 800e23a:	2200      	movs	r2, #0
 800e23c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	2200      	movs	r2, #0
 800e242:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e244:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800e248:	4618      	mov	r0, r3
 800e24a:	3748      	adds	r7, #72	@ 0x48
 800e24c:	46bd      	mov	sp, r7
 800e24e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e252:	bf00      	nop
 800e254:	58024400 	.word	0x58024400
 800e258:	03d09000 	.word	0x03d09000
 800e25c:	003d0900 	.word	0x003d0900
 800e260:	080142f4 	.word	0x080142f4

0800e264 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e264:	b480      	push	{r7}
 800e266:	b083      	sub	sp, #12
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e270:	f003 0308 	and.w	r3, r3, #8
 800e274:	2b00      	cmp	r3, #0
 800e276:	d00a      	beq.n	800e28e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	685b      	ldr	r3, [r3, #4]
 800e27e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	430a      	orrs	r2, r1
 800e28c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e292:	f003 0301 	and.w	r3, r3, #1
 800e296:	2b00      	cmp	r3, #0
 800e298:	d00a      	beq.n	800e2b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	430a      	orrs	r2, r1
 800e2ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2b4:	f003 0302 	and.w	r3, r3, #2
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d00a      	beq.n	800e2d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	685b      	ldr	r3, [r3, #4]
 800e2c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	430a      	orrs	r2, r1
 800e2d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2d6:	f003 0304 	and.w	r3, r3, #4
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d00a      	beq.n	800e2f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	685b      	ldr	r3, [r3, #4]
 800e2e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	430a      	orrs	r2, r1
 800e2f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2f8:	f003 0310 	and.w	r3, r3, #16
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d00a      	beq.n	800e316 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	689b      	ldr	r3, [r3, #8]
 800e306:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	430a      	orrs	r2, r1
 800e314:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e31a:	f003 0320 	and.w	r3, r3, #32
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d00a      	beq.n	800e338 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	689b      	ldr	r3, [r3, #8]
 800e328:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	430a      	orrs	r2, r1
 800e336:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e33c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e340:	2b00      	cmp	r3, #0
 800e342:	d01a      	beq.n	800e37a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	685b      	ldr	r3, [r3, #4]
 800e34a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	430a      	orrs	r2, r1
 800e358:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e35e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e362:	d10a      	bne.n	800e37a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	685b      	ldr	r3, [r3, #4]
 800e36a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	430a      	orrs	r2, r1
 800e378:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e37e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e382:	2b00      	cmp	r3, #0
 800e384:	d00a      	beq.n	800e39c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	685b      	ldr	r3, [r3, #4]
 800e38c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	430a      	orrs	r2, r1
 800e39a:	605a      	str	r2, [r3, #4]
  }
}
 800e39c:	bf00      	nop
 800e39e:	370c      	adds	r7, #12
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a6:	4770      	bx	lr

0800e3a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b098      	sub	sp, #96	@ 0x60
 800e3ac:	af02      	add	r7, sp, #8
 800e3ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e3b8:	f7f5 fbca 	bl	8003b50 <HAL_GetTick>
 800e3bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	f003 0308 	and.w	r3, r3, #8
 800e3c8:	2b08      	cmp	r3, #8
 800e3ca:	d12f      	bne.n	800e42c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e3cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e3d0:	9300      	str	r3, [sp, #0]
 800e3d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f000 f88e 	bl	800e4fc <UART_WaitOnFlagUntilTimeout>
 800e3e0:	4603      	mov	r3, r0
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d022      	beq.n	800e42c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ee:	e853 3f00 	ldrex	r3, [r3]
 800e3f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e3f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e3fa:	653b      	str	r3, [r7, #80]	@ 0x50
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	461a      	mov	r2, r3
 800e402:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e404:	647b      	str	r3, [r7, #68]	@ 0x44
 800e406:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e408:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e40a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e40c:	e841 2300 	strex	r3, r2, [r1]
 800e410:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e414:	2b00      	cmp	r3, #0
 800e416:	d1e6      	bne.n	800e3e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	2220      	movs	r2, #32
 800e41c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2200      	movs	r2, #0
 800e424:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e428:	2303      	movs	r3, #3
 800e42a:	e063      	b.n	800e4f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	f003 0304 	and.w	r3, r3, #4
 800e436:	2b04      	cmp	r3, #4
 800e438:	d149      	bne.n	800e4ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e43a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e43e:	9300      	str	r3, [sp, #0]
 800e440:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e442:	2200      	movs	r2, #0
 800e444:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e448:	6878      	ldr	r0, [r7, #4]
 800e44a:	f000 f857 	bl	800e4fc <UART_WaitOnFlagUntilTimeout>
 800e44e:	4603      	mov	r3, r0
 800e450:	2b00      	cmp	r3, #0
 800e452:	d03c      	beq.n	800e4ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e45c:	e853 3f00 	ldrex	r3, [r3]
 800e460:	623b      	str	r3, [r7, #32]
   return(result);
 800e462:	6a3b      	ldr	r3, [r7, #32]
 800e464:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e468:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	461a      	mov	r2, r3
 800e470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e472:	633b      	str	r3, [r7, #48]	@ 0x30
 800e474:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e476:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e47a:	e841 2300 	strex	r3, r2, [r1]
 800e47e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e482:	2b00      	cmp	r3, #0
 800e484:	d1e6      	bne.n	800e454 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	3308      	adds	r3, #8
 800e48c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e48e:	693b      	ldr	r3, [r7, #16]
 800e490:	e853 3f00 	ldrex	r3, [r3]
 800e494:	60fb      	str	r3, [r7, #12]
   return(result);
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	f023 0301 	bic.w	r3, r3, #1
 800e49c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	3308      	adds	r3, #8
 800e4a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e4a6:	61fa      	str	r2, [r7, #28]
 800e4a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4aa:	69b9      	ldr	r1, [r7, #24]
 800e4ac:	69fa      	ldr	r2, [r7, #28]
 800e4ae:	e841 2300 	strex	r3, r2, [r1]
 800e4b2:	617b      	str	r3, [r7, #20]
   return(result);
 800e4b4:	697b      	ldr	r3, [r7, #20]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d1e5      	bne.n	800e486 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	2220      	movs	r2, #32
 800e4be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e4ca:	2303      	movs	r3, #3
 800e4cc:	e012      	b.n	800e4f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	2220      	movs	r2, #32
 800e4d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2220      	movs	r2, #32
 800e4da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e4f2:	2300      	movs	r3, #0
}
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	3758      	adds	r7, #88	@ 0x58
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}

0800e4fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b084      	sub	sp, #16
 800e500:	af00      	add	r7, sp, #0
 800e502:	60f8      	str	r0, [r7, #12]
 800e504:	60b9      	str	r1, [r7, #8]
 800e506:	603b      	str	r3, [r7, #0]
 800e508:	4613      	mov	r3, r2
 800e50a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e50c:	e04f      	b.n	800e5ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e50e:	69bb      	ldr	r3, [r7, #24]
 800e510:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e514:	d04b      	beq.n	800e5ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e516:	f7f5 fb1b 	bl	8003b50 <HAL_GetTick>
 800e51a:	4602      	mov	r2, r0
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	1ad3      	subs	r3, r2, r3
 800e520:	69ba      	ldr	r2, [r7, #24]
 800e522:	429a      	cmp	r2, r3
 800e524:	d302      	bcc.n	800e52c <UART_WaitOnFlagUntilTimeout+0x30>
 800e526:	69bb      	ldr	r3, [r7, #24]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d101      	bne.n	800e530 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e52c:	2303      	movs	r3, #3
 800e52e:	e04e      	b.n	800e5ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	f003 0304 	and.w	r3, r3, #4
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d037      	beq.n	800e5ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800e53e:	68bb      	ldr	r3, [r7, #8]
 800e540:	2b80      	cmp	r3, #128	@ 0x80
 800e542:	d034      	beq.n	800e5ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800e544:	68bb      	ldr	r3, [r7, #8]
 800e546:	2b40      	cmp	r3, #64	@ 0x40
 800e548:	d031      	beq.n	800e5ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	69db      	ldr	r3, [r3, #28]
 800e550:	f003 0308 	and.w	r3, r3, #8
 800e554:	2b08      	cmp	r3, #8
 800e556:	d110      	bne.n	800e57a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	2208      	movs	r2, #8
 800e55e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e560:	68f8      	ldr	r0, [r7, #12]
 800e562:	f000 f839 	bl	800e5d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	2208      	movs	r2, #8
 800e56a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	2200      	movs	r2, #0
 800e572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e576:	2301      	movs	r3, #1
 800e578:	e029      	b.n	800e5ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	69db      	ldr	r3, [r3, #28]
 800e580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e588:	d111      	bne.n	800e5ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e594:	68f8      	ldr	r0, [r7, #12]
 800e596:	f000 f81f 	bl	800e5d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	2220      	movs	r2, #32
 800e59e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e5aa:	2303      	movs	r3, #3
 800e5ac:	e00f      	b.n	800e5ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	69da      	ldr	r2, [r3, #28]
 800e5b4:	68bb      	ldr	r3, [r7, #8]
 800e5b6:	4013      	ands	r3, r2
 800e5b8:	68ba      	ldr	r2, [r7, #8]
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	bf0c      	ite	eq
 800e5be:	2301      	moveq	r3, #1
 800e5c0:	2300      	movne	r3, #0
 800e5c2:	b2db      	uxtb	r3, r3
 800e5c4:	461a      	mov	r2, r3
 800e5c6:	79fb      	ldrb	r3, [r7, #7]
 800e5c8:	429a      	cmp	r2, r3
 800e5ca:	d0a0      	beq.n	800e50e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e5cc:	2300      	movs	r3, #0
}
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	3710      	adds	r7, #16
 800e5d2:	46bd      	mov	sp, r7
 800e5d4:	bd80      	pop	{r7, pc}
	...

0800e5d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e5d8:	b480      	push	{r7}
 800e5da:	b095      	sub	sp, #84	@ 0x54
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5e8:	e853 3f00 	ldrex	r3, [r3]
 800e5ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e5ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e5f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	461a      	mov	r2, r3
 800e5fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800e600:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e602:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e604:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e606:	e841 2300 	strex	r3, r2, [r1]
 800e60a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d1e6      	bne.n	800e5e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	3308      	adds	r3, #8
 800e618:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e61a:	6a3b      	ldr	r3, [r7, #32]
 800e61c:	e853 3f00 	ldrex	r3, [r3]
 800e620:	61fb      	str	r3, [r7, #28]
   return(result);
 800e622:	69fa      	ldr	r2, [r7, #28]
 800e624:	4b1e      	ldr	r3, [pc, #120]	@ (800e6a0 <UART_EndRxTransfer+0xc8>)
 800e626:	4013      	ands	r3, r2
 800e628:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	3308      	adds	r3, #8
 800e630:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e632:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e634:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e636:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e638:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e63a:	e841 2300 	strex	r3, r2, [r1]
 800e63e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e642:	2b00      	cmp	r3, #0
 800e644:	d1e5      	bne.n	800e612 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e64a:	2b01      	cmp	r3, #1
 800e64c:	d118      	bne.n	800e680 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	e853 3f00 	ldrex	r3, [r3]
 800e65a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e65c:	68bb      	ldr	r3, [r7, #8]
 800e65e:	f023 0310 	bic.w	r3, r3, #16
 800e662:	647b      	str	r3, [r7, #68]	@ 0x44
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	461a      	mov	r2, r3
 800e66a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e66c:	61bb      	str	r3, [r7, #24]
 800e66e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e670:	6979      	ldr	r1, [r7, #20]
 800e672:	69ba      	ldr	r2, [r7, #24]
 800e674:	e841 2300 	strex	r3, r2, [r1]
 800e678:	613b      	str	r3, [r7, #16]
   return(result);
 800e67a:	693b      	ldr	r3, [r7, #16]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d1e6      	bne.n	800e64e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2220      	movs	r2, #32
 800e684:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	2200      	movs	r2, #0
 800e68c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2200      	movs	r2, #0
 800e692:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e694:	bf00      	nop
 800e696:	3754      	adds	r7, #84	@ 0x54
 800e698:	46bd      	mov	sp, r7
 800e69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69e:	4770      	bx	lr
 800e6a0:	effffffe 	.word	0xeffffffe

0800e6a4 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b086      	sub	sp, #24
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	60f8      	str	r0, [r7, #12]
 800e6ac:	60b9      	str	r1, [r7, #8]
 800e6ae:	607a      	str	r2, [r7, #4]
 800e6b0:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d101      	bne.n	800e6bc <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800e6b8:	2301      	movs	r3, #1
 800e6ba:	e056      	b.n	800e76a <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d106      	bne.n	800e6d4 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800e6ce:	68f8      	ldr	r0, [r7, #12]
 800e6d0:	f7f4 fc48 	bl	8002f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	2224      	movs	r2, #36	@ 0x24
 800e6d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	681a      	ldr	r2, [r3, #0]
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	f022 0201 	bic.w	r2, r2, #1
 800e6ea:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d002      	beq.n	800e6fa <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 800e6f4:	68f8      	ldr	r0, [r7, #12]
 800e6f6:	f7ff fdb5 	bl	800e264 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e6fa:	68f8      	ldr	r0, [r7, #12]
 800e6fc:	f7ff f84a 	bl	800d794 <UART_SetConfig>
 800e700:	4603      	mov	r3, r0
 800e702:	2b01      	cmp	r3, #1
 800e704:	d101      	bne.n	800e70a <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 800e706:	2301      	movs	r3, #1
 800e708:	e02f      	b.n	800e76a <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	689a      	ldr	r2, [r3, #8]
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e718:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	689b      	ldr	r3, [r3, #8]
 800e720:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	68ba      	ldr	r2, [r7, #8]
 800e72a:	430a      	orrs	r2, r1
 800e72c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	055b      	lsls	r3, r3, #21
 800e732:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	041b      	lsls	r3, r3, #16
 800e738:	697a      	ldr	r2, [r7, #20]
 800e73a:	4313      	orrs	r3, r2
 800e73c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	681a      	ldr	r2, [r3, #0]
 800e744:	4b0b      	ldr	r3, [pc, #44]	@ (800e774 <HAL_RS485Ex_Init+0xd0>)
 800e746:	4013      	ands	r3, r2
 800e748:	68fa      	ldr	r2, [r7, #12]
 800e74a:	6812      	ldr	r2, [r2, #0]
 800e74c:	6979      	ldr	r1, [r7, #20]
 800e74e:	430b      	orrs	r3, r1
 800e750:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	681a      	ldr	r2, [r3, #0]
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f042 0201 	orr.w	r2, r2, #1
 800e760:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e762:	68f8      	ldr	r0, [r7, #12]
 800e764:	f7ff fe20 	bl	800e3a8 <UART_CheckIdleState>
 800e768:	4603      	mov	r3, r0
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3718      	adds	r7, #24
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}
 800e772:	bf00      	nop
 800e774:	fc00ffff 	.word	0xfc00ffff

0800e778 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e778:	b480      	push	{r7}
 800e77a:	b085      	sub	sp, #20
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e786:	2b01      	cmp	r3, #1
 800e788:	d101      	bne.n	800e78e <HAL_UARTEx_DisableFifoMode+0x16>
 800e78a:	2302      	movs	r3, #2
 800e78c:	e027      	b.n	800e7de <HAL_UARTEx_DisableFifoMode+0x66>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	2201      	movs	r2, #1
 800e792:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2224      	movs	r2, #36	@ 0x24
 800e79a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	681a      	ldr	r2, [r3, #0]
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	f022 0201 	bic.w	r2, r2, #1
 800e7b4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e7bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	68fa      	ldr	r2, [r7, #12]
 800e7ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	2220      	movs	r2, #32
 800e7d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e7dc:	2300      	movs	r3, #0
}
 800e7de:	4618      	mov	r0, r3
 800e7e0:	3714      	adds	r7, #20
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e8:	4770      	bx	lr

0800e7ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e7ea:	b580      	push	{r7, lr}
 800e7ec:	b084      	sub	sp, #16
 800e7ee:	af00      	add	r7, sp, #0
 800e7f0:	6078      	str	r0, [r7, #4]
 800e7f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e7fa:	2b01      	cmp	r3, #1
 800e7fc:	d101      	bne.n	800e802 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e7fe:	2302      	movs	r3, #2
 800e800:	e02d      	b.n	800e85e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2201      	movs	r2, #1
 800e806:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	2224      	movs	r2, #36	@ 0x24
 800e80e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	681a      	ldr	r2, [r3, #0]
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	f022 0201 	bic.w	r2, r2, #1
 800e828:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	689b      	ldr	r3, [r3, #8]
 800e830:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	683a      	ldr	r2, [r7, #0]
 800e83a:	430a      	orrs	r2, r1
 800e83c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e83e:	6878      	ldr	r0, [r7, #4]
 800e840:	f000 f850 	bl	800e8e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	68fa      	ldr	r2, [r7, #12]
 800e84a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	2220      	movs	r2, #32
 800e850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2200      	movs	r2, #0
 800e858:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e85c:	2300      	movs	r3, #0
}
 800e85e:	4618      	mov	r0, r3
 800e860:	3710      	adds	r7, #16
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}

0800e866 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e866:	b580      	push	{r7, lr}
 800e868:	b084      	sub	sp, #16
 800e86a:	af00      	add	r7, sp, #0
 800e86c:	6078      	str	r0, [r7, #4]
 800e86e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e876:	2b01      	cmp	r3, #1
 800e878:	d101      	bne.n	800e87e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e87a:	2302      	movs	r3, #2
 800e87c:	e02d      	b.n	800e8da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	2201      	movs	r2, #1
 800e882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	2224      	movs	r2, #36	@ 0x24
 800e88a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	681a      	ldr	r2, [r3, #0]
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f022 0201 	bic.w	r2, r2, #1
 800e8a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	689b      	ldr	r3, [r3, #8]
 800e8ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	683a      	ldr	r2, [r7, #0]
 800e8b6:	430a      	orrs	r2, r1
 800e8b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e8ba:	6878      	ldr	r0, [r7, #4]
 800e8bc:	f000 f812 	bl	800e8e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	68fa      	ldr	r2, [r7, #12]
 800e8c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	2220      	movs	r2, #32
 800e8cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e8d8:	2300      	movs	r3, #0
}
 800e8da:	4618      	mov	r0, r3
 800e8dc:	3710      	adds	r7, #16
 800e8de:	46bd      	mov	sp, r7
 800e8e0:	bd80      	pop	{r7, pc}
	...

0800e8e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e8e4:	b480      	push	{r7}
 800e8e6:	b085      	sub	sp, #20
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d108      	bne.n	800e906 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	2201      	movs	r2, #1
 800e8f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	2201      	movs	r2, #1
 800e900:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e904:	e031      	b.n	800e96a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e906:	2310      	movs	r3, #16
 800e908:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e90a:	2310      	movs	r3, #16
 800e90c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	689b      	ldr	r3, [r3, #8]
 800e914:	0e5b      	lsrs	r3, r3, #25
 800e916:	b2db      	uxtb	r3, r3
 800e918:	f003 0307 	and.w	r3, r3, #7
 800e91c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	689b      	ldr	r3, [r3, #8]
 800e924:	0f5b      	lsrs	r3, r3, #29
 800e926:	b2db      	uxtb	r3, r3
 800e928:	f003 0307 	and.w	r3, r3, #7
 800e92c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e92e:	7bbb      	ldrb	r3, [r7, #14]
 800e930:	7b3a      	ldrb	r2, [r7, #12]
 800e932:	4911      	ldr	r1, [pc, #68]	@ (800e978 <UARTEx_SetNbDataToProcess+0x94>)
 800e934:	5c8a      	ldrb	r2, [r1, r2]
 800e936:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e93a:	7b3a      	ldrb	r2, [r7, #12]
 800e93c:	490f      	ldr	r1, [pc, #60]	@ (800e97c <UARTEx_SetNbDataToProcess+0x98>)
 800e93e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e940:	fb93 f3f2 	sdiv	r3, r3, r2
 800e944:	b29a      	uxth	r2, r3
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e94c:	7bfb      	ldrb	r3, [r7, #15]
 800e94e:	7b7a      	ldrb	r2, [r7, #13]
 800e950:	4909      	ldr	r1, [pc, #36]	@ (800e978 <UARTEx_SetNbDataToProcess+0x94>)
 800e952:	5c8a      	ldrb	r2, [r1, r2]
 800e954:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e958:	7b7a      	ldrb	r2, [r7, #13]
 800e95a:	4908      	ldr	r1, [pc, #32]	@ (800e97c <UARTEx_SetNbDataToProcess+0x98>)
 800e95c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e95e:	fb93 f3f2 	sdiv	r3, r3, r2
 800e962:	b29a      	uxth	r2, r3
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e96a:	bf00      	nop
 800e96c:	3714      	adds	r7, #20
 800e96e:	46bd      	mov	sp, r7
 800e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e974:	4770      	bx	lr
 800e976:	bf00      	nop
 800e978:	0801430c 	.word	0x0801430c
 800e97c:	08014314 	.word	0x08014314

0800e980 <_malloc_r>:
 800e980:	f101 030b 	add.w	r3, r1, #11
 800e984:	2b16      	cmp	r3, #22
 800e986:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e98a:	4605      	mov	r5, r0
 800e98c:	d906      	bls.n	800e99c <_malloc_r+0x1c>
 800e98e:	f033 0707 	bics.w	r7, r3, #7
 800e992:	d504      	bpl.n	800e99e <_malloc_r+0x1e>
 800e994:	230c      	movs	r3, #12
 800e996:	602b      	str	r3, [r5, #0]
 800e998:	2400      	movs	r4, #0
 800e99a:	e1a3      	b.n	800ece4 <_malloc_r+0x364>
 800e99c:	2710      	movs	r7, #16
 800e99e:	42b9      	cmp	r1, r7
 800e9a0:	d8f8      	bhi.n	800e994 <_malloc_r+0x14>
 800e9a2:	4628      	mov	r0, r5
 800e9a4:	f000 fa26 	bl	800edf4 <__malloc_lock>
 800e9a8:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 800e9ac:	4eaf      	ldr	r6, [pc, #700]	@ (800ec6c <_malloc_r+0x2ec>)
 800e9ae:	d237      	bcs.n	800ea20 <_malloc_r+0xa0>
 800e9b0:	f107 0208 	add.w	r2, r7, #8
 800e9b4:	4432      	add	r2, r6
 800e9b6:	f1a2 0108 	sub.w	r1, r2, #8
 800e9ba:	6854      	ldr	r4, [r2, #4]
 800e9bc:	428c      	cmp	r4, r1
 800e9be:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800e9c2:	d102      	bne.n	800e9ca <_malloc_r+0x4a>
 800e9c4:	68d4      	ldr	r4, [r2, #12]
 800e9c6:	42a2      	cmp	r2, r4
 800e9c8:	d010      	beq.n	800e9ec <_malloc_r+0x6c>
 800e9ca:	6863      	ldr	r3, [r4, #4]
 800e9cc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800e9d0:	f023 0303 	bic.w	r3, r3, #3
 800e9d4:	60ca      	str	r2, [r1, #12]
 800e9d6:	4423      	add	r3, r4
 800e9d8:	6091      	str	r1, [r2, #8]
 800e9da:	685a      	ldr	r2, [r3, #4]
 800e9dc:	f042 0201 	orr.w	r2, r2, #1
 800e9e0:	605a      	str	r2, [r3, #4]
 800e9e2:	4628      	mov	r0, r5
 800e9e4:	f000 fa0c 	bl	800ee00 <__malloc_unlock>
 800e9e8:	3408      	adds	r4, #8
 800e9ea:	e17b      	b.n	800ece4 <_malloc_r+0x364>
 800e9ec:	3302      	adds	r3, #2
 800e9ee:	6934      	ldr	r4, [r6, #16]
 800e9f0:	499f      	ldr	r1, [pc, #636]	@ (800ec70 <_malloc_r+0x2f0>)
 800e9f2:	428c      	cmp	r4, r1
 800e9f4:	d077      	beq.n	800eae6 <_malloc_r+0x166>
 800e9f6:	6862      	ldr	r2, [r4, #4]
 800e9f8:	f022 0c03 	bic.w	ip, r2, #3
 800e9fc:	ebac 0007 	sub.w	r0, ip, r7
 800ea00:	280f      	cmp	r0, #15
 800ea02:	dd48      	ble.n	800ea96 <_malloc_r+0x116>
 800ea04:	19e2      	adds	r2, r4, r7
 800ea06:	f040 0301 	orr.w	r3, r0, #1
 800ea0a:	f047 0701 	orr.w	r7, r7, #1
 800ea0e:	6067      	str	r7, [r4, #4]
 800ea10:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800ea14:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800ea18:	6053      	str	r3, [r2, #4]
 800ea1a:	f844 000c 	str.w	r0, [r4, ip]
 800ea1e:	e7e0      	b.n	800e9e2 <_malloc_r+0x62>
 800ea20:	0a7b      	lsrs	r3, r7, #9
 800ea22:	d02a      	beq.n	800ea7a <_malloc_r+0xfa>
 800ea24:	2b04      	cmp	r3, #4
 800ea26:	d812      	bhi.n	800ea4e <_malloc_r+0xce>
 800ea28:	09bb      	lsrs	r3, r7, #6
 800ea2a:	3338      	adds	r3, #56	@ 0x38
 800ea2c:	1c5a      	adds	r2, r3, #1
 800ea2e:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800ea32:	f1a2 0c08 	sub.w	ip, r2, #8
 800ea36:	6854      	ldr	r4, [r2, #4]
 800ea38:	4564      	cmp	r4, ip
 800ea3a:	d006      	beq.n	800ea4a <_malloc_r+0xca>
 800ea3c:	6862      	ldr	r2, [r4, #4]
 800ea3e:	f022 0203 	bic.w	r2, r2, #3
 800ea42:	1bd0      	subs	r0, r2, r7
 800ea44:	280f      	cmp	r0, #15
 800ea46:	dd1c      	ble.n	800ea82 <_malloc_r+0x102>
 800ea48:	3b01      	subs	r3, #1
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	e7cf      	b.n	800e9ee <_malloc_r+0x6e>
 800ea4e:	2b14      	cmp	r3, #20
 800ea50:	d801      	bhi.n	800ea56 <_malloc_r+0xd6>
 800ea52:	335b      	adds	r3, #91	@ 0x5b
 800ea54:	e7ea      	b.n	800ea2c <_malloc_r+0xac>
 800ea56:	2b54      	cmp	r3, #84	@ 0x54
 800ea58:	d802      	bhi.n	800ea60 <_malloc_r+0xe0>
 800ea5a:	0b3b      	lsrs	r3, r7, #12
 800ea5c:	336e      	adds	r3, #110	@ 0x6e
 800ea5e:	e7e5      	b.n	800ea2c <_malloc_r+0xac>
 800ea60:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 800ea64:	d802      	bhi.n	800ea6c <_malloc_r+0xec>
 800ea66:	0bfb      	lsrs	r3, r7, #15
 800ea68:	3377      	adds	r3, #119	@ 0x77
 800ea6a:	e7df      	b.n	800ea2c <_malloc_r+0xac>
 800ea6c:	f240 5254 	movw	r2, #1364	@ 0x554
 800ea70:	4293      	cmp	r3, r2
 800ea72:	d804      	bhi.n	800ea7e <_malloc_r+0xfe>
 800ea74:	0cbb      	lsrs	r3, r7, #18
 800ea76:	337c      	adds	r3, #124	@ 0x7c
 800ea78:	e7d8      	b.n	800ea2c <_malloc_r+0xac>
 800ea7a:	233f      	movs	r3, #63	@ 0x3f
 800ea7c:	e7d6      	b.n	800ea2c <_malloc_r+0xac>
 800ea7e:	237e      	movs	r3, #126	@ 0x7e
 800ea80:	e7d4      	b.n	800ea2c <_malloc_r+0xac>
 800ea82:	2800      	cmp	r0, #0
 800ea84:	68e1      	ldr	r1, [r4, #12]
 800ea86:	db04      	blt.n	800ea92 <_malloc_r+0x112>
 800ea88:	68a3      	ldr	r3, [r4, #8]
 800ea8a:	60d9      	str	r1, [r3, #12]
 800ea8c:	608b      	str	r3, [r1, #8]
 800ea8e:	18a3      	adds	r3, r4, r2
 800ea90:	e7a3      	b.n	800e9da <_malloc_r+0x5a>
 800ea92:	460c      	mov	r4, r1
 800ea94:	e7d0      	b.n	800ea38 <_malloc_r+0xb8>
 800ea96:	2800      	cmp	r0, #0
 800ea98:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800ea9c:	db07      	blt.n	800eaae <_malloc_r+0x12e>
 800ea9e:	44a4      	add	ip, r4
 800eaa0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800eaa4:	f043 0301 	orr.w	r3, r3, #1
 800eaa8:	f8cc 3004 	str.w	r3, [ip, #4]
 800eaac:	e799      	b.n	800e9e2 <_malloc_r+0x62>
 800eaae:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800eab2:	6870      	ldr	r0, [r6, #4]
 800eab4:	f080 8095 	bcs.w	800ebe2 <_malloc_r+0x262>
 800eab8:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800eabc:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800eac0:	f04f 0c01 	mov.w	ip, #1
 800eac4:	3201      	adds	r2, #1
 800eac6:	fa0c fc0e 	lsl.w	ip, ip, lr
 800eaca:	ea4c 0000 	orr.w	r0, ip, r0
 800eace:	6070      	str	r0, [r6, #4]
 800ead0:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800ead4:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800ead8:	3808      	subs	r0, #8
 800eada:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800eade:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800eae2:	f8cc 400c 	str.w	r4, [ip, #12]
 800eae6:	1098      	asrs	r0, r3, #2
 800eae8:	2201      	movs	r2, #1
 800eaea:	4082      	lsls	r2, r0
 800eaec:	6870      	ldr	r0, [r6, #4]
 800eaee:	4290      	cmp	r0, r2
 800eaf0:	d326      	bcc.n	800eb40 <_malloc_r+0x1c0>
 800eaf2:	4210      	tst	r0, r2
 800eaf4:	d106      	bne.n	800eb04 <_malloc_r+0x184>
 800eaf6:	f023 0303 	bic.w	r3, r3, #3
 800eafa:	0052      	lsls	r2, r2, #1
 800eafc:	4210      	tst	r0, r2
 800eafe:	f103 0304 	add.w	r3, r3, #4
 800eb02:	d0fa      	beq.n	800eafa <_malloc_r+0x17a>
 800eb04:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800eb08:	46c1      	mov	r9, r8
 800eb0a:	469e      	mov	lr, r3
 800eb0c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800eb10:	454c      	cmp	r4, r9
 800eb12:	f040 80b9 	bne.w	800ec88 <_malloc_r+0x308>
 800eb16:	f10e 0e01 	add.w	lr, lr, #1
 800eb1a:	f01e 0f03 	tst.w	lr, #3
 800eb1e:	f109 0908 	add.w	r9, r9, #8
 800eb22:	d1f3      	bne.n	800eb0c <_malloc_r+0x18c>
 800eb24:	0798      	lsls	r0, r3, #30
 800eb26:	f040 80e3 	bne.w	800ecf0 <_malloc_r+0x370>
 800eb2a:	6873      	ldr	r3, [r6, #4]
 800eb2c:	ea23 0302 	bic.w	r3, r3, r2
 800eb30:	6073      	str	r3, [r6, #4]
 800eb32:	6870      	ldr	r0, [r6, #4]
 800eb34:	0052      	lsls	r2, r2, #1
 800eb36:	4290      	cmp	r0, r2
 800eb38:	d302      	bcc.n	800eb40 <_malloc_r+0x1c0>
 800eb3a:	2a00      	cmp	r2, #0
 800eb3c:	f040 80e5 	bne.w	800ed0a <_malloc_r+0x38a>
 800eb40:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800eb44:	f8da 3004 	ldr.w	r3, [sl, #4]
 800eb48:	f023 0903 	bic.w	r9, r3, #3
 800eb4c:	45b9      	cmp	r9, r7
 800eb4e:	d304      	bcc.n	800eb5a <_malloc_r+0x1da>
 800eb50:	eba9 0207 	sub.w	r2, r9, r7
 800eb54:	2a0f      	cmp	r2, #15
 800eb56:	f300 8141 	bgt.w	800eddc <_malloc_r+0x45c>
 800eb5a:	4b46      	ldr	r3, [pc, #280]	@ (800ec74 <_malloc_r+0x2f4>)
 800eb5c:	6819      	ldr	r1, [r3, #0]
 800eb5e:	3110      	adds	r1, #16
 800eb60:	4439      	add	r1, r7
 800eb62:	2008      	movs	r0, #8
 800eb64:	9101      	str	r1, [sp, #4]
 800eb66:	f000 fb47 	bl	800f1f8 <sysconf>
 800eb6a:	4a43      	ldr	r2, [pc, #268]	@ (800ec78 <_malloc_r+0x2f8>)
 800eb6c:	9901      	ldr	r1, [sp, #4]
 800eb6e:	6813      	ldr	r3, [r2, #0]
 800eb70:	3301      	adds	r3, #1
 800eb72:	bf1f      	itttt	ne
 800eb74:	f101 31ff 	addne.w	r1, r1, #4294967295
 800eb78:	1809      	addne	r1, r1, r0
 800eb7a:	4243      	negne	r3, r0
 800eb7c:	4019      	andne	r1, r3
 800eb7e:	4680      	mov	r8, r0
 800eb80:	4628      	mov	r0, r5
 800eb82:	9101      	str	r1, [sp, #4]
 800eb84:	f000 fae8 	bl	800f158 <_sbrk_r>
 800eb88:	1c42      	adds	r2, r0, #1
 800eb8a:	eb0a 0b09 	add.w	fp, sl, r9
 800eb8e:	4604      	mov	r4, r0
 800eb90:	f000 80f7 	beq.w	800ed82 <_malloc_r+0x402>
 800eb94:	4583      	cmp	fp, r0
 800eb96:	9901      	ldr	r1, [sp, #4]
 800eb98:	4a37      	ldr	r2, [pc, #220]	@ (800ec78 <_malloc_r+0x2f8>)
 800eb9a:	d902      	bls.n	800eba2 <_malloc_r+0x222>
 800eb9c:	45b2      	cmp	sl, r6
 800eb9e:	f040 80f0 	bne.w	800ed82 <_malloc_r+0x402>
 800eba2:	4b36      	ldr	r3, [pc, #216]	@ (800ec7c <_malloc_r+0x2fc>)
 800eba4:	6818      	ldr	r0, [r3, #0]
 800eba6:	45a3      	cmp	fp, r4
 800eba8:	eb00 0e01 	add.w	lr, r0, r1
 800ebac:	f8c3 e000 	str.w	lr, [r3]
 800ebb0:	f108 3cff 	add.w	ip, r8, #4294967295
 800ebb4:	f040 80ab 	bne.w	800ed0e <_malloc_r+0x38e>
 800ebb8:	ea1b 0f0c 	tst.w	fp, ip
 800ebbc:	f040 80a7 	bne.w	800ed0e <_malloc_r+0x38e>
 800ebc0:	68b2      	ldr	r2, [r6, #8]
 800ebc2:	4449      	add	r1, r9
 800ebc4:	f041 0101 	orr.w	r1, r1, #1
 800ebc8:	6051      	str	r1, [r2, #4]
 800ebca:	4a2d      	ldr	r2, [pc, #180]	@ (800ec80 <_malloc_r+0x300>)
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	6811      	ldr	r1, [r2, #0]
 800ebd0:	428b      	cmp	r3, r1
 800ebd2:	bf88      	it	hi
 800ebd4:	6013      	strhi	r3, [r2, #0]
 800ebd6:	4a2b      	ldr	r2, [pc, #172]	@ (800ec84 <_malloc_r+0x304>)
 800ebd8:	6811      	ldr	r1, [r2, #0]
 800ebda:	428b      	cmp	r3, r1
 800ebdc:	bf88      	it	hi
 800ebde:	6013      	strhi	r3, [r2, #0]
 800ebe0:	e0cf      	b.n	800ed82 <_malloc_r+0x402>
 800ebe2:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800ebe6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800ebea:	d218      	bcs.n	800ec1e <_malloc_r+0x29e>
 800ebec:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800ebf0:	3238      	adds	r2, #56	@ 0x38
 800ebf2:	f102 0e01 	add.w	lr, r2, #1
 800ebf6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800ebfa:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800ebfe:	45f0      	cmp	r8, lr
 800ec00:	d12b      	bne.n	800ec5a <_malloc_r+0x2da>
 800ec02:	1092      	asrs	r2, r2, #2
 800ec04:	f04f 0c01 	mov.w	ip, #1
 800ec08:	fa0c f202 	lsl.w	r2, ip, r2
 800ec0c:	4302      	orrs	r2, r0
 800ec0e:	6072      	str	r2, [r6, #4]
 800ec10:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800ec14:	f8c8 4008 	str.w	r4, [r8, #8]
 800ec18:	f8ce 400c 	str.w	r4, [lr, #12]
 800ec1c:	e763      	b.n	800eae6 <_malloc_r+0x166>
 800ec1e:	2a14      	cmp	r2, #20
 800ec20:	d801      	bhi.n	800ec26 <_malloc_r+0x2a6>
 800ec22:	325b      	adds	r2, #91	@ 0x5b
 800ec24:	e7e5      	b.n	800ebf2 <_malloc_r+0x272>
 800ec26:	2a54      	cmp	r2, #84	@ 0x54
 800ec28:	d803      	bhi.n	800ec32 <_malloc_r+0x2b2>
 800ec2a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800ec2e:	326e      	adds	r2, #110	@ 0x6e
 800ec30:	e7df      	b.n	800ebf2 <_malloc_r+0x272>
 800ec32:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800ec36:	d803      	bhi.n	800ec40 <_malloc_r+0x2c0>
 800ec38:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800ec3c:	3277      	adds	r2, #119	@ 0x77
 800ec3e:	e7d8      	b.n	800ebf2 <_malloc_r+0x272>
 800ec40:	f240 5e54 	movw	lr, #1364	@ 0x554
 800ec44:	4572      	cmp	r2, lr
 800ec46:	bf9a      	itte	ls
 800ec48:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800ec4c:	327c      	addls	r2, #124	@ 0x7c
 800ec4e:	227e      	movhi	r2, #126	@ 0x7e
 800ec50:	e7cf      	b.n	800ebf2 <_malloc_r+0x272>
 800ec52:	f8de e008 	ldr.w	lr, [lr, #8]
 800ec56:	45f0      	cmp	r8, lr
 800ec58:	d005      	beq.n	800ec66 <_malloc_r+0x2e6>
 800ec5a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800ec5e:	f022 0203 	bic.w	r2, r2, #3
 800ec62:	4562      	cmp	r2, ip
 800ec64:	d8f5      	bhi.n	800ec52 <_malloc_r+0x2d2>
 800ec66:	f8de 800c 	ldr.w	r8, [lr, #12]
 800ec6a:	e7d1      	b.n	800ec10 <_malloc_r+0x290>
 800ec6c:	24020018 	.word	0x24020018
 800ec70:	24020020 	.word	0x24020020
 800ec74:	24021240 	.word	0x24021240
 800ec78:	24020010 	.word	0x24020010
 800ec7c:	24021210 	.word	0x24021210
 800ec80:	2402123c 	.word	0x2402123c
 800ec84:	24021238 	.word	0x24021238
 800ec88:	6860      	ldr	r0, [r4, #4]
 800ec8a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800ec8e:	f020 0003 	bic.w	r0, r0, #3
 800ec92:	eba0 0a07 	sub.w	sl, r0, r7
 800ec96:	f1ba 0f0f 	cmp.w	sl, #15
 800ec9a:	dd12      	ble.n	800ecc2 <_malloc_r+0x342>
 800ec9c:	68a3      	ldr	r3, [r4, #8]
 800ec9e:	19e2      	adds	r2, r4, r7
 800eca0:	f047 0701 	orr.w	r7, r7, #1
 800eca4:	6067      	str	r7, [r4, #4]
 800eca6:	f8c3 c00c 	str.w	ip, [r3, #12]
 800ecaa:	f8cc 3008 	str.w	r3, [ip, #8]
 800ecae:	f04a 0301 	orr.w	r3, sl, #1
 800ecb2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800ecb6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800ecba:	6053      	str	r3, [r2, #4]
 800ecbc:	f844 a000 	str.w	sl, [r4, r0]
 800ecc0:	e68f      	b.n	800e9e2 <_malloc_r+0x62>
 800ecc2:	f1ba 0f00 	cmp.w	sl, #0
 800ecc6:	db11      	blt.n	800ecec <_malloc_r+0x36c>
 800ecc8:	4420      	add	r0, r4
 800ecca:	6843      	ldr	r3, [r0, #4]
 800eccc:	f043 0301 	orr.w	r3, r3, #1
 800ecd0:	6043      	str	r3, [r0, #4]
 800ecd2:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800ecd6:	4628      	mov	r0, r5
 800ecd8:	f8c3 c00c 	str.w	ip, [r3, #12]
 800ecdc:	f8cc 3008 	str.w	r3, [ip, #8]
 800ece0:	f000 f88e 	bl	800ee00 <__malloc_unlock>
 800ece4:	4620      	mov	r0, r4
 800ece6:	b003      	add	sp, #12
 800ece8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecec:	4664      	mov	r4, ip
 800ecee:	e70f      	b.n	800eb10 <_malloc_r+0x190>
 800ecf0:	f858 0908 	ldr.w	r0, [r8], #-8
 800ecf4:	4540      	cmp	r0, r8
 800ecf6:	f103 33ff 	add.w	r3, r3, #4294967295
 800ecfa:	f43f af13 	beq.w	800eb24 <_malloc_r+0x1a4>
 800ecfe:	e718      	b.n	800eb32 <_malloc_r+0x1b2>
 800ed00:	3304      	adds	r3, #4
 800ed02:	0052      	lsls	r2, r2, #1
 800ed04:	4210      	tst	r0, r2
 800ed06:	d0fb      	beq.n	800ed00 <_malloc_r+0x380>
 800ed08:	e6fc      	b.n	800eb04 <_malloc_r+0x184>
 800ed0a:	4673      	mov	r3, lr
 800ed0c:	e7fa      	b.n	800ed04 <_malloc_r+0x384>
 800ed0e:	6810      	ldr	r0, [r2, #0]
 800ed10:	3001      	adds	r0, #1
 800ed12:	bf1b      	ittet	ne
 800ed14:	eba4 0b0b 	subne.w	fp, r4, fp
 800ed18:	eb0b 020e 	addne.w	r2, fp, lr
 800ed1c:	6014      	streq	r4, [r2, #0]
 800ed1e:	601a      	strne	r2, [r3, #0]
 800ed20:	f014 0b07 	ands.w	fp, r4, #7
 800ed24:	bf1a      	itte	ne
 800ed26:	f1cb 0008 	rsbne	r0, fp, #8
 800ed2a:	1824      	addne	r4, r4, r0
 800ed2c:	4658      	moveq	r0, fp
 800ed2e:	1862      	adds	r2, r4, r1
 800ed30:	ea02 010c 	and.w	r1, r2, ip
 800ed34:	4480      	add	r8, r0
 800ed36:	eba8 0801 	sub.w	r8, r8, r1
 800ed3a:	ea08 080c 	and.w	r8, r8, ip
 800ed3e:	4641      	mov	r1, r8
 800ed40:	4628      	mov	r0, r5
 800ed42:	9201      	str	r2, [sp, #4]
 800ed44:	f000 fa08 	bl	800f158 <_sbrk_r>
 800ed48:	1c43      	adds	r3, r0, #1
 800ed4a:	9a01      	ldr	r2, [sp, #4]
 800ed4c:	4b28      	ldr	r3, [pc, #160]	@ (800edf0 <_malloc_r+0x470>)
 800ed4e:	d107      	bne.n	800ed60 <_malloc_r+0x3e0>
 800ed50:	f1bb 0f00 	cmp.w	fp, #0
 800ed54:	d023      	beq.n	800ed9e <_malloc_r+0x41e>
 800ed56:	f1ab 0008 	sub.w	r0, fp, #8
 800ed5a:	4410      	add	r0, r2
 800ed5c:	f04f 0800 	mov.w	r8, #0
 800ed60:	681a      	ldr	r2, [r3, #0]
 800ed62:	60b4      	str	r4, [r6, #8]
 800ed64:	1b00      	subs	r0, r0, r4
 800ed66:	4440      	add	r0, r8
 800ed68:	4442      	add	r2, r8
 800ed6a:	f040 0001 	orr.w	r0, r0, #1
 800ed6e:	45b2      	cmp	sl, r6
 800ed70:	601a      	str	r2, [r3, #0]
 800ed72:	6060      	str	r0, [r4, #4]
 800ed74:	f43f af29 	beq.w	800ebca <_malloc_r+0x24a>
 800ed78:	f1b9 0f0f 	cmp.w	r9, #15
 800ed7c:	d812      	bhi.n	800eda4 <_malloc_r+0x424>
 800ed7e:	2301      	movs	r3, #1
 800ed80:	6063      	str	r3, [r4, #4]
 800ed82:	68b3      	ldr	r3, [r6, #8]
 800ed84:	685b      	ldr	r3, [r3, #4]
 800ed86:	f023 0303 	bic.w	r3, r3, #3
 800ed8a:	42bb      	cmp	r3, r7
 800ed8c:	eba3 0207 	sub.w	r2, r3, r7
 800ed90:	d301      	bcc.n	800ed96 <_malloc_r+0x416>
 800ed92:	2a0f      	cmp	r2, #15
 800ed94:	dc22      	bgt.n	800eddc <_malloc_r+0x45c>
 800ed96:	4628      	mov	r0, r5
 800ed98:	f000 f832 	bl	800ee00 <__malloc_unlock>
 800ed9c:	e5fc      	b.n	800e998 <_malloc_r+0x18>
 800ed9e:	4610      	mov	r0, r2
 800eda0:	46d8      	mov	r8, fp
 800eda2:	e7dd      	b.n	800ed60 <_malloc_r+0x3e0>
 800eda4:	f8da 2004 	ldr.w	r2, [sl, #4]
 800eda8:	f1a9 090c 	sub.w	r9, r9, #12
 800edac:	f029 0907 	bic.w	r9, r9, #7
 800edb0:	f002 0201 	and.w	r2, r2, #1
 800edb4:	ea42 0209 	orr.w	r2, r2, r9
 800edb8:	f8ca 2004 	str.w	r2, [sl, #4]
 800edbc:	2105      	movs	r1, #5
 800edbe:	eb0a 0209 	add.w	r2, sl, r9
 800edc2:	f1b9 0f0f 	cmp.w	r9, #15
 800edc6:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800edca:	f67f aefe 	bls.w	800ebca <_malloc_r+0x24a>
 800edce:	f10a 0108 	add.w	r1, sl, #8
 800edd2:	4628      	mov	r0, r5
 800edd4:	f000 fa90 	bl	800f2f8 <_free_r>
 800edd8:	4b05      	ldr	r3, [pc, #20]	@ (800edf0 <_malloc_r+0x470>)
 800edda:	e6f6      	b.n	800ebca <_malloc_r+0x24a>
 800eddc:	68b4      	ldr	r4, [r6, #8]
 800edde:	f047 0301 	orr.w	r3, r7, #1
 800ede2:	4427      	add	r7, r4
 800ede4:	f042 0201 	orr.w	r2, r2, #1
 800ede8:	6063      	str	r3, [r4, #4]
 800edea:	60b7      	str	r7, [r6, #8]
 800edec:	607a      	str	r2, [r7, #4]
 800edee:	e5f8      	b.n	800e9e2 <_malloc_r+0x62>
 800edf0:	24021210 	.word	0x24021210

0800edf4 <__malloc_lock>:
 800edf4:	4801      	ldr	r0, [pc, #4]	@ (800edfc <__malloc_lock+0x8>)
 800edf6:	f000 b9fd 	b.w	800f1f4 <__retarget_lock_acquire_recursive>
 800edfa:	bf00      	nop
 800edfc:	24021384 	.word	0x24021384

0800ee00 <__malloc_unlock>:
 800ee00:	4801      	ldr	r0, [pc, #4]	@ (800ee08 <__malloc_unlock+0x8>)
 800ee02:	f000 b9f8 	b.w	800f1f6 <__retarget_lock_release_recursive>
 800ee06:	bf00      	nop
 800ee08:	24021384 	.word	0x24021384

0800ee0c <std>:
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	b510      	push	{r4, lr}
 800ee10:	4604      	mov	r4, r0
 800ee12:	e9c0 3300 	strd	r3, r3, [r0]
 800ee16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee1a:	6083      	str	r3, [r0, #8]
 800ee1c:	8181      	strh	r1, [r0, #12]
 800ee1e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ee20:	81c2      	strh	r2, [r0, #14]
 800ee22:	6183      	str	r3, [r0, #24]
 800ee24:	4619      	mov	r1, r3
 800ee26:	2208      	movs	r2, #8
 800ee28:	305c      	adds	r0, #92	@ 0x5c
 800ee2a:	f000 f958 	bl	800f0de <memset>
 800ee2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ee64 <std+0x58>)
 800ee30:	6223      	str	r3, [r4, #32]
 800ee32:	4b0d      	ldr	r3, [pc, #52]	@ (800ee68 <std+0x5c>)
 800ee34:	6263      	str	r3, [r4, #36]	@ 0x24
 800ee36:	4b0d      	ldr	r3, [pc, #52]	@ (800ee6c <std+0x60>)
 800ee38:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ee3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ee70 <std+0x64>)
 800ee3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ee3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ee74 <std+0x68>)
 800ee40:	61e4      	str	r4, [r4, #28]
 800ee42:	429c      	cmp	r4, r3
 800ee44:	d006      	beq.n	800ee54 <std+0x48>
 800ee46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ee4a:	4294      	cmp	r4, r2
 800ee4c:	d002      	beq.n	800ee54 <std+0x48>
 800ee4e:	33d0      	adds	r3, #208	@ 0xd0
 800ee50:	429c      	cmp	r4, r3
 800ee52:	d105      	bne.n	800ee60 <std+0x54>
 800ee54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ee58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee5c:	f000 b9c8 	b.w	800f1f0 <__retarget_lock_init_recursive>
 800ee60:	bd10      	pop	{r4, pc}
 800ee62:	bf00      	nop
 800ee64:	0800f059 	.word	0x0800f059
 800ee68:	0800f07b 	.word	0x0800f07b
 800ee6c:	0800f0b3 	.word	0x0800f0b3
 800ee70:	0800f0d7 	.word	0x0800f0d7
 800ee74:	24021244 	.word	0x24021244

0800ee78 <stdio_exit_handler>:
 800ee78:	4a02      	ldr	r2, [pc, #8]	@ (800ee84 <stdio_exit_handler+0xc>)
 800ee7a:	4903      	ldr	r1, [pc, #12]	@ (800ee88 <stdio_exit_handler+0x10>)
 800ee7c:	4803      	ldr	r0, [pc, #12]	@ (800ee8c <stdio_exit_handler+0x14>)
 800ee7e:	f000 b869 	b.w	800ef54 <_fwalk_sglue>
 800ee82:	bf00      	nop
 800ee84:	24020420 	.word	0x24020420
 800ee88:	080108d7 	.word	0x080108d7
 800ee8c:	24020430 	.word	0x24020430

0800ee90 <cleanup_stdio>:
 800ee90:	6841      	ldr	r1, [r0, #4]
 800ee92:	4b0c      	ldr	r3, [pc, #48]	@ (800eec4 <cleanup_stdio+0x34>)
 800ee94:	4299      	cmp	r1, r3
 800ee96:	b510      	push	{r4, lr}
 800ee98:	4604      	mov	r4, r0
 800ee9a:	d001      	beq.n	800eea0 <cleanup_stdio+0x10>
 800ee9c:	f001 fd1b 	bl	80108d6 <_fclose_r>
 800eea0:	68a1      	ldr	r1, [r4, #8]
 800eea2:	4b09      	ldr	r3, [pc, #36]	@ (800eec8 <cleanup_stdio+0x38>)
 800eea4:	4299      	cmp	r1, r3
 800eea6:	d002      	beq.n	800eeae <cleanup_stdio+0x1e>
 800eea8:	4620      	mov	r0, r4
 800eeaa:	f001 fd14 	bl	80108d6 <_fclose_r>
 800eeae:	68e1      	ldr	r1, [r4, #12]
 800eeb0:	4b06      	ldr	r3, [pc, #24]	@ (800eecc <cleanup_stdio+0x3c>)
 800eeb2:	4299      	cmp	r1, r3
 800eeb4:	d004      	beq.n	800eec0 <cleanup_stdio+0x30>
 800eeb6:	4620      	mov	r0, r4
 800eeb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eebc:	f001 bd0b 	b.w	80108d6 <_fclose_r>
 800eec0:	bd10      	pop	{r4, pc}
 800eec2:	bf00      	nop
 800eec4:	24021244 	.word	0x24021244
 800eec8:	240212ac 	.word	0x240212ac
 800eecc:	24021314 	.word	0x24021314

0800eed0 <global_stdio_init.part.0>:
 800eed0:	b510      	push	{r4, lr}
 800eed2:	4b0b      	ldr	r3, [pc, #44]	@ (800ef00 <global_stdio_init.part.0+0x30>)
 800eed4:	4c0b      	ldr	r4, [pc, #44]	@ (800ef04 <global_stdio_init.part.0+0x34>)
 800eed6:	4a0c      	ldr	r2, [pc, #48]	@ (800ef08 <global_stdio_init.part.0+0x38>)
 800eed8:	601a      	str	r2, [r3, #0]
 800eeda:	4620      	mov	r0, r4
 800eedc:	2200      	movs	r2, #0
 800eede:	2104      	movs	r1, #4
 800eee0:	f7ff ff94 	bl	800ee0c <std>
 800eee4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eee8:	2201      	movs	r2, #1
 800eeea:	2109      	movs	r1, #9
 800eeec:	f7ff ff8e 	bl	800ee0c <std>
 800eef0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800eef4:	2202      	movs	r2, #2
 800eef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eefa:	2112      	movs	r1, #18
 800eefc:	f7ff bf86 	b.w	800ee0c <std>
 800ef00:	2402137c 	.word	0x2402137c
 800ef04:	24021244 	.word	0x24021244
 800ef08:	0800ee79 	.word	0x0800ee79

0800ef0c <__sfp_lock_acquire>:
 800ef0c:	4801      	ldr	r0, [pc, #4]	@ (800ef14 <__sfp_lock_acquire+0x8>)
 800ef0e:	f000 b971 	b.w	800f1f4 <__retarget_lock_acquire_recursive>
 800ef12:	bf00      	nop
 800ef14:	24021386 	.word	0x24021386

0800ef18 <__sfp_lock_release>:
 800ef18:	4801      	ldr	r0, [pc, #4]	@ (800ef20 <__sfp_lock_release+0x8>)
 800ef1a:	f000 b96c 	b.w	800f1f6 <__retarget_lock_release_recursive>
 800ef1e:	bf00      	nop
 800ef20:	24021386 	.word	0x24021386

0800ef24 <__sinit>:
 800ef24:	b510      	push	{r4, lr}
 800ef26:	4604      	mov	r4, r0
 800ef28:	f7ff fff0 	bl	800ef0c <__sfp_lock_acquire>
 800ef2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ef2e:	b11b      	cbz	r3, 800ef38 <__sinit+0x14>
 800ef30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef34:	f7ff bff0 	b.w	800ef18 <__sfp_lock_release>
 800ef38:	4b04      	ldr	r3, [pc, #16]	@ (800ef4c <__sinit+0x28>)
 800ef3a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef3c:	4b04      	ldr	r3, [pc, #16]	@ (800ef50 <__sinit+0x2c>)
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d1f5      	bne.n	800ef30 <__sinit+0xc>
 800ef44:	f7ff ffc4 	bl	800eed0 <global_stdio_init.part.0>
 800ef48:	e7f2      	b.n	800ef30 <__sinit+0xc>
 800ef4a:	bf00      	nop
 800ef4c:	0800ee91 	.word	0x0800ee91
 800ef50:	2402137c 	.word	0x2402137c

0800ef54 <_fwalk_sglue>:
 800ef54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef58:	4607      	mov	r7, r0
 800ef5a:	4688      	mov	r8, r1
 800ef5c:	4614      	mov	r4, r2
 800ef5e:	2600      	movs	r6, #0
 800ef60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ef64:	f1b9 0901 	subs.w	r9, r9, #1
 800ef68:	d505      	bpl.n	800ef76 <_fwalk_sglue+0x22>
 800ef6a:	6824      	ldr	r4, [r4, #0]
 800ef6c:	2c00      	cmp	r4, #0
 800ef6e:	d1f7      	bne.n	800ef60 <_fwalk_sglue+0xc>
 800ef70:	4630      	mov	r0, r6
 800ef72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef76:	89ab      	ldrh	r3, [r5, #12]
 800ef78:	2b01      	cmp	r3, #1
 800ef7a:	d907      	bls.n	800ef8c <_fwalk_sglue+0x38>
 800ef7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ef80:	3301      	adds	r3, #1
 800ef82:	d003      	beq.n	800ef8c <_fwalk_sglue+0x38>
 800ef84:	4629      	mov	r1, r5
 800ef86:	4638      	mov	r0, r7
 800ef88:	47c0      	blx	r8
 800ef8a:	4306      	orrs	r6, r0
 800ef8c:	3568      	adds	r5, #104	@ 0x68
 800ef8e:	e7e9      	b.n	800ef64 <_fwalk_sglue+0x10>

0800ef90 <printf>:
 800ef90:	b40f      	push	{r0, r1, r2, r3}
 800ef92:	b507      	push	{r0, r1, r2, lr}
 800ef94:	4906      	ldr	r1, [pc, #24]	@ (800efb0 <printf+0x20>)
 800ef96:	ab04      	add	r3, sp, #16
 800ef98:	6808      	ldr	r0, [r1, #0]
 800ef9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef9e:	6881      	ldr	r1, [r0, #8]
 800efa0:	9301      	str	r3, [sp, #4]
 800efa2:	f000 fa69 	bl	800f478 <_vfprintf_r>
 800efa6:	b003      	add	sp, #12
 800efa8:	f85d eb04 	ldr.w	lr, [sp], #4
 800efac:	b004      	add	sp, #16
 800efae:	4770      	bx	lr
 800efb0:	2402042c 	.word	0x2402042c

0800efb4 <_puts_r>:
 800efb4:	b530      	push	{r4, r5, lr}
 800efb6:	4605      	mov	r5, r0
 800efb8:	b089      	sub	sp, #36	@ 0x24
 800efba:	4608      	mov	r0, r1
 800efbc:	460c      	mov	r4, r1
 800efbe:	f7f1 f98f 	bl	80002e0 <strlen>
 800efc2:	4b20      	ldr	r3, [pc, #128]	@ (800f044 <_puts_r+0x90>)
 800efc4:	9306      	str	r3, [sp, #24]
 800efc6:	2301      	movs	r3, #1
 800efc8:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800efcc:	9307      	str	r3, [sp, #28]
 800efce:	4418      	add	r0, r3
 800efd0:	ab04      	add	r3, sp, #16
 800efd2:	9301      	str	r3, [sp, #4]
 800efd4:	2302      	movs	r3, #2
 800efd6:	9302      	str	r3, [sp, #8]
 800efd8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800efda:	68ac      	ldr	r4, [r5, #8]
 800efdc:	9003      	str	r0, [sp, #12]
 800efde:	b913      	cbnz	r3, 800efe6 <_puts_r+0x32>
 800efe0:	4628      	mov	r0, r5
 800efe2:	f7ff ff9f 	bl	800ef24 <__sinit>
 800efe6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800efe8:	07da      	lsls	r2, r3, #31
 800efea:	d405      	bmi.n	800eff8 <_puts_r+0x44>
 800efec:	89a3      	ldrh	r3, [r4, #12]
 800efee:	059b      	lsls	r3, r3, #22
 800eff0:	d402      	bmi.n	800eff8 <_puts_r+0x44>
 800eff2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eff4:	f000 f8fe 	bl	800f1f4 <__retarget_lock_acquire_recursive>
 800eff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800effc:	0498      	lsls	r0, r3, #18
 800effe:	d406      	bmi.n	800f00e <_puts_r+0x5a>
 800f000:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f002:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f006:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f00a:	81a3      	strh	r3, [r4, #12]
 800f00c:	6662      	str	r2, [r4, #100]	@ 0x64
 800f00e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f010:	0499      	lsls	r1, r3, #18
 800f012:	d50d      	bpl.n	800f030 <_puts_r+0x7c>
 800f014:	f04f 35ff 	mov.w	r5, #4294967295
 800f018:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f01a:	07da      	lsls	r2, r3, #31
 800f01c:	d405      	bmi.n	800f02a <_puts_r+0x76>
 800f01e:	89a3      	ldrh	r3, [r4, #12]
 800f020:	059b      	lsls	r3, r3, #22
 800f022:	d402      	bmi.n	800f02a <_puts_r+0x76>
 800f024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f026:	f000 f8e6 	bl	800f1f6 <__retarget_lock_release_recursive>
 800f02a:	4628      	mov	r0, r5
 800f02c:	b009      	add	sp, #36	@ 0x24
 800f02e:	bd30      	pop	{r4, r5, pc}
 800f030:	aa01      	add	r2, sp, #4
 800f032:	4621      	mov	r1, r4
 800f034:	4628      	mov	r0, r5
 800f036:	f001 fd53 	bl	8010ae0 <__sfvwrite_r>
 800f03a:	2800      	cmp	r0, #0
 800f03c:	d1ea      	bne.n	800f014 <_puts_r+0x60>
 800f03e:	250a      	movs	r5, #10
 800f040:	e7ea      	b.n	800f018 <_puts_r+0x64>
 800f042:	bf00      	nop
 800f044:	08014564 	.word	0x08014564

0800f048 <puts>:
 800f048:	4b02      	ldr	r3, [pc, #8]	@ (800f054 <puts+0xc>)
 800f04a:	4601      	mov	r1, r0
 800f04c:	6818      	ldr	r0, [r3, #0]
 800f04e:	f7ff bfb1 	b.w	800efb4 <_puts_r>
 800f052:	bf00      	nop
 800f054:	2402042c 	.word	0x2402042c

0800f058 <__sread>:
 800f058:	b510      	push	{r4, lr}
 800f05a:	460c      	mov	r4, r1
 800f05c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f060:	f000 f868 	bl	800f134 <_read_r>
 800f064:	2800      	cmp	r0, #0
 800f066:	bfab      	itete	ge
 800f068:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800f06a:	89a3      	ldrhlt	r3, [r4, #12]
 800f06c:	181b      	addge	r3, r3, r0
 800f06e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f072:	bfac      	ite	ge
 800f074:	6523      	strge	r3, [r4, #80]	@ 0x50
 800f076:	81a3      	strhlt	r3, [r4, #12]
 800f078:	bd10      	pop	{r4, pc}

0800f07a <__swrite>:
 800f07a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f07e:	461f      	mov	r7, r3
 800f080:	898b      	ldrh	r3, [r1, #12]
 800f082:	05db      	lsls	r3, r3, #23
 800f084:	4605      	mov	r5, r0
 800f086:	460c      	mov	r4, r1
 800f088:	4616      	mov	r6, r2
 800f08a:	d505      	bpl.n	800f098 <__swrite+0x1e>
 800f08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f090:	2302      	movs	r3, #2
 800f092:	2200      	movs	r2, #0
 800f094:	f000 f83c 	bl	800f110 <_lseek_r>
 800f098:	89a3      	ldrh	r3, [r4, #12]
 800f09a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f09e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f0a2:	81a3      	strh	r3, [r4, #12]
 800f0a4:	4632      	mov	r2, r6
 800f0a6:	463b      	mov	r3, r7
 800f0a8:	4628      	mov	r0, r5
 800f0aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0ae:	f000 b863 	b.w	800f178 <_write_r>

0800f0b2 <__sseek>:
 800f0b2:	b510      	push	{r4, lr}
 800f0b4:	460c      	mov	r4, r1
 800f0b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0ba:	f000 f829 	bl	800f110 <_lseek_r>
 800f0be:	1c43      	adds	r3, r0, #1
 800f0c0:	89a3      	ldrh	r3, [r4, #12]
 800f0c2:	bf15      	itete	ne
 800f0c4:	6520      	strne	r0, [r4, #80]	@ 0x50
 800f0c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f0ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f0ce:	81a3      	strheq	r3, [r4, #12]
 800f0d0:	bf18      	it	ne
 800f0d2:	81a3      	strhne	r3, [r4, #12]
 800f0d4:	bd10      	pop	{r4, pc}

0800f0d6 <__sclose>:
 800f0d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0da:	f000 b809 	b.w	800f0f0 <_close_r>

0800f0de <memset>:
 800f0de:	4402      	add	r2, r0
 800f0e0:	4603      	mov	r3, r0
 800f0e2:	4293      	cmp	r3, r2
 800f0e4:	d100      	bne.n	800f0e8 <memset+0xa>
 800f0e6:	4770      	bx	lr
 800f0e8:	f803 1b01 	strb.w	r1, [r3], #1
 800f0ec:	e7f9      	b.n	800f0e2 <memset+0x4>
	...

0800f0f0 <_close_r>:
 800f0f0:	b538      	push	{r3, r4, r5, lr}
 800f0f2:	4d06      	ldr	r5, [pc, #24]	@ (800f10c <_close_r+0x1c>)
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	4604      	mov	r4, r0
 800f0f8:	4608      	mov	r0, r1
 800f0fa:	602b      	str	r3, [r5, #0]
 800f0fc:	f7f4 f902 	bl	8003304 <_close>
 800f100:	1c43      	adds	r3, r0, #1
 800f102:	d102      	bne.n	800f10a <_close_r+0x1a>
 800f104:	682b      	ldr	r3, [r5, #0]
 800f106:	b103      	cbz	r3, 800f10a <_close_r+0x1a>
 800f108:	6023      	str	r3, [r4, #0]
 800f10a:	bd38      	pop	{r3, r4, r5, pc}
 800f10c:	24021380 	.word	0x24021380

0800f110 <_lseek_r>:
 800f110:	b538      	push	{r3, r4, r5, lr}
 800f112:	4d07      	ldr	r5, [pc, #28]	@ (800f130 <_lseek_r+0x20>)
 800f114:	4604      	mov	r4, r0
 800f116:	4608      	mov	r0, r1
 800f118:	4611      	mov	r1, r2
 800f11a:	2200      	movs	r2, #0
 800f11c:	602a      	str	r2, [r5, #0]
 800f11e:	461a      	mov	r2, r3
 800f120:	f7f4 f917 	bl	8003352 <_lseek>
 800f124:	1c43      	adds	r3, r0, #1
 800f126:	d102      	bne.n	800f12e <_lseek_r+0x1e>
 800f128:	682b      	ldr	r3, [r5, #0]
 800f12a:	b103      	cbz	r3, 800f12e <_lseek_r+0x1e>
 800f12c:	6023      	str	r3, [r4, #0]
 800f12e:	bd38      	pop	{r3, r4, r5, pc}
 800f130:	24021380 	.word	0x24021380

0800f134 <_read_r>:
 800f134:	b538      	push	{r3, r4, r5, lr}
 800f136:	4d07      	ldr	r5, [pc, #28]	@ (800f154 <_read_r+0x20>)
 800f138:	4604      	mov	r4, r0
 800f13a:	4608      	mov	r0, r1
 800f13c:	4611      	mov	r1, r2
 800f13e:	2200      	movs	r2, #0
 800f140:	602a      	str	r2, [r5, #0]
 800f142:	461a      	mov	r2, r3
 800f144:	f7f4 f8a5 	bl	8003292 <_read>
 800f148:	1c43      	adds	r3, r0, #1
 800f14a:	d102      	bne.n	800f152 <_read_r+0x1e>
 800f14c:	682b      	ldr	r3, [r5, #0]
 800f14e:	b103      	cbz	r3, 800f152 <_read_r+0x1e>
 800f150:	6023      	str	r3, [r4, #0]
 800f152:	bd38      	pop	{r3, r4, r5, pc}
 800f154:	24021380 	.word	0x24021380

0800f158 <_sbrk_r>:
 800f158:	b538      	push	{r3, r4, r5, lr}
 800f15a:	4d06      	ldr	r5, [pc, #24]	@ (800f174 <_sbrk_r+0x1c>)
 800f15c:	2300      	movs	r3, #0
 800f15e:	4604      	mov	r4, r0
 800f160:	4608      	mov	r0, r1
 800f162:	602b      	str	r3, [r5, #0]
 800f164:	f7f4 f902 	bl	800336c <_sbrk>
 800f168:	1c43      	adds	r3, r0, #1
 800f16a:	d102      	bne.n	800f172 <_sbrk_r+0x1a>
 800f16c:	682b      	ldr	r3, [r5, #0]
 800f16e:	b103      	cbz	r3, 800f172 <_sbrk_r+0x1a>
 800f170:	6023      	str	r3, [r4, #0]
 800f172:	bd38      	pop	{r3, r4, r5, pc}
 800f174:	24021380 	.word	0x24021380

0800f178 <_write_r>:
 800f178:	b538      	push	{r3, r4, r5, lr}
 800f17a:	4d07      	ldr	r5, [pc, #28]	@ (800f198 <_write_r+0x20>)
 800f17c:	4604      	mov	r4, r0
 800f17e:	4608      	mov	r0, r1
 800f180:	4611      	mov	r1, r2
 800f182:	2200      	movs	r2, #0
 800f184:	602a      	str	r2, [r5, #0]
 800f186:	461a      	mov	r2, r3
 800f188:	f7f4 f8a0 	bl	80032cc <_write>
 800f18c:	1c43      	adds	r3, r0, #1
 800f18e:	d102      	bne.n	800f196 <_write_r+0x1e>
 800f190:	682b      	ldr	r3, [r5, #0]
 800f192:	b103      	cbz	r3, 800f196 <_write_r+0x1e>
 800f194:	6023      	str	r3, [r4, #0]
 800f196:	bd38      	pop	{r3, r4, r5, pc}
 800f198:	24021380 	.word	0x24021380

0800f19c <__errno>:
 800f19c:	4b01      	ldr	r3, [pc, #4]	@ (800f1a4 <__errno+0x8>)
 800f19e:	6818      	ldr	r0, [r3, #0]
 800f1a0:	4770      	bx	lr
 800f1a2:	bf00      	nop
 800f1a4:	2402042c 	.word	0x2402042c

0800f1a8 <__libc_init_array>:
 800f1a8:	b570      	push	{r4, r5, r6, lr}
 800f1aa:	4d0d      	ldr	r5, [pc, #52]	@ (800f1e0 <__libc_init_array+0x38>)
 800f1ac:	4c0d      	ldr	r4, [pc, #52]	@ (800f1e4 <__libc_init_array+0x3c>)
 800f1ae:	1b64      	subs	r4, r4, r5
 800f1b0:	10a4      	asrs	r4, r4, #2
 800f1b2:	2600      	movs	r6, #0
 800f1b4:	42a6      	cmp	r6, r4
 800f1b6:	d109      	bne.n	800f1cc <__libc_init_array+0x24>
 800f1b8:	4d0b      	ldr	r5, [pc, #44]	@ (800f1e8 <__libc_init_array+0x40>)
 800f1ba:	4c0c      	ldr	r4, [pc, #48]	@ (800f1ec <__libc_init_array+0x44>)
 800f1bc:	f003 ffaa 	bl	8013114 <_init>
 800f1c0:	1b64      	subs	r4, r4, r5
 800f1c2:	10a4      	asrs	r4, r4, #2
 800f1c4:	2600      	movs	r6, #0
 800f1c6:	42a6      	cmp	r6, r4
 800f1c8:	d105      	bne.n	800f1d6 <__libc_init_array+0x2e>
 800f1ca:	bd70      	pop	{r4, r5, r6, pc}
 800f1cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1d0:	4798      	blx	r3
 800f1d2:	3601      	adds	r6, #1
 800f1d4:	e7ee      	b.n	800f1b4 <__libc_init_array+0xc>
 800f1d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1da:	4798      	blx	r3
 800f1dc:	3601      	adds	r6, #1
 800f1de:	e7f2      	b.n	800f1c6 <__libc_init_array+0x1e>
 800f1e0:	080146b0 	.word	0x080146b0
 800f1e4:	080146b0 	.word	0x080146b0
 800f1e8:	080146b0 	.word	0x080146b0
 800f1ec:	080146b8 	.word	0x080146b8

0800f1f0 <__retarget_lock_init_recursive>:
 800f1f0:	4770      	bx	lr

0800f1f2 <__retarget_lock_close_recursive>:
 800f1f2:	4770      	bx	lr

0800f1f4 <__retarget_lock_acquire_recursive>:
 800f1f4:	4770      	bx	lr

0800f1f6 <__retarget_lock_release_recursive>:
 800f1f6:	4770      	bx	lr

0800f1f8 <sysconf>:
 800f1f8:	2808      	cmp	r0, #8
 800f1fa:	b508      	push	{r3, lr}
 800f1fc:	d006      	beq.n	800f20c <sysconf+0x14>
 800f1fe:	f7ff ffcd 	bl	800f19c <__errno>
 800f202:	2316      	movs	r3, #22
 800f204:	6003      	str	r3, [r0, #0]
 800f206:	f04f 30ff 	mov.w	r0, #4294967295
 800f20a:	bd08      	pop	{r3, pc}
 800f20c:	2080      	movs	r0, #128	@ 0x80
 800f20e:	e7fc      	b.n	800f20a <sysconf+0x12>

0800f210 <memcpy>:
 800f210:	440a      	add	r2, r1
 800f212:	4291      	cmp	r1, r2
 800f214:	f100 33ff 	add.w	r3, r0, #4294967295
 800f218:	d100      	bne.n	800f21c <memcpy+0xc>
 800f21a:	4770      	bx	lr
 800f21c:	b510      	push	{r4, lr}
 800f21e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f222:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f226:	4291      	cmp	r1, r2
 800f228:	d1f9      	bne.n	800f21e <memcpy+0xe>
 800f22a:	bd10      	pop	{r4, pc}

0800f22c <register_fini>:
 800f22c:	4b02      	ldr	r3, [pc, #8]	@ (800f238 <register_fini+0xc>)
 800f22e:	b113      	cbz	r3, 800f236 <register_fini+0xa>
 800f230:	4802      	ldr	r0, [pc, #8]	@ (800f23c <register_fini+0x10>)
 800f232:	f000 b805 	b.w	800f240 <atexit>
 800f236:	4770      	bx	lr
 800f238:	00000000 	.word	0x00000000
 800f23c:	08010e89 	.word	0x08010e89

0800f240 <atexit>:
 800f240:	2300      	movs	r3, #0
 800f242:	4601      	mov	r1, r0
 800f244:	461a      	mov	r2, r3
 800f246:	4618      	mov	r0, r3
 800f248:	f001 be66 	b.w	8010f18 <__register_exitproc>

0800f24c <_malloc_trim_r>:
 800f24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f250:	4606      	mov	r6, r0
 800f252:	2008      	movs	r0, #8
 800f254:	4689      	mov	r9, r1
 800f256:	f7ff ffcf 	bl	800f1f8 <sysconf>
 800f25a:	4f24      	ldr	r7, [pc, #144]	@ (800f2ec <_malloc_trim_r+0xa0>)
 800f25c:	4680      	mov	r8, r0
 800f25e:	4630      	mov	r0, r6
 800f260:	f7ff fdc8 	bl	800edf4 <__malloc_lock>
 800f264:	68bb      	ldr	r3, [r7, #8]
 800f266:	685d      	ldr	r5, [r3, #4]
 800f268:	f025 0503 	bic.w	r5, r5, #3
 800f26c:	f1a5 0411 	sub.w	r4, r5, #17
 800f270:	eba4 0409 	sub.w	r4, r4, r9
 800f274:	4444      	add	r4, r8
 800f276:	fbb4 f4f8 	udiv	r4, r4, r8
 800f27a:	3c01      	subs	r4, #1
 800f27c:	fb08 f404 	mul.w	r4, r8, r4
 800f280:	45a0      	cmp	r8, r4
 800f282:	dd05      	ble.n	800f290 <_malloc_trim_r+0x44>
 800f284:	4630      	mov	r0, r6
 800f286:	f7ff fdbb 	bl	800ee00 <__malloc_unlock>
 800f28a:	2000      	movs	r0, #0
 800f28c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f290:	2100      	movs	r1, #0
 800f292:	4630      	mov	r0, r6
 800f294:	f7ff ff60 	bl	800f158 <_sbrk_r>
 800f298:	68bb      	ldr	r3, [r7, #8]
 800f29a:	442b      	add	r3, r5
 800f29c:	4298      	cmp	r0, r3
 800f29e:	d1f1      	bne.n	800f284 <_malloc_trim_r+0x38>
 800f2a0:	4261      	negs	r1, r4
 800f2a2:	4630      	mov	r0, r6
 800f2a4:	f7ff ff58 	bl	800f158 <_sbrk_r>
 800f2a8:	3001      	adds	r0, #1
 800f2aa:	d110      	bne.n	800f2ce <_malloc_trim_r+0x82>
 800f2ac:	2100      	movs	r1, #0
 800f2ae:	4630      	mov	r0, r6
 800f2b0:	f7ff ff52 	bl	800f158 <_sbrk_r>
 800f2b4:	68ba      	ldr	r2, [r7, #8]
 800f2b6:	1a83      	subs	r3, r0, r2
 800f2b8:	2b0f      	cmp	r3, #15
 800f2ba:	dde3      	ble.n	800f284 <_malloc_trim_r+0x38>
 800f2bc:	490c      	ldr	r1, [pc, #48]	@ (800f2f0 <_malloc_trim_r+0xa4>)
 800f2be:	6809      	ldr	r1, [r1, #0]
 800f2c0:	1a40      	subs	r0, r0, r1
 800f2c2:	490c      	ldr	r1, [pc, #48]	@ (800f2f4 <_malloc_trim_r+0xa8>)
 800f2c4:	f043 0301 	orr.w	r3, r3, #1
 800f2c8:	6008      	str	r0, [r1, #0]
 800f2ca:	6053      	str	r3, [r2, #4]
 800f2cc:	e7da      	b.n	800f284 <_malloc_trim_r+0x38>
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	4a08      	ldr	r2, [pc, #32]	@ (800f2f4 <_malloc_trim_r+0xa8>)
 800f2d2:	1b2d      	subs	r5, r5, r4
 800f2d4:	f045 0501 	orr.w	r5, r5, #1
 800f2d8:	605d      	str	r5, [r3, #4]
 800f2da:	6813      	ldr	r3, [r2, #0]
 800f2dc:	4630      	mov	r0, r6
 800f2de:	1b1b      	subs	r3, r3, r4
 800f2e0:	6013      	str	r3, [r2, #0]
 800f2e2:	f7ff fd8d 	bl	800ee00 <__malloc_unlock>
 800f2e6:	2001      	movs	r0, #1
 800f2e8:	e7d0      	b.n	800f28c <_malloc_trim_r+0x40>
 800f2ea:	bf00      	nop
 800f2ec:	24020018 	.word	0x24020018
 800f2f0:	24020010 	.word	0x24020010
 800f2f4:	24021210 	.word	0x24021210

0800f2f8 <_free_r>:
 800f2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2fa:	4604      	mov	r4, r0
 800f2fc:	460f      	mov	r7, r1
 800f2fe:	2900      	cmp	r1, #0
 800f300:	f000 80b1 	beq.w	800f466 <_free_r+0x16e>
 800f304:	f7ff fd76 	bl	800edf4 <__malloc_lock>
 800f308:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800f30c:	4d56      	ldr	r5, [pc, #344]	@ (800f468 <_free_r+0x170>)
 800f30e:	f022 0001 	bic.w	r0, r2, #1
 800f312:	f1a7 0308 	sub.w	r3, r7, #8
 800f316:	eb03 0c00 	add.w	ip, r3, r0
 800f31a:	68a9      	ldr	r1, [r5, #8]
 800f31c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800f320:	4561      	cmp	r1, ip
 800f322:	f026 0603 	bic.w	r6, r6, #3
 800f326:	f002 0201 	and.w	r2, r2, #1
 800f32a:	d11b      	bne.n	800f364 <_free_r+0x6c>
 800f32c:	4406      	add	r6, r0
 800f32e:	b93a      	cbnz	r2, 800f340 <_free_r+0x48>
 800f330:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800f334:	1a9b      	subs	r3, r3, r2
 800f336:	4416      	add	r6, r2
 800f338:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800f33c:	60ca      	str	r2, [r1, #12]
 800f33e:	6091      	str	r1, [r2, #8]
 800f340:	f046 0201 	orr.w	r2, r6, #1
 800f344:	605a      	str	r2, [r3, #4]
 800f346:	60ab      	str	r3, [r5, #8]
 800f348:	4b48      	ldr	r3, [pc, #288]	@ (800f46c <_free_r+0x174>)
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	42b3      	cmp	r3, r6
 800f34e:	d804      	bhi.n	800f35a <_free_r+0x62>
 800f350:	4b47      	ldr	r3, [pc, #284]	@ (800f470 <_free_r+0x178>)
 800f352:	4620      	mov	r0, r4
 800f354:	6819      	ldr	r1, [r3, #0]
 800f356:	f7ff ff79 	bl	800f24c <_malloc_trim_r>
 800f35a:	4620      	mov	r0, r4
 800f35c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f360:	f7ff bd4e 	b.w	800ee00 <__malloc_unlock>
 800f364:	f8cc 6004 	str.w	r6, [ip, #4]
 800f368:	2a00      	cmp	r2, #0
 800f36a:	d138      	bne.n	800f3de <_free_r+0xe6>
 800f36c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800f370:	1a5b      	subs	r3, r3, r1
 800f372:	4408      	add	r0, r1
 800f374:	6899      	ldr	r1, [r3, #8]
 800f376:	f105 0708 	add.w	r7, r5, #8
 800f37a:	42b9      	cmp	r1, r7
 800f37c:	d031      	beq.n	800f3e2 <_free_r+0xea>
 800f37e:	68df      	ldr	r7, [r3, #12]
 800f380:	60cf      	str	r7, [r1, #12]
 800f382:	60b9      	str	r1, [r7, #8]
 800f384:	eb0c 0106 	add.w	r1, ip, r6
 800f388:	6849      	ldr	r1, [r1, #4]
 800f38a:	07c9      	lsls	r1, r1, #31
 800f38c:	d40b      	bmi.n	800f3a6 <_free_r+0xae>
 800f38e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800f392:	4430      	add	r0, r6
 800f394:	bb3a      	cbnz	r2, 800f3e6 <_free_r+0xee>
 800f396:	4e37      	ldr	r6, [pc, #220]	@ (800f474 <_free_r+0x17c>)
 800f398:	42b1      	cmp	r1, r6
 800f39a:	d124      	bne.n	800f3e6 <_free_r+0xee>
 800f39c:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800f3a0:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800f3a4:	2201      	movs	r2, #1
 800f3a6:	f040 0101 	orr.w	r1, r0, #1
 800f3aa:	6059      	str	r1, [r3, #4]
 800f3ac:	5018      	str	r0, [r3, r0]
 800f3ae:	2a00      	cmp	r2, #0
 800f3b0:	d1d3      	bne.n	800f35a <_free_r+0x62>
 800f3b2:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800f3b6:	d21b      	bcs.n	800f3f0 <_free_r+0xf8>
 800f3b8:	08c2      	lsrs	r2, r0, #3
 800f3ba:	2101      	movs	r1, #1
 800f3bc:	0940      	lsrs	r0, r0, #5
 800f3be:	4081      	lsls	r1, r0
 800f3c0:	6868      	ldr	r0, [r5, #4]
 800f3c2:	3201      	adds	r2, #1
 800f3c4:	4301      	orrs	r1, r0
 800f3c6:	6069      	str	r1, [r5, #4]
 800f3c8:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 800f3cc:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 800f3d0:	3908      	subs	r1, #8
 800f3d2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f3d6:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 800f3da:	60c3      	str	r3, [r0, #12]
 800f3dc:	e7bd      	b.n	800f35a <_free_r+0x62>
 800f3de:	2200      	movs	r2, #0
 800f3e0:	e7d0      	b.n	800f384 <_free_r+0x8c>
 800f3e2:	2201      	movs	r2, #1
 800f3e4:	e7ce      	b.n	800f384 <_free_r+0x8c>
 800f3e6:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800f3ea:	60ce      	str	r6, [r1, #12]
 800f3ec:	60b1      	str	r1, [r6, #8]
 800f3ee:	e7da      	b.n	800f3a6 <_free_r+0xae>
 800f3f0:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800f3f4:	ea4f 2250 	mov.w	r2, r0, lsr #9
 800f3f8:	d214      	bcs.n	800f424 <_free_r+0x12c>
 800f3fa:	0982      	lsrs	r2, r0, #6
 800f3fc:	3238      	adds	r2, #56	@ 0x38
 800f3fe:	1c51      	adds	r1, r2, #1
 800f400:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800f404:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800f408:	428e      	cmp	r6, r1
 800f40a:	d125      	bne.n	800f458 <_free_r+0x160>
 800f40c:	2001      	movs	r0, #1
 800f40e:	1092      	asrs	r2, r2, #2
 800f410:	fa00 f202 	lsl.w	r2, r0, r2
 800f414:	6868      	ldr	r0, [r5, #4]
 800f416:	4302      	orrs	r2, r0
 800f418:	606a      	str	r2, [r5, #4]
 800f41a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800f41e:	60b3      	str	r3, [r6, #8]
 800f420:	60cb      	str	r3, [r1, #12]
 800f422:	e79a      	b.n	800f35a <_free_r+0x62>
 800f424:	2a14      	cmp	r2, #20
 800f426:	d801      	bhi.n	800f42c <_free_r+0x134>
 800f428:	325b      	adds	r2, #91	@ 0x5b
 800f42a:	e7e8      	b.n	800f3fe <_free_r+0x106>
 800f42c:	2a54      	cmp	r2, #84	@ 0x54
 800f42e:	d802      	bhi.n	800f436 <_free_r+0x13e>
 800f430:	0b02      	lsrs	r2, r0, #12
 800f432:	326e      	adds	r2, #110	@ 0x6e
 800f434:	e7e3      	b.n	800f3fe <_free_r+0x106>
 800f436:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800f43a:	d802      	bhi.n	800f442 <_free_r+0x14a>
 800f43c:	0bc2      	lsrs	r2, r0, #15
 800f43e:	3277      	adds	r2, #119	@ 0x77
 800f440:	e7dd      	b.n	800f3fe <_free_r+0x106>
 800f442:	f240 5154 	movw	r1, #1364	@ 0x554
 800f446:	428a      	cmp	r2, r1
 800f448:	bf9a      	itte	ls
 800f44a:	0c82      	lsrls	r2, r0, #18
 800f44c:	327c      	addls	r2, #124	@ 0x7c
 800f44e:	227e      	movhi	r2, #126	@ 0x7e
 800f450:	e7d5      	b.n	800f3fe <_free_r+0x106>
 800f452:	6889      	ldr	r1, [r1, #8]
 800f454:	428e      	cmp	r6, r1
 800f456:	d004      	beq.n	800f462 <_free_r+0x16a>
 800f458:	684a      	ldr	r2, [r1, #4]
 800f45a:	f022 0203 	bic.w	r2, r2, #3
 800f45e:	4282      	cmp	r2, r0
 800f460:	d8f7      	bhi.n	800f452 <_free_r+0x15a>
 800f462:	68ce      	ldr	r6, [r1, #12]
 800f464:	e7d9      	b.n	800f41a <_free_r+0x122>
 800f466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f468:	24020018 	.word	0x24020018
 800f46c:	24020014 	.word	0x24020014
 800f470:	24021240 	.word	0x24021240
 800f474:	24020020 	.word	0x24020020

0800f478 <_vfprintf_r>:
 800f478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f47c:	ed2d 8b04 	vpush	{d8-d9}
 800f480:	b0cb      	sub	sp, #300	@ 0x12c
 800f482:	468b      	mov	fp, r1
 800f484:	4692      	mov	sl, r2
 800f486:	461c      	mov	r4, r3
 800f488:	461f      	mov	r7, r3
 800f48a:	9002      	str	r0, [sp, #8]
 800f48c:	f001 fcf8 	bl	8010e80 <_localeconv_r>
 800f490:	6803      	ldr	r3, [r0, #0]
 800f492:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f494:	4618      	mov	r0, r3
 800f496:	f7f0 ff23 	bl	80002e0 <strlen>
 800f49a:	9b02      	ldr	r3, [sp, #8]
 800f49c:	9009      	str	r0, [sp, #36]	@ 0x24
 800f49e:	b123      	cbz	r3, 800f4aa <_vfprintf_r+0x32>
 800f4a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f4a2:	b913      	cbnz	r3, 800f4aa <_vfprintf_r+0x32>
 800f4a4:	9802      	ldr	r0, [sp, #8]
 800f4a6:	f7ff fd3d 	bl	800ef24 <__sinit>
 800f4aa:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800f4ae:	07dd      	lsls	r5, r3, #31
 800f4b0:	d407      	bmi.n	800f4c2 <_vfprintf_r+0x4a>
 800f4b2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800f4b6:	0598      	lsls	r0, r3, #22
 800f4b8:	d403      	bmi.n	800f4c2 <_vfprintf_r+0x4a>
 800f4ba:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800f4be:	f7ff fe99 	bl	800f1f4 <__retarget_lock_acquire_recursive>
 800f4c2:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800f4c6:	0499      	lsls	r1, r3, #18
 800f4c8:	d409      	bmi.n	800f4de <_vfprintf_r+0x66>
 800f4ca:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800f4ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f4d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f4d6:	f8ab 300c 	strh.w	r3, [fp, #12]
 800f4da:	f8cb 2064 	str.w	r2, [fp, #100]	@ 0x64
 800f4de:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800f4e2:	049a      	lsls	r2, r3, #18
 800f4e4:	d50a      	bpl.n	800f4fc <_vfprintf_r+0x84>
 800f4e6:	07de      	lsls	r6, r3, #31
 800f4e8:	d517      	bpl.n	800f51a <_vfprintf_r+0xa2>
 800f4ea:	f04f 33ff 	mov.w	r3, #4294967295
 800f4ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f4f0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f4f2:	b04b      	add	sp, #300	@ 0x12c
 800f4f4:	ecbd 8b04 	vpop	{d8-d9}
 800f4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4fc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800f500:	071d      	lsls	r5, r3, #28
 800f502:	d502      	bpl.n	800f50a <_vfprintf_r+0x92>
 800f504:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f508:	b983      	cbnz	r3, 800f52c <_vfprintf_r+0xb4>
 800f50a:	9802      	ldr	r0, [sp, #8]
 800f50c:	4659      	mov	r1, fp
 800f50e:	f001 fc33 	bl	8010d78 <__swsetup_r>
 800f512:	b158      	cbz	r0, 800f52c <_vfprintf_r+0xb4>
 800f514:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800f518:	e7e5      	b.n	800f4e6 <_vfprintf_r+0x6e>
 800f51a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800f51e:	0598      	lsls	r0, r3, #22
 800f520:	d4e3      	bmi.n	800f4ea <_vfprintf_r+0x72>
 800f522:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800f526:	f7ff fe66 	bl	800f1f6 <__retarget_lock_release_recursive>
 800f52a:	e7de      	b.n	800f4ea <_vfprintf_r+0x72>
 800f52c:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800f530:	f003 021a 	and.w	r2, r3, #26
 800f534:	2a0a      	cmp	r2, #10
 800f536:	d118      	bne.n	800f56a <_vfprintf_r+0xf2>
 800f538:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 800f53c:	2a00      	cmp	r2, #0
 800f53e:	db14      	blt.n	800f56a <_vfprintf_r+0xf2>
 800f540:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800f544:	07d1      	lsls	r1, r2, #31
 800f546:	d405      	bmi.n	800f554 <_vfprintf_r+0xdc>
 800f548:	059a      	lsls	r2, r3, #22
 800f54a:	d403      	bmi.n	800f554 <_vfprintf_r+0xdc>
 800f54c:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800f550:	f7ff fe51 	bl	800f1f6 <__retarget_lock_release_recursive>
 800f554:	9802      	ldr	r0, [sp, #8]
 800f556:	4623      	mov	r3, r4
 800f558:	4652      	mov	r2, sl
 800f55a:	4659      	mov	r1, fp
 800f55c:	b04b      	add	sp, #300	@ 0x12c
 800f55e:	ecbd 8b04 	vpop	{d8-d9}
 800f562:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f566:	f001 b969 	b.w	801083c <__sbprintf>
 800f56a:	2300      	movs	r3, #0
 800f56c:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
 800f570:	ed9f 8b97 	vldr	d8, [pc, #604]	@ 800f7d0 <_vfprintf_r+0x358>
 800f574:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
 800f578:	ac21      	add	r4, sp, #132	@ 0x84
 800f57a:	941e      	str	r4, [sp, #120]	@ 0x78
 800f57c:	9303      	str	r3, [sp, #12]
 800f57e:	9307      	str	r3, [sp, #28]
 800f580:	930e      	str	r3, [sp, #56]	@ 0x38
 800f582:	9310      	str	r3, [sp, #64]	@ 0x40
 800f584:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f586:	4653      	mov	r3, sl
 800f588:	461d      	mov	r5, r3
 800f58a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f58e:	b10a      	cbz	r2, 800f594 <_vfprintf_r+0x11c>
 800f590:	2a25      	cmp	r2, #37	@ 0x25
 800f592:	d1f9      	bne.n	800f588 <_vfprintf_r+0x110>
 800f594:	ebb5 060a 	subs.w	r6, r5, sl
 800f598:	d00d      	beq.n	800f5b6 <_vfprintf_r+0x13e>
 800f59a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f59c:	4433      	add	r3, r6
 800f59e:	9320      	str	r3, [sp, #128]	@ 0x80
 800f5a0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800f5a2:	3301      	adds	r3, #1
 800f5a4:	2b07      	cmp	r3, #7
 800f5a6:	e9c4 a600 	strd	sl, r6, [r4]
 800f5aa:	931f      	str	r3, [sp, #124]	@ 0x7c
 800f5ac:	dc75      	bgt.n	800f69a <_vfprintf_r+0x222>
 800f5ae:	3408      	adds	r4, #8
 800f5b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f5b2:	4433      	add	r3, r6
 800f5b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5b6:	782b      	ldrb	r3, [r5, #0]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	f001 80fa 	beq.w	80107b2 <_vfprintf_r+0x133a>
 800f5be:	2200      	movs	r2, #0
 800f5c0:	1c6b      	adds	r3, r5, #1
 800f5c2:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 800f5c6:	f04f 36ff 	mov.w	r6, #4294967295
 800f5ca:	920a      	str	r2, [sp, #40]	@ 0x28
 800f5cc:	4615      	mov	r5, r2
 800f5ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f5d2:	9204      	str	r2, [sp, #16]
 800f5d4:	9308      	str	r3, [sp, #32]
 800f5d6:	9b04      	ldr	r3, [sp, #16]
 800f5d8:	3b20      	subs	r3, #32
 800f5da:	2b5a      	cmp	r3, #90	@ 0x5a
 800f5dc:	f200 8571 	bhi.w	80100c2 <_vfprintf_r+0xc4a>
 800f5e0:	e8df f013 	tbh	[pc, r3, lsl #1]
 800f5e4:	056f009d 	.word	0x056f009d
 800f5e8:	00a5056f 	.word	0x00a5056f
 800f5ec:	056f056f 	.word	0x056f056f
 800f5f0:	0085056f 	.word	0x0085056f
 800f5f4:	056f056f 	.word	0x056f056f
 800f5f8:	00b200a8 	.word	0x00b200a8
 800f5fc:	00af056f 	.word	0x00af056f
 800f600:	056f00b4 	.word	0x056f00b4
 800f604:	00d200cf 	.word	0x00d200cf
 800f608:	00d200d2 	.word	0x00d200d2
 800f60c:	00d200d2 	.word	0x00d200d2
 800f610:	00d200d2 	.word	0x00d200d2
 800f614:	00d200d2 	.word	0x00d200d2
 800f618:	056f056f 	.word	0x056f056f
 800f61c:	056f056f 	.word	0x056f056f
 800f620:	056f056f 	.word	0x056f056f
 800f624:	014a056f 	.word	0x014a056f
 800f628:	0109056f 	.word	0x0109056f
 800f62c:	014a011b 	.word	0x014a011b
 800f630:	014a014a 	.word	0x014a014a
 800f634:	056f056f 	.word	0x056f056f
 800f638:	056f056f 	.word	0x056f056f
 800f63c:	056f00e5 	.word	0x056f00e5
 800f640:	0467056f 	.word	0x0467056f
 800f644:	056f056f 	.word	0x056f056f
 800f648:	04b1056f 	.word	0x04b1056f
 800f64c:	04d0056f 	.word	0x04d0056f
 800f650:	056f056f 	.word	0x056f056f
 800f654:	056f04f3 	.word	0x056f04f3
 800f658:	056f056f 	.word	0x056f056f
 800f65c:	056f056f 	.word	0x056f056f
 800f660:	056f056f 	.word	0x056f056f
 800f664:	014a056f 	.word	0x014a056f
 800f668:	0109056f 	.word	0x0109056f
 800f66c:	014a011d 	.word	0x014a011d
 800f670:	014a014a 	.word	0x014a014a
 800f674:	011d00e8 	.word	0x011d00e8
 800f678:	056f0103 	.word	0x056f0103
 800f67c:	056f00fc 	.word	0x056f00fc
 800f680:	0469044b 	.word	0x0469044b
 800f684:	0103049f 	.word	0x0103049f
 800f688:	04b1056f 	.word	0x04b1056f
 800f68c:	04d2009b 	.word	0x04d2009b
 800f690:	056f056f 	.word	0x056f056f
 800f694:	056f0065 	.word	0x056f0065
 800f698:	009b      	.short	0x009b
 800f69a:	9802      	ldr	r0, [sp, #8]
 800f69c:	aa1e      	add	r2, sp, #120	@ 0x78
 800f69e:	4659      	mov	r1, fp
 800f6a0:	f001 f90c 	bl	80108bc <__sprint_r>
 800f6a4:	2800      	cmp	r0, #0
 800f6a6:	f040 8139 	bne.w	800f91c <_vfprintf_r+0x4a4>
 800f6aa:	ac21      	add	r4, sp, #132	@ 0x84
 800f6ac:	e780      	b.n	800f5b0 <_vfprintf_r+0x138>
 800f6ae:	4b4a      	ldr	r3, [pc, #296]	@ (800f7d8 <_vfprintf_r+0x360>)
 800f6b0:	9312      	str	r3, [sp, #72]	@ 0x48
 800f6b2:	f015 0320 	ands.w	r3, r5, #32
 800f6b6:	f000 848b 	beq.w	800ffd0 <_vfprintf_r+0xb58>
 800f6ba:	3707      	adds	r7, #7
 800f6bc:	f027 0307 	bic.w	r3, r7, #7
 800f6c0:	461a      	mov	r2, r3
 800f6c2:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800f6c6:	f852 7b08 	ldr.w	r7, [r2], #8
 800f6ca:	9205      	str	r2, [sp, #20]
 800f6cc:	07eb      	lsls	r3, r5, #31
 800f6ce:	d50a      	bpl.n	800f6e6 <_vfprintf_r+0x26e>
 800f6d0:	ea57 0308 	orrs.w	r3, r7, r8
 800f6d4:	d007      	beq.n	800f6e6 <_vfprintf_r+0x26e>
 800f6d6:	2330      	movs	r3, #48	@ 0x30
 800f6d8:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
 800f6dc:	9b04      	ldr	r3, [sp, #16]
 800f6de:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 800f6e2:	f045 0502 	orr.w	r5, r5, #2
 800f6e6:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800f6ea:	2302      	movs	r3, #2
 800f6ec:	e3f2      	b.n	800fed4 <_vfprintf_r+0xa5c>
 800f6ee:	9802      	ldr	r0, [sp, #8]
 800f6f0:	f001 fbc6 	bl	8010e80 <_localeconv_r>
 800f6f4:	6843      	ldr	r3, [r0, #4]
 800f6f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800f6f8:	4618      	mov	r0, r3
 800f6fa:	f7f0 fdf1 	bl	80002e0 <strlen>
 800f6fe:	900e      	str	r0, [sp, #56]	@ 0x38
 800f700:	9802      	ldr	r0, [sp, #8]
 800f702:	f001 fbbd 	bl	8010e80 <_localeconv_r>
 800f706:	6883      	ldr	r3, [r0, #8]
 800f708:	9307      	str	r3, [sp, #28]
 800f70a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f70c:	b12b      	cbz	r3, 800f71a <_vfprintf_r+0x2a2>
 800f70e:	9b07      	ldr	r3, [sp, #28]
 800f710:	b11b      	cbz	r3, 800f71a <_vfprintf_r+0x2a2>
 800f712:	781b      	ldrb	r3, [r3, #0]
 800f714:	b10b      	cbz	r3, 800f71a <_vfprintf_r+0x2a2>
 800f716:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 800f71a:	9b08      	ldr	r3, [sp, #32]
 800f71c:	e757      	b.n	800f5ce <_vfprintf_r+0x156>
 800f71e:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 800f722:	2b00      	cmp	r3, #0
 800f724:	d1f9      	bne.n	800f71a <_vfprintf_r+0x2a2>
 800f726:	2320      	movs	r3, #32
 800f728:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800f72c:	e7f5      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f72e:	f045 0501 	orr.w	r5, r5, #1
 800f732:	e7f2      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f734:	f857 3b04 	ldr.w	r3, [r7], #4
 800f738:	930a      	str	r3, [sp, #40]	@ 0x28
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	daed      	bge.n	800f71a <_vfprintf_r+0x2a2>
 800f73e:	425b      	negs	r3, r3
 800f740:	930a      	str	r3, [sp, #40]	@ 0x28
 800f742:	f045 0504 	orr.w	r5, r5, #4
 800f746:	e7e8      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f748:	232b      	movs	r3, #43	@ 0x2b
 800f74a:	e7ed      	b.n	800f728 <_vfprintf_r+0x2b0>
 800f74c:	9b08      	ldr	r3, [sp, #32]
 800f74e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f752:	9204      	str	r2, [sp, #16]
 800f754:	2a2a      	cmp	r2, #42	@ 0x2a
 800f756:	d111      	bne.n	800f77c <_vfprintf_r+0x304>
 800f758:	f857 6b04 	ldr.w	r6, [r7], #4
 800f75c:	9308      	str	r3, [sp, #32]
 800f75e:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800f762:	e7da      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f764:	fb01 2606 	mla	r6, r1, r6, r2
 800f768:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f76c:	9204      	str	r2, [sp, #16]
 800f76e:	9a04      	ldr	r2, [sp, #16]
 800f770:	3a30      	subs	r2, #48	@ 0x30
 800f772:	2a09      	cmp	r2, #9
 800f774:	d9f6      	bls.n	800f764 <_vfprintf_r+0x2ec>
 800f776:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800f77a:	e72b      	b.n	800f5d4 <_vfprintf_r+0x15c>
 800f77c:	2600      	movs	r6, #0
 800f77e:	210a      	movs	r1, #10
 800f780:	e7f5      	b.n	800f76e <_vfprintf_r+0x2f6>
 800f782:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800f786:	e7c8      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f788:	2300      	movs	r3, #0
 800f78a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f78c:	220a      	movs	r2, #10
 800f78e:	9b04      	ldr	r3, [sp, #16]
 800f790:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f792:	3b30      	subs	r3, #48	@ 0x30
 800f794:	fb02 3301 	mla	r3, r2, r1, r3
 800f798:	930a      	str	r3, [sp, #40]	@ 0x28
 800f79a:	9b08      	ldr	r3, [sp, #32]
 800f79c:	f813 1b01 	ldrb.w	r1, [r3], #1
 800f7a0:	9308      	str	r3, [sp, #32]
 800f7a2:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800f7a6:	2b09      	cmp	r3, #9
 800f7a8:	9104      	str	r1, [sp, #16]
 800f7aa:	d9f0      	bls.n	800f78e <_vfprintf_r+0x316>
 800f7ac:	e713      	b.n	800f5d6 <_vfprintf_r+0x15e>
 800f7ae:	f045 0508 	orr.w	r5, r5, #8
 800f7b2:	e7b2      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f7b4:	9b08      	ldr	r3, [sp, #32]
 800f7b6:	781b      	ldrb	r3, [r3, #0]
 800f7b8:	2b68      	cmp	r3, #104	@ 0x68
 800f7ba:	bf01      	itttt	eq
 800f7bc:	9b08      	ldreq	r3, [sp, #32]
 800f7be:	3301      	addeq	r3, #1
 800f7c0:	9308      	streq	r3, [sp, #32]
 800f7c2:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 800f7c6:	bf18      	it	ne
 800f7c8:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 800f7cc:	e7a5      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f7ce:	bf00      	nop
	...
 800f7d8:	0801442d 	.word	0x0801442d
 800f7dc:	9b08      	ldr	r3, [sp, #32]
 800f7de:	781b      	ldrb	r3, [r3, #0]
 800f7e0:	2b6c      	cmp	r3, #108	@ 0x6c
 800f7e2:	d105      	bne.n	800f7f0 <_vfprintf_r+0x378>
 800f7e4:	9b08      	ldr	r3, [sp, #32]
 800f7e6:	3301      	adds	r3, #1
 800f7e8:	9308      	str	r3, [sp, #32]
 800f7ea:	f045 0520 	orr.w	r5, r5, #32
 800f7ee:	e794      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f7f0:	f045 0510 	orr.w	r5, r5, #16
 800f7f4:	e791      	b.n	800f71a <_vfprintf_r+0x2a2>
 800f7f6:	463a      	mov	r2, r7
 800f7f8:	f852 3b04 	ldr.w	r3, [r2], #4
 800f7fc:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 800f800:	2300      	movs	r3, #0
 800f802:	9205      	str	r2, [sp, #20]
 800f804:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800f808:	4699      	mov	r9, r3
 800f80a:	2601      	movs	r6, #1
 800f80c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f80e:	4698      	mov	r8, r3
 800f810:	9306      	str	r3, [sp, #24]
 800f812:	461f      	mov	r7, r3
 800f814:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
 800f818:	e18f      	b.n	800fb3a <_vfprintf_r+0x6c2>
 800f81a:	f045 0510 	orr.w	r5, r5, #16
 800f81e:	06ab      	lsls	r3, r5, #26
 800f820:	d514      	bpl.n	800f84c <_vfprintf_r+0x3d4>
 800f822:	3707      	adds	r7, #7
 800f824:	f027 0307 	bic.w	r3, r7, #7
 800f828:	461a      	mov	r2, r3
 800f82a:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800f82e:	f852 7b08 	ldr.w	r7, [r2], #8
 800f832:	9205      	str	r2, [sp, #20]
 800f834:	f1b8 0f00 	cmp.w	r8, #0
 800f838:	da06      	bge.n	800f848 <_vfprintf_r+0x3d0>
 800f83a:	427f      	negs	r7, r7
 800f83c:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800f840:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 800f844:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800f848:	2301      	movs	r3, #1
 800f84a:	e346      	b.n	800feda <_vfprintf_r+0xa62>
 800f84c:	463a      	mov	r2, r7
 800f84e:	06e8      	lsls	r0, r5, #27
 800f850:	f852 3b04 	ldr.w	r3, [r2], #4
 800f854:	9205      	str	r2, [sp, #20]
 800f856:	d503      	bpl.n	800f860 <_vfprintf_r+0x3e8>
 800f858:	461f      	mov	r7, r3
 800f85a:	ea4f 78e3 	mov.w	r8, r3, asr #31
 800f85e:	e7e9      	b.n	800f834 <_vfprintf_r+0x3bc>
 800f860:	0669      	lsls	r1, r5, #25
 800f862:	d503      	bpl.n	800f86c <_vfprintf_r+0x3f4>
 800f864:	b21f      	sxth	r7, r3
 800f866:	f343 38c0 	sbfx	r8, r3, #15, #1
 800f86a:	e7e3      	b.n	800f834 <_vfprintf_r+0x3bc>
 800f86c:	05aa      	lsls	r2, r5, #22
 800f86e:	d5f3      	bpl.n	800f858 <_vfprintf_r+0x3e0>
 800f870:	b25f      	sxtb	r7, r3
 800f872:	f343 18c0 	sbfx	r8, r3, #7, #1
 800f876:	e7dd      	b.n	800f834 <_vfprintf_r+0x3bc>
 800f878:	3707      	adds	r7, #7
 800f87a:	f027 0307 	bic.w	r3, r7, #7
 800f87e:	ecb3 8b02 	vldmia	r3!, {d8}
 800f882:	ed9f 7b63 	vldr	d7, [pc, #396]	@ 800fa10 <_vfprintf_r+0x598>
 800f886:	eeb0 6bc8 	vabs.f64	d6, d8
 800f88a:	eeb4 6b47 	vcmp.f64	d6, d7
 800f88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f892:	9305      	str	r3, [sp, #20]
 800f894:	dd17      	ble.n	800f8c6 <_vfprintf_r+0x44e>
 800f896:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800f89a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f89e:	d502      	bpl.n	800f8a6 <_vfprintf_r+0x42e>
 800f8a0:	232d      	movs	r3, #45	@ 0x2d
 800f8a2:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800f8a6:	4a5c      	ldr	r2, [pc, #368]	@ (800fa18 <_vfprintf_r+0x5a0>)
 800f8a8:	4b5c      	ldr	r3, [pc, #368]	@ (800fa1c <_vfprintf_r+0x5a4>)
 800f8aa:	9904      	ldr	r1, [sp, #16]
 800f8ac:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 800f8b0:	2947      	cmp	r1, #71	@ 0x47
 800f8b2:	bfcc      	ite	gt
 800f8b4:	4692      	movgt	sl, r2
 800f8b6:	469a      	movle	sl, r3
 800f8b8:	f04f 0900 	mov.w	r9, #0
 800f8bc:	2603      	movs	r6, #3
 800f8be:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 800f8c2:	f000 bfb1 	b.w	8010828 <_vfprintf_r+0x13b0>
 800f8c6:	eeb4 8b48 	vcmp.f64	d8, d8
 800f8ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ce:	d709      	bvc.n	800f8e4 <_vfprintf_r+0x46c>
 800f8d0:	ee18 3a90 	vmov	r3, s17
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	bfbc      	itt	lt
 800f8d8:	232d      	movlt	r3, #45	@ 0x2d
 800f8da:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
 800f8de:	4a50      	ldr	r2, [pc, #320]	@ (800fa20 <_vfprintf_r+0x5a8>)
 800f8e0:	4b50      	ldr	r3, [pc, #320]	@ (800fa24 <_vfprintf_r+0x5ac>)
 800f8e2:	e7e2      	b.n	800f8aa <_vfprintf_r+0x432>
 800f8e4:	9b04      	ldr	r3, [sp, #16]
 800f8e6:	2b61      	cmp	r3, #97	@ 0x61
 800f8e8:	d02a      	beq.n	800f940 <_vfprintf_r+0x4c8>
 800f8ea:	2b41      	cmp	r3, #65	@ 0x41
 800f8ec:	d12a      	bne.n	800f944 <_vfprintf_r+0x4cc>
 800f8ee:	2358      	movs	r3, #88	@ 0x58
 800f8f0:	2230      	movs	r2, #48	@ 0x30
 800f8f2:	2e63      	cmp	r6, #99	@ 0x63
 800f8f4:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
 800f8f8:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 800f8fc:	f045 0502 	orr.w	r5, r5, #2
 800f900:	dd2c      	ble.n	800f95c <_vfprintf_r+0x4e4>
 800f902:	9802      	ldr	r0, [sp, #8]
 800f904:	1c71      	adds	r1, r6, #1
 800f906:	f7ff f83b 	bl	800e980 <_malloc_r>
 800f90a:	4682      	mov	sl, r0
 800f90c:	2800      	cmp	r0, #0
 800f90e:	d16f      	bne.n	800f9f0 <_vfprintf_r+0x578>
 800f910:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800f914:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f918:	f8ab 300c 	strh.w	r3, [fp, #12]
 800f91c:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800f920:	07d9      	lsls	r1, r3, #31
 800f922:	d407      	bmi.n	800f934 <_vfprintf_r+0x4bc>
 800f924:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800f928:	059a      	lsls	r2, r3, #22
 800f92a:	d403      	bmi.n	800f934 <_vfprintf_r+0x4bc>
 800f92c:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800f930:	f7ff fc61 	bl	800f1f6 <__retarget_lock_release_recursive>
 800f934:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800f938:	065b      	lsls	r3, r3, #25
 800f93a:	f57f add9 	bpl.w	800f4f0 <_vfprintf_r+0x78>
 800f93e:	e5d4      	b.n	800f4ea <_vfprintf_r+0x72>
 800f940:	2378      	movs	r3, #120	@ 0x78
 800f942:	e7d5      	b.n	800f8f0 <_vfprintf_r+0x478>
 800f944:	1c77      	adds	r7, r6, #1
 800f946:	d055      	beq.n	800f9f4 <_vfprintf_r+0x57c>
 800f948:	9b04      	ldr	r3, [sp, #16]
 800f94a:	f023 0320 	bic.w	r3, r3, #32
 800f94e:	2b47      	cmp	r3, #71	@ 0x47
 800f950:	d101      	bne.n	800f956 <_vfprintf_r+0x4de>
 800f952:	2e00      	cmp	r6, #0
 800f954:	d052      	beq.n	800f9fc <_vfprintf_r+0x584>
 800f956:	f04f 0900 	mov.w	r9, #0
 800f95a:	e003      	b.n	800f964 <_vfprintf_r+0x4ec>
 800f95c:	f04f 0900 	mov.w	r9, #0
 800f960:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
 800f964:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800f968:	930c      	str	r3, [sp, #48]	@ 0x30
 800f96a:	ee18 3a90 	vmov	r3, s17
 800f96e:	2b00      	cmp	r3, #0
 800f970:	da47      	bge.n	800fa02 <_vfprintf_r+0x58a>
 800f972:	eeb1 9b48 	vneg.f64	d9, d8
 800f976:	232d      	movs	r3, #45	@ 0x2d
 800f978:	930d      	str	r3, [sp, #52]	@ 0x34
 800f97a:	9b04      	ldr	r3, [sp, #16]
 800f97c:	f023 0820 	bic.w	r8, r3, #32
 800f980:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
 800f984:	f040 81b5 	bne.w	800fcf2 <_vfprintf_r+0x87a>
 800f988:	eeb0 0b49 	vmov.f64	d0, d9
 800f98c:	a818      	add	r0, sp, #96	@ 0x60
 800f98e:	f001 fa8f 	bl	8010eb0 <frexp>
 800f992:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
 800f996:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f99a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f99e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9a2:	bf04      	itt	eq
 800f9a4:	2301      	moveq	r3, #1
 800f9a6:	9318      	streq	r3, [sp, #96]	@ 0x60
 800f9a8:	491f      	ldr	r1, [pc, #124]	@ (800fa28 <_vfprintf_r+0x5b0>)
 800f9aa:	4b20      	ldr	r3, [pc, #128]	@ (800fa2c <_vfprintf_r+0x5b4>)
 800f9ac:	9a04      	ldr	r2, [sp, #16]
 800f9ae:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
 800f9b2:	2a61      	cmp	r2, #97	@ 0x61
 800f9b4:	bf08      	it	eq
 800f9b6:	4619      	moveq	r1, r3
 800f9b8:	3e01      	subs	r6, #1
 800f9ba:	4653      	mov	r3, sl
 800f9bc:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f9c0:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800f9c4:	ee16 2a90 	vmov	r2, s13
 800f9c8:	5c88      	ldrb	r0, [r1, r2]
 800f9ca:	f803 0b01 	strb.w	r0, [r3], #1
 800f9ce:	1c70      	adds	r0, r6, #1
 800f9d0:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800f9d4:	ee30 0b46 	vsub.f64	d0, d0, d6
 800f9d8:	d02a      	beq.n	800fa30 <_vfprintf_r+0x5b8>
 800f9da:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9e2:	f106 32ff 	add.w	r2, r6, #4294967295
 800f9e6:	d110      	bne.n	800fa0a <_vfprintf_r+0x592>
 800f9e8:	461a      	mov	r2, r3
 800f9ea:	1998      	adds	r0, r3, r6
 800f9ec:	2730      	movs	r7, #48	@ 0x30
 800f9ee:	e177      	b.n	800fce0 <_vfprintf_r+0x868>
 800f9f0:	4681      	mov	r9, r0
 800f9f2:	e7b7      	b.n	800f964 <_vfprintf_r+0x4ec>
 800f9f4:	f04f 0900 	mov.w	r9, #0
 800f9f8:	2606      	movs	r6, #6
 800f9fa:	e7b3      	b.n	800f964 <_vfprintf_r+0x4ec>
 800f9fc:	46b1      	mov	r9, r6
 800f9fe:	2601      	movs	r6, #1
 800fa00:	e7b0      	b.n	800f964 <_vfprintf_r+0x4ec>
 800fa02:	2300      	movs	r3, #0
 800fa04:	eeb0 9b48 	vmov.f64	d9, d8
 800fa08:	e7b6      	b.n	800f978 <_vfprintf_r+0x500>
 800fa0a:	4616      	mov	r6, r2
 800fa0c:	e7d6      	b.n	800f9bc <_vfprintf_r+0x544>
 800fa0e:	bf00      	nop
 800fa10:	ffffffff 	.word	0xffffffff
 800fa14:	7fefffff 	.word	0x7fefffff
 800fa18:	08014421 	.word	0x08014421
 800fa1c:	0801441d 	.word	0x0801441d
 800fa20:	08014429 	.word	0x08014429
 800fa24:	08014425 	.word	0x08014425
 800fa28:	0801443e 	.word	0x0801443e
 800fa2c:	0801442d 	.word	0x0801442d
 800fa30:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800fa34:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800fa38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa3c:	dc06      	bgt.n	800fa4c <_vfprintf_r+0x5d4>
 800fa3e:	eeb4 0b47 	vcmp.f64	d0, d7
 800fa42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa46:	d1cf      	bne.n	800f9e8 <_vfprintf_r+0x570>
 800fa48:	07d7      	lsls	r7, r2, #31
 800fa4a:	d5cd      	bpl.n	800f9e8 <_vfprintf_r+0x570>
 800fa4c:	7bce      	ldrb	r6, [r1, #15]
 800fa4e:	931c      	str	r3, [sp, #112]	@ 0x70
 800fa50:	2730      	movs	r7, #48	@ 0x30
 800fa52:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800fa54:	1e42      	subs	r2, r0, #1
 800fa56:	921c      	str	r2, [sp, #112]	@ 0x70
 800fa58:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 800fa5c:	42b2      	cmp	r2, r6
 800fa5e:	f000 813a 	beq.w	800fcd6 <_vfprintf_r+0x85e>
 800fa62:	2a39      	cmp	r2, #57	@ 0x39
 800fa64:	bf16      	itet	ne
 800fa66:	3201      	addne	r2, #1
 800fa68:	7a8a      	ldrbeq	r2, [r1, #10]
 800fa6a:	b2d2      	uxtbne	r2, r2
 800fa6c:	f800 2c01 	strb.w	r2, [r0, #-1]
 800fa70:	eba3 030a 	sub.w	r3, r3, sl
 800fa74:	9303      	str	r3, [sp, #12]
 800fa76:	9904      	ldr	r1, [sp, #16]
 800fa78:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800fa7c:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800fa7e:	f021 0120 	bic.w	r1, r1, #32
 800fa82:	2941      	cmp	r1, #65	@ 0x41
 800fa84:	bf08      	it	eq
 800fa86:	320f      	addeq	r2, #15
 800fa88:	f100 33ff 	add.w	r3, r0, #4294967295
 800fa8c:	bf06      	itte	eq
 800fa8e:	b2d2      	uxtbeq	r2, r2
 800fa90:	2101      	moveq	r1, #1
 800fa92:	2100      	movne	r1, #0
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	9318      	str	r3, [sp, #96]	@ 0x60
 800fa98:	bfb8      	it	lt
 800fa9a:	f1c0 0301 	rsblt	r3, r0, #1
 800fa9e:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
 800faa2:	bfb4      	ite	lt
 800faa4:	222d      	movlt	r2, #45	@ 0x2d
 800faa6:	222b      	movge	r2, #43	@ 0x2b
 800faa8:	2b09      	cmp	r3, #9
 800faaa:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
 800faae:	f340 8188 	ble.w	800fdc2 <_vfprintf_r+0x94a>
 800fab2:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 800fab6:	270a      	movs	r7, #10
 800fab8:	4602      	mov	r2, r0
 800faba:	fbb3 f6f7 	udiv	r6, r3, r7
 800fabe:	fb07 3116 	mls	r1, r7, r6, r3
 800fac2:	3130      	adds	r1, #48	@ 0x30
 800fac4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800fac8:	4619      	mov	r1, r3
 800faca:	2963      	cmp	r1, #99	@ 0x63
 800facc:	f100 30ff 	add.w	r0, r0, #4294967295
 800fad0:	4633      	mov	r3, r6
 800fad2:	dcf1      	bgt.n	800fab8 <_vfprintf_r+0x640>
 800fad4:	3330      	adds	r3, #48	@ 0x30
 800fad6:	1e91      	subs	r1, r2, #2
 800fad8:	f800 3c01 	strb.w	r3, [r0, #-1]
 800fadc:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
 800fae0:	460b      	mov	r3, r1
 800fae2:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 800fae6:	4283      	cmp	r3, r0
 800fae8:	f0c0 8166 	bcc.w	800fdb8 <_vfprintf_r+0x940>
 800faec:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
 800faf0:	1a9b      	subs	r3, r3, r2
 800faf2:	4281      	cmp	r1, r0
 800faf4:	bf88      	it	hi
 800faf6:	2300      	movhi	r3, #0
 800faf8:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 800fafc:	441a      	add	r2, r3
 800fafe:	ab1a      	add	r3, sp, #104	@ 0x68
 800fb00:	1ad3      	subs	r3, r2, r3
 800fb02:	9311      	str	r3, [sp, #68]	@ 0x44
 800fb04:	9b03      	ldr	r3, [sp, #12]
 800fb06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fb08:	2b01      	cmp	r3, #1
 800fb0a:	eb03 0602 	add.w	r6, r3, r2
 800fb0e:	dc01      	bgt.n	800fb14 <_vfprintf_r+0x69c>
 800fb10:	07ea      	lsls	r2, r5, #31
 800fb12:	d501      	bpl.n	800fb18 <_vfprintf_r+0x6a0>
 800fb14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb16:	441e      	add	r6, r3
 800fb18:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800fb1c:	f04f 0800 	mov.w	r8, #0
 800fb20:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800fb24:	930c      	str	r3, [sp, #48]	@ 0x30
 800fb26:	f8cd 8018 	str.w	r8, [sp, #24]
 800fb2a:	4647      	mov	r7, r8
 800fb2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	f040 819f 	bne.w	800fe72 <_vfprintf_r+0x9fa>
 800fb34:	2300      	movs	r3, #0
 800fb36:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800fb38:	930c      	str	r3, [sp, #48]	@ 0x30
 800fb3a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fb3c:	42b3      	cmp	r3, r6
 800fb3e:	bfb8      	it	lt
 800fb40:	4633      	movlt	r3, r6
 800fb42:	930d      	str	r3, [sp, #52]	@ 0x34
 800fb44:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 800fb48:	b113      	cbz	r3, 800fb50 <_vfprintf_r+0x6d8>
 800fb4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fb4c:	3301      	adds	r3, #1
 800fb4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800fb50:	f015 0302 	ands.w	r3, r5, #2
 800fb54:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fb56:	bf1e      	ittt	ne
 800fb58:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
 800fb5a:	3302      	addne	r3, #2
 800fb5c:	930d      	strne	r3, [sp, #52]	@ 0x34
 800fb5e:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800fb62:	9314      	str	r3, [sp, #80]	@ 0x50
 800fb64:	d120      	bne.n	800fba8 <_vfprintf_r+0x730>
 800fb66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fb6a:	1a9b      	subs	r3, r3, r2
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	dd1b      	ble.n	800fba8 <_vfprintf_r+0x730>
 800fb70:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 800fb74:	49a6      	ldr	r1, [pc, #664]	@ (800fe10 <_vfprintf_r+0x998>)
 800fb76:	6021      	str	r1, [r4, #0]
 800fb78:	2b10      	cmp	r3, #16
 800fb7a:	f102 0201 	add.w	r2, r2, #1
 800fb7e:	f104 0008 	add.w	r0, r4, #8
 800fb82:	f300 82aa 	bgt.w	80100da <_vfprintf_r+0xc62>
 800fb86:	eb0c 0103 	add.w	r1, ip, r3
 800fb8a:	2a07      	cmp	r2, #7
 800fb8c:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800fb90:	6063      	str	r3, [r4, #4]
 800fb92:	f340 82b7 	ble.w	8010104 <_vfprintf_r+0xc8c>
 800fb96:	9802      	ldr	r0, [sp, #8]
 800fb98:	aa1e      	add	r2, sp, #120	@ 0x78
 800fb9a:	4659      	mov	r1, fp
 800fb9c:	f000 fe8e 	bl	80108bc <__sprint_r>
 800fba0:	2800      	cmp	r0, #0
 800fba2:	f040 85e4 	bne.w	801076e <_vfprintf_r+0x12f6>
 800fba6:	ac21      	add	r4, sp, #132	@ 0x84
 800fba8:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
 800fbac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fbae:	b16a      	cbz	r2, 800fbcc <_vfprintf_r+0x754>
 800fbb0:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
 800fbb4:	6022      	str	r2, [r4, #0]
 800fbb6:	2201      	movs	r2, #1
 800fbb8:	4413      	add	r3, r2
 800fbba:	9320      	str	r3, [sp, #128]	@ 0x80
 800fbbc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800fbbe:	6062      	str	r2, [r4, #4]
 800fbc0:	4413      	add	r3, r2
 800fbc2:	2b07      	cmp	r3, #7
 800fbc4:	931f      	str	r3, [sp, #124]	@ 0x7c
 800fbc6:	f300 829f 	bgt.w	8010108 <_vfprintf_r+0xc90>
 800fbca:	3408      	adds	r4, #8
 800fbcc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fbce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fbd0:	b162      	cbz	r2, 800fbec <_vfprintf_r+0x774>
 800fbd2:	aa17      	add	r2, sp, #92	@ 0x5c
 800fbd4:	6022      	str	r2, [r4, #0]
 800fbd6:	2202      	movs	r2, #2
 800fbd8:	4413      	add	r3, r2
 800fbda:	9320      	str	r3, [sp, #128]	@ 0x80
 800fbdc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800fbde:	6062      	str	r2, [r4, #4]
 800fbe0:	3301      	adds	r3, #1
 800fbe2:	2b07      	cmp	r3, #7
 800fbe4:	931f      	str	r3, [sp, #124]	@ 0x7c
 800fbe6:	f300 8299 	bgt.w	801011c <_vfprintf_r+0xca4>
 800fbea:	3408      	adds	r4, #8
 800fbec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800fbee:	2b80      	cmp	r3, #128	@ 0x80
 800fbf0:	d120      	bne.n	800fc34 <_vfprintf_r+0x7bc>
 800fbf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbf4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fbf6:	1a9b      	subs	r3, r3, r2
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	dd1b      	ble.n	800fc34 <_vfprintf_r+0x7bc>
 800fbfc:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 800fc00:	4984      	ldr	r1, [pc, #528]	@ (800fe14 <_vfprintf_r+0x99c>)
 800fc02:	6021      	str	r1, [r4, #0]
 800fc04:	2b10      	cmp	r3, #16
 800fc06:	f102 0201 	add.w	r2, r2, #1
 800fc0a:	f104 0008 	add.w	r0, r4, #8
 800fc0e:	f300 828f 	bgt.w	8010130 <_vfprintf_r+0xcb8>
 800fc12:	eb0c 0103 	add.w	r1, ip, r3
 800fc16:	2a07      	cmp	r2, #7
 800fc18:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800fc1c:	6063      	str	r3, [r4, #4]
 800fc1e:	f340 829c 	ble.w	801015a <_vfprintf_r+0xce2>
 800fc22:	9802      	ldr	r0, [sp, #8]
 800fc24:	aa1e      	add	r2, sp, #120	@ 0x78
 800fc26:	4659      	mov	r1, fp
 800fc28:	f000 fe48 	bl	80108bc <__sprint_r>
 800fc2c:	2800      	cmp	r0, #0
 800fc2e:	f040 859e 	bne.w	801076e <_vfprintf_r+0x12f6>
 800fc32:	ac21      	add	r4, sp, #132	@ 0x84
 800fc34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fc36:	1b9b      	subs	r3, r3, r6
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	930c      	str	r3, [sp, #48]	@ 0x30
 800fc3c:	dd1c      	ble.n	800fc78 <_vfprintf_r+0x800>
 800fc3e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800fc40:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 800fc44:	2810      	cmp	r0, #16
 800fc46:	4873      	ldr	r0, [pc, #460]	@ (800fe14 <_vfprintf_r+0x99c>)
 800fc48:	6020      	str	r0, [r4, #0]
 800fc4a:	f102 0201 	add.w	r2, r2, #1
 800fc4e:	f104 0108 	add.w	r1, r4, #8
 800fc52:	f300 8284 	bgt.w	801015e <_vfprintf_r+0xce6>
 800fc56:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800fc58:	6060      	str	r0, [r4, #4]
 800fc5a:	4403      	add	r3, r0
 800fc5c:	2a07      	cmp	r2, #7
 800fc5e:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 800fc62:	f340 8291 	ble.w	8010188 <_vfprintf_r+0xd10>
 800fc66:	9802      	ldr	r0, [sp, #8]
 800fc68:	aa1e      	add	r2, sp, #120	@ 0x78
 800fc6a:	4659      	mov	r1, fp
 800fc6c:	f000 fe26 	bl	80108bc <__sprint_r>
 800fc70:	2800      	cmp	r0, #0
 800fc72:	f040 857c 	bne.w	801076e <_vfprintf_r+0x12f6>
 800fc76:	ac21      	add	r4, sp, #132	@ 0x84
 800fc78:	05e8      	lsls	r0, r5, #23
 800fc7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fc7c:	f100 828a 	bmi.w	8010194 <_vfprintf_r+0xd1c>
 800fc80:	4433      	add	r3, r6
 800fc82:	9320      	str	r3, [sp, #128]	@ 0x80
 800fc84:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800fc86:	3301      	adds	r3, #1
 800fc88:	2b07      	cmp	r3, #7
 800fc8a:	e9c4 a600 	strd	sl, r6, [r4]
 800fc8e:	931f      	str	r3, [sp, #124]	@ 0x7c
 800fc90:	f300 82c2 	bgt.w	8010218 <_vfprintf_r+0xda0>
 800fc94:	3408      	adds	r4, #8
 800fc96:	0768      	lsls	r0, r5, #29
 800fc98:	f100 854b 	bmi.w	8010732 <_vfprintf_r+0x12ba>
 800fc9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800fca0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800fca2:	428a      	cmp	r2, r1
 800fca4:	bfac      	ite	ge
 800fca6:	189b      	addge	r3, r3, r2
 800fca8:	185b      	addlt	r3, r3, r1
 800fcaa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fcac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fcae:	b13b      	cbz	r3, 800fcc0 <_vfprintf_r+0x848>
 800fcb0:	9802      	ldr	r0, [sp, #8]
 800fcb2:	aa1e      	add	r2, sp, #120	@ 0x78
 800fcb4:	4659      	mov	r1, fp
 800fcb6:	f000 fe01 	bl	80108bc <__sprint_r>
 800fcba:	2800      	cmp	r0, #0
 800fcbc:	f040 8557 	bne.w	801076e <_vfprintf_r+0x12f6>
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	931f      	str	r3, [sp, #124]	@ 0x7c
 800fcc4:	f1b9 0f00 	cmp.w	r9, #0
 800fcc8:	f040 856d 	bne.w	80107a6 <_vfprintf_r+0x132e>
 800fccc:	9f05      	ldr	r7, [sp, #20]
 800fcce:	ac21      	add	r4, sp, #132	@ 0x84
 800fcd0:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fcd4:	e457      	b.n	800f586 <_vfprintf_r+0x10e>
 800fcd6:	f800 7c01 	strb.w	r7, [r0, #-1]
 800fcda:	e6ba      	b.n	800fa52 <_vfprintf_r+0x5da>
 800fcdc:	f802 7b01 	strb.w	r7, [r2], #1
 800fce0:	1a81      	subs	r1, r0, r2
 800fce2:	2900      	cmp	r1, #0
 800fce4:	dafa      	bge.n	800fcdc <_vfprintf_r+0x864>
 800fce6:	1c72      	adds	r2, r6, #1
 800fce8:	3601      	adds	r6, #1
 800fcea:	bfb8      	it	lt
 800fcec:	2200      	movlt	r2, #0
 800fcee:	4413      	add	r3, r2
 800fcf0:	e6be      	b.n	800fa70 <_vfprintf_r+0x5f8>
 800fcf2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fcf6:	d005      	beq.n	800fd04 <_vfprintf_r+0x88c>
 800fcf8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fcfc:	d12f      	bne.n	800fd5e <_vfprintf_r+0x8e6>
 800fcfe:	1c77      	adds	r7, r6, #1
 800fd00:	2102      	movs	r1, #2
 800fd02:	e001      	b.n	800fd08 <_vfprintf_r+0x890>
 800fd04:	4637      	mov	r7, r6
 800fd06:	2103      	movs	r1, #3
 800fd08:	ab1c      	add	r3, sp, #112	@ 0x70
 800fd0a:	9301      	str	r3, [sp, #4]
 800fd0c:	ab19      	add	r3, sp, #100	@ 0x64
 800fd0e:	9300      	str	r3, [sp, #0]
 800fd10:	9802      	ldr	r0, [sp, #8]
 800fd12:	eeb0 0b49 	vmov.f64	d0, d9
 800fd16:	ab18      	add	r3, sp, #96	@ 0x60
 800fd18:	463a      	mov	r2, r7
 800fd1a:	f001 f9c5 	bl	80110a8 <_dtoa_r>
 800fd1e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fd22:	4682      	mov	sl, r0
 800fd24:	d12d      	bne.n	800fd82 <_vfprintf_r+0x90a>
 800fd26:	07e8      	lsls	r0, r5, #31
 800fd28:	d41b      	bmi.n	800fd62 <_vfprintf_r+0x8ea>
 800fd2a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800fd2c:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 800fd2e:	eba3 030a 	sub.w	r3, r3, sl
 800fd32:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fd36:	9303      	str	r3, [sp, #12]
 800fd38:	d036      	beq.n	800fda8 <_vfprintf_r+0x930>
 800fd3a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fd3e:	f47f ae9a 	bne.w	800fa76 <_vfprintf_r+0x5fe>
 800fd42:	f005 0301 	and.w	r3, r5, #1
 800fd46:	2f00      	cmp	r7, #0
 800fd48:	ea43 0306 	orr.w	r3, r3, r6
 800fd4c:	dd53      	ble.n	800fdf6 <_vfprintf_r+0x97e>
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d05b      	beq.n	800fe0a <_vfprintf_r+0x992>
 800fd52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd54:	18fb      	adds	r3, r7, r3
 800fd56:	441e      	add	r6, r3
 800fd58:	2366      	movs	r3, #102	@ 0x66
 800fd5a:	9304      	str	r3, [sp, #16]
 800fd5c:	e05f      	b.n	800fe1e <_vfprintf_r+0x9a6>
 800fd5e:	4637      	mov	r7, r6
 800fd60:	e7ce      	b.n	800fd00 <_vfprintf_r+0x888>
 800fd62:	eb0a 0307 	add.w	r3, sl, r7
 800fd66:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800fd6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd6e:	bf08      	it	eq
 800fd70:	931c      	streq	r3, [sp, #112]	@ 0x70
 800fd72:	2130      	movs	r1, #48	@ 0x30
 800fd74:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800fd76:	4293      	cmp	r3, r2
 800fd78:	d9d7      	bls.n	800fd2a <_vfprintf_r+0x8b2>
 800fd7a:	1c50      	adds	r0, r2, #1
 800fd7c:	901c      	str	r0, [sp, #112]	@ 0x70
 800fd7e:	7011      	strb	r1, [r2, #0]
 800fd80:	e7f8      	b.n	800fd74 <_vfprintf_r+0x8fc>
 800fd82:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fd86:	eb00 0307 	add.w	r3, r0, r7
 800fd8a:	d1ec      	bne.n	800fd66 <_vfprintf_r+0x8ee>
 800fd8c:	7802      	ldrb	r2, [r0, #0]
 800fd8e:	2a30      	cmp	r2, #48	@ 0x30
 800fd90:	d107      	bne.n	800fda2 <_vfprintf_r+0x92a>
 800fd92:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800fd96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd9a:	bf1c      	itt	ne
 800fd9c:	f1c7 0701 	rsbne	r7, r7, #1
 800fda0:	9718      	strne	r7, [sp, #96]	@ 0x60
 800fda2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800fda4:	4413      	add	r3, r2
 800fda6:	e7de      	b.n	800fd66 <_vfprintf_r+0x8ee>
 800fda8:	1cf9      	adds	r1, r7, #3
 800fdaa:	db01      	blt.n	800fdb0 <_vfprintf_r+0x938>
 800fdac:	42be      	cmp	r6, r7
 800fdae:	da15      	bge.n	800fddc <_vfprintf_r+0x964>
 800fdb0:	9b04      	ldr	r3, [sp, #16]
 800fdb2:	3b02      	subs	r3, #2
 800fdb4:	9304      	str	r3, [sp, #16]
 800fdb6:	e65e      	b.n	800fa76 <_vfprintf_r+0x5fe>
 800fdb8:	f813 7b01 	ldrb.w	r7, [r3], #1
 800fdbc:	f806 7f01 	strb.w	r7, [r6, #1]!
 800fdc0:	e691      	b.n	800fae6 <_vfprintf_r+0x66e>
 800fdc2:	b941      	cbnz	r1, 800fdd6 <_vfprintf_r+0x95e>
 800fdc4:	2230      	movs	r2, #48	@ 0x30
 800fdc6:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
 800fdca:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
 800fdce:	3330      	adds	r3, #48	@ 0x30
 800fdd0:	f802 3b01 	strb.w	r3, [r2], #1
 800fdd4:	e693      	b.n	800fafe <_vfprintf_r+0x686>
 800fdd6:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 800fdda:	e7f8      	b.n	800fdce <_vfprintf_r+0x956>
 800fddc:	9b03      	ldr	r3, [sp, #12]
 800fdde:	42bb      	cmp	r3, r7
 800fde0:	dd0d      	ble.n	800fdfe <_vfprintf_r+0x986>
 800fde2:	9b03      	ldr	r3, [sp, #12]
 800fde4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fde6:	2f00      	cmp	r7, #0
 800fde8:	eb03 0602 	add.w	r6, r3, r2
 800fdec:	dc0b      	bgt.n	800fe06 <_vfprintf_r+0x98e>
 800fdee:	f1c7 0301 	rsb	r3, r7, #1
 800fdf2:	441e      	add	r6, r3
 800fdf4:	e007      	b.n	800fe06 <_vfprintf_r+0x98e>
 800fdf6:	b17b      	cbz	r3, 800fe18 <_vfprintf_r+0x9a0>
 800fdf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdfa:	3301      	adds	r3, #1
 800fdfc:	e7ab      	b.n	800fd56 <_vfprintf_r+0x8de>
 800fdfe:	07eb      	lsls	r3, r5, #31
 800fe00:	d522      	bpl.n	800fe48 <_vfprintf_r+0x9d0>
 800fe02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe04:	18fe      	adds	r6, r7, r3
 800fe06:	2367      	movs	r3, #103	@ 0x67
 800fe08:	e7a7      	b.n	800fd5a <_vfprintf_r+0x8e2>
 800fe0a:	463e      	mov	r6, r7
 800fe0c:	e7a4      	b.n	800fd58 <_vfprintf_r+0x8e0>
 800fe0e:	bf00      	nop
 800fe10:	08014576 	.word	0x08014576
 800fe14:	08014566 	.word	0x08014566
 800fe18:	2366      	movs	r3, #102	@ 0x66
 800fe1a:	9304      	str	r3, [sp, #16]
 800fe1c:	2601      	movs	r6, #1
 800fe1e:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 800fe22:	9306      	str	r3, [sp, #24]
 800fe24:	d022      	beq.n	800fe6c <_vfprintf_r+0x9f4>
 800fe26:	f04f 0800 	mov.w	r8, #0
 800fe2a:	2f00      	cmp	r7, #0
 800fe2c:	f8cd 8018 	str.w	r8, [sp, #24]
 800fe30:	f77f ae7c 	ble.w	800fb2c <_vfprintf_r+0x6b4>
 800fe34:	9b07      	ldr	r3, [sp, #28]
 800fe36:	781b      	ldrb	r3, [r3, #0]
 800fe38:	2bff      	cmp	r3, #255	@ 0xff
 800fe3a:	d107      	bne.n	800fe4c <_vfprintf_r+0x9d4>
 800fe3c:	9b06      	ldr	r3, [sp, #24]
 800fe3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fe40:	4443      	add	r3, r8
 800fe42:	fb02 6603 	mla	r6, r2, r3, r6
 800fe46:	e671      	b.n	800fb2c <_vfprintf_r+0x6b4>
 800fe48:	463e      	mov	r6, r7
 800fe4a:	e7dc      	b.n	800fe06 <_vfprintf_r+0x98e>
 800fe4c:	42bb      	cmp	r3, r7
 800fe4e:	daf5      	bge.n	800fe3c <_vfprintf_r+0x9c4>
 800fe50:	1aff      	subs	r7, r7, r3
 800fe52:	9b07      	ldr	r3, [sp, #28]
 800fe54:	785b      	ldrb	r3, [r3, #1]
 800fe56:	b133      	cbz	r3, 800fe66 <_vfprintf_r+0x9ee>
 800fe58:	9b06      	ldr	r3, [sp, #24]
 800fe5a:	3301      	adds	r3, #1
 800fe5c:	9306      	str	r3, [sp, #24]
 800fe5e:	9b07      	ldr	r3, [sp, #28]
 800fe60:	3301      	adds	r3, #1
 800fe62:	9307      	str	r3, [sp, #28]
 800fe64:	e7e6      	b.n	800fe34 <_vfprintf_r+0x9bc>
 800fe66:	f108 0801 	add.w	r8, r8, #1
 800fe6a:	e7e3      	b.n	800fe34 <_vfprintf_r+0x9bc>
 800fe6c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800fe70:	e65c      	b.n	800fb2c <_vfprintf_r+0x6b4>
 800fe72:	232d      	movs	r3, #45	@ 0x2d
 800fe74:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800fe78:	e65c      	b.n	800fb34 <_vfprintf_r+0x6bc>
 800fe7a:	06ae      	lsls	r6, r5, #26
 800fe7c:	d507      	bpl.n	800fe8e <_vfprintf_r+0xa16>
 800fe7e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fe80:	683b      	ldr	r3, [r7, #0]
 800fe82:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fe84:	17d2      	asrs	r2, r2, #31
 800fe86:	e9c3 1200 	strd	r1, r2, [r3]
 800fe8a:	3704      	adds	r7, #4
 800fe8c:	e720      	b.n	800fcd0 <_vfprintf_r+0x858>
 800fe8e:	06e8      	lsls	r0, r5, #27
 800fe90:	d503      	bpl.n	800fe9a <_vfprintf_r+0xa22>
 800fe92:	683b      	ldr	r3, [r7, #0]
 800fe94:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fe96:	601a      	str	r2, [r3, #0]
 800fe98:	e7f7      	b.n	800fe8a <_vfprintf_r+0xa12>
 800fe9a:	0669      	lsls	r1, r5, #25
 800fe9c:	d503      	bpl.n	800fea6 <_vfprintf_r+0xa2e>
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fea2:	801a      	strh	r2, [r3, #0]
 800fea4:	e7f1      	b.n	800fe8a <_vfprintf_r+0xa12>
 800fea6:	05aa      	lsls	r2, r5, #22
 800fea8:	d5f3      	bpl.n	800fe92 <_vfprintf_r+0xa1a>
 800feaa:	683b      	ldr	r3, [r7, #0]
 800feac:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800feae:	701a      	strb	r2, [r3, #0]
 800feb0:	e7eb      	b.n	800fe8a <_vfprintf_r+0xa12>
 800feb2:	f045 0510 	orr.w	r5, r5, #16
 800feb6:	f015 0320 	ands.w	r3, r5, #32
 800feba:	d01f      	beq.n	800fefc <_vfprintf_r+0xa84>
 800febc:	3707      	adds	r7, #7
 800febe:	f027 0307 	bic.w	r3, r7, #7
 800fec2:	461a      	mov	r2, r3
 800fec4:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800fec8:	f852 7b08 	ldr.w	r7, [r2], #8
 800fecc:	9205      	str	r2, [sp, #20]
 800fece:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800fed2:	2300      	movs	r3, #0
 800fed4:	2200      	movs	r2, #0
 800fed6:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 800feda:	2e00      	cmp	r6, #0
 800fedc:	f2c0 8478 	blt.w	80107d0 <_vfprintf_r+0x1358>
 800fee0:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 800fee4:	9206      	str	r2, [sp, #24]
 800fee6:	ea57 0208 	orrs.w	r2, r7, r8
 800feea:	f040 8476 	bne.w	80107da <_vfprintf_r+0x1362>
 800feee:	2e00      	cmp	r6, #0
 800fef0:	f000 80df 	beq.w	80100b2 <_vfprintf_r+0xc3a>
 800fef4:	2b01      	cmp	r3, #1
 800fef6:	f040 8473 	bne.w	80107e0 <_vfprintf_r+0x1368>
 800fefa:	e083      	b.n	8010004 <_vfprintf_r+0xb8c>
 800fefc:	463a      	mov	r2, r7
 800fefe:	f015 0810 	ands.w	r8, r5, #16
 800ff02:	f852 7b04 	ldr.w	r7, [r2], #4
 800ff06:	9205      	str	r2, [sp, #20]
 800ff08:	d001      	beq.n	800ff0e <_vfprintf_r+0xa96>
 800ff0a:	4698      	mov	r8, r3
 800ff0c:	e7df      	b.n	800fece <_vfprintf_r+0xa56>
 800ff0e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800ff12:	d001      	beq.n	800ff18 <_vfprintf_r+0xaa0>
 800ff14:	b2bf      	uxth	r7, r7
 800ff16:	e7da      	b.n	800fece <_vfprintf_r+0xa56>
 800ff18:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800ff1c:	d0d7      	beq.n	800fece <_vfprintf_r+0xa56>
 800ff1e:	b2ff      	uxtb	r7, r7
 800ff20:	e7f3      	b.n	800ff0a <_vfprintf_r+0xa92>
 800ff22:	463b      	mov	r3, r7
 800ff24:	2278      	movs	r2, #120	@ 0x78
 800ff26:	f853 7b04 	ldr.w	r7, [r3], #4
 800ff2a:	9305      	str	r3, [sp, #20]
 800ff2c:	f647 0330 	movw	r3, #30768	@ 0x7830
 800ff30:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
 800ff34:	4b95      	ldr	r3, [pc, #596]	@ (801018c <_vfprintf_r+0xd14>)
 800ff36:	9312      	str	r3, [sp, #72]	@ 0x48
 800ff38:	f04f 0800 	mov.w	r8, #0
 800ff3c:	f045 0502 	orr.w	r5, r5, #2
 800ff40:	2302      	movs	r3, #2
 800ff42:	9204      	str	r2, [sp, #16]
 800ff44:	e7c6      	b.n	800fed4 <_vfprintf_r+0xa5c>
 800ff46:	463b      	mov	r3, r7
 800ff48:	2700      	movs	r7, #0
 800ff4a:	f853 ab04 	ldr.w	sl, [r3], #4
 800ff4e:	9305      	str	r3, [sp, #20]
 800ff50:	42be      	cmp	r6, r7
 800ff52:	f88d 705b 	strb.w	r7, [sp, #91]	@ 0x5b
 800ff56:	db0f      	blt.n	800ff78 <_vfprintf_r+0xb00>
 800ff58:	4632      	mov	r2, r6
 800ff5a:	4639      	mov	r1, r7
 800ff5c:	4650      	mov	r0, sl
 800ff5e:	f7f0 f9c7 	bl	80002f0 <memchr>
 800ff62:	4681      	mov	r9, r0
 800ff64:	2800      	cmp	r0, #0
 800ff66:	f43f acaa 	beq.w	800f8be <_vfprintf_r+0x446>
 800ff6a:	eba0 060a 	sub.w	r6, r0, sl
 800ff6e:	46b9      	mov	r9, r7
 800ff70:	970c      	str	r7, [sp, #48]	@ 0x30
 800ff72:	46b8      	mov	r8, r7
 800ff74:	9706      	str	r7, [sp, #24]
 800ff76:	e5e0      	b.n	800fb3a <_vfprintf_r+0x6c2>
 800ff78:	4650      	mov	r0, sl
 800ff7a:	f7f0 f9b1 	bl	80002e0 <strlen>
 800ff7e:	46b9      	mov	r9, r7
 800ff80:	4606      	mov	r6, r0
 800ff82:	e49c      	b.n	800f8be <_vfprintf_r+0x446>
 800ff84:	f045 0510 	orr.w	r5, r5, #16
 800ff88:	f015 0320 	ands.w	r3, r5, #32
 800ff8c:	d00a      	beq.n	800ffa4 <_vfprintf_r+0xb2c>
 800ff8e:	3707      	adds	r7, #7
 800ff90:	f027 0307 	bic.w	r3, r7, #7
 800ff94:	461a      	mov	r2, r3
 800ff96:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800ff9a:	f852 7b08 	ldr.w	r7, [r2], #8
 800ff9e:	9205      	str	r2, [sp, #20]
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	e797      	b.n	800fed4 <_vfprintf_r+0xa5c>
 800ffa4:	463a      	mov	r2, r7
 800ffa6:	f015 0810 	ands.w	r8, r5, #16
 800ffaa:	f852 7b04 	ldr.w	r7, [r2], #4
 800ffae:	9205      	str	r2, [sp, #20]
 800ffb0:	d001      	beq.n	800ffb6 <_vfprintf_r+0xb3e>
 800ffb2:	4698      	mov	r8, r3
 800ffb4:	e7f4      	b.n	800ffa0 <_vfprintf_r+0xb28>
 800ffb6:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800ffba:	d001      	beq.n	800ffc0 <_vfprintf_r+0xb48>
 800ffbc:	b2bf      	uxth	r7, r7
 800ffbe:	e7ef      	b.n	800ffa0 <_vfprintf_r+0xb28>
 800ffc0:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800ffc4:	d0ec      	beq.n	800ffa0 <_vfprintf_r+0xb28>
 800ffc6:	b2ff      	uxtb	r7, r7
 800ffc8:	e7f3      	b.n	800ffb2 <_vfprintf_r+0xb3a>
 800ffca:	4b71      	ldr	r3, [pc, #452]	@ (8010190 <_vfprintf_r+0xd18>)
 800ffcc:	f7ff bb70 	b.w	800f6b0 <_vfprintf_r+0x238>
 800ffd0:	463a      	mov	r2, r7
 800ffd2:	f015 0810 	ands.w	r8, r5, #16
 800ffd6:	f852 7b04 	ldr.w	r7, [r2], #4
 800ffda:	9205      	str	r2, [sp, #20]
 800ffdc:	d002      	beq.n	800ffe4 <_vfprintf_r+0xb6c>
 800ffde:	4698      	mov	r8, r3
 800ffe0:	f7ff bb74 	b.w	800f6cc <_vfprintf_r+0x254>
 800ffe4:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800ffe8:	d002      	beq.n	800fff0 <_vfprintf_r+0xb78>
 800ffea:	b2bf      	uxth	r7, r7
 800ffec:	f7ff bb6e 	b.w	800f6cc <_vfprintf_r+0x254>
 800fff0:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800fff4:	f43f ab6a 	beq.w	800f6cc <_vfprintf_r+0x254>
 800fff8:	b2ff      	uxtb	r7, r7
 800fffa:	e7f0      	b.n	800ffde <_vfprintf_r+0xb66>
 800fffc:	2f0a      	cmp	r7, #10
 800fffe:	f178 0300 	sbcs.w	r3, r8, #0
 8010002:	d207      	bcs.n	8010014 <_vfprintf_r+0xb9c>
 8010004:	3730      	adds	r7, #48	@ 0x30
 8010006:	b2ff      	uxtb	r7, r7
 8010008:	f88d 7127 	strb.w	r7, [sp, #295]	@ 0x127
 801000c:	f20d 1a27 	addw	sl, sp, #295	@ 0x127
 8010010:	f000 bc03 	b.w	801081a <_vfprintf_r+0x13a2>
 8010014:	2300      	movs	r3, #0
 8010016:	9303      	str	r3, [sp, #12]
 8010018:	9b06      	ldr	r3, [sp, #24]
 801001a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801001e:	ad4a      	add	r5, sp, #296	@ 0x128
 8010020:	930c      	str	r3, [sp, #48]	@ 0x30
 8010022:	220a      	movs	r2, #10
 8010024:	2300      	movs	r3, #0
 8010026:	4638      	mov	r0, r7
 8010028:	4641      	mov	r1, r8
 801002a:	f7f0 f9b1 	bl	8000390 <__aeabi_uldivmod>
 801002e:	3230      	adds	r2, #48	@ 0x30
 8010030:	f805 2c01 	strb.w	r2, [r5, #-1]
 8010034:	9a03      	ldr	r2, [sp, #12]
 8010036:	3201      	adds	r2, #1
 8010038:	9203      	str	r2, [sp, #12]
 801003a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801003c:	4603      	mov	r3, r0
 801003e:	4689      	mov	r9, r1
 8010040:	f105 3aff 	add.w	sl, r5, #4294967295
 8010044:	b30a      	cbz	r2, 801008a <_vfprintf_r+0xc12>
 8010046:	9a07      	ldr	r2, [sp, #28]
 8010048:	9903      	ldr	r1, [sp, #12]
 801004a:	7812      	ldrb	r2, [r2, #0]
 801004c:	4291      	cmp	r1, r2
 801004e:	d11c      	bne.n	801008a <_vfprintf_r+0xc12>
 8010050:	29ff      	cmp	r1, #255	@ 0xff
 8010052:	d01a      	beq.n	801008a <_vfprintf_r+0xc12>
 8010054:	2f0a      	cmp	r7, #10
 8010056:	f178 0800 	sbcs.w	r8, r8, #0
 801005a:	f0c0 83de 	bcc.w	801081a <_vfprintf_r+0x13a2>
 801005e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010060:	9003      	str	r0, [sp, #12]
 8010062:	ebaa 0a03 	sub.w	sl, sl, r3
 8010066:	461a      	mov	r2, r3
 8010068:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801006a:	4650      	mov	r0, sl
 801006c:	f000 fef4 	bl	8010e58 <strncpy>
 8010070:	9b07      	ldr	r3, [sp, #28]
 8010072:	785a      	ldrb	r2, [r3, #1]
 8010074:	9b03      	ldr	r3, [sp, #12]
 8010076:	b11a      	cbz	r2, 8010080 <_vfprintf_r+0xc08>
 8010078:	9a07      	ldr	r2, [sp, #28]
 801007a:	3201      	adds	r2, #1
 801007c:	9207      	str	r2, [sp, #28]
 801007e:	2200      	movs	r2, #0
 8010080:	9203      	str	r2, [sp, #12]
 8010082:	461f      	mov	r7, r3
 8010084:	46c8      	mov	r8, r9
 8010086:	4655      	mov	r5, sl
 8010088:	e7cb      	b.n	8010022 <_vfprintf_r+0xbaa>
 801008a:	2f0a      	cmp	r7, #10
 801008c:	f178 0800 	sbcs.w	r8, r8, #0
 8010090:	d2f7      	bcs.n	8010082 <_vfprintf_r+0xc0a>
 8010092:	e3c2      	b.n	801081a <_vfprintf_r+0x13a2>
 8010094:	f007 030f 	and.w	r3, r7, #15
 8010098:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801009a:	093f      	lsrs	r7, r7, #4
 801009c:	5cd3      	ldrb	r3, [r2, r3]
 801009e:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80100a2:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
 80100a6:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80100aa:	ea57 0308 	orrs.w	r3, r7, r8
 80100ae:	d1f1      	bne.n	8010094 <_vfprintf_r+0xc1c>
 80100b0:	e3b3      	b.n	801081a <_vfprintf_r+0x13a2>
 80100b2:	b91b      	cbnz	r3, 80100bc <_vfprintf_r+0xc44>
 80100b4:	07ed      	lsls	r5, r5, #31
 80100b6:	d501      	bpl.n	80100bc <_vfprintf_r+0xc44>
 80100b8:	2730      	movs	r7, #48	@ 0x30
 80100ba:	e7a5      	b.n	8010008 <_vfprintf_r+0xb90>
 80100bc:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
 80100c0:	e3ab      	b.n	801081a <_vfprintf_r+0x13a2>
 80100c2:	9b04      	ldr	r3, [sp, #16]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	f000 8374 	beq.w	80107b2 <_vfprintf_r+0x133a>
 80100ca:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 80100ce:	2300      	movs	r3, #0
 80100d0:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 80100d4:	9705      	str	r7, [sp, #20]
 80100d6:	f7ff bb97 	b.w	800f808 <_vfprintf_r+0x390>
 80100da:	2110      	movs	r1, #16
 80100dc:	6061      	str	r1, [r4, #4]
 80100de:	2a07      	cmp	r2, #7
 80100e0:	4461      	add	r1, ip
 80100e2:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 80100e6:	dd0a      	ble.n	80100fe <_vfprintf_r+0xc86>
 80100e8:	9802      	ldr	r0, [sp, #8]
 80100ea:	9315      	str	r3, [sp, #84]	@ 0x54
 80100ec:	aa1e      	add	r2, sp, #120	@ 0x78
 80100ee:	4659      	mov	r1, fp
 80100f0:	f000 fbe4 	bl	80108bc <__sprint_r>
 80100f4:	2800      	cmp	r0, #0
 80100f6:	f040 833a 	bne.w	801076e <_vfprintf_r+0x12f6>
 80100fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80100fc:	a821      	add	r0, sp, #132	@ 0x84
 80100fe:	3b10      	subs	r3, #16
 8010100:	4604      	mov	r4, r0
 8010102:	e535      	b.n	800fb70 <_vfprintf_r+0x6f8>
 8010104:	4604      	mov	r4, r0
 8010106:	e54f      	b.n	800fba8 <_vfprintf_r+0x730>
 8010108:	9802      	ldr	r0, [sp, #8]
 801010a:	aa1e      	add	r2, sp, #120	@ 0x78
 801010c:	4659      	mov	r1, fp
 801010e:	f000 fbd5 	bl	80108bc <__sprint_r>
 8010112:	2800      	cmp	r0, #0
 8010114:	f040 832b 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010118:	ac21      	add	r4, sp, #132	@ 0x84
 801011a:	e557      	b.n	800fbcc <_vfprintf_r+0x754>
 801011c:	9802      	ldr	r0, [sp, #8]
 801011e:	aa1e      	add	r2, sp, #120	@ 0x78
 8010120:	4659      	mov	r1, fp
 8010122:	f000 fbcb 	bl	80108bc <__sprint_r>
 8010126:	2800      	cmp	r0, #0
 8010128:	f040 8321 	bne.w	801076e <_vfprintf_r+0x12f6>
 801012c:	ac21      	add	r4, sp, #132	@ 0x84
 801012e:	e55d      	b.n	800fbec <_vfprintf_r+0x774>
 8010130:	2110      	movs	r1, #16
 8010132:	6061      	str	r1, [r4, #4]
 8010134:	2a07      	cmp	r2, #7
 8010136:	4461      	add	r1, ip
 8010138:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 801013c:	dd0a      	ble.n	8010154 <_vfprintf_r+0xcdc>
 801013e:	9802      	ldr	r0, [sp, #8]
 8010140:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010142:	aa1e      	add	r2, sp, #120	@ 0x78
 8010144:	4659      	mov	r1, fp
 8010146:	f000 fbb9 	bl	80108bc <__sprint_r>
 801014a:	2800      	cmp	r0, #0
 801014c:	f040 830f 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010150:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010152:	a821      	add	r0, sp, #132	@ 0x84
 8010154:	3b10      	subs	r3, #16
 8010156:	4604      	mov	r4, r0
 8010158:	e550      	b.n	800fbfc <_vfprintf_r+0x784>
 801015a:	4604      	mov	r4, r0
 801015c:	e56a      	b.n	800fc34 <_vfprintf_r+0x7bc>
 801015e:	2010      	movs	r0, #16
 8010160:	4403      	add	r3, r0
 8010162:	2a07      	cmp	r2, #7
 8010164:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 8010168:	6060      	str	r0, [r4, #4]
 801016a:	dd08      	ble.n	801017e <_vfprintf_r+0xd06>
 801016c:	9802      	ldr	r0, [sp, #8]
 801016e:	aa1e      	add	r2, sp, #120	@ 0x78
 8010170:	4659      	mov	r1, fp
 8010172:	f000 fba3 	bl	80108bc <__sprint_r>
 8010176:	2800      	cmp	r0, #0
 8010178:	f040 82f9 	bne.w	801076e <_vfprintf_r+0x12f6>
 801017c:	a921      	add	r1, sp, #132	@ 0x84
 801017e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010180:	3b10      	subs	r3, #16
 8010182:	930c      	str	r3, [sp, #48]	@ 0x30
 8010184:	460c      	mov	r4, r1
 8010186:	e55a      	b.n	800fc3e <_vfprintf_r+0x7c6>
 8010188:	460c      	mov	r4, r1
 801018a:	e575      	b.n	800fc78 <_vfprintf_r+0x800>
 801018c:	0801442d 	.word	0x0801442d
 8010190:	0801443e 	.word	0x0801443e
 8010194:	9a04      	ldr	r2, [sp, #16]
 8010196:	2a65      	cmp	r2, #101	@ 0x65
 8010198:	f340 823e 	ble.w	8010618 <_vfprintf_r+0x11a0>
 801019c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80101a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101a4:	d169      	bne.n	801027a <_vfprintf_r+0xe02>
 80101a6:	4a72      	ldr	r2, [pc, #456]	@ (8010370 <_vfprintf_r+0xef8>)
 80101a8:	6022      	str	r2, [r4, #0]
 80101aa:	2201      	movs	r2, #1
 80101ac:	4413      	add	r3, r2
 80101ae:	9320      	str	r3, [sp, #128]	@ 0x80
 80101b0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80101b2:	6062      	str	r2, [r4, #4]
 80101b4:	4413      	add	r3, r2
 80101b6:	2b07      	cmp	r3, #7
 80101b8:	931f      	str	r3, [sp, #124]	@ 0x7c
 80101ba:	dc37      	bgt.n	801022c <_vfprintf_r+0xdb4>
 80101bc:	3408      	adds	r4, #8
 80101be:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80101c0:	9a03      	ldr	r2, [sp, #12]
 80101c2:	4293      	cmp	r3, r2
 80101c4:	db02      	blt.n	80101cc <_vfprintf_r+0xd54>
 80101c6:	07e9      	lsls	r1, r5, #31
 80101c8:	f57f ad65 	bpl.w	800fc96 <_vfprintf_r+0x81e>
 80101cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101ce:	6023      	str	r3, [r4, #0]
 80101d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80101d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80101d4:	6063      	str	r3, [r4, #4]
 80101d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80101d8:	4413      	add	r3, r2
 80101da:	9320      	str	r3, [sp, #128]	@ 0x80
 80101dc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80101de:	3301      	adds	r3, #1
 80101e0:	2b07      	cmp	r3, #7
 80101e2:	931f      	str	r3, [sp, #124]	@ 0x7c
 80101e4:	dc2c      	bgt.n	8010240 <_vfprintf_r+0xdc8>
 80101e6:	3408      	adds	r4, #8
 80101e8:	9b03      	ldr	r3, [sp, #12]
 80101ea:	1e5e      	subs	r6, r3, #1
 80101ec:	2e00      	cmp	r6, #0
 80101ee:	f77f ad52 	ble.w	800fc96 <_vfprintf_r+0x81e>
 80101f2:	4f60      	ldr	r7, [pc, #384]	@ (8010374 <_vfprintf_r+0xefc>)
 80101f4:	f04f 0810 	mov.w	r8, #16
 80101f8:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 80101fc:	2e10      	cmp	r6, #16
 80101fe:	f103 0301 	add.w	r3, r3, #1
 8010202:	f104 0108 	add.w	r1, r4, #8
 8010206:	6027      	str	r7, [r4, #0]
 8010208:	dc24      	bgt.n	8010254 <_vfprintf_r+0xddc>
 801020a:	6066      	str	r6, [r4, #4]
 801020c:	2b07      	cmp	r3, #7
 801020e:	4416      	add	r6, r2
 8010210:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 8010214:	f340 828a 	ble.w	801072c <_vfprintf_r+0x12b4>
 8010218:	9802      	ldr	r0, [sp, #8]
 801021a:	aa1e      	add	r2, sp, #120	@ 0x78
 801021c:	4659      	mov	r1, fp
 801021e:	f000 fb4d 	bl	80108bc <__sprint_r>
 8010222:	2800      	cmp	r0, #0
 8010224:	f040 82a3 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010228:	ac21      	add	r4, sp, #132	@ 0x84
 801022a:	e534      	b.n	800fc96 <_vfprintf_r+0x81e>
 801022c:	9802      	ldr	r0, [sp, #8]
 801022e:	aa1e      	add	r2, sp, #120	@ 0x78
 8010230:	4659      	mov	r1, fp
 8010232:	f000 fb43 	bl	80108bc <__sprint_r>
 8010236:	2800      	cmp	r0, #0
 8010238:	f040 8299 	bne.w	801076e <_vfprintf_r+0x12f6>
 801023c:	ac21      	add	r4, sp, #132	@ 0x84
 801023e:	e7be      	b.n	80101be <_vfprintf_r+0xd46>
 8010240:	9802      	ldr	r0, [sp, #8]
 8010242:	aa1e      	add	r2, sp, #120	@ 0x78
 8010244:	4659      	mov	r1, fp
 8010246:	f000 fb39 	bl	80108bc <__sprint_r>
 801024a:	2800      	cmp	r0, #0
 801024c:	f040 828f 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010250:	ac21      	add	r4, sp, #132	@ 0x84
 8010252:	e7c9      	b.n	80101e8 <_vfprintf_r+0xd70>
 8010254:	3210      	adds	r2, #16
 8010256:	2b07      	cmp	r3, #7
 8010258:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 801025c:	f8c4 8004 	str.w	r8, [r4, #4]
 8010260:	dd08      	ble.n	8010274 <_vfprintf_r+0xdfc>
 8010262:	9802      	ldr	r0, [sp, #8]
 8010264:	aa1e      	add	r2, sp, #120	@ 0x78
 8010266:	4659      	mov	r1, fp
 8010268:	f000 fb28 	bl	80108bc <__sprint_r>
 801026c:	2800      	cmp	r0, #0
 801026e:	f040 827e 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010272:	a921      	add	r1, sp, #132	@ 0x84
 8010274:	3e10      	subs	r6, #16
 8010276:	460c      	mov	r4, r1
 8010278:	e7be      	b.n	80101f8 <_vfprintf_r+0xd80>
 801027a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801027c:	2a00      	cmp	r2, #0
 801027e:	dc7b      	bgt.n	8010378 <_vfprintf_r+0xf00>
 8010280:	4a3b      	ldr	r2, [pc, #236]	@ (8010370 <_vfprintf_r+0xef8>)
 8010282:	6022      	str	r2, [r4, #0]
 8010284:	2201      	movs	r2, #1
 8010286:	4413      	add	r3, r2
 8010288:	9320      	str	r3, [sp, #128]	@ 0x80
 801028a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801028c:	6062      	str	r2, [r4, #4]
 801028e:	4413      	add	r3, r2
 8010290:	2b07      	cmp	r3, #7
 8010292:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010294:	dc46      	bgt.n	8010324 <_vfprintf_r+0xeac>
 8010296:	3408      	adds	r4, #8
 8010298:	9903      	ldr	r1, [sp, #12]
 801029a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801029c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801029e:	430b      	orrs	r3, r1
 80102a0:	f005 0101 	and.w	r1, r5, #1
 80102a4:	430b      	orrs	r3, r1
 80102a6:	f43f acf6 	beq.w	800fc96 <_vfprintf_r+0x81e>
 80102aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102ac:	6023      	str	r3, [r4, #0]
 80102ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102b0:	6063      	str	r3, [r4, #4]
 80102b2:	441a      	add	r2, r3
 80102b4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80102b6:	9220      	str	r2, [sp, #128]	@ 0x80
 80102b8:	3301      	adds	r3, #1
 80102ba:	2b07      	cmp	r3, #7
 80102bc:	931f      	str	r3, [sp, #124]	@ 0x7c
 80102be:	dc3b      	bgt.n	8010338 <_vfprintf_r+0xec0>
 80102c0:	f104 0308 	add.w	r3, r4, #8
 80102c4:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 80102c6:	2e00      	cmp	r6, #0
 80102c8:	da1b      	bge.n	8010302 <_vfprintf_r+0xe8a>
 80102ca:	4f2a      	ldr	r7, [pc, #168]	@ (8010374 <_vfprintf_r+0xefc>)
 80102cc:	4276      	negs	r6, r6
 80102ce:	461a      	mov	r2, r3
 80102d0:	2410      	movs	r4, #16
 80102d2:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
 80102d6:	2e10      	cmp	r6, #16
 80102d8:	f101 0101 	add.w	r1, r1, #1
 80102dc:	f103 0308 	add.w	r3, r3, #8
 80102e0:	6017      	str	r7, [r2, #0]
 80102e2:	dc33      	bgt.n	801034c <_vfprintf_r+0xed4>
 80102e4:	6056      	str	r6, [r2, #4]
 80102e6:	2907      	cmp	r1, #7
 80102e8:	4406      	add	r6, r0
 80102ea:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
 80102ee:	dd08      	ble.n	8010302 <_vfprintf_r+0xe8a>
 80102f0:	9802      	ldr	r0, [sp, #8]
 80102f2:	aa1e      	add	r2, sp, #120	@ 0x78
 80102f4:	4659      	mov	r1, fp
 80102f6:	f000 fae1 	bl	80108bc <__sprint_r>
 80102fa:	2800      	cmp	r0, #0
 80102fc:	f040 8237 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010300:	ab21      	add	r3, sp, #132	@ 0x84
 8010302:	9a03      	ldr	r2, [sp, #12]
 8010304:	605a      	str	r2, [r3, #4]
 8010306:	9903      	ldr	r1, [sp, #12]
 8010308:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801030a:	f8c3 a000 	str.w	sl, [r3]
 801030e:	440a      	add	r2, r1
 8010310:	9220      	str	r2, [sp, #128]	@ 0x80
 8010312:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8010314:	3201      	adds	r2, #1
 8010316:	2a07      	cmp	r2, #7
 8010318:	921f      	str	r2, [sp, #124]	@ 0x7c
 801031a:	f73f af7d 	bgt.w	8010218 <_vfprintf_r+0xda0>
 801031e:	f103 0408 	add.w	r4, r3, #8
 8010322:	e4b8      	b.n	800fc96 <_vfprintf_r+0x81e>
 8010324:	9802      	ldr	r0, [sp, #8]
 8010326:	aa1e      	add	r2, sp, #120	@ 0x78
 8010328:	4659      	mov	r1, fp
 801032a:	f000 fac7 	bl	80108bc <__sprint_r>
 801032e:	2800      	cmp	r0, #0
 8010330:	f040 821d 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010334:	ac21      	add	r4, sp, #132	@ 0x84
 8010336:	e7af      	b.n	8010298 <_vfprintf_r+0xe20>
 8010338:	9802      	ldr	r0, [sp, #8]
 801033a:	aa1e      	add	r2, sp, #120	@ 0x78
 801033c:	4659      	mov	r1, fp
 801033e:	f000 fabd 	bl	80108bc <__sprint_r>
 8010342:	2800      	cmp	r0, #0
 8010344:	f040 8213 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010348:	ab21      	add	r3, sp, #132	@ 0x84
 801034a:	e7bb      	b.n	80102c4 <_vfprintf_r+0xe4c>
 801034c:	3010      	adds	r0, #16
 801034e:	2907      	cmp	r1, #7
 8010350:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
 8010354:	6054      	str	r4, [r2, #4]
 8010356:	dd08      	ble.n	801036a <_vfprintf_r+0xef2>
 8010358:	9802      	ldr	r0, [sp, #8]
 801035a:	aa1e      	add	r2, sp, #120	@ 0x78
 801035c:	4659      	mov	r1, fp
 801035e:	f000 faad 	bl	80108bc <__sprint_r>
 8010362:	2800      	cmp	r0, #0
 8010364:	f040 8203 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010368:	ab21      	add	r3, sp, #132	@ 0x84
 801036a:	3e10      	subs	r6, #16
 801036c:	461a      	mov	r2, r3
 801036e:	e7b0      	b.n	80102d2 <_vfprintf_r+0xe5a>
 8010370:	0801444f 	.word	0x0801444f
 8010374:	08014566 	.word	0x08014566
 8010378:	9a03      	ldr	r2, [sp, #12]
 801037a:	42ba      	cmp	r2, r7
 801037c:	bfa8      	it	ge
 801037e:	463a      	movge	r2, r7
 8010380:	2a00      	cmp	r2, #0
 8010382:	4616      	mov	r6, r2
 8010384:	dd0a      	ble.n	801039c <_vfprintf_r+0xf24>
 8010386:	4413      	add	r3, r2
 8010388:	9320      	str	r3, [sp, #128]	@ 0x80
 801038a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801038c:	3301      	adds	r3, #1
 801038e:	2b07      	cmp	r3, #7
 8010390:	e9c4 a200 	strd	sl, r2, [r4]
 8010394:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010396:	f300 808c 	bgt.w	80104b2 <_vfprintf_r+0x103a>
 801039a:	3408      	adds	r4, #8
 801039c:	2e00      	cmp	r6, #0
 801039e:	bfac      	ite	ge
 80103a0:	1bbe      	subge	r6, r7, r6
 80103a2:	463e      	movlt	r6, r7
 80103a4:	2e00      	cmp	r6, #0
 80103a6:	dd1a      	ble.n	80103de <_vfprintf_r+0xf66>
 80103a8:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 80103ac:	4899      	ldr	r0, [pc, #612]	@ (8010614 <_vfprintf_r+0x119c>)
 80103ae:	6020      	str	r0, [r4, #0]
 80103b0:	2e10      	cmp	r6, #16
 80103b2:	f103 0301 	add.w	r3, r3, #1
 80103b6:	f104 0108 	add.w	r1, r4, #8
 80103ba:	f300 8084 	bgt.w	80104c6 <_vfprintf_r+0x104e>
 80103be:	6066      	str	r6, [r4, #4]
 80103c0:	2b07      	cmp	r3, #7
 80103c2:	4416      	add	r6, r2
 80103c4:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 80103c8:	f340 8090 	ble.w	80104ec <_vfprintf_r+0x1074>
 80103cc:	9802      	ldr	r0, [sp, #8]
 80103ce:	aa1e      	add	r2, sp, #120	@ 0x78
 80103d0:	4659      	mov	r1, fp
 80103d2:	f000 fa73 	bl	80108bc <__sprint_r>
 80103d6:	2800      	cmp	r0, #0
 80103d8:	f040 81c9 	bne.w	801076e <_vfprintf_r+0x12f6>
 80103dc:	ac21      	add	r4, sp, #132	@ 0x84
 80103de:	056a      	lsls	r2, r5, #21
 80103e0:	4457      	add	r7, sl
 80103e2:	d50c      	bpl.n	80103fe <_vfprintf_r+0xf86>
 80103e4:	9b06      	ldr	r3, [sp, #24]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	f300 8082 	bgt.w	80104f0 <_vfprintf_r+0x1078>
 80103ec:	f1b8 0f00 	cmp.w	r8, #0
 80103f0:	f300 8081 	bgt.w	80104f6 <_vfprintf_r+0x107e>
 80103f4:	9b03      	ldr	r3, [sp, #12]
 80103f6:	4453      	add	r3, sl
 80103f8:	429f      	cmp	r7, r3
 80103fa:	bf28      	it	cs
 80103fc:	461f      	movcs	r7, r3
 80103fe:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8010400:	9a03      	ldr	r2, [sp, #12]
 8010402:	4293      	cmp	r3, r2
 8010404:	db01      	blt.n	801040a <_vfprintf_r+0xf92>
 8010406:	07eb      	lsls	r3, r5, #31
 8010408:	d50e      	bpl.n	8010428 <_vfprintf_r+0xfb0>
 801040a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801040c:	6023      	str	r3, [r4, #0]
 801040e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010410:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010412:	6063      	str	r3, [r4, #4]
 8010414:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010416:	4413      	add	r3, r2
 8010418:	9320      	str	r3, [sp, #128]	@ 0x80
 801041a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801041c:	3301      	adds	r3, #1
 801041e:	2b07      	cmp	r3, #7
 8010420:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010422:	f300 80e3 	bgt.w	80105ec <_vfprintf_r+0x1174>
 8010426:	3408      	adds	r4, #8
 8010428:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801042a:	9a03      	ldr	r2, [sp, #12]
 801042c:	eba2 0803 	sub.w	r8, r2, r3
 8010430:	eb0a 0302 	add.w	r3, sl, r2
 8010434:	1bdb      	subs	r3, r3, r7
 8010436:	4598      	cmp	r8, r3
 8010438:	bfa8      	it	ge
 801043a:	4698      	movge	r8, r3
 801043c:	f1b8 0f00 	cmp.w	r8, #0
 8010440:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010442:	dd0a      	ble.n	801045a <_vfprintf_r+0xfe2>
 8010444:	4443      	add	r3, r8
 8010446:	9320      	str	r3, [sp, #128]	@ 0x80
 8010448:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801044a:	3301      	adds	r3, #1
 801044c:	2b07      	cmp	r3, #7
 801044e:	e9c4 7800 	strd	r7, r8, [r4]
 8010452:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010454:	f300 80d4 	bgt.w	8010600 <_vfprintf_r+0x1188>
 8010458:	3408      	adds	r4, #8
 801045a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 801045c:	9b03      	ldr	r3, [sp, #12]
 801045e:	f1b8 0f00 	cmp.w	r8, #0
 8010462:	eba3 0606 	sub.w	r6, r3, r6
 8010466:	bfa8      	it	ge
 8010468:	eba6 0608 	subge.w	r6, r6, r8
 801046c:	2e00      	cmp	r6, #0
 801046e:	f77f ac12 	ble.w	800fc96 <_vfprintf_r+0x81e>
 8010472:	4f68      	ldr	r7, [pc, #416]	@ (8010614 <_vfprintf_r+0x119c>)
 8010474:	f04f 0810 	mov.w	r8, #16
 8010478:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 801047c:	2e10      	cmp	r6, #16
 801047e:	f103 0301 	add.w	r3, r3, #1
 8010482:	f104 0108 	add.w	r1, r4, #8
 8010486:	6027      	str	r7, [r4, #0]
 8010488:	f77f aebf 	ble.w	801020a <_vfprintf_r+0xd92>
 801048c:	3210      	adds	r2, #16
 801048e:	2b07      	cmp	r3, #7
 8010490:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8010494:	f8c4 8004 	str.w	r8, [r4, #4]
 8010498:	dd08      	ble.n	80104ac <_vfprintf_r+0x1034>
 801049a:	9802      	ldr	r0, [sp, #8]
 801049c:	aa1e      	add	r2, sp, #120	@ 0x78
 801049e:	4659      	mov	r1, fp
 80104a0:	f000 fa0c 	bl	80108bc <__sprint_r>
 80104a4:	2800      	cmp	r0, #0
 80104a6:	f040 8162 	bne.w	801076e <_vfprintf_r+0x12f6>
 80104aa:	a921      	add	r1, sp, #132	@ 0x84
 80104ac:	3e10      	subs	r6, #16
 80104ae:	460c      	mov	r4, r1
 80104b0:	e7e2      	b.n	8010478 <_vfprintf_r+0x1000>
 80104b2:	9802      	ldr	r0, [sp, #8]
 80104b4:	aa1e      	add	r2, sp, #120	@ 0x78
 80104b6:	4659      	mov	r1, fp
 80104b8:	f000 fa00 	bl	80108bc <__sprint_r>
 80104bc:	2800      	cmp	r0, #0
 80104be:	f040 8156 	bne.w	801076e <_vfprintf_r+0x12f6>
 80104c2:	ac21      	add	r4, sp, #132	@ 0x84
 80104c4:	e76a      	b.n	801039c <_vfprintf_r+0xf24>
 80104c6:	2010      	movs	r0, #16
 80104c8:	4402      	add	r2, r0
 80104ca:	2b07      	cmp	r3, #7
 80104cc:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 80104d0:	6060      	str	r0, [r4, #4]
 80104d2:	dd08      	ble.n	80104e6 <_vfprintf_r+0x106e>
 80104d4:	9802      	ldr	r0, [sp, #8]
 80104d6:	aa1e      	add	r2, sp, #120	@ 0x78
 80104d8:	4659      	mov	r1, fp
 80104da:	f000 f9ef 	bl	80108bc <__sprint_r>
 80104de:	2800      	cmp	r0, #0
 80104e0:	f040 8145 	bne.w	801076e <_vfprintf_r+0x12f6>
 80104e4:	a921      	add	r1, sp, #132	@ 0x84
 80104e6:	3e10      	subs	r6, #16
 80104e8:	460c      	mov	r4, r1
 80104ea:	e75d      	b.n	80103a8 <_vfprintf_r+0xf30>
 80104ec:	460c      	mov	r4, r1
 80104ee:	e776      	b.n	80103de <_vfprintf_r+0xf66>
 80104f0:	f1b8 0f00 	cmp.w	r8, #0
 80104f4:	dd4a      	ble.n	801058c <_vfprintf_r+0x1114>
 80104f6:	f108 38ff 	add.w	r8, r8, #4294967295
 80104fa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80104fc:	6023      	str	r3, [r4, #0]
 80104fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010500:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010502:	6063      	str	r3, [r4, #4]
 8010504:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010506:	4413      	add	r3, r2
 8010508:	9320      	str	r3, [sp, #128]	@ 0x80
 801050a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801050c:	3301      	adds	r3, #1
 801050e:	2b07      	cmp	r3, #7
 8010510:	931f      	str	r3, [sp, #124]	@ 0x7c
 8010512:	dc42      	bgt.n	801059a <_vfprintf_r+0x1122>
 8010514:	3408      	adds	r4, #8
 8010516:	9b03      	ldr	r3, [sp, #12]
 8010518:	4453      	add	r3, sl
 801051a:	1bda      	subs	r2, r3, r7
 801051c:	9b07      	ldr	r3, [sp, #28]
 801051e:	781b      	ldrb	r3, [r3, #0]
 8010520:	429a      	cmp	r2, r3
 8010522:	bfa8      	it	ge
 8010524:	461a      	movge	r2, r3
 8010526:	2a00      	cmp	r2, #0
 8010528:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801052a:	9204      	str	r2, [sp, #16]
 801052c:	dd09      	ble.n	8010542 <_vfprintf_r+0x10ca>
 801052e:	4413      	add	r3, r2
 8010530:	9320      	str	r3, [sp, #128]	@ 0x80
 8010532:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8010534:	3301      	adds	r3, #1
 8010536:	2b07      	cmp	r3, #7
 8010538:	e9c4 7200 	strd	r7, r2, [r4]
 801053c:	931f      	str	r3, [sp, #124]	@ 0x7c
 801053e:	dc36      	bgt.n	80105ae <_vfprintf_r+0x1136>
 8010540:	3408      	adds	r4, #8
 8010542:	9b07      	ldr	r3, [sp, #28]
 8010544:	781e      	ldrb	r6, [r3, #0]
 8010546:	9b04      	ldr	r3, [sp, #16]
 8010548:	2b00      	cmp	r3, #0
 801054a:	bfa8      	it	ge
 801054c:	1af6      	subge	r6, r6, r3
 801054e:	2e00      	cmp	r6, #0
 8010550:	dd18      	ble.n	8010584 <_vfprintf_r+0x110c>
 8010552:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8010556:	482f      	ldr	r0, [pc, #188]	@ (8010614 <_vfprintf_r+0x119c>)
 8010558:	6020      	str	r0, [r4, #0]
 801055a:	2e10      	cmp	r6, #16
 801055c:	f103 0301 	add.w	r3, r3, #1
 8010560:	f104 0108 	add.w	r1, r4, #8
 8010564:	dc2d      	bgt.n	80105c2 <_vfprintf_r+0x114a>
 8010566:	6066      	str	r6, [r4, #4]
 8010568:	2b07      	cmp	r3, #7
 801056a:	4416      	add	r6, r2
 801056c:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 8010570:	dd3a      	ble.n	80105e8 <_vfprintf_r+0x1170>
 8010572:	9802      	ldr	r0, [sp, #8]
 8010574:	aa1e      	add	r2, sp, #120	@ 0x78
 8010576:	4659      	mov	r1, fp
 8010578:	f000 f9a0 	bl	80108bc <__sprint_r>
 801057c:	2800      	cmp	r0, #0
 801057e:	f040 80f6 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010582:	ac21      	add	r4, sp, #132	@ 0x84
 8010584:	9b07      	ldr	r3, [sp, #28]
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	441f      	add	r7, r3
 801058a:	e72b      	b.n	80103e4 <_vfprintf_r+0xf6c>
 801058c:	9b07      	ldr	r3, [sp, #28]
 801058e:	3b01      	subs	r3, #1
 8010590:	9307      	str	r3, [sp, #28]
 8010592:	9b06      	ldr	r3, [sp, #24]
 8010594:	3b01      	subs	r3, #1
 8010596:	9306      	str	r3, [sp, #24]
 8010598:	e7af      	b.n	80104fa <_vfprintf_r+0x1082>
 801059a:	9802      	ldr	r0, [sp, #8]
 801059c:	aa1e      	add	r2, sp, #120	@ 0x78
 801059e:	4659      	mov	r1, fp
 80105a0:	f000 f98c 	bl	80108bc <__sprint_r>
 80105a4:	2800      	cmp	r0, #0
 80105a6:	f040 80e2 	bne.w	801076e <_vfprintf_r+0x12f6>
 80105aa:	ac21      	add	r4, sp, #132	@ 0x84
 80105ac:	e7b3      	b.n	8010516 <_vfprintf_r+0x109e>
 80105ae:	9802      	ldr	r0, [sp, #8]
 80105b0:	aa1e      	add	r2, sp, #120	@ 0x78
 80105b2:	4659      	mov	r1, fp
 80105b4:	f000 f982 	bl	80108bc <__sprint_r>
 80105b8:	2800      	cmp	r0, #0
 80105ba:	f040 80d8 	bne.w	801076e <_vfprintf_r+0x12f6>
 80105be:	ac21      	add	r4, sp, #132	@ 0x84
 80105c0:	e7bf      	b.n	8010542 <_vfprintf_r+0x10ca>
 80105c2:	2010      	movs	r0, #16
 80105c4:	4402      	add	r2, r0
 80105c6:	2b07      	cmp	r3, #7
 80105c8:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 80105cc:	6060      	str	r0, [r4, #4]
 80105ce:	dd08      	ble.n	80105e2 <_vfprintf_r+0x116a>
 80105d0:	9802      	ldr	r0, [sp, #8]
 80105d2:	aa1e      	add	r2, sp, #120	@ 0x78
 80105d4:	4659      	mov	r1, fp
 80105d6:	f000 f971 	bl	80108bc <__sprint_r>
 80105da:	2800      	cmp	r0, #0
 80105dc:	f040 80c7 	bne.w	801076e <_vfprintf_r+0x12f6>
 80105e0:	a921      	add	r1, sp, #132	@ 0x84
 80105e2:	3e10      	subs	r6, #16
 80105e4:	460c      	mov	r4, r1
 80105e6:	e7b4      	b.n	8010552 <_vfprintf_r+0x10da>
 80105e8:	460c      	mov	r4, r1
 80105ea:	e7cb      	b.n	8010584 <_vfprintf_r+0x110c>
 80105ec:	9802      	ldr	r0, [sp, #8]
 80105ee:	aa1e      	add	r2, sp, #120	@ 0x78
 80105f0:	4659      	mov	r1, fp
 80105f2:	f000 f963 	bl	80108bc <__sprint_r>
 80105f6:	2800      	cmp	r0, #0
 80105f8:	f040 80b9 	bne.w	801076e <_vfprintf_r+0x12f6>
 80105fc:	ac21      	add	r4, sp, #132	@ 0x84
 80105fe:	e713      	b.n	8010428 <_vfprintf_r+0xfb0>
 8010600:	9802      	ldr	r0, [sp, #8]
 8010602:	aa1e      	add	r2, sp, #120	@ 0x78
 8010604:	4659      	mov	r1, fp
 8010606:	f000 f959 	bl	80108bc <__sprint_r>
 801060a:	2800      	cmp	r0, #0
 801060c:	f040 80af 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010610:	ac21      	add	r4, sp, #132	@ 0x84
 8010612:	e722      	b.n	801045a <_vfprintf_r+0xfe2>
 8010614:	08014566 	.word	0x08014566
 8010618:	9803      	ldr	r0, [sp, #12]
 801061a:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 801061c:	2801      	cmp	r0, #1
 801061e:	f103 0201 	add.w	r2, r3, #1
 8010622:	f101 0101 	add.w	r1, r1, #1
 8010626:	f104 0308 	add.w	r3, r4, #8
 801062a:	dc01      	bgt.n	8010630 <_vfprintf_r+0x11b8>
 801062c:	07ee      	lsls	r6, r5, #31
 801062e:	d572      	bpl.n	8010716 <_vfprintf_r+0x129e>
 8010630:	2001      	movs	r0, #1
 8010632:	2907      	cmp	r1, #7
 8010634:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 8010638:	f8c4 a000 	str.w	sl, [r4]
 801063c:	6060      	str	r0, [r4, #4]
 801063e:	dd08      	ble.n	8010652 <_vfprintf_r+0x11da>
 8010640:	9802      	ldr	r0, [sp, #8]
 8010642:	aa1e      	add	r2, sp, #120	@ 0x78
 8010644:	4659      	mov	r1, fp
 8010646:	f000 f939 	bl	80108bc <__sprint_r>
 801064a:	2800      	cmp	r0, #0
 801064c:	f040 808f 	bne.w	801076e <_vfprintf_r+0x12f6>
 8010650:	ab21      	add	r3, sp, #132	@ 0x84
 8010652:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010654:	601a      	str	r2, [r3, #0]
 8010656:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010658:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801065a:	605a      	str	r2, [r3, #4]
 801065c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801065e:	440a      	add	r2, r1
 8010660:	9220      	str	r2, [sp, #128]	@ 0x80
 8010662:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8010664:	3201      	adds	r2, #1
 8010666:	2a07      	cmp	r2, #7
 8010668:	921f      	str	r2, [sp, #124]	@ 0x7c
 801066a:	dc25      	bgt.n	80106b8 <_vfprintf_r+0x1240>
 801066c:	3308      	adds	r3, #8
 801066e:	9803      	ldr	r0, [sp, #12]
 8010670:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010678:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
 801067c:	f100 34ff 	add.w	r4, r0, #4294967295
 8010680:	d023      	beq.n	80106ca <_vfprintf_r+0x1252>
 8010682:	f10a 0001 	add.w	r0, sl, #1
 8010686:	e9c3 0400 	strd	r0, r4, [r3]
 801068a:	9803      	ldr	r0, [sp, #12]
 801068c:	3101      	adds	r1, #1
 801068e:	3a01      	subs	r2, #1
 8010690:	4402      	add	r2, r0
 8010692:	2907      	cmp	r1, #7
 8010694:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 8010698:	dd46      	ble.n	8010728 <_vfprintf_r+0x12b0>
 801069a:	9802      	ldr	r0, [sp, #8]
 801069c:	aa1e      	add	r2, sp, #120	@ 0x78
 801069e:	4659      	mov	r1, fp
 80106a0:	f000 f90c 	bl	80108bc <__sprint_r>
 80106a4:	2800      	cmp	r0, #0
 80106a6:	d162      	bne.n	801076e <_vfprintf_r+0x12f6>
 80106a8:	ab21      	add	r3, sp, #132	@ 0x84
 80106aa:	aa1a      	add	r2, sp, #104	@ 0x68
 80106ac:	601a      	str	r2, [r3, #0]
 80106ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80106b0:	605a      	str	r2, [r3, #4]
 80106b2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80106b4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80106b6:	e62a      	b.n	801030e <_vfprintf_r+0xe96>
 80106b8:	9802      	ldr	r0, [sp, #8]
 80106ba:	aa1e      	add	r2, sp, #120	@ 0x78
 80106bc:	4659      	mov	r1, fp
 80106be:	f000 f8fd 	bl	80108bc <__sprint_r>
 80106c2:	2800      	cmp	r0, #0
 80106c4:	d153      	bne.n	801076e <_vfprintf_r+0x12f6>
 80106c6:	ab21      	add	r3, sp, #132	@ 0x84
 80106c8:	e7d1      	b.n	801066e <_vfprintf_r+0x11f6>
 80106ca:	9a03      	ldr	r2, [sp, #12]
 80106cc:	2a01      	cmp	r2, #1
 80106ce:	ddec      	ble.n	80106aa <_vfprintf_r+0x1232>
 80106d0:	4e58      	ldr	r6, [pc, #352]	@ (8010834 <_vfprintf_r+0x13bc>)
 80106d2:	2710      	movs	r7, #16
 80106d4:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
 80106d8:	2c10      	cmp	r4, #16
 80106da:	f102 0201 	add.w	r2, r2, #1
 80106de:	f103 0008 	add.w	r0, r3, #8
 80106e2:	601e      	str	r6, [r3, #0]
 80106e4:	dc07      	bgt.n	80106f6 <_vfprintf_r+0x127e>
 80106e6:	4421      	add	r1, r4
 80106e8:	2a07      	cmp	r2, #7
 80106ea:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 80106ee:	605c      	str	r4, [r3, #4]
 80106f0:	dcd3      	bgt.n	801069a <_vfprintf_r+0x1222>
 80106f2:	4603      	mov	r3, r0
 80106f4:	e7d9      	b.n	80106aa <_vfprintf_r+0x1232>
 80106f6:	3110      	adds	r1, #16
 80106f8:	2a07      	cmp	r2, #7
 80106fa:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 80106fe:	605f      	str	r7, [r3, #4]
 8010700:	dd06      	ble.n	8010710 <_vfprintf_r+0x1298>
 8010702:	9802      	ldr	r0, [sp, #8]
 8010704:	aa1e      	add	r2, sp, #120	@ 0x78
 8010706:	4659      	mov	r1, fp
 8010708:	f000 f8d8 	bl	80108bc <__sprint_r>
 801070c:	bb78      	cbnz	r0, 801076e <_vfprintf_r+0x12f6>
 801070e:	a821      	add	r0, sp, #132	@ 0x84
 8010710:	3c10      	subs	r4, #16
 8010712:	4603      	mov	r3, r0
 8010714:	e7de      	b.n	80106d4 <_vfprintf_r+0x125c>
 8010716:	2001      	movs	r0, #1
 8010718:	2907      	cmp	r1, #7
 801071a:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 801071e:	f8c4 a000 	str.w	sl, [r4]
 8010722:	6060      	str	r0, [r4, #4]
 8010724:	ddc1      	ble.n	80106aa <_vfprintf_r+0x1232>
 8010726:	e7b8      	b.n	801069a <_vfprintf_r+0x1222>
 8010728:	3308      	adds	r3, #8
 801072a:	e7be      	b.n	80106aa <_vfprintf_r+0x1232>
 801072c:	460c      	mov	r4, r1
 801072e:	f7ff bab2 	b.w	800fc96 <_vfprintf_r+0x81e>
 8010732:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010734:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010736:	1a9d      	subs	r5, r3, r2
 8010738:	2d00      	cmp	r5, #0
 801073a:	f77f aaaf 	ble.w	800fc9c <_vfprintf_r+0x824>
 801073e:	4e3e      	ldr	r6, [pc, #248]	@ (8010838 <_vfprintf_r+0x13c0>)
 8010740:	2710      	movs	r7, #16
 8010742:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8010746:	2d10      	cmp	r5, #16
 8010748:	f103 0301 	add.w	r3, r3, #1
 801074c:	6026      	str	r6, [r4, #0]
 801074e:	dc18      	bgt.n	8010782 <_vfprintf_r+0x130a>
 8010750:	6065      	str	r5, [r4, #4]
 8010752:	2b07      	cmp	r3, #7
 8010754:	4415      	add	r5, r2
 8010756:	e9cd 351f 	strd	r3, r5, [sp, #124]	@ 0x7c
 801075a:	f77f aa9f 	ble.w	800fc9c <_vfprintf_r+0x824>
 801075e:	9802      	ldr	r0, [sp, #8]
 8010760:	aa1e      	add	r2, sp, #120	@ 0x78
 8010762:	4659      	mov	r1, fp
 8010764:	f000 f8aa 	bl	80108bc <__sprint_r>
 8010768:	2800      	cmp	r0, #0
 801076a:	f43f aa97 	beq.w	800fc9c <_vfprintf_r+0x824>
 801076e:	f1b9 0f00 	cmp.w	r9, #0
 8010772:	f43f a8d3 	beq.w	800f91c <_vfprintf_r+0x4a4>
 8010776:	9802      	ldr	r0, [sp, #8]
 8010778:	4649      	mov	r1, r9
 801077a:	f7fe fdbd 	bl	800f2f8 <_free_r>
 801077e:	f7ff b8cd 	b.w	800f91c <_vfprintf_r+0x4a4>
 8010782:	3210      	adds	r2, #16
 8010784:	2b07      	cmp	r3, #7
 8010786:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 801078a:	6067      	str	r7, [r4, #4]
 801078c:	dc02      	bgt.n	8010794 <_vfprintf_r+0x131c>
 801078e:	3408      	adds	r4, #8
 8010790:	3d10      	subs	r5, #16
 8010792:	e7d6      	b.n	8010742 <_vfprintf_r+0x12ca>
 8010794:	9802      	ldr	r0, [sp, #8]
 8010796:	aa1e      	add	r2, sp, #120	@ 0x78
 8010798:	4659      	mov	r1, fp
 801079a:	f000 f88f 	bl	80108bc <__sprint_r>
 801079e:	2800      	cmp	r0, #0
 80107a0:	d1e5      	bne.n	801076e <_vfprintf_r+0x12f6>
 80107a2:	ac21      	add	r4, sp, #132	@ 0x84
 80107a4:	e7f4      	b.n	8010790 <_vfprintf_r+0x1318>
 80107a6:	9802      	ldr	r0, [sp, #8]
 80107a8:	4649      	mov	r1, r9
 80107aa:	f7fe fda5 	bl	800f2f8 <_free_r>
 80107ae:	f7ff ba8d 	b.w	800fccc <_vfprintf_r+0x854>
 80107b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80107b4:	b91b      	cbnz	r3, 80107be <_vfprintf_r+0x1346>
 80107b6:	2300      	movs	r3, #0
 80107b8:	931f      	str	r3, [sp, #124]	@ 0x7c
 80107ba:	f7ff b8af 	b.w	800f91c <_vfprintf_r+0x4a4>
 80107be:	9802      	ldr	r0, [sp, #8]
 80107c0:	aa1e      	add	r2, sp, #120	@ 0x78
 80107c2:	4659      	mov	r1, fp
 80107c4:	f000 f87a 	bl	80108bc <__sprint_r>
 80107c8:	2800      	cmp	r0, #0
 80107ca:	d0f4      	beq.n	80107b6 <_vfprintf_r+0x133e>
 80107cc:	f7ff b8a6 	b.w	800f91c <_vfprintf_r+0x4a4>
 80107d0:	ea57 0208 	orrs.w	r2, r7, r8
 80107d4:	9506      	str	r5, [sp, #24]
 80107d6:	f43f ab8d 	beq.w	800fef4 <_vfprintf_r+0xa7c>
 80107da:	2b01      	cmp	r3, #1
 80107dc:	f43f ac0e 	beq.w	800fffc <_vfprintf_r+0xb84>
 80107e0:	2b02      	cmp	r3, #2
 80107e2:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
 80107e6:	f43f ac55 	beq.w	8010094 <_vfprintf_r+0xc1c>
 80107ea:	f007 0307 	and.w	r3, r7, #7
 80107ee:	08ff      	lsrs	r7, r7, #3
 80107f0:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
 80107f4:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 80107f8:	3330      	adds	r3, #48	@ 0x30
 80107fa:	ea57 0108 	orrs.w	r1, r7, r8
 80107fe:	4652      	mov	r2, sl
 8010800:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8010804:	d1f1      	bne.n	80107ea <_vfprintf_r+0x1372>
 8010806:	9906      	ldr	r1, [sp, #24]
 8010808:	07cf      	lsls	r7, r1, #31
 801080a:	d506      	bpl.n	801081a <_vfprintf_r+0x13a2>
 801080c:	2b30      	cmp	r3, #48	@ 0x30
 801080e:	d004      	beq.n	801081a <_vfprintf_r+0x13a2>
 8010810:	2330      	movs	r3, #48	@ 0x30
 8010812:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8010816:	f1a2 0a02 	sub.w	sl, r2, #2
 801081a:	ab4a      	add	r3, sp, #296	@ 0x128
 801081c:	9d06      	ldr	r5, [sp, #24]
 801081e:	960c      	str	r6, [sp, #48]	@ 0x30
 8010820:	f04f 0900 	mov.w	r9, #0
 8010824:	eba3 060a 	sub.w	r6, r3, sl
 8010828:	46c8      	mov	r8, r9
 801082a:	f8cd 9018 	str.w	r9, [sp, #24]
 801082e:	464f      	mov	r7, r9
 8010830:	f7ff b983 	b.w	800fb3a <_vfprintf_r+0x6c2>
 8010834:	08014566 	.word	0x08014566
 8010838:	08014576 	.word	0x08014576

0801083c <__sbprintf>:
 801083c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801083e:	461f      	mov	r7, r3
 8010840:	898b      	ldrh	r3, [r1, #12]
 8010842:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8010846:	f023 0302 	bic.w	r3, r3, #2
 801084a:	f8ad 300c 	strh.w	r3, [sp, #12]
 801084e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8010850:	9319      	str	r3, [sp, #100]	@ 0x64
 8010852:	89cb      	ldrh	r3, [r1, #14]
 8010854:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010858:	69cb      	ldr	r3, [r1, #28]
 801085a:	9307      	str	r3, [sp, #28]
 801085c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 801085e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010860:	ab1a      	add	r3, sp, #104	@ 0x68
 8010862:	9300      	str	r3, [sp, #0]
 8010864:	9304      	str	r3, [sp, #16]
 8010866:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801086a:	4615      	mov	r5, r2
 801086c:	4606      	mov	r6, r0
 801086e:	9302      	str	r3, [sp, #8]
 8010870:	9305      	str	r3, [sp, #20]
 8010872:	a816      	add	r0, sp, #88	@ 0x58
 8010874:	2300      	movs	r3, #0
 8010876:	460c      	mov	r4, r1
 8010878:	9306      	str	r3, [sp, #24]
 801087a:	f7fe fcb9 	bl	800f1f0 <__retarget_lock_init_recursive>
 801087e:	462a      	mov	r2, r5
 8010880:	463b      	mov	r3, r7
 8010882:	4669      	mov	r1, sp
 8010884:	4630      	mov	r0, r6
 8010886:	f7fe fdf7 	bl	800f478 <_vfprintf_r>
 801088a:	1e05      	subs	r5, r0, #0
 801088c:	db07      	blt.n	801089e <__sbprintf+0x62>
 801088e:	4669      	mov	r1, sp
 8010890:	4630      	mov	r0, r6
 8010892:	f000 f8ff 	bl	8010a94 <_fflush_r>
 8010896:	2800      	cmp	r0, #0
 8010898:	bf18      	it	ne
 801089a:	f04f 35ff 	movne.w	r5, #4294967295
 801089e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80108a2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80108a4:	065b      	lsls	r3, r3, #25
 80108a6:	bf42      	ittt	mi
 80108a8:	89a3      	ldrhmi	r3, [r4, #12]
 80108aa:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 80108ae:	81a3      	strhmi	r3, [r4, #12]
 80108b0:	f7fe fc9f 	bl	800f1f2 <__retarget_lock_close_recursive>
 80108b4:	4628      	mov	r0, r5
 80108b6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80108ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080108bc <__sprint_r>:
 80108bc:	6893      	ldr	r3, [r2, #8]
 80108be:	b510      	push	{r4, lr}
 80108c0:	4614      	mov	r4, r2
 80108c2:	b133      	cbz	r3, 80108d2 <__sprint_r+0x16>
 80108c4:	f000 f90c 	bl	8010ae0 <__sfvwrite_r>
 80108c8:	2300      	movs	r3, #0
 80108ca:	60a3      	str	r3, [r4, #8]
 80108cc:	2300      	movs	r3, #0
 80108ce:	6063      	str	r3, [r4, #4]
 80108d0:	bd10      	pop	{r4, pc}
 80108d2:	4618      	mov	r0, r3
 80108d4:	e7fa      	b.n	80108cc <__sprint_r+0x10>

080108d6 <_fclose_r>:
 80108d6:	b570      	push	{r4, r5, r6, lr}
 80108d8:	4605      	mov	r5, r0
 80108da:	460c      	mov	r4, r1
 80108dc:	b1b9      	cbz	r1, 801090e <_fclose_r+0x38>
 80108de:	b118      	cbz	r0, 80108e8 <_fclose_r+0x12>
 80108e0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80108e2:	b90b      	cbnz	r3, 80108e8 <_fclose_r+0x12>
 80108e4:	f7fe fb1e 	bl	800ef24 <__sinit>
 80108e8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80108ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108ee:	07d6      	lsls	r6, r2, #31
 80108f0:	d404      	bmi.n	80108fc <_fclose_r+0x26>
 80108f2:	0598      	lsls	r0, r3, #22
 80108f4:	d40e      	bmi.n	8010914 <_fclose_r+0x3e>
 80108f6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80108f8:	f7fe fc7c 	bl	800f1f4 <__retarget_lock_acquire_recursive>
 80108fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010900:	b943      	cbnz	r3, 8010914 <_fclose_r+0x3e>
 8010902:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010904:	07d9      	lsls	r1, r3, #31
 8010906:	d402      	bmi.n	801090e <_fclose_r+0x38>
 8010908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801090a:	f7fe fc74 	bl	800f1f6 <__retarget_lock_release_recursive>
 801090e:	2600      	movs	r6, #0
 8010910:	4630      	mov	r0, r6
 8010912:	bd70      	pop	{r4, r5, r6, pc}
 8010914:	4621      	mov	r1, r4
 8010916:	4628      	mov	r0, r5
 8010918:	f000 f834 	bl	8010984 <__sflush_r>
 801091c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 801091e:	4606      	mov	r6, r0
 8010920:	b133      	cbz	r3, 8010930 <_fclose_r+0x5a>
 8010922:	69e1      	ldr	r1, [r4, #28]
 8010924:	4628      	mov	r0, r5
 8010926:	4798      	blx	r3
 8010928:	2800      	cmp	r0, #0
 801092a:	bfb8      	it	lt
 801092c:	f04f 36ff 	movlt.w	r6, #4294967295
 8010930:	89a3      	ldrh	r3, [r4, #12]
 8010932:	061a      	lsls	r2, r3, #24
 8010934:	d503      	bpl.n	801093e <_fclose_r+0x68>
 8010936:	6921      	ldr	r1, [r4, #16]
 8010938:	4628      	mov	r0, r5
 801093a:	f7fe fcdd 	bl	800f2f8 <_free_r>
 801093e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010940:	b141      	cbz	r1, 8010954 <_fclose_r+0x7e>
 8010942:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8010946:	4299      	cmp	r1, r3
 8010948:	d002      	beq.n	8010950 <_fclose_r+0x7a>
 801094a:	4628      	mov	r0, r5
 801094c:	f7fe fcd4 	bl	800f2f8 <_free_r>
 8010950:	2300      	movs	r3, #0
 8010952:	6323      	str	r3, [r4, #48]	@ 0x30
 8010954:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010956:	b121      	cbz	r1, 8010962 <_fclose_r+0x8c>
 8010958:	4628      	mov	r0, r5
 801095a:	f7fe fccd 	bl	800f2f8 <_free_r>
 801095e:	2300      	movs	r3, #0
 8010960:	6463      	str	r3, [r4, #68]	@ 0x44
 8010962:	f7fe fad3 	bl	800ef0c <__sfp_lock_acquire>
 8010966:	2300      	movs	r3, #0
 8010968:	81a3      	strh	r3, [r4, #12]
 801096a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801096c:	07db      	lsls	r3, r3, #31
 801096e:	d402      	bmi.n	8010976 <_fclose_r+0xa0>
 8010970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010972:	f7fe fc40 	bl	800f1f6 <__retarget_lock_release_recursive>
 8010976:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010978:	f7fe fc3b 	bl	800f1f2 <__retarget_lock_close_recursive>
 801097c:	f7fe facc 	bl	800ef18 <__sfp_lock_release>
 8010980:	e7c6      	b.n	8010910 <_fclose_r+0x3a>
	...

08010984 <__sflush_r>:
 8010984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010988:	4605      	mov	r5, r0
 801098a:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 801098e:	0706      	lsls	r6, r0, #28
 8010990:	460c      	mov	r4, r1
 8010992:	d457      	bmi.n	8010a44 <__sflush_r+0xc0>
 8010994:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8010998:	818b      	strh	r3, [r1, #12]
 801099a:	684b      	ldr	r3, [r1, #4]
 801099c:	2b00      	cmp	r3, #0
 801099e:	dc02      	bgt.n	80109a6 <__sflush_r+0x22>
 80109a0:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	dd4c      	ble.n	8010a40 <__sflush_r+0xbc>
 80109a6:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80109a8:	2e00      	cmp	r6, #0
 80109aa:	d049      	beq.n	8010a40 <__sflush_r+0xbc>
 80109ac:	2300      	movs	r3, #0
 80109ae:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 80109b2:	682f      	ldr	r7, [r5, #0]
 80109b4:	69e1      	ldr	r1, [r4, #28]
 80109b6:	602b      	str	r3, [r5, #0]
 80109b8:	d034      	beq.n	8010a24 <__sflush_r+0xa0>
 80109ba:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80109bc:	89a3      	ldrh	r3, [r4, #12]
 80109be:	0759      	lsls	r1, r3, #29
 80109c0:	d505      	bpl.n	80109ce <__sflush_r+0x4a>
 80109c2:	6863      	ldr	r3, [r4, #4]
 80109c4:	1ad2      	subs	r2, r2, r3
 80109c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80109c8:	b10b      	cbz	r3, 80109ce <__sflush_r+0x4a>
 80109ca:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80109cc:	1ad2      	subs	r2, r2, r3
 80109ce:	2300      	movs	r3, #0
 80109d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80109d2:	69e1      	ldr	r1, [r4, #28]
 80109d4:	4628      	mov	r0, r5
 80109d6:	47b0      	blx	r6
 80109d8:	1c43      	adds	r3, r0, #1
 80109da:	d106      	bne.n	80109ea <__sflush_r+0x66>
 80109dc:	682a      	ldr	r2, [r5, #0]
 80109de:	2a1d      	cmp	r2, #29
 80109e0:	d848      	bhi.n	8010a74 <__sflush_r+0xf0>
 80109e2:	4b2b      	ldr	r3, [pc, #172]	@ (8010a90 <__sflush_r+0x10c>)
 80109e4:	40d3      	lsrs	r3, r2
 80109e6:	07de      	lsls	r6, r3, #31
 80109e8:	d544      	bpl.n	8010a74 <__sflush_r+0xf0>
 80109ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109ee:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80109f2:	81a2      	strh	r2, [r4, #12]
 80109f4:	2200      	movs	r2, #0
 80109f6:	6062      	str	r2, [r4, #4]
 80109f8:	04d9      	lsls	r1, r3, #19
 80109fa:	6922      	ldr	r2, [r4, #16]
 80109fc:	6022      	str	r2, [r4, #0]
 80109fe:	d504      	bpl.n	8010a0a <__sflush_r+0x86>
 8010a00:	1c42      	adds	r2, r0, #1
 8010a02:	d101      	bne.n	8010a08 <__sflush_r+0x84>
 8010a04:	682b      	ldr	r3, [r5, #0]
 8010a06:	b903      	cbnz	r3, 8010a0a <__sflush_r+0x86>
 8010a08:	6520      	str	r0, [r4, #80]	@ 0x50
 8010a0a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010a0c:	602f      	str	r7, [r5, #0]
 8010a0e:	b1b9      	cbz	r1, 8010a40 <__sflush_r+0xbc>
 8010a10:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8010a14:	4299      	cmp	r1, r3
 8010a16:	d002      	beq.n	8010a1e <__sflush_r+0x9a>
 8010a18:	4628      	mov	r0, r5
 8010a1a:	f7fe fc6d 	bl	800f2f8 <_free_r>
 8010a1e:	2300      	movs	r3, #0
 8010a20:	6323      	str	r3, [r4, #48]	@ 0x30
 8010a22:	e00d      	b.n	8010a40 <__sflush_r+0xbc>
 8010a24:	2301      	movs	r3, #1
 8010a26:	4628      	mov	r0, r5
 8010a28:	47b0      	blx	r6
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	1c50      	adds	r0, r2, #1
 8010a2e:	d1c5      	bne.n	80109bc <__sflush_r+0x38>
 8010a30:	682b      	ldr	r3, [r5, #0]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d0c2      	beq.n	80109bc <__sflush_r+0x38>
 8010a36:	2b1d      	cmp	r3, #29
 8010a38:	d001      	beq.n	8010a3e <__sflush_r+0xba>
 8010a3a:	2b16      	cmp	r3, #22
 8010a3c:	d11a      	bne.n	8010a74 <__sflush_r+0xf0>
 8010a3e:	602f      	str	r7, [r5, #0]
 8010a40:	2000      	movs	r0, #0
 8010a42:	e01e      	b.n	8010a82 <__sflush_r+0xfe>
 8010a44:	690f      	ldr	r7, [r1, #16]
 8010a46:	2f00      	cmp	r7, #0
 8010a48:	d0fa      	beq.n	8010a40 <__sflush_r+0xbc>
 8010a4a:	0783      	lsls	r3, r0, #30
 8010a4c:	680e      	ldr	r6, [r1, #0]
 8010a4e:	bf08      	it	eq
 8010a50:	694b      	ldreq	r3, [r1, #20]
 8010a52:	600f      	str	r7, [r1, #0]
 8010a54:	bf18      	it	ne
 8010a56:	2300      	movne	r3, #0
 8010a58:	eba6 0807 	sub.w	r8, r6, r7
 8010a5c:	608b      	str	r3, [r1, #8]
 8010a5e:	f1b8 0f00 	cmp.w	r8, #0
 8010a62:	dded      	ble.n	8010a40 <__sflush_r+0xbc>
 8010a64:	69e1      	ldr	r1, [r4, #28]
 8010a66:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8010a68:	4643      	mov	r3, r8
 8010a6a:	463a      	mov	r2, r7
 8010a6c:	4628      	mov	r0, r5
 8010a6e:	47b0      	blx	r6
 8010a70:	2800      	cmp	r0, #0
 8010a72:	dc08      	bgt.n	8010a86 <__sflush_r+0x102>
 8010a74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a7c:	81a3      	strh	r3, [r4, #12]
 8010a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8010a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a86:	4407      	add	r7, r0
 8010a88:	eba8 0800 	sub.w	r8, r8, r0
 8010a8c:	e7e7      	b.n	8010a5e <__sflush_r+0xda>
 8010a8e:	bf00      	nop
 8010a90:	20400001 	.word	0x20400001

08010a94 <_fflush_r>:
 8010a94:	b538      	push	{r3, r4, r5, lr}
 8010a96:	460c      	mov	r4, r1
 8010a98:	4605      	mov	r5, r0
 8010a9a:	b118      	cbz	r0, 8010aa4 <_fflush_r+0x10>
 8010a9c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8010a9e:	b90b      	cbnz	r3, 8010aa4 <_fflush_r+0x10>
 8010aa0:	f7fe fa40 	bl	800ef24 <__sinit>
 8010aa4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8010aa8:	b1b8      	cbz	r0, 8010ada <_fflush_r+0x46>
 8010aaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010aac:	07db      	lsls	r3, r3, #31
 8010aae:	d404      	bmi.n	8010aba <_fflush_r+0x26>
 8010ab0:	0581      	lsls	r1, r0, #22
 8010ab2:	d402      	bmi.n	8010aba <_fflush_r+0x26>
 8010ab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ab6:	f7fe fb9d 	bl	800f1f4 <__retarget_lock_acquire_recursive>
 8010aba:	4628      	mov	r0, r5
 8010abc:	4621      	mov	r1, r4
 8010abe:	f7ff ff61 	bl	8010984 <__sflush_r>
 8010ac2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010ac4:	07da      	lsls	r2, r3, #31
 8010ac6:	4605      	mov	r5, r0
 8010ac8:	d405      	bmi.n	8010ad6 <_fflush_r+0x42>
 8010aca:	89a3      	ldrh	r3, [r4, #12]
 8010acc:	059b      	lsls	r3, r3, #22
 8010ace:	d402      	bmi.n	8010ad6 <_fflush_r+0x42>
 8010ad0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ad2:	f7fe fb90 	bl	800f1f6 <__retarget_lock_release_recursive>
 8010ad6:	4628      	mov	r0, r5
 8010ad8:	bd38      	pop	{r3, r4, r5, pc}
 8010ada:	4605      	mov	r5, r0
 8010adc:	e7fb      	b.n	8010ad6 <_fflush_r+0x42>
	...

08010ae0 <__sfvwrite_r>:
 8010ae0:	6893      	ldr	r3, [r2, #8]
 8010ae2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ae6:	4606      	mov	r6, r0
 8010ae8:	460c      	mov	r4, r1
 8010aea:	4691      	mov	r9, r2
 8010aec:	b91b      	cbnz	r3, 8010af6 <__sfvwrite_r+0x16>
 8010aee:	2000      	movs	r0, #0
 8010af0:	b003      	add	sp, #12
 8010af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010af6:	898b      	ldrh	r3, [r1, #12]
 8010af8:	0718      	lsls	r0, r3, #28
 8010afa:	d550      	bpl.n	8010b9e <__sfvwrite_r+0xbe>
 8010afc:	690b      	ldr	r3, [r1, #16]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d04d      	beq.n	8010b9e <__sfvwrite_r+0xbe>
 8010b02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b06:	f8d9 8000 	ldr.w	r8, [r9]
 8010b0a:	f013 0702 	ands.w	r7, r3, #2
 8010b0e:	d16b      	bne.n	8010be8 <__sfvwrite_r+0x108>
 8010b10:	f013 0301 	ands.w	r3, r3, #1
 8010b14:	f000 809c 	beq.w	8010c50 <__sfvwrite_r+0x170>
 8010b18:	4638      	mov	r0, r7
 8010b1a:	46ba      	mov	sl, r7
 8010b1c:	46bb      	mov	fp, r7
 8010b1e:	f1bb 0f00 	cmp.w	fp, #0
 8010b22:	f000 8103 	beq.w	8010d2c <__sfvwrite_r+0x24c>
 8010b26:	b950      	cbnz	r0, 8010b3e <__sfvwrite_r+0x5e>
 8010b28:	465a      	mov	r2, fp
 8010b2a:	210a      	movs	r1, #10
 8010b2c:	4650      	mov	r0, sl
 8010b2e:	f7ef fbdf 	bl	80002f0 <memchr>
 8010b32:	2800      	cmp	r0, #0
 8010b34:	f000 8100 	beq.w	8010d38 <__sfvwrite_r+0x258>
 8010b38:	3001      	adds	r0, #1
 8010b3a:	eba0 070a 	sub.w	r7, r0, sl
 8010b3e:	6820      	ldr	r0, [r4, #0]
 8010b40:	6921      	ldr	r1, [r4, #16]
 8010b42:	68a5      	ldr	r5, [r4, #8]
 8010b44:	6963      	ldr	r3, [r4, #20]
 8010b46:	455f      	cmp	r7, fp
 8010b48:	463a      	mov	r2, r7
 8010b4a:	bf28      	it	cs
 8010b4c:	465a      	movcs	r2, fp
 8010b4e:	4288      	cmp	r0, r1
 8010b50:	f240 80f5 	bls.w	8010d3e <__sfvwrite_r+0x25e>
 8010b54:	441d      	add	r5, r3
 8010b56:	42aa      	cmp	r2, r5
 8010b58:	f340 80f1 	ble.w	8010d3e <__sfvwrite_r+0x25e>
 8010b5c:	4651      	mov	r1, sl
 8010b5e:	462a      	mov	r2, r5
 8010b60:	f000 f960 	bl	8010e24 <memmove>
 8010b64:	6823      	ldr	r3, [r4, #0]
 8010b66:	442b      	add	r3, r5
 8010b68:	6023      	str	r3, [r4, #0]
 8010b6a:	4621      	mov	r1, r4
 8010b6c:	4630      	mov	r0, r6
 8010b6e:	f7ff ff91 	bl	8010a94 <_fflush_r>
 8010b72:	2800      	cmp	r0, #0
 8010b74:	d167      	bne.n	8010c46 <__sfvwrite_r+0x166>
 8010b76:	1b7f      	subs	r7, r7, r5
 8010b78:	f040 80f9 	bne.w	8010d6e <__sfvwrite_r+0x28e>
 8010b7c:	4621      	mov	r1, r4
 8010b7e:	4630      	mov	r0, r6
 8010b80:	f7ff ff88 	bl	8010a94 <_fflush_r>
 8010b84:	2800      	cmp	r0, #0
 8010b86:	d15e      	bne.n	8010c46 <__sfvwrite_r+0x166>
 8010b88:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8010b8c:	1b5b      	subs	r3, r3, r5
 8010b8e:	44aa      	add	sl, r5
 8010b90:	ebab 0b05 	sub.w	fp, fp, r5
 8010b94:	f8c9 3008 	str.w	r3, [r9, #8]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d1c0      	bne.n	8010b1e <__sfvwrite_r+0x3e>
 8010b9c:	e7a7      	b.n	8010aee <__sfvwrite_r+0xe>
 8010b9e:	4621      	mov	r1, r4
 8010ba0:	4630      	mov	r0, r6
 8010ba2:	f000 f8e9 	bl	8010d78 <__swsetup_r>
 8010ba6:	2800      	cmp	r0, #0
 8010ba8:	d0ab      	beq.n	8010b02 <__sfvwrite_r+0x22>
 8010baa:	f04f 30ff 	mov.w	r0, #4294967295
 8010bae:	e79f      	b.n	8010af0 <__sfvwrite_r+0x10>
 8010bb0:	e9d8 a500 	ldrd	sl, r5, [r8]
 8010bb4:	f108 0808 	add.w	r8, r8, #8
 8010bb8:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8010bbc:	69e1      	ldr	r1, [r4, #28]
 8010bbe:	2d00      	cmp	r5, #0
 8010bc0:	d0f6      	beq.n	8010bb0 <__sfvwrite_r+0xd0>
 8010bc2:	42bd      	cmp	r5, r7
 8010bc4:	462b      	mov	r3, r5
 8010bc6:	4652      	mov	r2, sl
 8010bc8:	bf28      	it	cs
 8010bca:	463b      	movcs	r3, r7
 8010bcc:	4630      	mov	r0, r6
 8010bce:	47d8      	blx	fp
 8010bd0:	2800      	cmp	r0, #0
 8010bd2:	dd38      	ble.n	8010c46 <__sfvwrite_r+0x166>
 8010bd4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8010bd8:	1a1b      	subs	r3, r3, r0
 8010bda:	4482      	add	sl, r0
 8010bdc:	1a2d      	subs	r5, r5, r0
 8010bde:	f8c9 3008 	str.w	r3, [r9, #8]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d1e8      	bne.n	8010bb8 <__sfvwrite_r+0xd8>
 8010be6:	e782      	b.n	8010aee <__sfvwrite_r+0xe>
 8010be8:	f04f 0a00 	mov.w	sl, #0
 8010bec:	4f61      	ldr	r7, [pc, #388]	@ (8010d74 <__sfvwrite_r+0x294>)
 8010bee:	4655      	mov	r5, sl
 8010bf0:	e7e2      	b.n	8010bb8 <__sfvwrite_r+0xd8>
 8010bf2:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8010bf6:	f108 0808 	add.w	r8, r8, #8
 8010bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bfe:	6820      	ldr	r0, [r4, #0]
 8010c00:	68a2      	ldr	r2, [r4, #8]
 8010c02:	f1ba 0f00 	cmp.w	sl, #0
 8010c06:	d0f4      	beq.n	8010bf2 <__sfvwrite_r+0x112>
 8010c08:	0599      	lsls	r1, r3, #22
 8010c0a:	d563      	bpl.n	8010cd4 <__sfvwrite_r+0x1f4>
 8010c0c:	4552      	cmp	r2, sl
 8010c0e:	d836      	bhi.n	8010c7e <__sfvwrite_r+0x19e>
 8010c10:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8010c14:	d033      	beq.n	8010c7e <__sfvwrite_r+0x19e>
 8010c16:	6921      	ldr	r1, [r4, #16]
 8010c18:	6965      	ldr	r5, [r4, #20]
 8010c1a:	eba0 0b01 	sub.w	fp, r0, r1
 8010c1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010c22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010c26:	f10b 0201 	add.w	r2, fp, #1
 8010c2a:	106d      	asrs	r5, r5, #1
 8010c2c:	4452      	add	r2, sl
 8010c2e:	4295      	cmp	r5, r2
 8010c30:	bf38      	it	cc
 8010c32:	4615      	movcc	r5, r2
 8010c34:	055b      	lsls	r3, r3, #21
 8010c36:	d53d      	bpl.n	8010cb4 <__sfvwrite_r+0x1d4>
 8010c38:	4629      	mov	r1, r5
 8010c3a:	4630      	mov	r0, r6
 8010c3c:	f7fd fea0 	bl	800e980 <_malloc_r>
 8010c40:	b948      	cbnz	r0, 8010c56 <__sfvwrite_r+0x176>
 8010c42:	230c      	movs	r3, #12
 8010c44:	6033      	str	r3, [r6, #0]
 8010c46:	89a3      	ldrh	r3, [r4, #12]
 8010c48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c4c:	81a3      	strh	r3, [r4, #12]
 8010c4e:	e7ac      	b.n	8010baa <__sfvwrite_r+0xca>
 8010c50:	461f      	mov	r7, r3
 8010c52:	469a      	mov	sl, r3
 8010c54:	e7d1      	b.n	8010bfa <__sfvwrite_r+0x11a>
 8010c56:	465a      	mov	r2, fp
 8010c58:	6921      	ldr	r1, [r4, #16]
 8010c5a:	9001      	str	r0, [sp, #4]
 8010c5c:	f7fe fad8 	bl	800f210 <memcpy>
 8010c60:	89a2      	ldrh	r2, [r4, #12]
 8010c62:	9b01      	ldr	r3, [sp, #4]
 8010c64:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8010c68:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8010c6c:	81a2      	strh	r2, [r4, #12]
 8010c6e:	6123      	str	r3, [r4, #16]
 8010c70:	6165      	str	r5, [r4, #20]
 8010c72:	445b      	add	r3, fp
 8010c74:	eba5 050b 	sub.w	r5, r5, fp
 8010c78:	6023      	str	r3, [r4, #0]
 8010c7a:	4652      	mov	r2, sl
 8010c7c:	60a5      	str	r5, [r4, #8]
 8010c7e:	4552      	cmp	r2, sl
 8010c80:	bf28      	it	cs
 8010c82:	4652      	movcs	r2, sl
 8010c84:	6820      	ldr	r0, [r4, #0]
 8010c86:	9201      	str	r2, [sp, #4]
 8010c88:	4639      	mov	r1, r7
 8010c8a:	f000 f8cb 	bl	8010e24 <memmove>
 8010c8e:	68a3      	ldr	r3, [r4, #8]
 8010c90:	9a01      	ldr	r2, [sp, #4]
 8010c92:	1a9b      	subs	r3, r3, r2
 8010c94:	60a3      	str	r3, [r4, #8]
 8010c96:	6823      	ldr	r3, [r4, #0]
 8010c98:	4413      	add	r3, r2
 8010c9a:	4655      	mov	r5, sl
 8010c9c:	6023      	str	r3, [r4, #0]
 8010c9e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8010ca2:	1b5b      	subs	r3, r3, r5
 8010ca4:	442f      	add	r7, r5
 8010ca6:	ebaa 0a05 	sub.w	sl, sl, r5
 8010caa:	f8c9 3008 	str.w	r3, [r9, #8]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d1a3      	bne.n	8010bfa <__sfvwrite_r+0x11a>
 8010cb2:	e71c      	b.n	8010aee <__sfvwrite_r+0xe>
 8010cb4:	462a      	mov	r2, r5
 8010cb6:	4630      	mov	r0, r6
 8010cb8:	f001 fa66 	bl	8012188 <_realloc_r>
 8010cbc:	4603      	mov	r3, r0
 8010cbe:	2800      	cmp	r0, #0
 8010cc0:	d1d5      	bne.n	8010c6e <__sfvwrite_r+0x18e>
 8010cc2:	6921      	ldr	r1, [r4, #16]
 8010cc4:	4630      	mov	r0, r6
 8010cc6:	f7fe fb17 	bl	800f2f8 <_free_r>
 8010cca:	89a3      	ldrh	r3, [r4, #12]
 8010ccc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010cd0:	81a3      	strh	r3, [r4, #12]
 8010cd2:	e7b6      	b.n	8010c42 <__sfvwrite_r+0x162>
 8010cd4:	6923      	ldr	r3, [r4, #16]
 8010cd6:	4283      	cmp	r3, r0
 8010cd8:	d302      	bcc.n	8010ce0 <__sfvwrite_r+0x200>
 8010cda:	6961      	ldr	r1, [r4, #20]
 8010cdc:	4551      	cmp	r1, sl
 8010cde:	d915      	bls.n	8010d0c <__sfvwrite_r+0x22c>
 8010ce0:	4552      	cmp	r2, sl
 8010ce2:	bf28      	it	cs
 8010ce4:	4652      	movcs	r2, sl
 8010ce6:	4639      	mov	r1, r7
 8010ce8:	4615      	mov	r5, r2
 8010cea:	f000 f89b 	bl	8010e24 <memmove>
 8010cee:	68a3      	ldr	r3, [r4, #8]
 8010cf0:	6822      	ldr	r2, [r4, #0]
 8010cf2:	1b5b      	subs	r3, r3, r5
 8010cf4:	442a      	add	r2, r5
 8010cf6:	60a3      	str	r3, [r4, #8]
 8010cf8:	6022      	str	r2, [r4, #0]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d1cf      	bne.n	8010c9e <__sfvwrite_r+0x1be>
 8010cfe:	4621      	mov	r1, r4
 8010d00:	4630      	mov	r0, r6
 8010d02:	f7ff fec7 	bl	8010a94 <_fflush_r>
 8010d06:	2800      	cmp	r0, #0
 8010d08:	d0c9      	beq.n	8010c9e <__sfvwrite_r+0x1be>
 8010d0a:	e79c      	b.n	8010c46 <__sfvwrite_r+0x166>
 8010d0c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010d10:	4553      	cmp	r3, sl
 8010d12:	bf28      	it	cs
 8010d14:	4653      	movcs	r3, sl
 8010d16:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8010d18:	fb93 f3f1 	sdiv	r3, r3, r1
 8010d1c:	463a      	mov	r2, r7
 8010d1e:	434b      	muls	r3, r1
 8010d20:	4630      	mov	r0, r6
 8010d22:	69e1      	ldr	r1, [r4, #28]
 8010d24:	47a8      	blx	r5
 8010d26:	1e05      	subs	r5, r0, #0
 8010d28:	dcb9      	bgt.n	8010c9e <__sfvwrite_r+0x1be>
 8010d2a:	e78c      	b.n	8010c46 <__sfvwrite_r+0x166>
 8010d2c:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8010d30:	2000      	movs	r0, #0
 8010d32:	f108 0808 	add.w	r8, r8, #8
 8010d36:	e6f2      	b.n	8010b1e <__sfvwrite_r+0x3e>
 8010d38:	f10b 0701 	add.w	r7, fp, #1
 8010d3c:	e6ff      	b.n	8010b3e <__sfvwrite_r+0x5e>
 8010d3e:	4293      	cmp	r3, r2
 8010d40:	dc08      	bgt.n	8010d54 <__sfvwrite_r+0x274>
 8010d42:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8010d44:	69e1      	ldr	r1, [r4, #28]
 8010d46:	4652      	mov	r2, sl
 8010d48:	4630      	mov	r0, r6
 8010d4a:	47a8      	blx	r5
 8010d4c:	1e05      	subs	r5, r0, #0
 8010d4e:	f73f af12 	bgt.w	8010b76 <__sfvwrite_r+0x96>
 8010d52:	e778      	b.n	8010c46 <__sfvwrite_r+0x166>
 8010d54:	4651      	mov	r1, sl
 8010d56:	9201      	str	r2, [sp, #4]
 8010d58:	f000 f864 	bl	8010e24 <memmove>
 8010d5c:	9a01      	ldr	r2, [sp, #4]
 8010d5e:	68a3      	ldr	r3, [r4, #8]
 8010d60:	1a9b      	subs	r3, r3, r2
 8010d62:	60a3      	str	r3, [r4, #8]
 8010d64:	6823      	ldr	r3, [r4, #0]
 8010d66:	4413      	add	r3, r2
 8010d68:	6023      	str	r3, [r4, #0]
 8010d6a:	4615      	mov	r5, r2
 8010d6c:	e703      	b.n	8010b76 <__sfvwrite_r+0x96>
 8010d6e:	2001      	movs	r0, #1
 8010d70:	e70a      	b.n	8010b88 <__sfvwrite_r+0xa8>
 8010d72:	bf00      	nop
 8010d74:	7ffffc00 	.word	0x7ffffc00

08010d78 <__swsetup_r>:
 8010d78:	b538      	push	{r3, r4, r5, lr}
 8010d7a:	4b29      	ldr	r3, [pc, #164]	@ (8010e20 <__swsetup_r+0xa8>)
 8010d7c:	4605      	mov	r5, r0
 8010d7e:	6818      	ldr	r0, [r3, #0]
 8010d80:	460c      	mov	r4, r1
 8010d82:	b118      	cbz	r0, 8010d8c <__swsetup_r+0x14>
 8010d84:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8010d86:	b90b      	cbnz	r3, 8010d8c <__swsetup_r+0x14>
 8010d88:	f7fe f8cc 	bl	800ef24 <__sinit>
 8010d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d90:	0719      	lsls	r1, r3, #28
 8010d92:	d422      	bmi.n	8010dda <__swsetup_r+0x62>
 8010d94:	06da      	lsls	r2, r3, #27
 8010d96:	d407      	bmi.n	8010da8 <__swsetup_r+0x30>
 8010d98:	2209      	movs	r2, #9
 8010d9a:	602a      	str	r2, [r5, #0]
 8010d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010da0:	81a3      	strh	r3, [r4, #12]
 8010da2:	f04f 30ff 	mov.w	r0, #4294967295
 8010da6:	e033      	b.n	8010e10 <__swsetup_r+0x98>
 8010da8:	0758      	lsls	r0, r3, #29
 8010daa:	d512      	bpl.n	8010dd2 <__swsetup_r+0x5a>
 8010dac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010dae:	b141      	cbz	r1, 8010dc2 <__swsetup_r+0x4a>
 8010db0:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8010db4:	4299      	cmp	r1, r3
 8010db6:	d002      	beq.n	8010dbe <__swsetup_r+0x46>
 8010db8:	4628      	mov	r0, r5
 8010dba:	f7fe fa9d 	bl	800f2f8 <_free_r>
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8010dc2:	89a3      	ldrh	r3, [r4, #12]
 8010dc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010dc8:	81a3      	strh	r3, [r4, #12]
 8010dca:	2300      	movs	r3, #0
 8010dcc:	6063      	str	r3, [r4, #4]
 8010dce:	6923      	ldr	r3, [r4, #16]
 8010dd0:	6023      	str	r3, [r4, #0]
 8010dd2:	89a3      	ldrh	r3, [r4, #12]
 8010dd4:	f043 0308 	orr.w	r3, r3, #8
 8010dd8:	81a3      	strh	r3, [r4, #12]
 8010dda:	6923      	ldr	r3, [r4, #16]
 8010ddc:	b94b      	cbnz	r3, 8010df2 <__swsetup_r+0x7a>
 8010dde:	89a3      	ldrh	r3, [r4, #12]
 8010de0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010de8:	d003      	beq.n	8010df2 <__swsetup_r+0x7a>
 8010dea:	4621      	mov	r1, r4
 8010dec:	4628      	mov	r0, r5
 8010dee:	f001 fb9b 	bl	8012528 <__smakebuf_r>
 8010df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010df6:	f013 0201 	ands.w	r2, r3, #1
 8010dfa:	d00a      	beq.n	8010e12 <__swsetup_r+0x9a>
 8010dfc:	2200      	movs	r2, #0
 8010dfe:	60a2      	str	r2, [r4, #8]
 8010e00:	6962      	ldr	r2, [r4, #20]
 8010e02:	4252      	negs	r2, r2
 8010e04:	61a2      	str	r2, [r4, #24]
 8010e06:	6922      	ldr	r2, [r4, #16]
 8010e08:	b942      	cbnz	r2, 8010e1c <__swsetup_r+0xa4>
 8010e0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010e0e:	d1c5      	bne.n	8010d9c <__swsetup_r+0x24>
 8010e10:	bd38      	pop	{r3, r4, r5, pc}
 8010e12:	0799      	lsls	r1, r3, #30
 8010e14:	bf58      	it	pl
 8010e16:	6962      	ldrpl	r2, [r4, #20]
 8010e18:	60a2      	str	r2, [r4, #8]
 8010e1a:	e7f4      	b.n	8010e06 <__swsetup_r+0x8e>
 8010e1c:	2000      	movs	r0, #0
 8010e1e:	e7f7      	b.n	8010e10 <__swsetup_r+0x98>
 8010e20:	2402042c 	.word	0x2402042c

08010e24 <memmove>:
 8010e24:	4288      	cmp	r0, r1
 8010e26:	b510      	push	{r4, lr}
 8010e28:	eb01 0402 	add.w	r4, r1, r2
 8010e2c:	d902      	bls.n	8010e34 <memmove+0x10>
 8010e2e:	4284      	cmp	r4, r0
 8010e30:	4623      	mov	r3, r4
 8010e32:	d807      	bhi.n	8010e44 <memmove+0x20>
 8010e34:	1e43      	subs	r3, r0, #1
 8010e36:	42a1      	cmp	r1, r4
 8010e38:	d008      	beq.n	8010e4c <memmove+0x28>
 8010e3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010e3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010e42:	e7f8      	b.n	8010e36 <memmove+0x12>
 8010e44:	4402      	add	r2, r0
 8010e46:	4601      	mov	r1, r0
 8010e48:	428a      	cmp	r2, r1
 8010e4a:	d100      	bne.n	8010e4e <memmove+0x2a>
 8010e4c:	bd10      	pop	{r4, pc}
 8010e4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010e52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010e56:	e7f7      	b.n	8010e48 <memmove+0x24>

08010e58 <strncpy>:
 8010e58:	b510      	push	{r4, lr}
 8010e5a:	3901      	subs	r1, #1
 8010e5c:	4603      	mov	r3, r0
 8010e5e:	b132      	cbz	r2, 8010e6e <strncpy+0x16>
 8010e60:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010e64:	f803 4b01 	strb.w	r4, [r3], #1
 8010e68:	3a01      	subs	r2, #1
 8010e6a:	2c00      	cmp	r4, #0
 8010e6c:	d1f7      	bne.n	8010e5e <strncpy+0x6>
 8010e6e:	441a      	add	r2, r3
 8010e70:	2100      	movs	r1, #0
 8010e72:	4293      	cmp	r3, r2
 8010e74:	d100      	bne.n	8010e78 <strncpy+0x20>
 8010e76:	bd10      	pop	{r4, pc}
 8010e78:	f803 1b01 	strb.w	r1, [r3], #1
 8010e7c:	e7f9      	b.n	8010e72 <strncpy+0x1a>
	...

08010e80 <_localeconv_r>:
 8010e80:	4800      	ldr	r0, [pc, #0]	@ (8010e84 <_localeconv_r+0x4>)
 8010e82:	4770      	bx	lr
 8010e84:	24020664 	.word	0x24020664

08010e88 <__libc_fini_array>:
 8010e88:	b538      	push	{r3, r4, r5, lr}
 8010e8a:	4d07      	ldr	r5, [pc, #28]	@ (8010ea8 <__libc_fini_array+0x20>)
 8010e8c:	4c07      	ldr	r4, [pc, #28]	@ (8010eac <__libc_fini_array+0x24>)
 8010e8e:	1b64      	subs	r4, r4, r5
 8010e90:	10a4      	asrs	r4, r4, #2
 8010e92:	b91c      	cbnz	r4, 8010e9c <__libc_fini_array+0x14>
 8010e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e98:	f002 b942 	b.w	8013120 <_fini>
 8010e9c:	3c01      	subs	r4, #1
 8010e9e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8010ea2:	4798      	blx	r3
 8010ea4:	e7f5      	b.n	8010e92 <__libc_fini_array+0xa>
 8010ea6:	bf00      	nop
 8010ea8:	080146b8 	.word	0x080146b8
 8010eac:	080146bc 	.word	0x080146bc

08010eb0 <frexp>:
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	ee10 1a90 	vmov	r1, s1
 8010eb6:	6002      	str	r2, [r0, #0]
 8010eb8:	4a15      	ldr	r2, [pc, #84]	@ (8010f10 <frexp+0x60>)
 8010eba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010ebe:	4293      	cmp	r3, r2
 8010ec0:	d821      	bhi.n	8010f06 <frexp+0x56>
 8010ec2:	ee10 2a10 	vmov	r2, s0
 8010ec6:	431a      	orrs	r2, r3
 8010ec8:	d01d      	beq.n	8010f06 <frexp+0x56>
 8010eca:	4a12      	ldr	r2, [pc, #72]	@ (8010f14 <frexp+0x64>)
 8010ecc:	400a      	ands	r2, r1
 8010ece:	b952      	cbnz	r2, 8010ee6 <frexp+0x36>
 8010ed0:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8010f08 <frexp+0x58>
 8010ed4:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010ed8:	ee10 1a90 	vmov	r1, s1
 8010edc:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8010ee0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010ee4:	6002      	str	r2, [r0, #0]
 8010ee6:	6802      	ldr	r2, [r0, #0]
 8010ee8:	151b      	asrs	r3, r3, #20
 8010eea:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8010eee:	441a      	add	r2, r3
 8010ef0:	f36f 511e 	bfc	r1, #20, #11
 8010ef4:	6002      	str	r2, [r0, #0]
 8010ef6:	ec53 2b10 	vmov	r2, r3, d0
 8010efa:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
 8010efe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010f02:	ec43 2b10 	vmov	d0, r2, r3
 8010f06:	4770      	bx	lr
 8010f08:	00000000 	.word	0x00000000
 8010f0c:	43500000 	.word	0x43500000
 8010f10:	7fefffff 	.word	0x7fefffff
 8010f14:	7ff00000 	.word	0x7ff00000

08010f18 <__register_exitproc>:
 8010f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f1c:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8010f94 <__register_exitproc+0x7c>
 8010f20:	4606      	mov	r6, r0
 8010f22:	f8da 0000 	ldr.w	r0, [sl]
 8010f26:	4698      	mov	r8, r3
 8010f28:	460f      	mov	r7, r1
 8010f2a:	4691      	mov	r9, r2
 8010f2c:	f7fe f962 	bl	800f1f4 <__retarget_lock_acquire_recursive>
 8010f30:	4b16      	ldr	r3, [pc, #88]	@ (8010f8c <__register_exitproc+0x74>)
 8010f32:	681c      	ldr	r4, [r3, #0]
 8010f34:	b90c      	cbnz	r4, 8010f3a <__register_exitproc+0x22>
 8010f36:	4c16      	ldr	r4, [pc, #88]	@ (8010f90 <__register_exitproc+0x78>)
 8010f38:	601c      	str	r4, [r3, #0]
 8010f3a:	6865      	ldr	r5, [r4, #4]
 8010f3c:	f8da 0000 	ldr.w	r0, [sl]
 8010f40:	2d1f      	cmp	r5, #31
 8010f42:	dd05      	ble.n	8010f50 <__register_exitproc+0x38>
 8010f44:	f7fe f957 	bl	800f1f6 <__retarget_lock_release_recursive>
 8010f48:	f04f 30ff 	mov.w	r0, #4294967295
 8010f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f50:	b19e      	cbz	r6, 8010f7a <__register_exitproc+0x62>
 8010f52:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8010f56:	2201      	movs	r2, #1
 8010f58:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8010f5c:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8010f60:	40aa      	lsls	r2, r5
 8010f62:	4313      	orrs	r3, r2
 8010f64:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8010f68:	2e02      	cmp	r6, #2
 8010f6a:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8010f6e:	bf02      	ittt	eq
 8010f70:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8010f74:	4313      	orreq	r3, r2
 8010f76:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8010f7a:	1c6b      	adds	r3, r5, #1
 8010f7c:	3502      	adds	r5, #2
 8010f7e:	6063      	str	r3, [r4, #4]
 8010f80:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8010f84:	f7fe f937 	bl	800f1f6 <__retarget_lock_release_recursive>
 8010f88:	2000      	movs	r0, #0
 8010f8a:	e7df      	b.n	8010f4c <__register_exitproc+0x34>
 8010f8c:	24021388 	.word	0x24021388
 8010f90:	2402138c 	.word	0x2402138c
 8010f94:	24020570 	.word	0x24020570

08010f98 <quorem>:
 8010f98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f9c:	6903      	ldr	r3, [r0, #16]
 8010f9e:	690c      	ldr	r4, [r1, #16]
 8010fa0:	42a3      	cmp	r3, r4
 8010fa2:	4607      	mov	r7, r0
 8010fa4:	db7e      	blt.n	80110a4 <quorem+0x10c>
 8010fa6:	3c01      	subs	r4, #1
 8010fa8:	f101 0814 	add.w	r8, r1, #20
 8010fac:	00a3      	lsls	r3, r4, #2
 8010fae:	f100 0514 	add.w	r5, r0, #20
 8010fb2:	9300      	str	r3, [sp, #0]
 8010fb4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010fb8:	9301      	str	r3, [sp, #4]
 8010fba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010fbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010fc2:	3301      	adds	r3, #1
 8010fc4:	429a      	cmp	r2, r3
 8010fc6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010fca:	fbb2 f6f3 	udiv	r6, r2, r3
 8010fce:	d32e      	bcc.n	801102e <quorem+0x96>
 8010fd0:	f04f 0a00 	mov.w	sl, #0
 8010fd4:	46c4      	mov	ip, r8
 8010fd6:	46ae      	mov	lr, r5
 8010fd8:	46d3      	mov	fp, sl
 8010fda:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010fde:	b298      	uxth	r0, r3
 8010fe0:	fb06 a000 	mla	r0, r6, r0, sl
 8010fe4:	0c02      	lsrs	r2, r0, #16
 8010fe6:	0c1b      	lsrs	r3, r3, #16
 8010fe8:	fb06 2303 	mla	r3, r6, r3, r2
 8010fec:	f8de 2000 	ldr.w	r2, [lr]
 8010ff0:	b280      	uxth	r0, r0
 8010ff2:	b292      	uxth	r2, r2
 8010ff4:	1a12      	subs	r2, r2, r0
 8010ff6:	445a      	add	r2, fp
 8010ff8:	f8de 0000 	ldr.w	r0, [lr]
 8010ffc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011000:	b29b      	uxth	r3, r3
 8011002:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011006:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801100a:	b292      	uxth	r2, r2
 801100c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011010:	45e1      	cmp	r9, ip
 8011012:	f84e 2b04 	str.w	r2, [lr], #4
 8011016:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801101a:	d2de      	bcs.n	8010fda <quorem+0x42>
 801101c:	9b00      	ldr	r3, [sp, #0]
 801101e:	58eb      	ldr	r3, [r5, r3]
 8011020:	b92b      	cbnz	r3, 801102e <quorem+0x96>
 8011022:	9b01      	ldr	r3, [sp, #4]
 8011024:	3b04      	subs	r3, #4
 8011026:	429d      	cmp	r5, r3
 8011028:	461a      	mov	r2, r3
 801102a:	d32f      	bcc.n	801108c <quorem+0xf4>
 801102c:	613c      	str	r4, [r7, #16]
 801102e:	4638      	mov	r0, r7
 8011030:	f000 ffa2 	bl	8011f78 <__mcmp>
 8011034:	2800      	cmp	r0, #0
 8011036:	db25      	blt.n	8011084 <quorem+0xec>
 8011038:	4629      	mov	r1, r5
 801103a:	2000      	movs	r0, #0
 801103c:	f858 2b04 	ldr.w	r2, [r8], #4
 8011040:	f8d1 c000 	ldr.w	ip, [r1]
 8011044:	fa1f fe82 	uxth.w	lr, r2
 8011048:	fa1f f38c 	uxth.w	r3, ip
 801104c:	eba3 030e 	sub.w	r3, r3, lr
 8011050:	4403      	add	r3, r0
 8011052:	0c12      	lsrs	r2, r2, #16
 8011054:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011058:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801105c:	b29b      	uxth	r3, r3
 801105e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011062:	45c1      	cmp	r9, r8
 8011064:	f841 3b04 	str.w	r3, [r1], #4
 8011068:	ea4f 4022 	mov.w	r0, r2, asr #16
 801106c:	d2e6      	bcs.n	801103c <quorem+0xa4>
 801106e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011072:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011076:	b922      	cbnz	r2, 8011082 <quorem+0xea>
 8011078:	3b04      	subs	r3, #4
 801107a:	429d      	cmp	r5, r3
 801107c:	461a      	mov	r2, r3
 801107e:	d30b      	bcc.n	8011098 <quorem+0x100>
 8011080:	613c      	str	r4, [r7, #16]
 8011082:	3601      	adds	r6, #1
 8011084:	4630      	mov	r0, r6
 8011086:	b003      	add	sp, #12
 8011088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801108c:	6812      	ldr	r2, [r2, #0]
 801108e:	3b04      	subs	r3, #4
 8011090:	2a00      	cmp	r2, #0
 8011092:	d1cb      	bne.n	801102c <quorem+0x94>
 8011094:	3c01      	subs	r4, #1
 8011096:	e7c6      	b.n	8011026 <quorem+0x8e>
 8011098:	6812      	ldr	r2, [r2, #0]
 801109a:	3b04      	subs	r3, #4
 801109c:	2a00      	cmp	r2, #0
 801109e:	d1ef      	bne.n	8011080 <quorem+0xe8>
 80110a0:	3c01      	subs	r4, #1
 80110a2:	e7ea      	b.n	801107a <quorem+0xe2>
 80110a4:	2000      	movs	r0, #0
 80110a6:	e7ee      	b.n	8011086 <quorem+0xee>

080110a8 <_dtoa_r>:
 80110a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110ac:	ed2d 8b02 	vpush	{d8}
 80110b0:	b091      	sub	sp, #68	@ 0x44
 80110b2:	ed8d 0b02 	vstr	d0, [sp, #8]
 80110b6:	9107      	str	r1, [sp, #28]
 80110b8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80110ba:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80110bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80110be:	ec55 4b10 	vmov	r4, r5, d0
 80110c2:	4681      	mov	r9, r0
 80110c4:	930d      	str	r3, [sp, #52]	@ 0x34
 80110c6:	b149      	cbz	r1, 80110dc <_dtoa_r+0x34>
 80110c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80110ca:	604a      	str	r2, [r1, #4]
 80110cc:	2301      	movs	r3, #1
 80110ce:	4093      	lsls	r3, r2
 80110d0:	608b      	str	r3, [r1, #8]
 80110d2:	f000 fd52 	bl	8011b7a <_Bfree>
 80110d6:	2300      	movs	r3, #0
 80110d8:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 80110dc:	1e2b      	subs	r3, r5, #0
 80110de:	bfbb      	ittet	lt
 80110e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80110e4:	9303      	strlt	r3, [sp, #12]
 80110e6:	2300      	movge	r3, #0
 80110e8:	2201      	movlt	r2, #1
 80110ea:	bfac      	ite	ge
 80110ec:	6033      	strge	r3, [r6, #0]
 80110ee:	6032      	strlt	r2, [r6, #0]
 80110f0:	4b8f      	ldr	r3, [pc, #572]	@ (8011330 <_dtoa_r+0x288>)
 80110f2:	9e03      	ldr	r6, [sp, #12]
 80110f4:	43b3      	bics	r3, r6
 80110f6:	d114      	bne.n	8011122 <_dtoa_r+0x7a>
 80110f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80110fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80110fe:	6013      	str	r3, [r2, #0]
 8011100:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8011104:	4323      	orrs	r3, r4
 8011106:	f000 84e5 	beq.w	8011ad4 <_dtoa_r+0xa2c>
 801110a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801110c:	4f89      	ldr	r7, [pc, #548]	@ (8011334 <_dtoa_r+0x28c>)
 801110e:	b113      	cbz	r3, 8011116 <_dtoa_r+0x6e>
 8011110:	1cfb      	adds	r3, r7, #3
 8011112:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011114:	6013      	str	r3, [r2, #0]
 8011116:	4638      	mov	r0, r7
 8011118:	b011      	add	sp, #68	@ 0x44
 801111a:	ecbd 8b02 	vpop	{d8}
 801111e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011122:	ed9d 8b02 	vldr	d8, [sp, #8]
 8011126:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801112a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801112e:	d109      	bne.n	8011144 <_dtoa_r+0x9c>
 8011130:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011132:	2301      	movs	r3, #1
 8011134:	6013      	str	r3, [r2, #0]
 8011136:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011138:	b113      	cbz	r3, 8011140 <_dtoa_r+0x98>
 801113a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801113c:	4b7e      	ldr	r3, [pc, #504]	@ (8011338 <_dtoa_r+0x290>)
 801113e:	6013      	str	r3, [r2, #0]
 8011140:	4f7e      	ldr	r7, [pc, #504]	@ (801133c <_dtoa_r+0x294>)
 8011142:	e7e8      	b.n	8011116 <_dtoa_r+0x6e>
 8011144:	aa0e      	add	r2, sp, #56	@ 0x38
 8011146:	a90f      	add	r1, sp, #60	@ 0x3c
 8011148:	4648      	mov	r0, r9
 801114a:	eeb0 0b48 	vmov.f64	d0, d8
 801114e:	f000 ffc3 	bl	80120d8 <__d2b>
 8011152:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8011156:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011158:	9001      	str	r0, [sp, #4]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d045      	beq.n	80111ea <_dtoa_r+0x142>
 801115e:	eeb0 7b48 	vmov.f64	d7, d8
 8011162:	ee18 1a90 	vmov	r1, s17
 8011166:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801116a:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801116e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8011172:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8011176:	2500      	movs	r5, #0
 8011178:	ee07 1a90 	vmov	s15, r1
 801117c:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8011180:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 8011318 <_dtoa_r+0x270>
 8011184:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011188:	ed9f 6b65 	vldr	d6, [pc, #404]	@ 8011320 <_dtoa_r+0x278>
 801118c:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011190:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 8011328 <_dtoa_r+0x280>
 8011194:	ee07 3a90 	vmov	s15, r3
 8011198:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801119c:	eeb0 7b46 	vmov.f64	d7, d6
 80111a0:	eea4 7b05 	vfma.f64	d7, d4, d5
 80111a4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80111a8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80111ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111b0:	ee16 8a90 	vmov	r8, s13
 80111b4:	d508      	bpl.n	80111c8 <_dtoa_r+0x120>
 80111b6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80111ba:	eeb4 6b47 	vcmp.f64	d6, d7
 80111be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111c2:	bf18      	it	ne
 80111c4:	f108 38ff 	addne.w	r8, r8, #4294967295
 80111c8:	f1b8 0f16 	cmp.w	r8, #22
 80111cc:	d82b      	bhi.n	8011226 <_dtoa_r+0x17e>
 80111ce:	495c      	ldr	r1, [pc, #368]	@ (8011340 <_dtoa_r+0x298>)
 80111d0:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80111d4:	ed91 7b00 	vldr	d7, [r1]
 80111d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80111dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111e0:	d501      	bpl.n	80111e6 <_dtoa_r+0x13e>
 80111e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80111e6:	2100      	movs	r1, #0
 80111e8:	e01e      	b.n	8011228 <_dtoa_r+0x180>
 80111ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80111ec:	4413      	add	r3, r2
 80111ee:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80111f2:	2920      	cmp	r1, #32
 80111f4:	bfc1      	itttt	gt
 80111f6:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80111fa:	408e      	lslgt	r6, r1
 80111fc:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8011200:	fa24 f101 	lsrgt.w	r1, r4, r1
 8011204:	bfd6      	itet	le
 8011206:	f1c1 0120 	rsble	r1, r1, #32
 801120a:	4331      	orrgt	r1, r6
 801120c:	fa04 f101 	lslle.w	r1, r4, r1
 8011210:	ee07 1a90 	vmov	s15, r1
 8011214:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8011218:	3b01      	subs	r3, #1
 801121a:	ee17 1a90 	vmov	r1, s15
 801121e:	2501      	movs	r5, #1
 8011220:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8011224:	e7a8      	b.n	8011178 <_dtoa_r+0xd0>
 8011226:	2101      	movs	r1, #1
 8011228:	1ad2      	subs	r2, r2, r3
 801122a:	1e53      	subs	r3, r2, #1
 801122c:	9306      	str	r3, [sp, #24]
 801122e:	bf45      	ittet	mi
 8011230:	f1c2 0301 	rsbmi	r3, r2, #1
 8011234:	9304      	strmi	r3, [sp, #16]
 8011236:	2300      	movpl	r3, #0
 8011238:	2300      	movmi	r3, #0
 801123a:	bf4c      	ite	mi
 801123c:	9306      	strmi	r3, [sp, #24]
 801123e:	9304      	strpl	r3, [sp, #16]
 8011240:	f1b8 0f00 	cmp.w	r8, #0
 8011244:	910c      	str	r1, [sp, #48]	@ 0x30
 8011246:	db18      	blt.n	801127a <_dtoa_r+0x1d2>
 8011248:	9b06      	ldr	r3, [sp, #24]
 801124a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801124e:	4443      	add	r3, r8
 8011250:	9306      	str	r3, [sp, #24]
 8011252:	2300      	movs	r3, #0
 8011254:	9a07      	ldr	r2, [sp, #28]
 8011256:	2a09      	cmp	r2, #9
 8011258:	d846      	bhi.n	80112e8 <_dtoa_r+0x240>
 801125a:	2a05      	cmp	r2, #5
 801125c:	bfc4      	itt	gt
 801125e:	3a04      	subgt	r2, #4
 8011260:	9207      	strgt	r2, [sp, #28]
 8011262:	9a07      	ldr	r2, [sp, #28]
 8011264:	f1a2 0202 	sub.w	r2, r2, #2
 8011268:	bfcc      	ite	gt
 801126a:	2400      	movgt	r4, #0
 801126c:	2401      	movle	r4, #1
 801126e:	2a03      	cmp	r2, #3
 8011270:	d845      	bhi.n	80112fe <_dtoa_r+0x256>
 8011272:	e8df f002 	tbb	[pc, r2]
 8011276:	3735      	.short	0x3735
 8011278:	0b17      	.short	0x0b17
 801127a:	9b04      	ldr	r3, [sp, #16]
 801127c:	2200      	movs	r2, #0
 801127e:	eba3 0308 	sub.w	r3, r3, r8
 8011282:	9304      	str	r3, [sp, #16]
 8011284:	920a      	str	r2, [sp, #40]	@ 0x28
 8011286:	f1c8 0300 	rsb	r3, r8, #0
 801128a:	e7e3      	b.n	8011254 <_dtoa_r+0x1ac>
 801128c:	2201      	movs	r2, #1
 801128e:	9208      	str	r2, [sp, #32]
 8011290:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011292:	eb08 0b02 	add.w	fp, r8, r2
 8011296:	f10b 0a01 	add.w	sl, fp, #1
 801129a:	4652      	mov	r2, sl
 801129c:	2a01      	cmp	r2, #1
 801129e:	bfb8      	it	lt
 80112a0:	2201      	movlt	r2, #1
 80112a2:	e006      	b.n	80112b2 <_dtoa_r+0x20a>
 80112a4:	2201      	movs	r2, #1
 80112a6:	9208      	str	r2, [sp, #32]
 80112a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112aa:	2a00      	cmp	r2, #0
 80112ac:	dd2a      	ble.n	8011304 <_dtoa_r+0x25c>
 80112ae:	4693      	mov	fp, r2
 80112b0:	4692      	mov	sl, r2
 80112b2:	2100      	movs	r1, #0
 80112b4:	2004      	movs	r0, #4
 80112b6:	f100 0614 	add.w	r6, r0, #20
 80112ba:	4296      	cmp	r6, r2
 80112bc:	d929      	bls.n	8011312 <_dtoa_r+0x26a>
 80112be:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 80112c2:	4648      	mov	r0, r9
 80112c4:	9305      	str	r3, [sp, #20]
 80112c6:	f000 fc33 	bl	8011b30 <_Balloc>
 80112ca:	9b05      	ldr	r3, [sp, #20]
 80112cc:	4607      	mov	r7, r0
 80112ce:	2800      	cmp	r0, #0
 80112d0:	d13c      	bne.n	801134c <_dtoa_r+0x2a4>
 80112d2:	4b1c      	ldr	r3, [pc, #112]	@ (8011344 <_dtoa_r+0x29c>)
 80112d4:	4602      	mov	r2, r0
 80112d6:	f240 11af 	movw	r1, #431	@ 0x1af
 80112da:	481b      	ldr	r0, [pc, #108]	@ (8011348 <_dtoa_r+0x2a0>)
 80112dc:	f001 f982 	bl	80125e4 <__assert_func>
 80112e0:	2200      	movs	r2, #0
 80112e2:	e7e0      	b.n	80112a6 <_dtoa_r+0x1fe>
 80112e4:	2200      	movs	r2, #0
 80112e6:	e7d2      	b.n	801128e <_dtoa_r+0x1e6>
 80112e8:	2401      	movs	r4, #1
 80112ea:	2200      	movs	r2, #0
 80112ec:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80112f0:	f04f 3bff 	mov.w	fp, #4294967295
 80112f4:	2100      	movs	r1, #0
 80112f6:	46da      	mov	sl, fp
 80112f8:	2212      	movs	r2, #18
 80112fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80112fc:	e7d9      	b.n	80112b2 <_dtoa_r+0x20a>
 80112fe:	2201      	movs	r2, #1
 8011300:	9208      	str	r2, [sp, #32]
 8011302:	e7f5      	b.n	80112f0 <_dtoa_r+0x248>
 8011304:	f04f 0b01 	mov.w	fp, #1
 8011308:	46da      	mov	sl, fp
 801130a:	465a      	mov	r2, fp
 801130c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8011310:	e7cf      	b.n	80112b2 <_dtoa_r+0x20a>
 8011312:	3101      	adds	r1, #1
 8011314:	0040      	lsls	r0, r0, #1
 8011316:	e7ce      	b.n	80112b6 <_dtoa_r+0x20e>
 8011318:	636f4361 	.word	0x636f4361
 801131c:	3fd287a7 	.word	0x3fd287a7
 8011320:	8b60c8b3 	.word	0x8b60c8b3
 8011324:	3fc68a28 	.word	0x3fc68a28
 8011328:	509f79fb 	.word	0x509f79fb
 801132c:	3fd34413 	.word	0x3fd34413
 8011330:	7ff00000 	.word	0x7ff00000
 8011334:	0801445a 	.word	0x0801445a
 8011338:	08014450 	.word	0x08014450
 801133c:	0801444f 	.word	0x0801444f
 8011340:	080145c0 	.word	0x080145c0
 8011344:	0801445e 	.word	0x0801445e
 8011348:	0801446f 	.word	0x0801446f
 801134c:	f1ba 0f0e 	cmp.w	sl, #14
 8011350:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 8011354:	d86e      	bhi.n	8011434 <_dtoa_r+0x38c>
 8011356:	2c00      	cmp	r4, #0
 8011358:	d06c      	beq.n	8011434 <_dtoa_r+0x38c>
 801135a:	f1b8 0f00 	cmp.w	r8, #0
 801135e:	f340 80b4 	ble.w	80114ca <_dtoa_r+0x422>
 8011362:	4ac9      	ldr	r2, [pc, #804]	@ (8011688 <_dtoa_r+0x5e0>)
 8011364:	f008 010f 	and.w	r1, r8, #15
 8011368:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801136c:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8011370:	ed92 7b00 	vldr	d7, [r2]
 8011374:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011378:	f000 809b 	beq.w	80114b2 <_dtoa_r+0x40a>
 801137c:	4ac3      	ldr	r2, [pc, #780]	@ (801168c <_dtoa_r+0x5e4>)
 801137e:	ed92 6b08 	vldr	d6, [r2, #32]
 8011382:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011386:	ed8d 6b02 	vstr	d6, [sp, #8]
 801138a:	f001 010f 	and.w	r1, r1, #15
 801138e:	2203      	movs	r2, #3
 8011390:	48be      	ldr	r0, [pc, #760]	@ (801168c <_dtoa_r+0x5e4>)
 8011392:	2900      	cmp	r1, #0
 8011394:	f040 808f 	bne.w	80114b6 <_dtoa_r+0x40e>
 8011398:	ed9d 6b02 	vldr	d6, [sp, #8]
 801139c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80113a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80113a4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80113a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80113aa:	2900      	cmp	r1, #0
 80113ac:	f000 80b3 	beq.w	8011516 <_dtoa_r+0x46e>
 80113b0:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80113b4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80113b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113bc:	f140 80ab 	bpl.w	8011516 <_dtoa_r+0x46e>
 80113c0:	f1ba 0f00 	cmp.w	sl, #0
 80113c4:	f000 80a7 	beq.w	8011516 <_dtoa_r+0x46e>
 80113c8:	f1bb 0f00 	cmp.w	fp, #0
 80113cc:	dd30      	ble.n	8011430 <_dtoa_r+0x388>
 80113ce:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80113d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80113d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80113da:	f108 31ff 	add.w	r1, r8, #4294967295
 80113de:	9105      	str	r1, [sp, #20]
 80113e0:	3201      	adds	r2, #1
 80113e2:	465c      	mov	r4, fp
 80113e4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80113e8:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80113ec:	ee07 2a90 	vmov	s15, r2
 80113f0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80113f4:	eea7 5b06 	vfma.f64	d5, d7, d6
 80113f8:	ee15 2a90 	vmov	r2, s11
 80113fc:	ec51 0b15 	vmov	r0, r1, d5
 8011400:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011404:	2c00      	cmp	r4, #0
 8011406:	f040 808a 	bne.w	801151e <_dtoa_r+0x476>
 801140a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801140e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011412:	ec41 0b17 	vmov	d7, r0, r1
 8011416:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801141a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801141e:	f300 826b 	bgt.w	80118f8 <_dtoa_r+0x850>
 8011422:	eeb1 7b47 	vneg.f64	d7, d7
 8011426:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801142a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801142e:	d423      	bmi.n	8011478 <_dtoa_r+0x3d0>
 8011430:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011434:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011436:	2a00      	cmp	r2, #0
 8011438:	f2c0 812a 	blt.w	8011690 <_dtoa_r+0x5e8>
 801143c:	f1b8 0f0e 	cmp.w	r8, #14
 8011440:	f300 8126 	bgt.w	8011690 <_dtoa_r+0x5e8>
 8011444:	4b90      	ldr	r3, [pc, #576]	@ (8011688 <_dtoa_r+0x5e0>)
 8011446:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801144a:	ed93 6b00 	vldr	d6, [r3]
 801144e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011450:	2b00      	cmp	r3, #0
 8011452:	f280 80c8 	bge.w	80115e6 <_dtoa_r+0x53e>
 8011456:	f1ba 0f00 	cmp.w	sl, #0
 801145a:	f300 80c4 	bgt.w	80115e6 <_dtoa_r+0x53e>
 801145e:	d10b      	bne.n	8011478 <_dtoa_r+0x3d0>
 8011460:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011464:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011468:	ed9d 7b02 	vldr	d7, [sp, #8]
 801146c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011474:	f2c0 823d 	blt.w	80118f2 <_dtoa_r+0x84a>
 8011478:	2400      	movs	r4, #0
 801147a:	4625      	mov	r5, r4
 801147c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801147e:	43db      	mvns	r3, r3
 8011480:	9305      	str	r3, [sp, #20]
 8011482:	463e      	mov	r6, r7
 8011484:	f04f 0800 	mov.w	r8, #0
 8011488:	4621      	mov	r1, r4
 801148a:	4648      	mov	r0, r9
 801148c:	f000 fb75 	bl	8011b7a <_Bfree>
 8011490:	2d00      	cmp	r5, #0
 8011492:	f000 80a2 	beq.w	80115da <_dtoa_r+0x532>
 8011496:	f1b8 0f00 	cmp.w	r8, #0
 801149a:	d005      	beq.n	80114a8 <_dtoa_r+0x400>
 801149c:	45a8      	cmp	r8, r5
 801149e:	d003      	beq.n	80114a8 <_dtoa_r+0x400>
 80114a0:	4641      	mov	r1, r8
 80114a2:	4648      	mov	r0, r9
 80114a4:	f000 fb69 	bl	8011b7a <_Bfree>
 80114a8:	4629      	mov	r1, r5
 80114aa:	4648      	mov	r0, r9
 80114ac:	f000 fb65 	bl	8011b7a <_Bfree>
 80114b0:	e093      	b.n	80115da <_dtoa_r+0x532>
 80114b2:	2202      	movs	r2, #2
 80114b4:	e76c      	b.n	8011390 <_dtoa_r+0x2e8>
 80114b6:	07cc      	lsls	r4, r1, #31
 80114b8:	d504      	bpl.n	80114c4 <_dtoa_r+0x41c>
 80114ba:	ed90 6b00 	vldr	d6, [r0]
 80114be:	3201      	adds	r2, #1
 80114c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80114c4:	1049      	asrs	r1, r1, #1
 80114c6:	3008      	adds	r0, #8
 80114c8:	e763      	b.n	8011392 <_dtoa_r+0x2ea>
 80114ca:	d022      	beq.n	8011512 <_dtoa_r+0x46a>
 80114cc:	f1c8 0100 	rsb	r1, r8, #0
 80114d0:	4a6d      	ldr	r2, [pc, #436]	@ (8011688 <_dtoa_r+0x5e0>)
 80114d2:	f001 000f 	and.w	r0, r1, #15
 80114d6:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80114da:	ed92 7b00 	vldr	d7, [r2]
 80114de:	ee28 7b07 	vmul.f64	d7, d8, d7
 80114e2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80114e6:	4869      	ldr	r0, [pc, #420]	@ (801168c <_dtoa_r+0x5e4>)
 80114e8:	1109      	asrs	r1, r1, #4
 80114ea:	2400      	movs	r4, #0
 80114ec:	2202      	movs	r2, #2
 80114ee:	b929      	cbnz	r1, 80114fc <_dtoa_r+0x454>
 80114f0:	2c00      	cmp	r4, #0
 80114f2:	f43f af57 	beq.w	80113a4 <_dtoa_r+0x2fc>
 80114f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80114fa:	e753      	b.n	80113a4 <_dtoa_r+0x2fc>
 80114fc:	07ce      	lsls	r6, r1, #31
 80114fe:	d505      	bpl.n	801150c <_dtoa_r+0x464>
 8011500:	ed90 6b00 	vldr	d6, [r0]
 8011504:	3201      	adds	r2, #1
 8011506:	2401      	movs	r4, #1
 8011508:	ee27 7b06 	vmul.f64	d7, d7, d6
 801150c:	1049      	asrs	r1, r1, #1
 801150e:	3008      	adds	r0, #8
 8011510:	e7ed      	b.n	80114ee <_dtoa_r+0x446>
 8011512:	2202      	movs	r2, #2
 8011514:	e746      	b.n	80113a4 <_dtoa_r+0x2fc>
 8011516:	f8cd 8014 	str.w	r8, [sp, #20]
 801151a:	4654      	mov	r4, sl
 801151c:	e762      	b.n	80113e4 <_dtoa_r+0x33c>
 801151e:	4a5a      	ldr	r2, [pc, #360]	@ (8011688 <_dtoa_r+0x5e0>)
 8011520:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8011524:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011528:	9a08      	ldr	r2, [sp, #32]
 801152a:	ec41 0b17 	vmov	d7, r0, r1
 801152e:	443c      	add	r4, r7
 8011530:	b34a      	cbz	r2, 8011586 <_dtoa_r+0x4de>
 8011532:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8011536:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801153a:	463e      	mov	r6, r7
 801153c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8011540:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011544:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011548:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801154c:	ee14 2a90 	vmov	r2, s9
 8011550:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011554:	3230      	adds	r2, #48	@ 0x30
 8011556:	ee36 6b45 	vsub.f64	d6, d6, d5
 801155a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801155e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011562:	f806 2b01 	strb.w	r2, [r6], #1
 8011566:	d438      	bmi.n	80115da <_dtoa_r+0x532>
 8011568:	ee32 5b46 	vsub.f64	d5, d2, d6
 801156c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8011570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011574:	d46e      	bmi.n	8011654 <_dtoa_r+0x5ac>
 8011576:	42a6      	cmp	r6, r4
 8011578:	f43f af5a 	beq.w	8011430 <_dtoa_r+0x388>
 801157c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8011580:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011584:	e7e0      	b.n	8011548 <_dtoa_r+0x4a0>
 8011586:	4621      	mov	r1, r4
 8011588:	463e      	mov	r6, r7
 801158a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801158e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011592:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011596:	ee14 2a90 	vmov	r2, s9
 801159a:	3230      	adds	r2, #48	@ 0x30
 801159c:	f806 2b01 	strb.w	r2, [r6], #1
 80115a0:	42a6      	cmp	r6, r4
 80115a2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80115a6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80115aa:	d119      	bne.n	80115e0 <_dtoa_r+0x538>
 80115ac:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80115b0:	ee37 4b05 	vadd.f64	d4, d7, d5
 80115b4:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80115b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115bc:	dc4a      	bgt.n	8011654 <_dtoa_r+0x5ac>
 80115be:	ee35 5b47 	vsub.f64	d5, d5, d7
 80115c2:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80115c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115ca:	f57f af31 	bpl.w	8011430 <_dtoa_r+0x388>
 80115ce:	460e      	mov	r6, r1
 80115d0:	3901      	subs	r1, #1
 80115d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80115d6:	2b30      	cmp	r3, #48	@ 0x30
 80115d8:	d0f9      	beq.n	80115ce <_dtoa_r+0x526>
 80115da:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80115de:	e027      	b.n	8011630 <_dtoa_r+0x588>
 80115e0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80115e4:	e7d5      	b.n	8011592 <_dtoa_r+0x4ea>
 80115e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80115ea:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80115ee:	463e      	mov	r6, r7
 80115f0:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80115f4:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80115f8:	ee15 3a10 	vmov	r3, s10
 80115fc:	3330      	adds	r3, #48	@ 0x30
 80115fe:	f806 3b01 	strb.w	r3, [r6], #1
 8011602:	1bf3      	subs	r3, r6, r7
 8011604:	459a      	cmp	sl, r3
 8011606:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801160a:	eea3 7b46 	vfms.f64	d7, d3, d6
 801160e:	d132      	bne.n	8011676 <_dtoa_r+0x5ce>
 8011610:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011614:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801161c:	dc18      	bgt.n	8011650 <_dtoa_r+0x5a8>
 801161e:	eeb4 7b46 	vcmp.f64	d7, d6
 8011622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011626:	d103      	bne.n	8011630 <_dtoa_r+0x588>
 8011628:	ee15 3a10 	vmov	r3, s10
 801162c:	07db      	lsls	r3, r3, #31
 801162e:	d40f      	bmi.n	8011650 <_dtoa_r+0x5a8>
 8011630:	9901      	ldr	r1, [sp, #4]
 8011632:	4648      	mov	r0, r9
 8011634:	f000 faa1 	bl	8011b7a <_Bfree>
 8011638:	2300      	movs	r3, #0
 801163a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801163c:	7033      	strb	r3, [r6, #0]
 801163e:	f108 0301 	add.w	r3, r8, #1
 8011642:	6013      	str	r3, [r2, #0]
 8011644:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011646:	2b00      	cmp	r3, #0
 8011648:	f43f ad65 	beq.w	8011116 <_dtoa_r+0x6e>
 801164c:	601e      	str	r6, [r3, #0]
 801164e:	e562      	b.n	8011116 <_dtoa_r+0x6e>
 8011650:	f8cd 8014 	str.w	r8, [sp, #20]
 8011654:	4633      	mov	r3, r6
 8011656:	461e      	mov	r6, r3
 8011658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801165c:	2a39      	cmp	r2, #57	@ 0x39
 801165e:	d106      	bne.n	801166e <_dtoa_r+0x5c6>
 8011660:	429f      	cmp	r7, r3
 8011662:	d1f8      	bne.n	8011656 <_dtoa_r+0x5ae>
 8011664:	9a05      	ldr	r2, [sp, #20]
 8011666:	3201      	adds	r2, #1
 8011668:	9205      	str	r2, [sp, #20]
 801166a:	2230      	movs	r2, #48	@ 0x30
 801166c:	703a      	strb	r2, [r7, #0]
 801166e:	781a      	ldrb	r2, [r3, #0]
 8011670:	3201      	adds	r2, #1
 8011672:	701a      	strb	r2, [r3, #0]
 8011674:	e7b1      	b.n	80115da <_dtoa_r+0x532>
 8011676:	ee27 7b04 	vmul.f64	d7, d7, d4
 801167a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011682:	d1b5      	bne.n	80115f0 <_dtoa_r+0x548>
 8011684:	e7d4      	b.n	8011630 <_dtoa_r+0x588>
 8011686:	bf00      	nop
 8011688:	080145c0 	.word	0x080145c0
 801168c:	08014598 	.word	0x08014598
 8011690:	9908      	ldr	r1, [sp, #32]
 8011692:	2900      	cmp	r1, #0
 8011694:	f000 80e9 	beq.w	801186a <_dtoa_r+0x7c2>
 8011698:	9907      	ldr	r1, [sp, #28]
 801169a:	2901      	cmp	r1, #1
 801169c:	f300 80cb 	bgt.w	8011836 <_dtoa_r+0x78e>
 80116a0:	2d00      	cmp	r5, #0
 80116a2:	f000 80c4 	beq.w	801182e <_dtoa_r+0x786>
 80116a6:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80116aa:	9e04      	ldr	r6, [sp, #16]
 80116ac:	461c      	mov	r4, r3
 80116ae:	9305      	str	r3, [sp, #20]
 80116b0:	9b04      	ldr	r3, [sp, #16]
 80116b2:	4413      	add	r3, r2
 80116b4:	9304      	str	r3, [sp, #16]
 80116b6:	9b06      	ldr	r3, [sp, #24]
 80116b8:	2101      	movs	r1, #1
 80116ba:	4413      	add	r3, r2
 80116bc:	4648      	mov	r0, r9
 80116be:	9306      	str	r3, [sp, #24]
 80116c0:	f000 faf6 	bl	8011cb0 <__i2b>
 80116c4:	9b05      	ldr	r3, [sp, #20]
 80116c6:	4605      	mov	r5, r0
 80116c8:	b166      	cbz	r6, 80116e4 <_dtoa_r+0x63c>
 80116ca:	9a06      	ldr	r2, [sp, #24]
 80116cc:	2a00      	cmp	r2, #0
 80116ce:	dd09      	ble.n	80116e4 <_dtoa_r+0x63c>
 80116d0:	42b2      	cmp	r2, r6
 80116d2:	9904      	ldr	r1, [sp, #16]
 80116d4:	bfa8      	it	ge
 80116d6:	4632      	movge	r2, r6
 80116d8:	1a89      	subs	r1, r1, r2
 80116da:	9104      	str	r1, [sp, #16]
 80116dc:	9906      	ldr	r1, [sp, #24]
 80116de:	1ab6      	subs	r6, r6, r2
 80116e0:	1a8a      	subs	r2, r1, r2
 80116e2:	9206      	str	r2, [sp, #24]
 80116e4:	b30b      	cbz	r3, 801172a <_dtoa_r+0x682>
 80116e6:	9a08      	ldr	r2, [sp, #32]
 80116e8:	2a00      	cmp	r2, #0
 80116ea:	f000 80c5 	beq.w	8011878 <_dtoa_r+0x7d0>
 80116ee:	2c00      	cmp	r4, #0
 80116f0:	f000 80bf 	beq.w	8011872 <_dtoa_r+0x7ca>
 80116f4:	4629      	mov	r1, r5
 80116f6:	4622      	mov	r2, r4
 80116f8:	4648      	mov	r0, r9
 80116fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80116fc:	f000 fb90 	bl	8011e20 <__pow5mult>
 8011700:	9a01      	ldr	r2, [sp, #4]
 8011702:	4601      	mov	r1, r0
 8011704:	4605      	mov	r5, r0
 8011706:	4648      	mov	r0, r9
 8011708:	f000 fae8 	bl	8011cdc <__multiply>
 801170c:	9901      	ldr	r1, [sp, #4]
 801170e:	9005      	str	r0, [sp, #20]
 8011710:	4648      	mov	r0, r9
 8011712:	f000 fa32 	bl	8011b7a <_Bfree>
 8011716:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011718:	1b1b      	subs	r3, r3, r4
 801171a:	f000 80b0 	beq.w	801187e <_dtoa_r+0x7d6>
 801171e:	9905      	ldr	r1, [sp, #20]
 8011720:	461a      	mov	r2, r3
 8011722:	4648      	mov	r0, r9
 8011724:	f000 fb7c 	bl	8011e20 <__pow5mult>
 8011728:	9001      	str	r0, [sp, #4]
 801172a:	2101      	movs	r1, #1
 801172c:	4648      	mov	r0, r9
 801172e:	f000 fabf 	bl	8011cb0 <__i2b>
 8011732:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011734:	4604      	mov	r4, r0
 8011736:	2b00      	cmp	r3, #0
 8011738:	f000 81d5 	beq.w	8011ae6 <_dtoa_r+0xa3e>
 801173c:	461a      	mov	r2, r3
 801173e:	4601      	mov	r1, r0
 8011740:	4648      	mov	r0, r9
 8011742:	f000 fb6d 	bl	8011e20 <__pow5mult>
 8011746:	9b07      	ldr	r3, [sp, #28]
 8011748:	2b01      	cmp	r3, #1
 801174a:	4604      	mov	r4, r0
 801174c:	f300 80a0 	bgt.w	8011890 <_dtoa_r+0x7e8>
 8011750:	9b02      	ldr	r3, [sp, #8]
 8011752:	2b00      	cmp	r3, #0
 8011754:	f040 8096 	bne.w	8011884 <_dtoa_r+0x7dc>
 8011758:	9b03      	ldr	r3, [sp, #12]
 801175a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801175e:	2a00      	cmp	r2, #0
 8011760:	f040 8092 	bne.w	8011888 <_dtoa_r+0x7e0>
 8011764:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011768:	0d12      	lsrs	r2, r2, #20
 801176a:	0512      	lsls	r2, r2, #20
 801176c:	2a00      	cmp	r2, #0
 801176e:	f000 808d 	beq.w	801188c <_dtoa_r+0x7e4>
 8011772:	9b04      	ldr	r3, [sp, #16]
 8011774:	3301      	adds	r3, #1
 8011776:	9304      	str	r3, [sp, #16]
 8011778:	9b06      	ldr	r3, [sp, #24]
 801177a:	3301      	adds	r3, #1
 801177c:	9306      	str	r3, [sp, #24]
 801177e:	2301      	movs	r3, #1
 8011780:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011782:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011784:	2b00      	cmp	r3, #0
 8011786:	f000 81b4 	beq.w	8011af2 <_dtoa_r+0xa4a>
 801178a:	6922      	ldr	r2, [r4, #16]
 801178c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011790:	6910      	ldr	r0, [r2, #16]
 8011792:	f000 fa41 	bl	8011c18 <__hi0bits>
 8011796:	f1c0 0020 	rsb	r0, r0, #32
 801179a:	9b06      	ldr	r3, [sp, #24]
 801179c:	4418      	add	r0, r3
 801179e:	f010 001f 	ands.w	r0, r0, #31
 80117a2:	f000 8081 	beq.w	80118a8 <_dtoa_r+0x800>
 80117a6:	f1c0 0220 	rsb	r2, r0, #32
 80117aa:	2a04      	cmp	r2, #4
 80117ac:	dd73      	ble.n	8011896 <_dtoa_r+0x7ee>
 80117ae:	9b04      	ldr	r3, [sp, #16]
 80117b0:	f1c0 001c 	rsb	r0, r0, #28
 80117b4:	4403      	add	r3, r0
 80117b6:	9304      	str	r3, [sp, #16]
 80117b8:	9b06      	ldr	r3, [sp, #24]
 80117ba:	4406      	add	r6, r0
 80117bc:	4403      	add	r3, r0
 80117be:	9306      	str	r3, [sp, #24]
 80117c0:	9b04      	ldr	r3, [sp, #16]
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	dd05      	ble.n	80117d2 <_dtoa_r+0x72a>
 80117c6:	9901      	ldr	r1, [sp, #4]
 80117c8:	461a      	mov	r2, r3
 80117ca:	4648      	mov	r0, r9
 80117cc:	f000 fb68 	bl	8011ea0 <__lshift>
 80117d0:	9001      	str	r0, [sp, #4]
 80117d2:	9b06      	ldr	r3, [sp, #24]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	dd05      	ble.n	80117e4 <_dtoa_r+0x73c>
 80117d8:	4621      	mov	r1, r4
 80117da:	461a      	mov	r2, r3
 80117dc:	4648      	mov	r0, r9
 80117de:	f000 fb5f 	bl	8011ea0 <__lshift>
 80117e2:	4604      	mov	r4, r0
 80117e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d060      	beq.n	80118ac <_dtoa_r+0x804>
 80117ea:	9801      	ldr	r0, [sp, #4]
 80117ec:	4621      	mov	r1, r4
 80117ee:	f000 fbc3 	bl	8011f78 <__mcmp>
 80117f2:	2800      	cmp	r0, #0
 80117f4:	da5a      	bge.n	80118ac <_dtoa_r+0x804>
 80117f6:	f108 33ff 	add.w	r3, r8, #4294967295
 80117fa:	9305      	str	r3, [sp, #20]
 80117fc:	9901      	ldr	r1, [sp, #4]
 80117fe:	2300      	movs	r3, #0
 8011800:	220a      	movs	r2, #10
 8011802:	4648      	mov	r0, r9
 8011804:	f000 f9c2 	bl	8011b8c <__multadd>
 8011808:	9b08      	ldr	r3, [sp, #32]
 801180a:	9001      	str	r0, [sp, #4]
 801180c:	2b00      	cmp	r3, #0
 801180e:	f000 8172 	beq.w	8011af6 <_dtoa_r+0xa4e>
 8011812:	4629      	mov	r1, r5
 8011814:	2300      	movs	r3, #0
 8011816:	220a      	movs	r2, #10
 8011818:	4648      	mov	r0, r9
 801181a:	f000 f9b7 	bl	8011b8c <__multadd>
 801181e:	f1bb 0f00 	cmp.w	fp, #0
 8011822:	4605      	mov	r5, r0
 8011824:	dc6e      	bgt.n	8011904 <_dtoa_r+0x85c>
 8011826:	9b07      	ldr	r3, [sp, #28]
 8011828:	2b02      	cmp	r3, #2
 801182a:	dc48      	bgt.n	80118be <_dtoa_r+0x816>
 801182c:	e06a      	b.n	8011904 <_dtoa_r+0x85c>
 801182e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011830:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011834:	e739      	b.n	80116aa <_dtoa_r+0x602>
 8011836:	f10a 34ff 	add.w	r4, sl, #4294967295
 801183a:	42a3      	cmp	r3, r4
 801183c:	db07      	blt.n	801184e <_dtoa_r+0x7a6>
 801183e:	f1ba 0f00 	cmp.w	sl, #0
 8011842:	eba3 0404 	sub.w	r4, r3, r4
 8011846:	db0b      	blt.n	8011860 <_dtoa_r+0x7b8>
 8011848:	9e04      	ldr	r6, [sp, #16]
 801184a:	4652      	mov	r2, sl
 801184c:	e72f      	b.n	80116ae <_dtoa_r+0x606>
 801184e:	1ae2      	subs	r2, r4, r3
 8011850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011852:	9e04      	ldr	r6, [sp, #16]
 8011854:	4413      	add	r3, r2
 8011856:	930a      	str	r3, [sp, #40]	@ 0x28
 8011858:	4652      	mov	r2, sl
 801185a:	4623      	mov	r3, r4
 801185c:	2400      	movs	r4, #0
 801185e:	e726      	b.n	80116ae <_dtoa_r+0x606>
 8011860:	9a04      	ldr	r2, [sp, #16]
 8011862:	eba2 060a 	sub.w	r6, r2, sl
 8011866:	2200      	movs	r2, #0
 8011868:	e721      	b.n	80116ae <_dtoa_r+0x606>
 801186a:	9e04      	ldr	r6, [sp, #16]
 801186c:	9d08      	ldr	r5, [sp, #32]
 801186e:	461c      	mov	r4, r3
 8011870:	e72a      	b.n	80116c8 <_dtoa_r+0x620>
 8011872:	9a01      	ldr	r2, [sp, #4]
 8011874:	9205      	str	r2, [sp, #20]
 8011876:	e752      	b.n	801171e <_dtoa_r+0x676>
 8011878:	9901      	ldr	r1, [sp, #4]
 801187a:	461a      	mov	r2, r3
 801187c:	e751      	b.n	8011722 <_dtoa_r+0x67a>
 801187e:	9b05      	ldr	r3, [sp, #20]
 8011880:	9301      	str	r3, [sp, #4]
 8011882:	e752      	b.n	801172a <_dtoa_r+0x682>
 8011884:	2300      	movs	r3, #0
 8011886:	e77b      	b.n	8011780 <_dtoa_r+0x6d8>
 8011888:	9b02      	ldr	r3, [sp, #8]
 801188a:	e779      	b.n	8011780 <_dtoa_r+0x6d8>
 801188c:	920b      	str	r2, [sp, #44]	@ 0x2c
 801188e:	e778      	b.n	8011782 <_dtoa_r+0x6da>
 8011890:	2300      	movs	r3, #0
 8011892:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011894:	e779      	b.n	801178a <_dtoa_r+0x6e2>
 8011896:	d093      	beq.n	80117c0 <_dtoa_r+0x718>
 8011898:	9b04      	ldr	r3, [sp, #16]
 801189a:	321c      	adds	r2, #28
 801189c:	4413      	add	r3, r2
 801189e:	9304      	str	r3, [sp, #16]
 80118a0:	9b06      	ldr	r3, [sp, #24]
 80118a2:	4416      	add	r6, r2
 80118a4:	4413      	add	r3, r2
 80118a6:	e78a      	b.n	80117be <_dtoa_r+0x716>
 80118a8:	4602      	mov	r2, r0
 80118aa:	e7f5      	b.n	8011898 <_dtoa_r+0x7f0>
 80118ac:	f1ba 0f00 	cmp.w	sl, #0
 80118b0:	f8cd 8014 	str.w	r8, [sp, #20]
 80118b4:	46d3      	mov	fp, sl
 80118b6:	dc21      	bgt.n	80118fc <_dtoa_r+0x854>
 80118b8:	9b07      	ldr	r3, [sp, #28]
 80118ba:	2b02      	cmp	r3, #2
 80118bc:	dd1e      	ble.n	80118fc <_dtoa_r+0x854>
 80118be:	f1bb 0f00 	cmp.w	fp, #0
 80118c2:	f47f addb 	bne.w	801147c <_dtoa_r+0x3d4>
 80118c6:	4621      	mov	r1, r4
 80118c8:	465b      	mov	r3, fp
 80118ca:	2205      	movs	r2, #5
 80118cc:	4648      	mov	r0, r9
 80118ce:	f000 f95d 	bl	8011b8c <__multadd>
 80118d2:	4601      	mov	r1, r0
 80118d4:	4604      	mov	r4, r0
 80118d6:	9801      	ldr	r0, [sp, #4]
 80118d8:	f000 fb4e 	bl	8011f78 <__mcmp>
 80118dc:	2800      	cmp	r0, #0
 80118de:	f77f adcd 	ble.w	801147c <_dtoa_r+0x3d4>
 80118e2:	463e      	mov	r6, r7
 80118e4:	2331      	movs	r3, #49	@ 0x31
 80118e6:	f806 3b01 	strb.w	r3, [r6], #1
 80118ea:	9b05      	ldr	r3, [sp, #20]
 80118ec:	3301      	adds	r3, #1
 80118ee:	9305      	str	r3, [sp, #20]
 80118f0:	e5c8      	b.n	8011484 <_dtoa_r+0x3dc>
 80118f2:	f8cd 8014 	str.w	r8, [sp, #20]
 80118f6:	4654      	mov	r4, sl
 80118f8:	4625      	mov	r5, r4
 80118fa:	e7f2      	b.n	80118e2 <_dtoa_r+0x83a>
 80118fc:	9b08      	ldr	r3, [sp, #32]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	f000 80fd 	beq.w	8011afe <_dtoa_r+0xa56>
 8011904:	2e00      	cmp	r6, #0
 8011906:	dd05      	ble.n	8011914 <_dtoa_r+0x86c>
 8011908:	4629      	mov	r1, r5
 801190a:	4632      	mov	r2, r6
 801190c:	4648      	mov	r0, r9
 801190e:	f000 fac7 	bl	8011ea0 <__lshift>
 8011912:	4605      	mov	r5, r0
 8011914:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011916:	2b00      	cmp	r3, #0
 8011918:	d057      	beq.n	80119ca <_dtoa_r+0x922>
 801191a:	6869      	ldr	r1, [r5, #4]
 801191c:	4648      	mov	r0, r9
 801191e:	f000 f907 	bl	8011b30 <_Balloc>
 8011922:	4606      	mov	r6, r0
 8011924:	b920      	cbnz	r0, 8011930 <_dtoa_r+0x888>
 8011926:	4b80      	ldr	r3, [pc, #512]	@ (8011b28 <_dtoa_r+0xa80>)
 8011928:	4602      	mov	r2, r0
 801192a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801192e:	e4d4      	b.n	80112da <_dtoa_r+0x232>
 8011930:	692a      	ldr	r2, [r5, #16]
 8011932:	3202      	adds	r2, #2
 8011934:	0092      	lsls	r2, r2, #2
 8011936:	f105 010c 	add.w	r1, r5, #12
 801193a:	300c      	adds	r0, #12
 801193c:	f7fd fc68 	bl	800f210 <memcpy>
 8011940:	2201      	movs	r2, #1
 8011942:	4631      	mov	r1, r6
 8011944:	4648      	mov	r0, r9
 8011946:	f000 faab 	bl	8011ea0 <__lshift>
 801194a:	1c7b      	adds	r3, r7, #1
 801194c:	9304      	str	r3, [sp, #16]
 801194e:	eb07 030b 	add.w	r3, r7, fp
 8011952:	9309      	str	r3, [sp, #36]	@ 0x24
 8011954:	9b02      	ldr	r3, [sp, #8]
 8011956:	f003 0301 	and.w	r3, r3, #1
 801195a:	46a8      	mov	r8, r5
 801195c:	9308      	str	r3, [sp, #32]
 801195e:	4605      	mov	r5, r0
 8011960:	9b04      	ldr	r3, [sp, #16]
 8011962:	9801      	ldr	r0, [sp, #4]
 8011964:	4621      	mov	r1, r4
 8011966:	f103 3bff 	add.w	fp, r3, #4294967295
 801196a:	f7ff fb15 	bl	8010f98 <quorem>
 801196e:	4641      	mov	r1, r8
 8011970:	9002      	str	r0, [sp, #8]
 8011972:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011976:	9801      	ldr	r0, [sp, #4]
 8011978:	f000 fafe 	bl	8011f78 <__mcmp>
 801197c:	462a      	mov	r2, r5
 801197e:	9006      	str	r0, [sp, #24]
 8011980:	4621      	mov	r1, r4
 8011982:	4648      	mov	r0, r9
 8011984:	f000 fb14 	bl	8011fb0 <__mdiff>
 8011988:	68c2      	ldr	r2, [r0, #12]
 801198a:	4606      	mov	r6, r0
 801198c:	b9fa      	cbnz	r2, 80119ce <_dtoa_r+0x926>
 801198e:	4601      	mov	r1, r0
 8011990:	9801      	ldr	r0, [sp, #4]
 8011992:	f000 faf1 	bl	8011f78 <__mcmp>
 8011996:	4602      	mov	r2, r0
 8011998:	4631      	mov	r1, r6
 801199a:	4648      	mov	r0, r9
 801199c:	920a      	str	r2, [sp, #40]	@ 0x28
 801199e:	f000 f8ec 	bl	8011b7a <_Bfree>
 80119a2:	9b07      	ldr	r3, [sp, #28]
 80119a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80119a6:	9e04      	ldr	r6, [sp, #16]
 80119a8:	ea42 0103 	orr.w	r1, r2, r3
 80119ac:	9b08      	ldr	r3, [sp, #32]
 80119ae:	4319      	orrs	r1, r3
 80119b0:	d10f      	bne.n	80119d2 <_dtoa_r+0x92a>
 80119b2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80119b6:	d028      	beq.n	8011a0a <_dtoa_r+0x962>
 80119b8:	9b06      	ldr	r3, [sp, #24]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	dd02      	ble.n	80119c4 <_dtoa_r+0x91c>
 80119be:	9b02      	ldr	r3, [sp, #8]
 80119c0:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80119c4:	f88b a000 	strb.w	sl, [fp]
 80119c8:	e55e      	b.n	8011488 <_dtoa_r+0x3e0>
 80119ca:	4628      	mov	r0, r5
 80119cc:	e7bd      	b.n	801194a <_dtoa_r+0x8a2>
 80119ce:	2201      	movs	r2, #1
 80119d0:	e7e2      	b.n	8011998 <_dtoa_r+0x8f0>
 80119d2:	9b06      	ldr	r3, [sp, #24]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	db04      	blt.n	80119e2 <_dtoa_r+0x93a>
 80119d8:	9907      	ldr	r1, [sp, #28]
 80119da:	430b      	orrs	r3, r1
 80119dc:	9908      	ldr	r1, [sp, #32]
 80119de:	430b      	orrs	r3, r1
 80119e0:	d120      	bne.n	8011a24 <_dtoa_r+0x97c>
 80119e2:	2a00      	cmp	r2, #0
 80119e4:	ddee      	ble.n	80119c4 <_dtoa_r+0x91c>
 80119e6:	9901      	ldr	r1, [sp, #4]
 80119e8:	2201      	movs	r2, #1
 80119ea:	4648      	mov	r0, r9
 80119ec:	f000 fa58 	bl	8011ea0 <__lshift>
 80119f0:	4621      	mov	r1, r4
 80119f2:	9001      	str	r0, [sp, #4]
 80119f4:	f000 fac0 	bl	8011f78 <__mcmp>
 80119f8:	2800      	cmp	r0, #0
 80119fa:	dc03      	bgt.n	8011a04 <_dtoa_r+0x95c>
 80119fc:	d1e2      	bne.n	80119c4 <_dtoa_r+0x91c>
 80119fe:	f01a 0f01 	tst.w	sl, #1
 8011a02:	d0df      	beq.n	80119c4 <_dtoa_r+0x91c>
 8011a04:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011a08:	d1d9      	bne.n	80119be <_dtoa_r+0x916>
 8011a0a:	2339      	movs	r3, #57	@ 0x39
 8011a0c:	f88b 3000 	strb.w	r3, [fp]
 8011a10:	4633      	mov	r3, r6
 8011a12:	461e      	mov	r6, r3
 8011a14:	3b01      	subs	r3, #1
 8011a16:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011a1a:	2a39      	cmp	r2, #57	@ 0x39
 8011a1c:	d052      	beq.n	8011ac4 <_dtoa_r+0xa1c>
 8011a1e:	3201      	adds	r2, #1
 8011a20:	701a      	strb	r2, [r3, #0]
 8011a22:	e531      	b.n	8011488 <_dtoa_r+0x3e0>
 8011a24:	2a00      	cmp	r2, #0
 8011a26:	dd07      	ble.n	8011a38 <_dtoa_r+0x990>
 8011a28:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011a2c:	d0ed      	beq.n	8011a0a <_dtoa_r+0x962>
 8011a2e:	f10a 0301 	add.w	r3, sl, #1
 8011a32:	f88b 3000 	strb.w	r3, [fp]
 8011a36:	e527      	b.n	8011488 <_dtoa_r+0x3e0>
 8011a38:	9b04      	ldr	r3, [sp, #16]
 8011a3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011a3c:	f803 ac01 	strb.w	sl, [r3, #-1]
 8011a40:	4293      	cmp	r3, r2
 8011a42:	d029      	beq.n	8011a98 <_dtoa_r+0x9f0>
 8011a44:	9901      	ldr	r1, [sp, #4]
 8011a46:	2300      	movs	r3, #0
 8011a48:	220a      	movs	r2, #10
 8011a4a:	4648      	mov	r0, r9
 8011a4c:	f000 f89e 	bl	8011b8c <__multadd>
 8011a50:	45a8      	cmp	r8, r5
 8011a52:	9001      	str	r0, [sp, #4]
 8011a54:	f04f 0300 	mov.w	r3, #0
 8011a58:	f04f 020a 	mov.w	r2, #10
 8011a5c:	4641      	mov	r1, r8
 8011a5e:	4648      	mov	r0, r9
 8011a60:	d107      	bne.n	8011a72 <_dtoa_r+0x9ca>
 8011a62:	f000 f893 	bl	8011b8c <__multadd>
 8011a66:	4680      	mov	r8, r0
 8011a68:	4605      	mov	r5, r0
 8011a6a:	9b04      	ldr	r3, [sp, #16]
 8011a6c:	3301      	adds	r3, #1
 8011a6e:	9304      	str	r3, [sp, #16]
 8011a70:	e776      	b.n	8011960 <_dtoa_r+0x8b8>
 8011a72:	f000 f88b 	bl	8011b8c <__multadd>
 8011a76:	4629      	mov	r1, r5
 8011a78:	4680      	mov	r8, r0
 8011a7a:	2300      	movs	r3, #0
 8011a7c:	220a      	movs	r2, #10
 8011a7e:	4648      	mov	r0, r9
 8011a80:	f000 f884 	bl	8011b8c <__multadd>
 8011a84:	4605      	mov	r5, r0
 8011a86:	e7f0      	b.n	8011a6a <_dtoa_r+0x9c2>
 8011a88:	f1bb 0f00 	cmp.w	fp, #0
 8011a8c:	bfcc      	ite	gt
 8011a8e:	465e      	movgt	r6, fp
 8011a90:	2601      	movle	r6, #1
 8011a92:	443e      	add	r6, r7
 8011a94:	f04f 0800 	mov.w	r8, #0
 8011a98:	9901      	ldr	r1, [sp, #4]
 8011a9a:	2201      	movs	r2, #1
 8011a9c:	4648      	mov	r0, r9
 8011a9e:	f000 f9ff 	bl	8011ea0 <__lshift>
 8011aa2:	4621      	mov	r1, r4
 8011aa4:	9001      	str	r0, [sp, #4]
 8011aa6:	f000 fa67 	bl	8011f78 <__mcmp>
 8011aaa:	2800      	cmp	r0, #0
 8011aac:	dcb0      	bgt.n	8011a10 <_dtoa_r+0x968>
 8011aae:	d102      	bne.n	8011ab6 <_dtoa_r+0xa0e>
 8011ab0:	f01a 0f01 	tst.w	sl, #1
 8011ab4:	d1ac      	bne.n	8011a10 <_dtoa_r+0x968>
 8011ab6:	4633      	mov	r3, r6
 8011ab8:	461e      	mov	r6, r3
 8011aba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011abe:	2a30      	cmp	r2, #48	@ 0x30
 8011ac0:	d0fa      	beq.n	8011ab8 <_dtoa_r+0xa10>
 8011ac2:	e4e1      	b.n	8011488 <_dtoa_r+0x3e0>
 8011ac4:	429f      	cmp	r7, r3
 8011ac6:	d1a4      	bne.n	8011a12 <_dtoa_r+0x96a>
 8011ac8:	9b05      	ldr	r3, [sp, #20]
 8011aca:	3301      	adds	r3, #1
 8011acc:	9305      	str	r3, [sp, #20]
 8011ace:	2331      	movs	r3, #49	@ 0x31
 8011ad0:	703b      	strb	r3, [r7, #0]
 8011ad2:	e4d9      	b.n	8011488 <_dtoa_r+0x3e0>
 8011ad4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011ad6:	4f15      	ldr	r7, [pc, #84]	@ (8011b2c <_dtoa_r+0xa84>)
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	f43f ab1c 	beq.w	8011116 <_dtoa_r+0x6e>
 8011ade:	f107 0308 	add.w	r3, r7, #8
 8011ae2:	f7ff bb16 	b.w	8011112 <_dtoa_r+0x6a>
 8011ae6:	9b07      	ldr	r3, [sp, #28]
 8011ae8:	2b01      	cmp	r3, #1
 8011aea:	f77f ae31 	ble.w	8011750 <_dtoa_r+0x6a8>
 8011aee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011af0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011af2:	2001      	movs	r0, #1
 8011af4:	e651      	b.n	801179a <_dtoa_r+0x6f2>
 8011af6:	f1bb 0f00 	cmp.w	fp, #0
 8011afa:	f77f aedd 	ble.w	80118b8 <_dtoa_r+0x810>
 8011afe:	463e      	mov	r6, r7
 8011b00:	9801      	ldr	r0, [sp, #4]
 8011b02:	4621      	mov	r1, r4
 8011b04:	f7ff fa48 	bl	8010f98 <quorem>
 8011b08:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011b0c:	f806 ab01 	strb.w	sl, [r6], #1
 8011b10:	1bf2      	subs	r2, r6, r7
 8011b12:	4593      	cmp	fp, r2
 8011b14:	ddb8      	ble.n	8011a88 <_dtoa_r+0x9e0>
 8011b16:	9901      	ldr	r1, [sp, #4]
 8011b18:	2300      	movs	r3, #0
 8011b1a:	220a      	movs	r2, #10
 8011b1c:	4648      	mov	r0, r9
 8011b1e:	f000 f835 	bl	8011b8c <__multadd>
 8011b22:	9001      	str	r0, [sp, #4]
 8011b24:	e7ec      	b.n	8011b00 <_dtoa_r+0xa58>
 8011b26:	bf00      	nop
 8011b28:	0801445e 	.word	0x0801445e
 8011b2c:	08014451 	.word	0x08014451

08011b30 <_Balloc>:
 8011b30:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8011b32:	b570      	push	{r4, r5, r6, lr}
 8011b34:	4605      	mov	r5, r0
 8011b36:	460c      	mov	r4, r1
 8011b38:	b17b      	cbz	r3, 8011b5a <_Balloc+0x2a>
 8011b3a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8011b3c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8011b40:	b9a0      	cbnz	r0, 8011b6c <_Balloc+0x3c>
 8011b42:	2101      	movs	r1, #1
 8011b44:	fa01 f604 	lsl.w	r6, r1, r4
 8011b48:	1d72      	adds	r2, r6, #5
 8011b4a:	0092      	lsls	r2, r2, #2
 8011b4c:	4628      	mov	r0, r5
 8011b4e:	f000 fd67 	bl	8012620 <_calloc_r>
 8011b52:	b148      	cbz	r0, 8011b68 <_Balloc+0x38>
 8011b54:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8011b58:	e00b      	b.n	8011b72 <_Balloc+0x42>
 8011b5a:	2221      	movs	r2, #33	@ 0x21
 8011b5c:	2104      	movs	r1, #4
 8011b5e:	f000 fd5f 	bl	8012620 <_calloc_r>
 8011b62:	6468      	str	r0, [r5, #68]	@ 0x44
 8011b64:	2800      	cmp	r0, #0
 8011b66:	d1e8      	bne.n	8011b3a <_Balloc+0xa>
 8011b68:	2000      	movs	r0, #0
 8011b6a:	bd70      	pop	{r4, r5, r6, pc}
 8011b6c:	6802      	ldr	r2, [r0, #0]
 8011b6e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8011b72:	2300      	movs	r3, #0
 8011b74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011b78:	e7f7      	b.n	8011b6a <_Balloc+0x3a>

08011b7a <_Bfree>:
 8011b7a:	b131      	cbz	r1, 8011b8a <_Bfree+0x10>
 8011b7c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8011b7e:	684a      	ldr	r2, [r1, #4]
 8011b80:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011b84:	6008      	str	r0, [r1, #0]
 8011b86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8011b8a:	4770      	bx	lr

08011b8c <__multadd>:
 8011b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b90:	690d      	ldr	r5, [r1, #16]
 8011b92:	4607      	mov	r7, r0
 8011b94:	460c      	mov	r4, r1
 8011b96:	461e      	mov	r6, r3
 8011b98:	f101 0c14 	add.w	ip, r1, #20
 8011b9c:	2000      	movs	r0, #0
 8011b9e:	f8dc 3000 	ldr.w	r3, [ip]
 8011ba2:	b299      	uxth	r1, r3
 8011ba4:	fb02 6101 	mla	r1, r2, r1, r6
 8011ba8:	0c1e      	lsrs	r6, r3, #16
 8011baa:	0c0b      	lsrs	r3, r1, #16
 8011bac:	fb02 3306 	mla	r3, r2, r6, r3
 8011bb0:	b289      	uxth	r1, r1
 8011bb2:	3001      	adds	r0, #1
 8011bb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011bb8:	4285      	cmp	r5, r0
 8011bba:	f84c 1b04 	str.w	r1, [ip], #4
 8011bbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011bc2:	dcec      	bgt.n	8011b9e <__multadd+0x12>
 8011bc4:	b30e      	cbz	r6, 8011c0a <__multadd+0x7e>
 8011bc6:	68a3      	ldr	r3, [r4, #8]
 8011bc8:	42ab      	cmp	r3, r5
 8011bca:	dc19      	bgt.n	8011c00 <__multadd+0x74>
 8011bcc:	6861      	ldr	r1, [r4, #4]
 8011bce:	4638      	mov	r0, r7
 8011bd0:	3101      	adds	r1, #1
 8011bd2:	f7ff ffad 	bl	8011b30 <_Balloc>
 8011bd6:	4680      	mov	r8, r0
 8011bd8:	b928      	cbnz	r0, 8011be6 <__multadd+0x5a>
 8011bda:	4602      	mov	r2, r0
 8011bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8011c10 <__multadd+0x84>)
 8011bde:	480d      	ldr	r0, [pc, #52]	@ (8011c14 <__multadd+0x88>)
 8011be0:	21ba      	movs	r1, #186	@ 0xba
 8011be2:	f000 fcff 	bl	80125e4 <__assert_func>
 8011be6:	6922      	ldr	r2, [r4, #16]
 8011be8:	3202      	adds	r2, #2
 8011bea:	f104 010c 	add.w	r1, r4, #12
 8011bee:	0092      	lsls	r2, r2, #2
 8011bf0:	300c      	adds	r0, #12
 8011bf2:	f7fd fb0d 	bl	800f210 <memcpy>
 8011bf6:	4621      	mov	r1, r4
 8011bf8:	4638      	mov	r0, r7
 8011bfa:	f7ff ffbe 	bl	8011b7a <_Bfree>
 8011bfe:	4644      	mov	r4, r8
 8011c00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011c04:	3501      	adds	r5, #1
 8011c06:	615e      	str	r6, [r3, #20]
 8011c08:	6125      	str	r5, [r4, #16]
 8011c0a:	4620      	mov	r0, r4
 8011c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c10:	0801445e 	.word	0x0801445e
 8011c14:	080144c7 	.word	0x080144c7

08011c18 <__hi0bits>:
 8011c18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011c1c:	4603      	mov	r3, r0
 8011c1e:	bf36      	itet	cc
 8011c20:	0403      	lslcc	r3, r0, #16
 8011c22:	2000      	movcs	r0, #0
 8011c24:	2010      	movcc	r0, #16
 8011c26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011c2a:	bf3c      	itt	cc
 8011c2c:	021b      	lslcc	r3, r3, #8
 8011c2e:	3008      	addcc	r0, #8
 8011c30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011c34:	bf3c      	itt	cc
 8011c36:	011b      	lslcc	r3, r3, #4
 8011c38:	3004      	addcc	r0, #4
 8011c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011c3e:	bf3c      	itt	cc
 8011c40:	009b      	lslcc	r3, r3, #2
 8011c42:	3002      	addcc	r0, #2
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	db05      	blt.n	8011c54 <__hi0bits+0x3c>
 8011c48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011c4c:	f100 0001 	add.w	r0, r0, #1
 8011c50:	bf08      	it	eq
 8011c52:	2020      	moveq	r0, #32
 8011c54:	4770      	bx	lr

08011c56 <__lo0bits>:
 8011c56:	6803      	ldr	r3, [r0, #0]
 8011c58:	4602      	mov	r2, r0
 8011c5a:	f013 0007 	ands.w	r0, r3, #7
 8011c5e:	d00b      	beq.n	8011c78 <__lo0bits+0x22>
 8011c60:	07d9      	lsls	r1, r3, #31
 8011c62:	d421      	bmi.n	8011ca8 <__lo0bits+0x52>
 8011c64:	0798      	lsls	r0, r3, #30
 8011c66:	bf49      	itett	mi
 8011c68:	085b      	lsrmi	r3, r3, #1
 8011c6a:	089b      	lsrpl	r3, r3, #2
 8011c6c:	2001      	movmi	r0, #1
 8011c6e:	6013      	strmi	r3, [r2, #0]
 8011c70:	bf5c      	itt	pl
 8011c72:	6013      	strpl	r3, [r2, #0]
 8011c74:	2002      	movpl	r0, #2
 8011c76:	4770      	bx	lr
 8011c78:	b299      	uxth	r1, r3
 8011c7a:	b909      	cbnz	r1, 8011c80 <__lo0bits+0x2a>
 8011c7c:	0c1b      	lsrs	r3, r3, #16
 8011c7e:	2010      	movs	r0, #16
 8011c80:	b2d9      	uxtb	r1, r3
 8011c82:	b909      	cbnz	r1, 8011c88 <__lo0bits+0x32>
 8011c84:	3008      	adds	r0, #8
 8011c86:	0a1b      	lsrs	r3, r3, #8
 8011c88:	0719      	lsls	r1, r3, #28
 8011c8a:	bf04      	itt	eq
 8011c8c:	091b      	lsreq	r3, r3, #4
 8011c8e:	3004      	addeq	r0, #4
 8011c90:	0799      	lsls	r1, r3, #30
 8011c92:	bf04      	itt	eq
 8011c94:	089b      	lsreq	r3, r3, #2
 8011c96:	3002      	addeq	r0, #2
 8011c98:	07d9      	lsls	r1, r3, #31
 8011c9a:	d403      	bmi.n	8011ca4 <__lo0bits+0x4e>
 8011c9c:	085b      	lsrs	r3, r3, #1
 8011c9e:	f100 0001 	add.w	r0, r0, #1
 8011ca2:	d003      	beq.n	8011cac <__lo0bits+0x56>
 8011ca4:	6013      	str	r3, [r2, #0]
 8011ca6:	4770      	bx	lr
 8011ca8:	2000      	movs	r0, #0
 8011caa:	4770      	bx	lr
 8011cac:	2020      	movs	r0, #32
 8011cae:	4770      	bx	lr

08011cb0 <__i2b>:
 8011cb0:	b510      	push	{r4, lr}
 8011cb2:	460c      	mov	r4, r1
 8011cb4:	2101      	movs	r1, #1
 8011cb6:	f7ff ff3b 	bl	8011b30 <_Balloc>
 8011cba:	4602      	mov	r2, r0
 8011cbc:	b928      	cbnz	r0, 8011cca <__i2b+0x1a>
 8011cbe:	4b05      	ldr	r3, [pc, #20]	@ (8011cd4 <__i2b+0x24>)
 8011cc0:	4805      	ldr	r0, [pc, #20]	@ (8011cd8 <__i2b+0x28>)
 8011cc2:	f240 1145 	movw	r1, #325	@ 0x145
 8011cc6:	f000 fc8d 	bl	80125e4 <__assert_func>
 8011cca:	2301      	movs	r3, #1
 8011ccc:	6144      	str	r4, [r0, #20]
 8011cce:	6103      	str	r3, [r0, #16]
 8011cd0:	bd10      	pop	{r4, pc}
 8011cd2:	bf00      	nop
 8011cd4:	0801445e 	.word	0x0801445e
 8011cd8:	080144c7 	.word	0x080144c7

08011cdc <__multiply>:
 8011cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ce0:	4617      	mov	r7, r2
 8011ce2:	690a      	ldr	r2, [r1, #16]
 8011ce4:	693b      	ldr	r3, [r7, #16]
 8011ce6:	429a      	cmp	r2, r3
 8011ce8:	bfa8      	it	ge
 8011cea:	463b      	movge	r3, r7
 8011cec:	4689      	mov	r9, r1
 8011cee:	bfa4      	itt	ge
 8011cf0:	460f      	movge	r7, r1
 8011cf2:	4699      	movge	r9, r3
 8011cf4:	693d      	ldr	r5, [r7, #16]
 8011cf6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	6879      	ldr	r1, [r7, #4]
 8011cfe:	eb05 060a 	add.w	r6, r5, sl
 8011d02:	42b3      	cmp	r3, r6
 8011d04:	b085      	sub	sp, #20
 8011d06:	bfb8      	it	lt
 8011d08:	3101      	addlt	r1, #1
 8011d0a:	f7ff ff11 	bl	8011b30 <_Balloc>
 8011d0e:	b930      	cbnz	r0, 8011d1e <__multiply+0x42>
 8011d10:	4602      	mov	r2, r0
 8011d12:	4b41      	ldr	r3, [pc, #260]	@ (8011e18 <__multiply+0x13c>)
 8011d14:	4841      	ldr	r0, [pc, #260]	@ (8011e1c <__multiply+0x140>)
 8011d16:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011d1a:	f000 fc63 	bl	80125e4 <__assert_func>
 8011d1e:	f100 0414 	add.w	r4, r0, #20
 8011d22:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011d26:	4623      	mov	r3, r4
 8011d28:	2200      	movs	r2, #0
 8011d2a:	4573      	cmp	r3, lr
 8011d2c:	d320      	bcc.n	8011d70 <__multiply+0x94>
 8011d2e:	f107 0814 	add.w	r8, r7, #20
 8011d32:	f109 0114 	add.w	r1, r9, #20
 8011d36:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011d3a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011d3e:	9302      	str	r3, [sp, #8]
 8011d40:	1beb      	subs	r3, r5, r7
 8011d42:	3b15      	subs	r3, #21
 8011d44:	f023 0303 	bic.w	r3, r3, #3
 8011d48:	3304      	adds	r3, #4
 8011d4a:	3715      	adds	r7, #21
 8011d4c:	42bd      	cmp	r5, r7
 8011d4e:	bf38      	it	cc
 8011d50:	2304      	movcc	r3, #4
 8011d52:	9301      	str	r3, [sp, #4]
 8011d54:	9b02      	ldr	r3, [sp, #8]
 8011d56:	9103      	str	r1, [sp, #12]
 8011d58:	428b      	cmp	r3, r1
 8011d5a:	d80c      	bhi.n	8011d76 <__multiply+0x9a>
 8011d5c:	2e00      	cmp	r6, #0
 8011d5e:	dd03      	ble.n	8011d68 <__multiply+0x8c>
 8011d60:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d055      	beq.n	8011e14 <__multiply+0x138>
 8011d68:	6106      	str	r6, [r0, #16]
 8011d6a:	b005      	add	sp, #20
 8011d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d70:	f843 2b04 	str.w	r2, [r3], #4
 8011d74:	e7d9      	b.n	8011d2a <__multiply+0x4e>
 8011d76:	f8b1 a000 	ldrh.w	sl, [r1]
 8011d7a:	f1ba 0f00 	cmp.w	sl, #0
 8011d7e:	d01f      	beq.n	8011dc0 <__multiply+0xe4>
 8011d80:	46c4      	mov	ip, r8
 8011d82:	46a1      	mov	r9, r4
 8011d84:	2700      	movs	r7, #0
 8011d86:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011d8a:	f8d9 3000 	ldr.w	r3, [r9]
 8011d8e:	fa1f fb82 	uxth.w	fp, r2
 8011d92:	b29b      	uxth	r3, r3
 8011d94:	fb0a 330b 	mla	r3, sl, fp, r3
 8011d98:	443b      	add	r3, r7
 8011d9a:	f8d9 7000 	ldr.w	r7, [r9]
 8011d9e:	0c12      	lsrs	r2, r2, #16
 8011da0:	0c3f      	lsrs	r7, r7, #16
 8011da2:	fb0a 7202 	mla	r2, sl, r2, r7
 8011da6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011daa:	b29b      	uxth	r3, r3
 8011dac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011db0:	4565      	cmp	r5, ip
 8011db2:	f849 3b04 	str.w	r3, [r9], #4
 8011db6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011dba:	d8e4      	bhi.n	8011d86 <__multiply+0xaa>
 8011dbc:	9b01      	ldr	r3, [sp, #4]
 8011dbe:	50e7      	str	r7, [r4, r3]
 8011dc0:	9b03      	ldr	r3, [sp, #12]
 8011dc2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011dc6:	3104      	adds	r1, #4
 8011dc8:	f1b9 0f00 	cmp.w	r9, #0
 8011dcc:	d020      	beq.n	8011e10 <__multiply+0x134>
 8011dce:	6823      	ldr	r3, [r4, #0]
 8011dd0:	4647      	mov	r7, r8
 8011dd2:	46a4      	mov	ip, r4
 8011dd4:	f04f 0a00 	mov.w	sl, #0
 8011dd8:	f8b7 b000 	ldrh.w	fp, [r7]
 8011ddc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011de0:	fb09 220b 	mla	r2, r9, fp, r2
 8011de4:	4452      	add	r2, sl
 8011de6:	b29b      	uxth	r3, r3
 8011de8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011dec:	f84c 3b04 	str.w	r3, [ip], #4
 8011df0:	f857 3b04 	ldr.w	r3, [r7], #4
 8011df4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011df8:	f8bc 3000 	ldrh.w	r3, [ip]
 8011dfc:	fb09 330a 	mla	r3, r9, sl, r3
 8011e00:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011e04:	42bd      	cmp	r5, r7
 8011e06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011e0a:	d8e5      	bhi.n	8011dd8 <__multiply+0xfc>
 8011e0c:	9a01      	ldr	r2, [sp, #4]
 8011e0e:	50a3      	str	r3, [r4, r2]
 8011e10:	3404      	adds	r4, #4
 8011e12:	e79f      	b.n	8011d54 <__multiply+0x78>
 8011e14:	3e01      	subs	r6, #1
 8011e16:	e7a1      	b.n	8011d5c <__multiply+0x80>
 8011e18:	0801445e 	.word	0x0801445e
 8011e1c:	080144c7 	.word	0x080144c7

08011e20 <__pow5mult>:
 8011e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e24:	4615      	mov	r5, r2
 8011e26:	f012 0203 	ands.w	r2, r2, #3
 8011e2a:	4607      	mov	r7, r0
 8011e2c:	460e      	mov	r6, r1
 8011e2e:	d007      	beq.n	8011e40 <__pow5mult+0x20>
 8011e30:	4c1a      	ldr	r4, [pc, #104]	@ (8011e9c <__pow5mult+0x7c>)
 8011e32:	3a01      	subs	r2, #1
 8011e34:	2300      	movs	r3, #0
 8011e36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011e3a:	f7ff fea7 	bl	8011b8c <__multadd>
 8011e3e:	4606      	mov	r6, r0
 8011e40:	10ad      	asrs	r5, r5, #2
 8011e42:	d027      	beq.n	8011e94 <__pow5mult+0x74>
 8011e44:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8011e46:	b944      	cbnz	r4, 8011e5a <__pow5mult+0x3a>
 8011e48:	f240 2171 	movw	r1, #625	@ 0x271
 8011e4c:	4638      	mov	r0, r7
 8011e4e:	f7ff ff2f 	bl	8011cb0 <__i2b>
 8011e52:	2300      	movs	r3, #0
 8011e54:	6438      	str	r0, [r7, #64]	@ 0x40
 8011e56:	4604      	mov	r4, r0
 8011e58:	6003      	str	r3, [r0, #0]
 8011e5a:	f04f 0900 	mov.w	r9, #0
 8011e5e:	07eb      	lsls	r3, r5, #31
 8011e60:	d50a      	bpl.n	8011e78 <__pow5mult+0x58>
 8011e62:	4631      	mov	r1, r6
 8011e64:	4622      	mov	r2, r4
 8011e66:	4638      	mov	r0, r7
 8011e68:	f7ff ff38 	bl	8011cdc <__multiply>
 8011e6c:	4631      	mov	r1, r6
 8011e6e:	4680      	mov	r8, r0
 8011e70:	4638      	mov	r0, r7
 8011e72:	f7ff fe82 	bl	8011b7a <_Bfree>
 8011e76:	4646      	mov	r6, r8
 8011e78:	106d      	asrs	r5, r5, #1
 8011e7a:	d00b      	beq.n	8011e94 <__pow5mult+0x74>
 8011e7c:	6820      	ldr	r0, [r4, #0]
 8011e7e:	b938      	cbnz	r0, 8011e90 <__pow5mult+0x70>
 8011e80:	4622      	mov	r2, r4
 8011e82:	4621      	mov	r1, r4
 8011e84:	4638      	mov	r0, r7
 8011e86:	f7ff ff29 	bl	8011cdc <__multiply>
 8011e8a:	6020      	str	r0, [r4, #0]
 8011e8c:	f8c0 9000 	str.w	r9, [r0]
 8011e90:	4604      	mov	r4, r0
 8011e92:	e7e4      	b.n	8011e5e <__pow5mult+0x3e>
 8011e94:	4630      	mov	r0, r6
 8011e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e9a:	bf00      	nop
 8011e9c:	08014588 	.word	0x08014588

08011ea0 <__lshift>:
 8011ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ea4:	460c      	mov	r4, r1
 8011ea6:	6849      	ldr	r1, [r1, #4]
 8011ea8:	6923      	ldr	r3, [r4, #16]
 8011eaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011eae:	68a3      	ldr	r3, [r4, #8]
 8011eb0:	4607      	mov	r7, r0
 8011eb2:	4691      	mov	r9, r2
 8011eb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011eb8:	f108 0601 	add.w	r6, r8, #1
 8011ebc:	42b3      	cmp	r3, r6
 8011ebe:	db0b      	blt.n	8011ed8 <__lshift+0x38>
 8011ec0:	4638      	mov	r0, r7
 8011ec2:	f7ff fe35 	bl	8011b30 <_Balloc>
 8011ec6:	4605      	mov	r5, r0
 8011ec8:	b948      	cbnz	r0, 8011ede <__lshift+0x3e>
 8011eca:	4602      	mov	r2, r0
 8011ecc:	4b28      	ldr	r3, [pc, #160]	@ (8011f70 <__lshift+0xd0>)
 8011ece:	4829      	ldr	r0, [pc, #164]	@ (8011f74 <__lshift+0xd4>)
 8011ed0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011ed4:	f000 fb86 	bl	80125e4 <__assert_func>
 8011ed8:	3101      	adds	r1, #1
 8011eda:	005b      	lsls	r3, r3, #1
 8011edc:	e7ee      	b.n	8011ebc <__lshift+0x1c>
 8011ede:	2300      	movs	r3, #0
 8011ee0:	f100 0114 	add.w	r1, r0, #20
 8011ee4:	f100 0210 	add.w	r2, r0, #16
 8011ee8:	4618      	mov	r0, r3
 8011eea:	4553      	cmp	r3, sl
 8011eec:	db33      	blt.n	8011f56 <__lshift+0xb6>
 8011eee:	6920      	ldr	r0, [r4, #16]
 8011ef0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011ef4:	f104 0314 	add.w	r3, r4, #20
 8011ef8:	f019 091f 	ands.w	r9, r9, #31
 8011efc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011f00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011f04:	d02b      	beq.n	8011f5e <__lshift+0xbe>
 8011f06:	f1c9 0e20 	rsb	lr, r9, #32
 8011f0a:	468a      	mov	sl, r1
 8011f0c:	2200      	movs	r2, #0
 8011f0e:	6818      	ldr	r0, [r3, #0]
 8011f10:	fa00 f009 	lsl.w	r0, r0, r9
 8011f14:	4310      	orrs	r0, r2
 8011f16:	f84a 0b04 	str.w	r0, [sl], #4
 8011f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f1e:	459c      	cmp	ip, r3
 8011f20:	fa22 f20e 	lsr.w	r2, r2, lr
 8011f24:	d8f3      	bhi.n	8011f0e <__lshift+0x6e>
 8011f26:	ebac 0304 	sub.w	r3, ip, r4
 8011f2a:	3b15      	subs	r3, #21
 8011f2c:	f023 0303 	bic.w	r3, r3, #3
 8011f30:	3304      	adds	r3, #4
 8011f32:	f104 0015 	add.w	r0, r4, #21
 8011f36:	4560      	cmp	r0, ip
 8011f38:	bf88      	it	hi
 8011f3a:	2304      	movhi	r3, #4
 8011f3c:	50ca      	str	r2, [r1, r3]
 8011f3e:	b10a      	cbz	r2, 8011f44 <__lshift+0xa4>
 8011f40:	f108 0602 	add.w	r6, r8, #2
 8011f44:	3e01      	subs	r6, #1
 8011f46:	4638      	mov	r0, r7
 8011f48:	612e      	str	r6, [r5, #16]
 8011f4a:	4621      	mov	r1, r4
 8011f4c:	f7ff fe15 	bl	8011b7a <_Bfree>
 8011f50:	4628      	mov	r0, r5
 8011f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f56:	f842 0f04 	str.w	r0, [r2, #4]!
 8011f5a:	3301      	adds	r3, #1
 8011f5c:	e7c5      	b.n	8011eea <__lshift+0x4a>
 8011f5e:	3904      	subs	r1, #4
 8011f60:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f64:	f841 2f04 	str.w	r2, [r1, #4]!
 8011f68:	459c      	cmp	ip, r3
 8011f6a:	d8f9      	bhi.n	8011f60 <__lshift+0xc0>
 8011f6c:	e7ea      	b.n	8011f44 <__lshift+0xa4>
 8011f6e:	bf00      	nop
 8011f70:	0801445e 	.word	0x0801445e
 8011f74:	080144c7 	.word	0x080144c7

08011f78 <__mcmp>:
 8011f78:	690a      	ldr	r2, [r1, #16]
 8011f7a:	4603      	mov	r3, r0
 8011f7c:	6900      	ldr	r0, [r0, #16]
 8011f7e:	1a80      	subs	r0, r0, r2
 8011f80:	b530      	push	{r4, r5, lr}
 8011f82:	d10e      	bne.n	8011fa2 <__mcmp+0x2a>
 8011f84:	3314      	adds	r3, #20
 8011f86:	3114      	adds	r1, #20
 8011f88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011f8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011f90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011f94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011f98:	4295      	cmp	r5, r2
 8011f9a:	d003      	beq.n	8011fa4 <__mcmp+0x2c>
 8011f9c:	d205      	bcs.n	8011faa <__mcmp+0x32>
 8011f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8011fa2:	bd30      	pop	{r4, r5, pc}
 8011fa4:	42a3      	cmp	r3, r4
 8011fa6:	d3f3      	bcc.n	8011f90 <__mcmp+0x18>
 8011fa8:	e7fb      	b.n	8011fa2 <__mcmp+0x2a>
 8011faa:	2001      	movs	r0, #1
 8011fac:	e7f9      	b.n	8011fa2 <__mcmp+0x2a>
	...

08011fb0 <__mdiff>:
 8011fb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fb4:	4689      	mov	r9, r1
 8011fb6:	4606      	mov	r6, r0
 8011fb8:	4611      	mov	r1, r2
 8011fba:	4648      	mov	r0, r9
 8011fbc:	4614      	mov	r4, r2
 8011fbe:	f7ff ffdb 	bl	8011f78 <__mcmp>
 8011fc2:	1e05      	subs	r5, r0, #0
 8011fc4:	d112      	bne.n	8011fec <__mdiff+0x3c>
 8011fc6:	4629      	mov	r1, r5
 8011fc8:	4630      	mov	r0, r6
 8011fca:	f7ff fdb1 	bl	8011b30 <_Balloc>
 8011fce:	4602      	mov	r2, r0
 8011fd0:	b928      	cbnz	r0, 8011fde <__mdiff+0x2e>
 8011fd2:	4b3f      	ldr	r3, [pc, #252]	@ (80120d0 <__mdiff+0x120>)
 8011fd4:	f240 2137 	movw	r1, #567	@ 0x237
 8011fd8:	483e      	ldr	r0, [pc, #248]	@ (80120d4 <__mdiff+0x124>)
 8011fda:	f000 fb03 	bl	80125e4 <__assert_func>
 8011fde:	2301      	movs	r3, #1
 8011fe0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011fe4:	4610      	mov	r0, r2
 8011fe6:	b003      	add	sp, #12
 8011fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fec:	bfbc      	itt	lt
 8011fee:	464b      	movlt	r3, r9
 8011ff0:	46a1      	movlt	r9, r4
 8011ff2:	4630      	mov	r0, r6
 8011ff4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011ff8:	bfba      	itte	lt
 8011ffa:	461c      	movlt	r4, r3
 8011ffc:	2501      	movlt	r5, #1
 8011ffe:	2500      	movge	r5, #0
 8012000:	f7ff fd96 	bl	8011b30 <_Balloc>
 8012004:	4602      	mov	r2, r0
 8012006:	b918      	cbnz	r0, 8012010 <__mdiff+0x60>
 8012008:	4b31      	ldr	r3, [pc, #196]	@ (80120d0 <__mdiff+0x120>)
 801200a:	f240 2145 	movw	r1, #581	@ 0x245
 801200e:	e7e3      	b.n	8011fd8 <__mdiff+0x28>
 8012010:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012014:	6926      	ldr	r6, [r4, #16]
 8012016:	60c5      	str	r5, [r0, #12]
 8012018:	f109 0310 	add.w	r3, r9, #16
 801201c:	f109 0514 	add.w	r5, r9, #20
 8012020:	f104 0e14 	add.w	lr, r4, #20
 8012024:	f100 0b14 	add.w	fp, r0, #20
 8012028:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801202c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012030:	9301      	str	r3, [sp, #4]
 8012032:	46d9      	mov	r9, fp
 8012034:	f04f 0c00 	mov.w	ip, #0
 8012038:	9b01      	ldr	r3, [sp, #4]
 801203a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801203e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012042:	9301      	str	r3, [sp, #4]
 8012044:	fa1f f38a 	uxth.w	r3, sl
 8012048:	4619      	mov	r1, r3
 801204a:	b283      	uxth	r3, r0
 801204c:	1acb      	subs	r3, r1, r3
 801204e:	0c00      	lsrs	r0, r0, #16
 8012050:	4463      	add	r3, ip
 8012052:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012056:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801205a:	b29b      	uxth	r3, r3
 801205c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012060:	4576      	cmp	r6, lr
 8012062:	f849 3b04 	str.w	r3, [r9], #4
 8012066:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801206a:	d8e5      	bhi.n	8012038 <__mdiff+0x88>
 801206c:	1b33      	subs	r3, r6, r4
 801206e:	3b15      	subs	r3, #21
 8012070:	f023 0303 	bic.w	r3, r3, #3
 8012074:	3415      	adds	r4, #21
 8012076:	3304      	adds	r3, #4
 8012078:	42a6      	cmp	r6, r4
 801207a:	bf38      	it	cc
 801207c:	2304      	movcc	r3, #4
 801207e:	441d      	add	r5, r3
 8012080:	445b      	add	r3, fp
 8012082:	461e      	mov	r6, r3
 8012084:	462c      	mov	r4, r5
 8012086:	4544      	cmp	r4, r8
 8012088:	d30e      	bcc.n	80120a8 <__mdiff+0xf8>
 801208a:	f108 0103 	add.w	r1, r8, #3
 801208e:	1b49      	subs	r1, r1, r5
 8012090:	f021 0103 	bic.w	r1, r1, #3
 8012094:	3d03      	subs	r5, #3
 8012096:	45a8      	cmp	r8, r5
 8012098:	bf38      	it	cc
 801209a:	2100      	movcc	r1, #0
 801209c:	440b      	add	r3, r1
 801209e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80120a2:	b191      	cbz	r1, 80120ca <__mdiff+0x11a>
 80120a4:	6117      	str	r7, [r2, #16]
 80120a6:	e79d      	b.n	8011fe4 <__mdiff+0x34>
 80120a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80120ac:	46e6      	mov	lr, ip
 80120ae:	0c08      	lsrs	r0, r1, #16
 80120b0:	fa1c fc81 	uxtah	ip, ip, r1
 80120b4:	4471      	add	r1, lr
 80120b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80120ba:	b289      	uxth	r1, r1
 80120bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80120c0:	f846 1b04 	str.w	r1, [r6], #4
 80120c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80120c8:	e7dd      	b.n	8012086 <__mdiff+0xd6>
 80120ca:	3f01      	subs	r7, #1
 80120cc:	e7e7      	b.n	801209e <__mdiff+0xee>
 80120ce:	bf00      	nop
 80120d0:	0801445e 	.word	0x0801445e
 80120d4:	080144c7 	.word	0x080144c7

080120d8 <__d2b>:
 80120d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80120dc:	460f      	mov	r7, r1
 80120de:	2101      	movs	r1, #1
 80120e0:	ec59 8b10 	vmov	r8, r9, d0
 80120e4:	4616      	mov	r6, r2
 80120e6:	f7ff fd23 	bl	8011b30 <_Balloc>
 80120ea:	4604      	mov	r4, r0
 80120ec:	b930      	cbnz	r0, 80120fc <__d2b+0x24>
 80120ee:	4602      	mov	r2, r0
 80120f0:	4b23      	ldr	r3, [pc, #140]	@ (8012180 <__d2b+0xa8>)
 80120f2:	4824      	ldr	r0, [pc, #144]	@ (8012184 <__d2b+0xac>)
 80120f4:	f240 310f 	movw	r1, #783	@ 0x30f
 80120f8:	f000 fa74 	bl	80125e4 <__assert_func>
 80120fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012100:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012104:	b10d      	cbz	r5, 801210a <__d2b+0x32>
 8012106:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801210a:	9301      	str	r3, [sp, #4]
 801210c:	f1b8 0300 	subs.w	r3, r8, #0
 8012110:	d023      	beq.n	801215a <__d2b+0x82>
 8012112:	4668      	mov	r0, sp
 8012114:	9300      	str	r3, [sp, #0]
 8012116:	f7ff fd9e 	bl	8011c56 <__lo0bits>
 801211a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801211e:	b1d0      	cbz	r0, 8012156 <__d2b+0x7e>
 8012120:	f1c0 0320 	rsb	r3, r0, #32
 8012124:	fa02 f303 	lsl.w	r3, r2, r3
 8012128:	430b      	orrs	r3, r1
 801212a:	40c2      	lsrs	r2, r0
 801212c:	6163      	str	r3, [r4, #20]
 801212e:	9201      	str	r2, [sp, #4]
 8012130:	9b01      	ldr	r3, [sp, #4]
 8012132:	61a3      	str	r3, [r4, #24]
 8012134:	2b00      	cmp	r3, #0
 8012136:	bf0c      	ite	eq
 8012138:	2201      	moveq	r2, #1
 801213a:	2202      	movne	r2, #2
 801213c:	6122      	str	r2, [r4, #16]
 801213e:	b1a5      	cbz	r5, 801216a <__d2b+0x92>
 8012140:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012144:	4405      	add	r5, r0
 8012146:	603d      	str	r5, [r7, #0]
 8012148:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801214c:	6030      	str	r0, [r6, #0]
 801214e:	4620      	mov	r0, r4
 8012150:	b003      	add	sp, #12
 8012152:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012156:	6161      	str	r1, [r4, #20]
 8012158:	e7ea      	b.n	8012130 <__d2b+0x58>
 801215a:	a801      	add	r0, sp, #4
 801215c:	f7ff fd7b 	bl	8011c56 <__lo0bits>
 8012160:	9b01      	ldr	r3, [sp, #4]
 8012162:	6163      	str	r3, [r4, #20]
 8012164:	3020      	adds	r0, #32
 8012166:	2201      	movs	r2, #1
 8012168:	e7e8      	b.n	801213c <__d2b+0x64>
 801216a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801216e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012172:	6038      	str	r0, [r7, #0]
 8012174:	6918      	ldr	r0, [r3, #16]
 8012176:	f7ff fd4f 	bl	8011c18 <__hi0bits>
 801217a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801217e:	e7e5      	b.n	801214c <__d2b+0x74>
 8012180:	0801445e 	.word	0x0801445e
 8012184:	080144c7 	.word	0x080144c7

08012188 <_realloc_r>:
 8012188:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801218c:	4682      	mov	sl, r0
 801218e:	4693      	mov	fp, r2
 8012190:	460c      	mov	r4, r1
 8012192:	b929      	cbnz	r1, 80121a0 <_realloc_r+0x18>
 8012194:	4611      	mov	r1, r2
 8012196:	b003      	add	sp, #12
 8012198:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801219c:	f7fc bbf0 	b.w	800e980 <_malloc_r>
 80121a0:	f7fc fe28 	bl	800edf4 <__malloc_lock>
 80121a4:	f10b 080b 	add.w	r8, fp, #11
 80121a8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80121ac:	f1b8 0f16 	cmp.w	r8, #22
 80121b0:	f1a4 0908 	sub.w	r9, r4, #8
 80121b4:	f025 0603 	bic.w	r6, r5, #3
 80121b8:	d908      	bls.n	80121cc <_realloc_r+0x44>
 80121ba:	f038 0807 	bics.w	r8, r8, #7
 80121be:	d507      	bpl.n	80121d0 <_realloc_r+0x48>
 80121c0:	230c      	movs	r3, #12
 80121c2:	f8ca 3000 	str.w	r3, [sl]
 80121c6:	f04f 0b00 	mov.w	fp, #0
 80121ca:	e032      	b.n	8012232 <_realloc_r+0xaa>
 80121cc:	f04f 0810 	mov.w	r8, #16
 80121d0:	45c3      	cmp	fp, r8
 80121d2:	d8f5      	bhi.n	80121c0 <_realloc_r+0x38>
 80121d4:	4546      	cmp	r6, r8
 80121d6:	f280 8174 	bge.w	80124c2 <_realloc_r+0x33a>
 80121da:	4b9e      	ldr	r3, [pc, #632]	@ (8012454 <_realloc_r+0x2cc>)
 80121dc:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80121e0:	eb09 0106 	add.w	r1, r9, r6
 80121e4:	458c      	cmp	ip, r1
 80121e6:	6848      	ldr	r0, [r1, #4]
 80121e8:	d005      	beq.n	80121f6 <_realloc_r+0x6e>
 80121ea:	f020 0201 	bic.w	r2, r0, #1
 80121ee:	440a      	add	r2, r1
 80121f0:	6852      	ldr	r2, [r2, #4]
 80121f2:	07d7      	lsls	r7, r2, #31
 80121f4:	d449      	bmi.n	801228a <_realloc_r+0x102>
 80121f6:	f020 0003 	bic.w	r0, r0, #3
 80121fa:	458c      	cmp	ip, r1
 80121fc:	eb06 0700 	add.w	r7, r6, r0
 8012200:	d11b      	bne.n	801223a <_realloc_r+0xb2>
 8012202:	f108 0210 	add.w	r2, r8, #16
 8012206:	42ba      	cmp	r2, r7
 8012208:	dc41      	bgt.n	801228e <_realloc_r+0x106>
 801220a:	eb09 0208 	add.w	r2, r9, r8
 801220e:	eba7 0708 	sub.w	r7, r7, r8
 8012212:	f047 0701 	orr.w	r7, r7, #1
 8012216:	609a      	str	r2, [r3, #8]
 8012218:	6057      	str	r7, [r2, #4]
 801221a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801221e:	f003 0301 	and.w	r3, r3, #1
 8012222:	ea43 0308 	orr.w	r3, r3, r8
 8012226:	f844 3c04 	str.w	r3, [r4, #-4]
 801222a:	4650      	mov	r0, sl
 801222c:	f7fc fde8 	bl	800ee00 <__malloc_unlock>
 8012230:	46a3      	mov	fp, r4
 8012232:	4658      	mov	r0, fp
 8012234:	b003      	add	sp, #12
 8012236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801223a:	45b8      	cmp	r8, r7
 801223c:	dc27      	bgt.n	801228e <_realloc_r+0x106>
 801223e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8012242:	60d3      	str	r3, [r2, #12]
 8012244:	609a      	str	r2, [r3, #8]
 8012246:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801224a:	eba7 0008 	sub.w	r0, r7, r8
 801224e:	280f      	cmp	r0, #15
 8012250:	f003 0301 	and.w	r3, r3, #1
 8012254:	eb09 0207 	add.w	r2, r9, r7
 8012258:	f240 8135 	bls.w	80124c6 <_realloc_r+0x33e>
 801225c:	eb09 0108 	add.w	r1, r9, r8
 8012260:	ea48 0303 	orr.w	r3, r8, r3
 8012264:	f040 0001 	orr.w	r0, r0, #1
 8012268:	f8c9 3004 	str.w	r3, [r9, #4]
 801226c:	6048      	str	r0, [r1, #4]
 801226e:	6853      	ldr	r3, [r2, #4]
 8012270:	f043 0301 	orr.w	r3, r3, #1
 8012274:	6053      	str	r3, [r2, #4]
 8012276:	3108      	adds	r1, #8
 8012278:	4650      	mov	r0, sl
 801227a:	f7fd f83d 	bl	800f2f8 <_free_r>
 801227e:	4650      	mov	r0, sl
 8012280:	f7fc fdbe 	bl	800ee00 <__malloc_unlock>
 8012284:	f109 0b08 	add.w	fp, r9, #8
 8012288:	e7d3      	b.n	8012232 <_realloc_r+0xaa>
 801228a:	2000      	movs	r0, #0
 801228c:	4601      	mov	r1, r0
 801228e:	07ea      	lsls	r2, r5, #31
 8012290:	f100 80c7 	bmi.w	8012422 <_realloc_r+0x29a>
 8012294:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8012298:	eba9 0505 	sub.w	r5, r9, r5
 801229c:	686a      	ldr	r2, [r5, #4]
 801229e:	f022 0203 	bic.w	r2, r2, #3
 80122a2:	4432      	add	r2, r6
 80122a4:	9201      	str	r2, [sp, #4]
 80122a6:	2900      	cmp	r1, #0
 80122a8:	f000 8086 	beq.w	80123b8 <_realloc_r+0x230>
 80122ac:	458c      	cmp	ip, r1
 80122ae:	eb00 0702 	add.w	r7, r0, r2
 80122b2:	d149      	bne.n	8012348 <_realloc_r+0x1c0>
 80122b4:	f108 0210 	add.w	r2, r8, #16
 80122b8:	42ba      	cmp	r2, r7
 80122ba:	dc7d      	bgt.n	80123b8 <_realloc_r+0x230>
 80122bc:	46ab      	mov	fp, r5
 80122be:	68ea      	ldr	r2, [r5, #12]
 80122c0:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 80122c4:	60ca      	str	r2, [r1, #12]
 80122c6:	6091      	str	r1, [r2, #8]
 80122c8:	1f32      	subs	r2, r6, #4
 80122ca:	2a24      	cmp	r2, #36	@ 0x24
 80122cc:	d836      	bhi.n	801233c <_realloc_r+0x1b4>
 80122ce:	2a13      	cmp	r2, #19
 80122d0:	d932      	bls.n	8012338 <_realloc_r+0x1b0>
 80122d2:	6821      	ldr	r1, [r4, #0]
 80122d4:	60a9      	str	r1, [r5, #8]
 80122d6:	6861      	ldr	r1, [r4, #4]
 80122d8:	60e9      	str	r1, [r5, #12]
 80122da:	2a1b      	cmp	r2, #27
 80122dc:	d81a      	bhi.n	8012314 <_realloc_r+0x18c>
 80122de:	3408      	adds	r4, #8
 80122e0:	f105 0210 	add.w	r2, r5, #16
 80122e4:	6821      	ldr	r1, [r4, #0]
 80122e6:	6011      	str	r1, [r2, #0]
 80122e8:	6861      	ldr	r1, [r4, #4]
 80122ea:	6051      	str	r1, [r2, #4]
 80122ec:	68a1      	ldr	r1, [r4, #8]
 80122ee:	6091      	str	r1, [r2, #8]
 80122f0:	eb05 0208 	add.w	r2, r5, r8
 80122f4:	eba7 0708 	sub.w	r7, r7, r8
 80122f8:	f047 0701 	orr.w	r7, r7, #1
 80122fc:	609a      	str	r2, [r3, #8]
 80122fe:	6057      	str	r7, [r2, #4]
 8012300:	686b      	ldr	r3, [r5, #4]
 8012302:	f003 0301 	and.w	r3, r3, #1
 8012306:	ea43 0308 	orr.w	r3, r3, r8
 801230a:	606b      	str	r3, [r5, #4]
 801230c:	4650      	mov	r0, sl
 801230e:	f7fc fd77 	bl	800ee00 <__malloc_unlock>
 8012312:	e78e      	b.n	8012232 <_realloc_r+0xaa>
 8012314:	68a1      	ldr	r1, [r4, #8]
 8012316:	6129      	str	r1, [r5, #16]
 8012318:	68e1      	ldr	r1, [r4, #12]
 801231a:	6169      	str	r1, [r5, #20]
 801231c:	2a24      	cmp	r2, #36	@ 0x24
 801231e:	bf01      	itttt	eq
 8012320:	6922      	ldreq	r2, [r4, #16]
 8012322:	61aa      	streq	r2, [r5, #24]
 8012324:	6961      	ldreq	r1, [r4, #20]
 8012326:	61e9      	streq	r1, [r5, #28]
 8012328:	bf19      	ittee	ne
 801232a:	3410      	addne	r4, #16
 801232c:	f105 0218 	addne.w	r2, r5, #24
 8012330:	f105 0220 	addeq.w	r2, r5, #32
 8012334:	3418      	addeq	r4, #24
 8012336:	e7d5      	b.n	80122e4 <_realloc_r+0x15c>
 8012338:	465a      	mov	r2, fp
 801233a:	e7d3      	b.n	80122e4 <_realloc_r+0x15c>
 801233c:	4621      	mov	r1, r4
 801233e:	4658      	mov	r0, fp
 8012340:	f7fe fd70 	bl	8010e24 <memmove>
 8012344:	4b43      	ldr	r3, [pc, #268]	@ (8012454 <_realloc_r+0x2cc>)
 8012346:	e7d3      	b.n	80122f0 <_realloc_r+0x168>
 8012348:	45b8      	cmp	r8, r7
 801234a:	dc35      	bgt.n	80123b8 <_realloc_r+0x230>
 801234c:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8012350:	4628      	mov	r0, r5
 8012352:	60d3      	str	r3, [r2, #12]
 8012354:	609a      	str	r2, [r3, #8]
 8012356:	f850 2f08 	ldr.w	r2, [r0, #8]!
 801235a:	68eb      	ldr	r3, [r5, #12]
 801235c:	60d3      	str	r3, [r2, #12]
 801235e:	609a      	str	r2, [r3, #8]
 8012360:	1f32      	subs	r2, r6, #4
 8012362:	2a24      	cmp	r2, #36	@ 0x24
 8012364:	d824      	bhi.n	80123b0 <_realloc_r+0x228>
 8012366:	2a13      	cmp	r2, #19
 8012368:	d908      	bls.n	801237c <_realloc_r+0x1f4>
 801236a:	6823      	ldr	r3, [r4, #0]
 801236c:	60ab      	str	r3, [r5, #8]
 801236e:	6863      	ldr	r3, [r4, #4]
 8012370:	60eb      	str	r3, [r5, #12]
 8012372:	2a1b      	cmp	r2, #27
 8012374:	d80a      	bhi.n	801238c <_realloc_r+0x204>
 8012376:	3408      	adds	r4, #8
 8012378:	f105 0010 	add.w	r0, r5, #16
 801237c:	6823      	ldr	r3, [r4, #0]
 801237e:	6003      	str	r3, [r0, #0]
 8012380:	6863      	ldr	r3, [r4, #4]
 8012382:	6043      	str	r3, [r0, #4]
 8012384:	68a3      	ldr	r3, [r4, #8]
 8012386:	6083      	str	r3, [r0, #8]
 8012388:	46a9      	mov	r9, r5
 801238a:	e75c      	b.n	8012246 <_realloc_r+0xbe>
 801238c:	68a3      	ldr	r3, [r4, #8]
 801238e:	612b      	str	r3, [r5, #16]
 8012390:	68e3      	ldr	r3, [r4, #12]
 8012392:	616b      	str	r3, [r5, #20]
 8012394:	2a24      	cmp	r2, #36	@ 0x24
 8012396:	bf01      	itttt	eq
 8012398:	6923      	ldreq	r3, [r4, #16]
 801239a:	61ab      	streq	r3, [r5, #24]
 801239c:	6963      	ldreq	r3, [r4, #20]
 801239e:	61eb      	streq	r3, [r5, #28]
 80123a0:	bf19      	ittee	ne
 80123a2:	3410      	addne	r4, #16
 80123a4:	f105 0018 	addne.w	r0, r5, #24
 80123a8:	f105 0020 	addeq.w	r0, r5, #32
 80123ac:	3418      	addeq	r4, #24
 80123ae:	e7e5      	b.n	801237c <_realloc_r+0x1f4>
 80123b0:	4621      	mov	r1, r4
 80123b2:	f7fe fd37 	bl	8010e24 <memmove>
 80123b6:	e7e7      	b.n	8012388 <_realloc_r+0x200>
 80123b8:	9b01      	ldr	r3, [sp, #4]
 80123ba:	4598      	cmp	r8, r3
 80123bc:	dc31      	bgt.n	8012422 <_realloc_r+0x29a>
 80123be:	4628      	mov	r0, r5
 80123c0:	68eb      	ldr	r3, [r5, #12]
 80123c2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80123c6:	60d3      	str	r3, [r2, #12]
 80123c8:	609a      	str	r2, [r3, #8]
 80123ca:	1f32      	subs	r2, r6, #4
 80123cc:	2a24      	cmp	r2, #36	@ 0x24
 80123ce:	d824      	bhi.n	801241a <_realloc_r+0x292>
 80123d0:	2a13      	cmp	r2, #19
 80123d2:	d908      	bls.n	80123e6 <_realloc_r+0x25e>
 80123d4:	6823      	ldr	r3, [r4, #0]
 80123d6:	60ab      	str	r3, [r5, #8]
 80123d8:	6863      	ldr	r3, [r4, #4]
 80123da:	60eb      	str	r3, [r5, #12]
 80123dc:	2a1b      	cmp	r2, #27
 80123de:	d80a      	bhi.n	80123f6 <_realloc_r+0x26e>
 80123e0:	3408      	adds	r4, #8
 80123e2:	f105 0010 	add.w	r0, r5, #16
 80123e6:	6823      	ldr	r3, [r4, #0]
 80123e8:	6003      	str	r3, [r0, #0]
 80123ea:	6863      	ldr	r3, [r4, #4]
 80123ec:	6043      	str	r3, [r0, #4]
 80123ee:	68a3      	ldr	r3, [r4, #8]
 80123f0:	6083      	str	r3, [r0, #8]
 80123f2:	9f01      	ldr	r7, [sp, #4]
 80123f4:	e7c8      	b.n	8012388 <_realloc_r+0x200>
 80123f6:	68a3      	ldr	r3, [r4, #8]
 80123f8:	612b      	str	r3, [r5, #16]
 80123fa:	68e3      	ldr	r3, [r4, #12]
 80123fc:	616b      	str	r3, [r5, #20]
 80123fe:	2a24      	cmp	r2, #36	@ 0x24
 8012400:	bf01      	itttt	eq
 8012402:	6923      	ldreq	r3, [r4, #16]
 8012404:	61ab      	streq	r3, [r5, #24]
 8012406:	6963      	ldreq	r3, [r4, #20]
 8012408:	61eb      	streq	r3, [r5, #28]
 801240a:	bf19      	ittee	ne
 801240c:	3410      	addne	r4, #16
 801240e:	f105 0018 	addne.w	r0, r5, #24
 8012412:	f105 0020 	addeq.w	r0, r5, #32
 8012416:	3418      	addeq	r4, #24
 8012418:	e7e5      	b.n	80123e6 <_realloc_r+0x25e>
 801241a:	4621      	mov	r1, r4
 801241c:	f7fe fd02 	bl	8010e24 <memmove>
 8012420:	e7e7      	b.n	80123f2 <_realloc_r+0x26a>
 8012422:	4659      	mov	r1, fp
 8012424:	4650      	mov	r0, sl
 8012426:	f7fc faab 	bl	800e980 <_malloc_r>
 801242a:	4683      	mov	fp, r0
 801242c:	b918      	cbnz	r0, 8012436 <_realloc_r+0x2ae>
 801242e:	4650      	mov	r0, sl
 8012430:	f7fc fce6 	bl	800ee00 <__malloc_unlock>
 8012434:	e6c7      	b.n	80121c6 <_realloc_r+0x3e>
 8012436:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801243a:	f023 0301 	bic.w	r3, r3, #1
 801243e:	444b      	add	r3, r9
 8012440:	f1a0 0208 	sub.w	r2, r0, #8
 8012444:	4293      	cmp	r3, r2
 8012446:	d107      	bne.n	8012458 <_realloc_r+0x2d0>
 8012448:	f850 7c04 	ldr.w	r7, [r0, #-4]
 801244c:	f027 0703 	bic.w	r7, r7, #3
 8012450:	4437      	add	r7, r6
 8012452:	e6f8      	b.n	8012246 <_realloc_r+0xbe>
 8012454:	24020018 	.word	0x24020018
 8012458:	1f32      	subs	r2, r6, #4
 801245a:	2a24      	cmp	r2, #36	@ 0x24
 801245c:	d82d      	bhi.n	80124ba <_realloc_r+0x332>
 801245e:	2a13      	cmp	r2, #19
 8012460:	d928      	bls.n	80124b4 <_realloc_r+0x32c>
 8012462:	6823      	ldr	r3, [r4, #0]
 8012464:	6003      	str	r3, [r0, #0]
 8012466:	6863      	ldr	r3, [r4, #4]
 8012468:	6043      	str	r3, [r0, #4]
 801246a:	2a1b      	cmp	r2, #27
 801246c:	d80e      	bhi.n	801248c <_realloc_r+0x304>
 801246e:	f104 0208 	add.w	r2, r4, #8
 8012472:	f100 0308 	add.w	r3, r0, #8
 8012476:	6811      	ldr	r1, [r2, #0]
 8012478:	6019      	str	r1, [r3, #0]
 801247a:	6851      	ldr	r1, [r2, #4]
 801247c:	6059      	str	r1, [r3, #4]
 801247e:	6892      	ldr	r2, [r2, #8]
 8012480:	609a      	str	r2, [r3, #8]
 8012482:	4621      	mov	r1, r4
 8012484:	4650      	mov	r0, sl
 8012486:	f7fc ff37 	bl	800f2f8 <_free_r>
 801248a:	e73f      	b.n	801230c <_realloc_r+0x184>
 801248c:	68a3      	ldr	r3, [r4, #8]
 801248e:	6083      	str	r3, [r0, #8]
 8012490:	68e3      	ldr	r3, [r4, #12]
 8012492:	60c3      	str	r3, [r0, #12]
 8012494:	2a24      	cmp	r2, #36	@ 0x24
 8012496:	bf01      	itttt	eq
 8012498:	6923      	ldreq	r3, [r4, #16]
 801249a:	6103      	streq	r3, [r0, #16]
 801249c:	6961      	ldreq	r1, [r4, #20]
 801249e:	6141      	streq	r1, [r0, #20]
 80124a0:	bf19      	ittee	ne
 80124a2:	f104 0210 	addne.w	r2, r4, #16
 80124a6:	f100 0310 	addne.w	r3, r0, #16
 80124aa:	f104 0218 	addeq.w	r2, r4, #24
 80124ae:	f100 0318 	addeq.w	r3, r0, #24
 80124b2:	e7e0      	b.n	8012476 <_realloc_r+0x2ee>
 80124b4:	4603      	mov	r3, r0
 80124b6:	4622      	mov	r2, r4
 80124b8:	e7dd      	b.n	8012476 <_realloc_r+0x2ee>
 80124ba:	4621      	mov	r1, r4
 80124bc:	f7fe fcb2 	bl	8010e24 <memmove>
 80124c0:	e7df      	b.n	8012482 <_realloc_r+0x2fa>
 80124c2:	4637      	mov	r7, r6
 80124c4:	e6bf      	b.n	8012246 <_realloc_r+0xbe>
 80124c6:	431f      	orrs	r7, r3
 80124c8:	f8c9 7004 	str.w	r7, [r9, #4]
 80124cc:	6853      	ldr	r3, [r2, #4]
 80124ce:	f043 0301 	orr.w	r3, r3, #1
 80124d2:	6053      	str	r3, [r2, #4]
 80124d4:	e6d3      	b.n	801227e <_realloc_r+0xf6>
 80124d6:	bf00      	nop

080124d8 <__swhatbuf_r>:
 80124d8:	b570      	push	{r4, r5, r6, lr}
 80124da:	460c      	mov	r4, r1
 80124dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124e0:	2900      	cmp	r1, #0
 80124e2:	b096      	sub	sp, #88	@ 0x58
 80124e4:	4615      	mov	r5, r2
 80124e6:	461e      	mov	r6, r3
 80124e8:	da07      	bge.n	80124fa <__swhatbuf_r+0x22>
 80124ea:	89a1      	ldrh	r1, [r4, #12]
 80124ec:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 80124f0:	d117      	bne.n	8012522 <__swhatbuf_r+0x4a>
 80124f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80124f6:	4608      	mov	r0, r1
 80124f8:	e00f      	b.n	801251a <__swhatbuf_r+0x42>
 80124fa:	466a      	mov	r2, sp
 80124fc:	f000 f850 	bl	80125a0 <_fstat_r>
 8012500:	2800      	cmp	r0, #0
 8012502:	dbf2      	blt.n	80124ea <__swhatbuf_r+0x12>
 8012504:	9901      	ldr	r1, [sp, #4]
 8012506:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801250a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801250e:	4259      	negs	r1, r3
 8012510:	4159      	adcs	r1, r3
 8012512:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8012516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801251a:	6031      	str	r1, [r6, #0]
 801251c:	602b      	str	r3, [r5, #0]
 801251e:	b016      	add	sp, #88	@ 0x58
 8012520:	bd70      	pop	{r4, r5, r6, pc}
 8012522:	2100      	movs	r1, #0
 8012524:	2340      	movs	r3, #64	@ 0x40
 8012526:	e7e6      	b.n	80124f6 <__swhatbuf_r+0x1e>

08012528 <__smakebuf_r>:
 8012528:	898b      	ldrh	r3, [r1, #12]
 801252a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801252c:	079d      	lsls	r5, r3, #30
 801252e:	4606      	mov	r6, r0
 8012530:	460c      	mov	r4, r1
 8012532:	d507      	bpl.n	8012544 <__smakebuf_r+0x1c>
 8012534:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8012538:	6023      	str	r3, [r4, #0]
 801253a:	6123      	str	r3, [r4, #16]
 801253c:	2301      	movs	r3, #1
 801253e:	6163      	str	r3, [r4, #20]
 8012540:	b003      	add	sp, #12
 8012542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012544:	ab01      	add	r3, sp, #4
 8012546:	466a      	mov	r2, sp
 8012548:	f7ff ffc6 	bl	80124d8 <__swhatbuf_r>
 801254c:	9f00      	ldr	r7, [sp, #0]
 801254e:	4605      	mov	r5, r0
 8012550:	4639      	mov	r1, r7
 8012552:	4630      	mov	r0, r6
 8012554:	f7fc fa14 	bl	800e980 <_malloc_r>
 8012558:	b948      	cbnz	r0, 801256e <__smakebuf_r+0x46>
 801255a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801255e:	059a      	lsls	r2, r3, #22
 8012560:	d4ee      	bmi.n	8012540 <__smakebuf_r+0x18>
 8012562:	f023 0303 	bic.w	r3, r3, #3
 8012566:	f043 0302 	orr.w	r3, r3, #2
 801256a:	81a3      	strh	r3, [r4, #12]
 801256c:	e7e2      	b.n	8012534 <__smakebuf_r+0xc>
 801256e:	89a3      	ldrh	r3, [r4, #12]
 8012570:	6020      	str	r0, [r4, #0]
 8012572:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012576:	81a3      	strh	r3, [r4, #12]
 8012578:	9b01      	ldr	r3, [sp, #4]
 801257a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801257e:	b15b      	cbz	r3, 8012598 <__smakebuf_r+0x70>
 8012580:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012584:	4630      	mov	r0, r6
 8012586:	f000 f81d 	bl	80125c4 <_isatty_r>
 801258a:	b128      	cbz	r0, 8012598 <__smakebuf_r+0x70>
 801258c:	89a3      	ldrh	r3, [r4, #12]
 801258e:	f023 0303 	bic.w	r3, r3, #3
 8012592:	f043 0301 	orr.w	r3, r3, #1
 8012596:	81a3      	strh	r3, [r4, #12]
 8012598:	89a3      	ldrh	r3, [r4, #12]
 801259a:	431d      	orrs	r5, r3
 801259c:	81a5      	strh	r5, [r4, #12]
 801259e:	e7cf      	b.n	8012540 <__smakebuf_r+0x18>

080125a0 <_fstat_r>:
 80125a0:	b538      	push	{r3, r4, r5, lr}
 80125a2:	4d07      	ldr	r5, [pc, #28]	@ (80125c0 <_fstat_r+0x20>)
 80125a4:	2300      	movs	r3, #0
 80125a6:	4604      	mov	r4, r0
 80125a8:	4608      	mov	r0, r1
 80125aa:	4611      	mov	r1, r2
 80125ac:	602b      	str	r3, [r5, #0]
 80125ae:	f7f0 feb5 	bl	800331c <_fstat>
 80125b2:	1c43      	adds	r3, r0, #1
 80125b4:	d102      	bne.n	80125bc <_fstat_r+0x1c>
 80125b6:	682b      	ldr	r3, [r5, #0]
 80125b8:	b103      	cbz	r3, 80125bc <_fstat_r+0x1c>
 80125ba:	6023      	str	r3, [r4, #0]
 80125bc:	bd38      	pop	{r3, r4, r5, pc}
 80125be:	bf00      	nop
 80125c0:	24021380 	.word	0x24021380

080125c4 <_isatty_r>:
 80125c4:	b538      	push	{r3, r4, r5, lr}
 80125c6:	4d06      	ldr	r5, [pc, #24]	@ (80125e0 <_isatty_r+0x1c>)
 80125c8:	2300      	movs	r3, #0
 80125ca:	4604      	mov	r4, r0
 80125cc:	4608      	mov	r0, r1
 80125ce:	602b      	str	r3, [r5, #0]
 80125d0:	f7f0 feb4 	bl	800333c <_isatty>
 80125d4:	1c43      	adds	r3, r0, #1
 80125d6:	d102      	bne.n	80125de <_isatty_r+0x1a>
 80125d8:	682b      	ldr	r3, [r5, #0]
 80125da:	b103      	cbz	r3, 80125de <_isatty_r+0x1a>
 80125dc:	6023      	str	r3, [r4, #0]
 80125de:	bd38      	pop	{r3, r4, r5, pc}
 80125e0:	24021380 	.word	0x24021380

080125e4 <__assert_func>:
 80125e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80125e6:	4614      	mov	r4, r2
 80125e8:	461a      	mov	r2, r3
 80125ea:	4b09      	ldr	r3, [pc, #36]	@ (8012610 <__assert_func+0x2c>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	4605      	mov	r5, r0
 80125f0:	68d8      	ldr	r0, [r3, #12]
 80125f2:	b14c      	cbz	r4, 8012608 <__assert_func+0x24>
 80125f4:	4b07      	ldr	r3, [pc, #28]	@ (8012614 <__assert_func+0x30>)
 80125f6:	9100      	str	r1, [sp, #0]
 80125f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80125fc:	4906      	ldr	r1, [pc, #24]	@ (8012618 <__assert_func+0x34>)
 80125fe:	462b      	mov	r3, r5
 8012600:	f000 f862 	bl	80126c8 <fiprintf>
 8012604:	f000 fd3a 	bl	801307c <abort>
 8012608:	4b04      	ldr	r3, [pc, #16]	@ (801261c <__assert_func+0x38>)
 801260a:	461c      	mov	r4, r3
 801260c:	e7f3      	b.n	80125f6 <__assert_func+0x12>
 801260e:	bf00      	nop
 8012610:	2402042c 	.word	0x2402042c
 8012614:	0801452a 	.word	0x0801452a
 8012618:	08014537 	.word	0x08014537
 801261c:	08014565 	.word	0x08014565

08012620 <_calloc_r>:
 8012620:	b538      	push	{r3, r4, r5, lr}
 8012622:	fba1 1502 	umull	r1, r5, r1, r2
 8012626:	b935      	cbnz	r5, 8012636 <_calloc_r+0x16>
 8012628:	f7fc f9aa 	bl	800e980 <_malloc_r>
 801262c:	4604      	mov	r4, r0
 801262e:	b938      	cbnz	r0, 8012640 <_calloc_r+0x20>
 8012630:	2400      	movs	r4, #0
 8012632:	4620      	mov	r0, r4
 8012634:	bd38      	pop	{r3, r4, r5, pc}
 8012636:	f7fc fdb1 	bl	800f19c <__errno>
 801263a:	230c      	movs	r3, #12
 801263c:	6003      	str	r3, [r0, #0]
 801263e:	e7f7      	b.n	8012630 <_calloc_r+0x10>
 8012640:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8012644:	f022 0203 	bic.w	r2, r2, #3
 8012648:	3a04      	subs	r2, #4
 801264a:	2a24      	cmp	r2, #36	@ 0x24
 801264c:	d819      	bhi.n	8012682 <_calloc_r+0x62>
 801264e:	2a13      	cmp	r2, #19
 8012650:	d915      	bls.n	801267e <_calloc_r+0x5e>
 8012652:	2a1b      	cmp	r2, #27
 8012654:	e9c0 5500 	strd	r5, r5, [r0]
 8012658:	d806      	bhi.n	8012668 <_calloc_r+0x48>
 801265a:	f100 0308 	add.w	r3, r0, #8
 801265e:	2200      	movs	r2, #0
 8012660:	e9c3 2200 	strd	r2, r2, [r3]
 8012664:	609a      	str	r2, [r3, #8]
 8012666:	e7e4      	b.n	8012632 <_calloc_r+0x12>
 8012668:	2a24      	cmp	r2, #36	@ 0x24
 801266a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 801266e:	bf11      	iteee	ne
 8012670:	f100 0310 	addne.w	r3, r0, #16
 8012674:	6105      	streq	r5, [r0, #16]
 8012676:	f100 0318 	addeq.w	r3, r0, #24
 801267a:	6145      	streq	r5, [r0, #20]
 801267c:	e7ef      	b.n	801265e <_calloc_r+0x3e>
 801267e:	4603      	mov	r3, r0
 8012680:	e7ed      	b.n	801265e <_calloc_r+0x3e>
 8012682:	4629      	mov	r1, r5
 8012684:	f7fc fd2b 	bl	800f0de <memset>
 8012688:	e7d3      	b.n	8012632 <_calloc_r+0x12>

0801268a <__ascii_mbtowc>:
 801268a:	b082      	sub	sp, #8
 801268c:	b901      	cbnz	r1, 8012690 <__ascii_mbtowc+0x6>
 801268e:	a901      	add	r1, sp, #4
 8012690:	b142      	cbz	r2, 80126a4 <__ascii_mbtowc+0x1a>
 8012692:	b14b      	cbz	r3, 80126a8 <__ascii_mbtowc+0x1e>
 8012694:	7813      	ldrb	r3, [r2, #0]
 8012696:	600b      	str	r3, [r1, #0]
 8012698:	7812      	ldrb	r2, [r2, #0]
 801269a:	1e10      	subs	r0, r2, #0
 801269c:	bf18      	it	ne
 801269e:	2001      	movne	r0, #1
 80126a0:	b002      	add	sp, #8
 80126a2:	4770      	bx	lr
 80126a4:	4610      	mov	r0, r2
 80126a6:	e7fb      	b.n	80126a0 <__ascii_mbtowc+0x16>
 80126a8:	f06f 0001 	mvn.w	r0, #1
 80126ac:	e7f8      	b.n	80126a0 <__ascii_mbtowc+0x16>

080126ae <__ascii_wctomb>:
 80126ae:	4603      	mov	r3, r0
 80126b0:	4608      	mov	r0, r1
 80126b2:	b141      	cbz	r1, 80126c6 <__ascii_wctomb+0x18>
 80126b4:	2aff      	cmp	r2, #255	@ 0xff
 80126b6:	d904      	bls.n	80126c2 <__ascii_wctomb+0x14>
 80126b8:	228a      	movs	r2, #138	@ 0x8a
 80126ba:	601a      	str	r2, [r3, #0]
 80126bc:	f04f 30ff 	mov.w	r0, #4294967295
 80126c0:	4770      	bx	lr
 80126c2:	700a      	strb	r2, [r1, #0]
 80126c4:	2001      	movs	r0, #1
 80126c6:	4770      	bx	lr

080126c8 <fiprintf>:
 80126c8:	b40e      	push	{r1, r2, r3}
 80126ca:	b503      	push	{r0, r1, lr}
 80126cc:	4601      	mov	r1, r0
 80126ce:	ab03      	add	r3, sp, #12
 80126d0:	4805      	ldr	r0, [pc, #20]	@ (80126e8 <fiprintf+0x20>)
 80126d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80126d6:	6800      	ldr	r0, [r0, #0]
 80126d8:	9301      	str	r3, [sp, #4]
 80126da:	f000 f807 	bl	80126ec <_vfiprintf_r>
 80126de:	b002      	add	sp, #8
 80126e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80126e4:	b003      	add	sp, #12
 80126e6:	4770      	bx	lr
 80126e8:	2402042c 	.word	0x2402042c

080126ec <_vfiprintf_r>:
 80126ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126f0:	b0bb      	sub	sp, #236	@ 0xec
 80126f2:	460f      	mov	r7, r1
 80126f4:	4693      	mov	fp, r2
 80126f6:	461c      	mov	r4, r3
 80126f8:	461d      	mov	r5, r3
 80126fa:	9000      	str	r0, [sp, #0]
 80126fc:	b118      	cbz	r0, 8012706 <_vfiprintf_r+0x1a>
 80126fe:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8012700:	b90b      	cbnz	r3, 8012706 <_vfiprintf_r+0x1a>
 8012702:	f7fc fc0f 	bl	800ef24 <__sinit>
 8012706:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012708:	07da      	lsls	r2, r3, #31
 801270a:	d405      	bmi.n	8012718 <_vfiprintf_r+0x2c>
 801270c:	89bb      	ldrh	r3, [r7, #12]
 801270e:	059b      	lsls	r3, r3, #22
 8012710:	d402      	bmi.n	8012718 <_vfiprintf_r+0x2c>
 8012712:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012714:	f7fc fd6e 	bl	800f1f4 <__retarget_lock_acquire_recursive>
 8012718:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801271c:	049e      	lsls	r6, r3, #18
 801271e:	d406      	bmi.n	801272e <_vfiprintf_r+0x42>
 8012720:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012722:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012726:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801272a:	81bb      	strh	r3, [r7, #12]
 801272c:	667a      	str	r2, [r7, #100]	@ 0x64
 801272e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012730:	0498      	lsls	r0, r3, #18
 8012732:	d508      	bpl.n	8012746 <_vfiprintf_r+0x5a>
 8012734:	07d9      	lsls	r1, r3, #31
 8012736:	d512      	bpl.n	801275e <_vfiprintf_r+0x72>
 8012738:	f04f 33ff 	mov.w	r3, #4294967295
 801273c:	9303      	str	r3, [sp, #12]
 801273e:	9803      	ldr	r0, [sp, #12]
 8012740:	b03b      	add	sp, #236	@ 0xec
 8012742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012746:	89bb      	ldrh	r3, [r7, #12]
 8012748:	071a      	lsls	r2, r3, #28
 801274a:	d501      	bpl.n	8012750 <_vfiprintf_r+0x64>
 801274c:	693b      	ldr	r3, [r7, #16]
 801274e:	b96b      	cbnz	r3, 801276c <_vfiprintf_r+0x80>
 8012750:	9800      	ldr	r0, [sp, #0]
 8012752:	4639      	mov	r1, r7
 8012754:	f7fe fb10 	bl	8010d78 <__swsetup_r>
 8012758:	b140      	cbz	r0, 801276c <_vfiprintf_r+0x80>
 801275a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801275c:	e7ea      	b.n	8012734 <_vfiprintf_r+0x48>
 801275e:	89bb      	ldrh	r3, [r7, #12]
 8012760:	059b      	lsls	r3, r3, #22
 8012762:	d4e9      	bmi.n	8012738 <_vfiprintf_r+0x4c>
 8012764:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012766:	f7fc fd46 	bl	800f1f6 <__retarget_lock_release_recursive>
 801276a:	e7e5      	b.n	8012738 <_vfiprintf_r+0x4c>
 801276c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8012770:	f003 021a 	and.w	r2, r3, #26
 8012774:	2a0a      	cmp	r2, #10
 8012776:	d114      	bne.n	80127a2 <_vfiprintf_r+0xb6>
 8012778:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801277c:	2a00      	cmp	r2, #0
 801277e:	db10      	blt.n	80127a2 <_vfiprintf_r+0xb6>
 8012780:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012782:	07d6      	lsls	r6, r2, #31
 8012784:	d404      	bmi.n	8012790 <_vfiprintf_r+0xa4>
 8012786:	059d      	lsls	r5, r3, #22
 8012788:	d402      	bmi.n	8012790 <_vfiprintf_r+0xa4>
 801278a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801278c:	f7fc fd33 	bl	800f1f6 <__retarget_lock_release_recursive>
 8012790:	9800      	ldr	r0, [sp, #0]
 8012792:	4623      	mov	r3, r4
 8012794:	465a      	mov	r2, fp
 8012796:	4639      	mov	r1, r7
 8012798:	b03b      	add	sp, #236	@ 0xec
 801279a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801279e:	f000 bc2d 	b.w	8012ffc <__sbprintf>
 80127a2:	2300      	movs	r3, #0
 80127a4:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 80127a8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80127ac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80127b0:	ae11      	add	r6, sp, #68	@ 0x44
 80127b2:	960e      	str	r6, [sp, #56]	@ 0x38
 80127b4:	9303      	str	r3, [sp, #12]
 80127b6:	465b      	mov	r3, fp
 80127b8:	461c      	mov	r4, r3
 80127ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80127be:	b10a      	cbz	r2, 80127c4 <_vfiprintf_r+0xd8>
 80127c0:	2a25      	cmp	r2, #37	@ 0x25
 80127c2:	d1f9      	bne.n	80127b8 <_vfiprintf_r+0xcc>
 80127c4:	ebb4 080b 	subs.w	r8, r4, fp
 80127c8:	d00d      	beq.n	80127e6 <_vfiprintf_r+0xfa>
 80127ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80127cc:	4443      	add	r3, r8
 80127ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80127d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127d2:	3301      	adds	r3, #1
 80127d4:	2b07      	cmp	r3, #7
 80127d6:	e9c6 b800 	strd	fp, r8, [r6]
 80127da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80127dc:	dc75      	bgt.n	80128ca <_vfiprintf_r+0x1de>
 80127de:	3608      	adds	r6, #8
 80127e0:	9b03      	ldr	r3, [sp, #12]
 80127e2:	4443      	add	r3, r8
 80127e4:	9303      	str	r3, [sp, #12]
 80127e6:	7823      	ldrb	r3, [r4, #0]
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	f000 83c9 	beq.w	8012f80 <_vfiprintf_r+0x894>
 80127ee:	2300      	movs	r3, #0
 80127f0:	f04f 32ff 	mov.w	r2, #4294967295
 80127f4:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80127f8:	3401      	adds	r4, #1
 80127fa:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80127fe:	469a      	mov	sl, r3
 8012800:	46a3      	mov	fp, r4
 8012802:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8012806:	f1a3 0220 	sub.w	r2, r3, #32
 801280a:	2a5a      	cmp	r2, #90	@ 0x5a
 801280c:	f200 8312 	bhi.w	8012e34 <_vfiprintf_r+0x748>
 8012810:	e8df f012 	tbh	[pc, r2, lsl #1]
 8012814:	0310009a 	.word	0x0310009a
 8012818:	00a20310 	.word	0x00a20310
 801281c:	03100310 	.word	0x03100310
 8012820:	00820310 	.word	0x00820310
 8012824:	03100310 	.word	0x03100310
 8012828:	00af00a5 	.word	0x00af00a5
 801282c:	00ac0310 	.word	0x00ac0310
 8012830:	031000b1 	.word	0x031000b1
 8012834:	00d000cd 	.word	0x00d000cd
 8012838:	00d000d0 	.word	0x00d000d0
 801283c:	00d000d0 	.word	0x00d000d0
 8012840:	00d000d0 	.word	0x00d000d0
 8012844:	00d000d0 	.word	0x00d000d0
 8012848:	03100310 	.word	0x03100310
 801284c:	03100310 	.word	0x03100310
 8012850:	03100310 	.word	0x03100310
 8012854:	03100310 	.word	0x03100310
 8012858:	00f60310 	.word	0x00f60310
 801285c:	03100103 	.word	0x03100103
 8012860:	03100310 	.word	0x03100310
 8012864:	03100310 	.word	0x03100310
 8012868:	03100310 	.word	0x03100310
 801286c:	03100310 	.word	0x03100310
 8012870:	01510310 	.word	0x01510310
 8012874:	03100310 	.word	0x03100310
 8012878:	01980310 	.word	0x01980310
 801287c:	02770310 	.word	0x02770310
 8012880:	03100310 	.word	0x03100310
 8012884:	03100297 	.word	0x03100297
 8012888:	03100310 	.word	0x03100310
 801288c:	03100310 	.word	0x03100310
 8012890:	03100310 	.word	0x03100310
 8012894:	03100310 	.word	0x03100310
 8012898:	00f60310 	.word	0x00f60310
 801289c:	03100105 	.word	0x03100105
 80128a0:	03100310 	.word	0x03100310
 80128a4:	010500df 	.word	0x010500df
 80128a8:	031000f0 	.word	0x031000f0
 80128ac:	031000ea 	.word	0x031000ea
 80128b0:	01530131 	.word	0x01530131
 80128b4:	00f00188 	.word	0x00f00188
 80128b8:	01980310 	.word	0x01980310
 80128bc:	02790098 	.word	0x02790098
 80128c0:	03100310 	.word	0x03100310
 80128c4:	03100065 	.word	0x03100065
 80128c8:	0098      	.short	0x0098
 80128ca:	9800      	ldr	r0, [sp, #0]
 80128cc:	aa0e      	add	r2, sp, #56	@ 0x38
 80128ce:	4639      	mov	r1, r7
 80128d0:	f7fd fff4 	bl	80108bc <__sprint_r>
 80128d4:	2800      	cmp	r0, #0
 80128d6:	f040 8332 	bne.w	8012f3e <_vfiprintf_r+0x852>
 80128da:	ae11      	add	r6, sp, #68	@ 0x44
 80128dc:	e780      	b.n	80127e0 <_vfiprintf_r+0xf4>
 80128de:	4a98      	ldr	r2, [pc, #608]	@ (8012b40 <_vfiprintf_r+0x454>)
 80128e0:	9205      	str	r2, [sp, #20]
 80128e2:	f01a 0220 	ands.w	r2, sl, #32
 80128e6:	f000 822e 	beq.w	8012d46 <_vfiprintf_r+0x65a>
 80128ea:	3507      	adds	r5, #7
 80128ec:	f025 0507 	bic.w	r5, r5, #7
 80128f0:	46a8      	mov	r8, r5
 80128f2:	686d      	ldr	r5, [r5, #4]
 80128f4:	f858 4b08 	ldr.w	r4, [r8], #8
 80128f8:	f01a 0f01 	tst.w	sl, #1
 80128fc:	d009      	beq.n	8012912 <_vfiprintf_r+0x226>
 80128fe:	ea54 0205 	orrs.w	r2, r4, r5
 8012902:	bf1f      	itttt	ne
 8012904:	2230      	movne	r2, #48	@ 0x30
 8012906:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 801290a:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 801290e:	f04a 0a02 	orrne.w	sl, sl, #2
 8012912:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8012916:	e111      	b.n	8012b3c <_vfiprintf_r+0x450>
 8012918:	9800      	ldr	r0, [sp, #0]
 801291a:	f7fe fab1 	bl	8010e80 <_localeconv_r>
 801291e:	6843      	ldr	r3, [r0, #4]
 8012920:	9308      	str	r3, [sp, #32]
 8012922:	4618      	mov	r0, r3
 8012924:	f7ed fcdc 	bl	80002e0 <strlen>
 8012928:	9007      	str	r0, [sp, #28]
 801292a:	9800      	ldr	r0, [sp, #0]
 801292c:	f7fe faa8 	bl	8010e80 <_localeconv_r>
 8012930:	6883      	ldr	r3, [r0, #8]
 8012932:	9306      	str	r3, [sp, #24]
 8012934:	9b07      	ldr	r3, [sp, #28]
 8012936:	b12b      	cbz	r3, 8012944 <_vfiprintf_r+0x258>
 8012938:	9b06      	ldr	r3, [sp, #24]
 801293a:	b11b      	cbz	r3, 8012944 <_vfiprintf_r+0x258>
 801293c:	781b      	ldrb	r3, [r3, #0]
 801293e:	b10b      	cbz	r3, 8012944 <_vfiprintf_r+0x258>
 8012940:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 8012944:	465c      	mov	r4, fp
 8012946:	e75b      	b.n	8012800 <_vfiprintf_r+0x114>
 8012948:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 801294c:	2b00      	cmp	r3, #0
 801294e:	d1f9      	bne.n	8012944 <_vfiprintf_r+0x258>
 8012950:	2320      	movs	r3, #32
 8012952:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8012956:	e7f5      	b.n	8012944 <_vfiprintf_r+0x258>
 8012958:	f04a 0a01 	orr.w	sl, sl, #1
 801295c:	e7f2      	b.n	8012944 <_vfiprintf_r+0x258>
 801295e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012962:	9302      	str	r3, [sp, #8]
 8012964:	2b00      	cmp	r3, #0
 8012966:	daed      	bge.n	8012944 <_vfiprintf_r+0x258>
 8012968:	425b      	negs	r3, r3
 801296a:	9302      	str	r3, [sp, #8]
 801296c:	f04a 0a04 	orr.w	sl, sl, #4
 8012970:	e7e8      	b.n	8012944 <_vfiprintf_r+0x258>
 8012972:	232b      	movs	r3, #43	@ 0x2b
 8012974:	e7ed      	b.n	8012952 <_vfiprintf_r+0x266>
 8012976:	465a      	mov	r2, fp
 8012978:	f812 3b01 	ldrb.w	r3, [r2], #1
 801297c:	2b2a      	cmp	r3, #42	@ 0x2a
 801297e:	d113      	bne.n	80129a8 <_vfiprintf_r+0x2bc>
 8012980:	f855 3b04 	ldr.w	r3, [r5], #4
 8012984:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012988:	9301      	str	r3, [sp, #4]
 801298a:	4693      	mov	fp, r2
 801298c:	e7da      	b.n	8012944 <_vfiprintf_r+0x258>
 801298e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8012992:	fb04 0101 	mla	r1, r4, r1, r0
 8012996:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 801299a:	2809      	cmp	r0, #9
 801299c:	d9f7      	bls.n	801298e <_vfiprintf_r+0x2a2>
 801299e:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 80129a2:	9101      	str	r1, [sp, #4]
 80129a4:	4693      	mov	fp, r2
 80129a6:	e72e      	b.n	8012806 <_vfiprintf_r+0x11a>
 80129a8:	2100      	movs	r1, #0
 80129aa:	240a      	movs	r4, #10
 80129ac:	e7f3      	b.n	8012996 <_vfiprintf_r+0x2aa>
 80129ae:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 80129b2:	e7c7      	b.n	8012944 <_vfiprintf_r+0x258>
 80129b4:	2200      	movs	r2, #0
 80129b6:	9202      	str	r2, [sp, #8]
 80129b8:	210a      	movs	r1, #10
 80129ba:	9a02      	ldr	r2, [sp, #8]
 80129bc:	3b30      	subs	r3, #48	@ 0x30
 80129be:	fb01 3302 	mla	r3, r1, r2, r3
 80129c2:	9302      	str	r3, [sp, #8]
 80129c4:	f81b 3b01 	ldrb.w	r3, [fp], #1
 80129c8:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80129cc:	2a09      	cmp	r2, #9
 80129ce:	d9f4      	bls.n	80129ba <_vfiprintf_r+0x2ce>
 80129d0:	e719      	b.n	8012806 <_vfiprintf_r+0x11a>
 80129d2:	f89b 3000 	ldrb.w	r3, [fp]
 80129d6:	2b68      	cmp	r3, #104	@ 0x68
 80129d8:	bf06      	itte	eq
 80129da:	f10b 0b01 	addeq.w	fp, fp, #1
 80129de:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 80129e2:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 80129e6:	e7ad      	b.n	8012944 <_vfiprintf_r+0x258>
 80129e8:	f89b 3000 	ldrb.w	r3, [fp]
 80129ec:	2b6c      	cmp	r3, #108	@ 0x6c
 80129ee:	d104      	bne.n	80129fa <_vfiprintf_r+0x30e>
 80129f0:	f10b 0b01 	add.w	fp, fp, #1
 80129f4:	f04a 0a20 	orr.w	sl, sl, #32
 80129f8:	e7a4      	b.n	8012944 <_vfiprintf_r+0x258>
 80129fa:	f04a 0a10 	orr.w	sl, sl, #16
 80129fe:	e7a1      	b.n	8012944 <_vfiprintf_r+0x258>
 8012a00:	46a8      	mov	r8, r5
 8012a02:	2400      	movs	r4, #0
 8012a04:	f858 3b04 	ldr.w	r3, [r8], #4
 8012a08:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8012a0c:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8012a10:	2301      	movs	r3, #1
 8012a12:	9301      	str	r3, [sp, #4]
 8012a14:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8012a18:	e0a9      	b.n	8012b6e <_vfiprintf_r+0x482>
 8012a1a:	f04a 0a10 	orr.w	sl, sl, #16
 8012a1e:	f01a 0f20 	tst.w	sl, #32
 8012a22:	d011      	beq.n	8012a48 <_vfiprintf_r+0x35c>
 8012a24:	3507      	adds	r5, #7
 8012a26:	f025 0507 	bic.w	r5, r5, #7
 8012a2a:	46a8      	mov	r8, r5
 8012a2c:	686d      	ldr	r5, [r5, #4]
 8012a2e:	f858 4b08 	ldr.w	r4, [r8], #8
 8012a32:	2d00      	cmp	r5, #0
 8012a34:	da06      	bge.n	8012a44 <_vfiprintf_r+0x358>
 8012a36:	4264      	negs	r4, r4
 8012a38:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8012a3c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8012a40:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8012a44:	2301      	movs	r3, #1
 8012a46:	e048      	b.n	8012ada <_vfiprintf_r+0x3ee>
 8012a48:	46a8      	mov	r8, r5
 8012a4a:	f01a 0f10 	tst.w	sl, #16
 8012a4e:	f858 5b04 	ldr.w	r5, [r8], #4
 8012a52:	d002      	beq.n	8012a5a <_vfiprintf_r+0x36e>
 8012a54:	462c      	mov	r4, r5
 8012a56:	17ed      	asrs	r5, r5, #31
 8012a58:	e7eb      	b.n	8012a32 <_vfiprintf_r+0x346>
 8012a5a:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8012a5e:	d003      	beq.n	8012a68 <_vfiprintf_r+0x37c>
 8012a60:	b22c      	sxth	r4, r5
 8012a62:	f345 35c0 	sbfx	r5, r5, #15, #1
 8012a66:	e7e4      	b.n	8012a32 <_vfiprintf_r+0x346>
 8012a68:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8012a6c:	d0f2      	beq.n	8012a54 <_vfiprintf_r+0x368>
 8012a6e:	b26c      	sxtb	r4, r5
 8012a70:	f345 15c0 	sbfx	r5, r5, #7, #1
 8012a74:	e7dd      	b.n	8012a32 <_vfiprintf_r+0x346>
 8012a76:	f01a 0f20 	tst.w	sl, #32
 8012a7a:	d007      	beq.n	8012a8c <_vfiprintf_r+0x3a0>
 8012a7c:	9a03      	ldr	r2, [sp, #12]
 8012a7e:	682b      	ldr	r3, [r5, #0]
 8012a80:	9903      	ldr	r1, [sp, #12]
 8012a82:	17d2      	asrs	r2, r2, #31
 8012a84:	e9c3 1200 	strd	r1, r2, [r3]
 8012a88:	3504      	adds	r5, #4
 8012a8a:	e694      	b.n	80127b6 <_vfiprintf_r+0xca>
 8012a8c:	f01a 0f10 	tst.w	sl, #16
 8012a90:	d003      	beq.n	8012a9a <_vfiprintf_r+0x3ae>
 8012a92:	682b      	ldr	r3, [r5, #0]
 8012a94:	9a03      	ldr	r2, [sp, #12]
 8012a96:	601a      	str	r2, [r3, #0]
 8012a98:	e7f6      	b.n	8012a88 <_vfiprintf_r+0x39c>
 8012a9a:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8012a9e:	d003      	beq.n	8012aa8 <_vfiprintf_r+0x3bc>
 8012aa0:	682b      	ldr	r3, [r5, #0]
 8012aa2:	9a03      	ldr	r2, [sp, #12]
 8012aa4:	801a      	strh	r2, [r3, #0]
 8012aa6:	e7ef      	b.n	8012a88 <_vfiprintf_r+0x39c>
 8012aa8:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8012aac:	d0f1      	beq.n	8012a92 <_vfiprintf_r+0x3a6>
 8012aae:	682b      	ldr	r3, [r5, #0]
 8012ab0:	9a03      	ldr	r2, [sp, #12]
 8012ab2:	701a      	strb	r2, [r3, #0]
 8012ab4:	e7e8      	b.n	8012a88 <_vfiprintf_r+0x39c>
 8012ab6:	f04a 0a10 	orr.w	sl, sl, #16
 8012aba:	f01a 0320 	ands.w	r3, sl, #32
 8012abe:	d01f      	beq.n	8012b00 <_vfiprintf_r+0x414>
 8012ac0:	3507      	adds	r5, #7
 8012ac2:	f025 0507 	bic.w	r5, r5, #7
 8012ac6:	46a8      	mov	r8, r5
 8012ac8:	686d      	ldr	r5, [r5, #4]
 8012aca:	f858 4b08 	ldr.w	r4, [r8], #8
 8012ace:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8012ad2:	2300      	movs	r3, #0
 8012ad4:	2200      	movs	r2, #0
 8012ad6:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 8012ada:	9a01      	ldr	r2, [sp, #4]
 8012adc:	2a00      	cmp	r2, #0
 8012ade:	f2c0 825c 	blt.w	8012f9a <_vfiprintf_r+0x8ae>
 8012ae2:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8012ae6:	9204      	str	r2, [sp, #16]
 8012ae8:	ea54 0205 	orrs.w	r2, r4, r5
 8012aec:	f040 825b 	bne.w	8012fa6 <_vfiprintf_r+0x8ba>
 8012af0:	9a01      	ldr	r2, [sp, #4]
 8012af2:	2a00      	cmp	r2, #0
 8012af4:	f000 8195 	beq.w	8012e22 <_vfiprintf_r+0x736>
 8012af8:	2b01      	cmp	r3, #1
 8012afa:	f040 8257 	bne.w	8012fac <_vfiprintf_r+0x8c0>
 8012afe:	e139      	b.n	8012d74 <_vfiprintf_r+0x688>
 8012b00:	46a8      	mov	r8, r5
 8012b02:	f01a 0510 	ands.w	r5, sl, #16
 8012b06:	f858 4b04 	ldr.w	r4, [r8], #4
 8012b0a:	d001      	beq.n	8012b10 <_vfiprintf_r+0x424>
 8012b0c:	461d      	mov	r5, r3
 8012b0e:	e7de      	b.n	8012ace <_vfiprintf_r+0x3e2>
 8012b10:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8012b14:	d001      	beq.n	8012b1a <_vfiprintf_r+0x42e>
 8012b16:	b2a4      	uxth	r4, r4
 8012b18:	e7d9      	b.n	8012ace <_vfiprintf_r+0x3e2>
 8012b1a:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8012b1e:	d0d6      	beq.n	8012ace <_vfiprintf_r+0x3e2>
 8012b20:	b2e4      	uxtb	r4, r4
 8012b22:	e7f3      	b.n	8012b0c <_vfiprintf_r+0x420>
 8012b24:	46a8      	mov	r8, r5
 8012b26:	f647 0330 	movw	r3, #30768	@ 0x7830
 8012b2a:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8012b2e:	f858 4b04 	ldr.w	r4, [r8], #4
 8012b32:	4b03      	ldr	r3, [pc, #12]	@ (8012b40 <_vfiprintf_r+0x454>)
 8012b34:	9305      	str	r3, [sp, #20]
 8012b36:	2500      	movs	r5, #0
 8012b38:	f04a 0a02 	orr.w	sl, sl, #2
 8012b3c:	2302      	movs	r3, #2
 8012b3e:	e7c9      	b.n	8012ad4 <_vfiprintf_r+0x3e8>
 8012b40:	0801442d 	.word	0x0801442d
 8012b44:	9b01      	ldr	r3, [sp, #4]
 8012b46:	46a8      	mov	r8, r5
 8012b48:	2500      	movs	r5, #0
 8012b4a:	42ab      	cmp	r3, r5
 8012b4c:	f858 9b04 	ldr.w	r9, [r8], #4
 8012b50:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 8012b54:	f2c0 80d0 	blt.w	8012cf8 <_vfiprintf_r+0x60c>
 8012b58:	461a      	mov	r2, r3
 8012b5a:	4629      	mov	r1, r5
 8012b5c:	4648      	mov	r0, r9
 8012b5e:	f7ed fbc7 	bl	80002f0 <memchr>
 8012b62:	4604      	mov	r4, r0
 8012b64:	b118      	cbz	r0, 8012b6e <_vfiprintf_r+0x482>
 8012b66:	eba0 0309 	sub.w	r3, r0, r9
 8012b6a:	9301      	str	r3, [sp, #4]
 8012b6c:	462c      	mov	r4, r5
 8012b6e:	9b01      	ldr	r3, [sp, #4]
 8012b70:	42a3      	cmp	r3, r4
 8012b72:	bfb8      	it	lt
 8012b74:	4623      	movlt	r3, r4
 8012b76:	9304      	str	r3, [sp, #16]
 8012b78:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8012b7c:	b113      	cbz	r3, 8012b84 <_vfiprintf_r+0x498>
 8012b7e:	9b04      	ldr	r3, [sp, #16]
 8012b80:	3301      	adds	r3, #1
 8012b82:	9304      	str	r3, [sp, #16]
 8012b84:	f01a 0302 	ands.w	r3, sl, #2
 8012b88:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b8a:	bf1e      	ittt	ne
 8012b8c:	9b04      	ldrne	r3, [sp, #16]
 8012b8e:	3302      	addne	r3, #2
 8012b90:	9304      	strne	r3, [sp, #16]
 8012b92:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 8012b96:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b98:	d11f      	bne.n	8012bda <_vfiprintf_r+0x4ee>
 8012b9a:	9b02      	ldr	r3, [sp, #8]
 8012b9c:	9a04      	ldr	r2, [sp, #16]
 8012b9e:	1a9d      	subs	r5, r3, r2
 8012ba0:	2d00      	cmp	r5, #0
 8012ba2:	dd1a      	ble.n	8012bda <_vfiprintf_r+0x4ee>
 8012ba4:	4ba8      	ldr	r3, [pc, #672]	@ (8012e48 <_vfiprintf_r+0x75c>)
 8012ba6:	6033      	str	r3, [r6, #0]
 8012ba8:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8012bac:	2d10      	cmp	r5, #16
 8012bae:	f102 0201 	add.w	r2, r2, #1
 8012bb2:	f106 0008 	add.w	r0, r6, #8
 8012bb6:	f300 814d 	bgt.w	8012e54 <_vfiprintf_r+0x768>
 8012bba:	6075      	str	r5, [r6, #4]
 8012bbc:	2a07      	cmp	r2, #7
 8012bbe:	4465      	add	r5, ip
 8012bc0:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8012bc4:	f340 8159 	ble.w	8012e7a <_vfiprintf_r+0x78e>
 8012bc8:	9800      	ldr	r0, [sp, #0]
 8012bca:	aa0e      	add	r2, sp, #56	@ 0x38
 8012bcc:	4639      	mov	r1, r7
 8012bce:	f7fd fe75 	bl	80108bc <__sprint_r>
 8012bd2:	2800      	cmp	r0, #0
 8012bd4:	f040 81b3 	bne.w	8012f3e <_vfiprintf_r+0x852>
 8012bd8:	ae11      	add	r6, sp, #68	@ 0x44
 8012bda:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8012bde:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8012be2:	b161      	cbz	r1, 8012bfe <_vfiprintf_r+0x512>
 8012be4:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8012be8:	3301      	adds	r3, #1
 8012bea:	6031      	str	r1, [r6, #0]
 8012bec:	2101      	movs	r1, #1
 8012bee:	440a      	add	r2, r1
 8012bf0:	2b07      	cmp	r3, #7
 8012bf2:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8012bf6:	6071      	str	r1, [r6, #4]
 8012bf8:	f300 8141 	bgt.w	8012e7e <_vfiprintf_r+0x792>
 8012bfc:	3608      	adds	r6, #8
 8012bfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012c00:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8012c04:	b159      	cbz	r1, 8012c1e <_vfiprintf_r+0x532>
 8012c06:	a90d      	add	r1, sp, #52	@ 0x34
 8012c08:	3301      	adds	r3, #1
 8012c0a:	6031      	str	r1, [r6, #0]
 8012c0c:	2102      	movs	r1, #2
 8012c0e:	440a      	add	r2, r1
 8012c10:	2b07      	cmp	r3, #7
 8012c12:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8012c16:	6071      	str	r1, [r6, #4]
 8012c18:	f300 813a 	bgt.w	8012e90 <_vfiprintf_r+0x7a4>
 8012c1c:	3608      	adds	r6, #8
 8012c1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012c20:	2b80      	cmp	r3, #128	@ 0x80
 8012c22:	d11f      	bne.n	8012c64 <_vfiprintf_r+0x578>
 8012c24:	9b02      	ldr	r3, [sp, #8]
 8012c26:	9a04      	ldr	r2, [sp, #16]
 8012c28:	1a9d      	subs	r5, r3, r2
 8012c2a:	2d00      	cmp	r5, #0
 8012c2c:	dd1a      	ble.n	8012c64 <_vfiprintf_r+0x578>
 8012c2e:	4b87      	ldr	r3, [pc, #540]	@ (8012e4c <_vfiprintf_r+0x760>)
 8012c30:	6033      	str	r3, [r6, #0]
 8012c32:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8012c36:	2d10      	cmp	r5, #16
 8012c38:	f102 0201 	add.w	r2, r2, #1
 8012c3c:	f106 0008 	add.w	r0, r6, #8
 8012c40:	f300 812f 	bgt.w	8012ea2 <_vfiprintf_r+0x7b6>
 8012c44:	6075      	str	r5, [r6, #4]
 8012c46:	2a07      	cmp	r2, #7
 8012c48:	4465      	add	r5, ip
 8012c4a:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8012c4e:	f340 813b 	ble.w	8012ec8 <_vfiprintf_r+0x7dc>
 8012c52:	9800      	ldr	r0, [sp, #0]
 8012c54:	aa0e      	add	r2, sp, #56	@ 0x38
 8012c56:	4639      	mov	r1, r7
 8012c58:	f7fd fe30 	bl	80108bc <__sprint_r>
 8012c5c:	2800      	cmp	r0, #0
 8012c5e:	f040 816e 	bne.w	8012f3e <_vfiprintf_r+0x852>
 8012c62:	ae11      	add	r6, sp, #68	@ 0x44
 8012c64:	9b01      	ldr	r3, [sp, #4]
 8012c66:	1ae4      	subs	r4, r4, r3
 8012c68:	2c00      	cmp	r4, #0
 8012c6a:	dd1a      	ble.n	8012ca2 <_vfiprintf_r+0x5b6>
 8012c6c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8012c70:	4876      	ldr	r0, [pc, #472]	@ (8012e4c <_vfiprintf_r+0x760>)
 8012c72:	6030      	str	r0, [r6, #0]
 8012c74:	2c10      	cmp	r4, #16
 8012c76:	f103 0301 	add.w	r3, r3, #1
 8012c7a:	f106 0108 	add.w	r1, r6, #8
 8012c7e:	f300 8125 	bgt.w	8012ecc <_vfiprintf_r+0x7e0>
 8012c82:	6074      	str	r4, [r6, #4]
 8012c84:	2b07      	cmp	r3, #7
 8012c86:	4414      	add	r4, r2
 8012c88:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8012c8c:	f340 812f 	ble.w	8012eee <_vfiprintf_r+0x802>
 8012c90:	9800      	ldr	r0, [sp, #0]
 8012c92:	aa0e      	add	r2, sp, #56	@ 0x38
 8012c94:	4639      	mov	r1, r7
 8012c96:	f7fd fe11 	bl	80108bc <__sprint_r>
 8012c9a:	2800      	cmp	r0, #0
 8012c9c:	f040 814f 	bne.w	8012f3e <_vfiprintf_r+0x852>
 8012ca0:	ae11      	add	r6, sp, #68	@ 0x44
 8012ca2:	9b01      	ldr	r3, [sp, #4]
 8012ca4:	9a01      	ldr	r2, [sp, #4]
 8012ca6:	6073      	str	r3, [r6, #4]
 8012ca8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012caa:	f8c6 9000 	str.w	r9, [r6]
 8012cae:	4413      	add	r3, r2
 8012cb0:	9310      	str	r3, [sp, #64]	@ 0x40
 8012cb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cb4:	3301      	adds	r3, #1
 8012cb6:	2b07      	cmp	r3, #7
 8012cb8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012cba:	f300 811a 	bgt.w	8012ef2 <_vfiprintf_r+0x806>
 8012cbe:	f106 0308 	add.w	r3, r6, #8
 8012cc2:	f01a 0f04 	tst.w	sl, #4
 8012cc6:	f040 811c 	bne.w	8012f02 <_vfiprintf_r+0x816>
 8012cca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012cce:	9904      	ldr	r1, [sp, #16]
 8012cd0:	428a      	cmp	r2, r1
 8012cd2:	bfac      	ite	ge
 8012cd4:	189b      	addge	r3, r3, r2
 8012cd6:	185b      	addlt	r3, r3, r1
 8012cd8:	9303      	str	r3, [sp, #12]
 8012cda:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012cdc:	b13b      	cbz	r3, 8012cee <_vfiprintf_r+0x602>
 8012cde:	9800      	ldr	r0, [sp, #0]
 8012ce0:	aa0e      	add	r2, sp, #56	@ 0x38
 8012ce2:	4639      	mov	r1, r7
 8012ce4:	f7fd fdea 	bl	80108bc <__sprint_r>
 8012ce8:	2800      	cmp	r0, #0
 8012cea:	f040 8128 	bne.w	8012f3e <_vfiprintf_r+0x852>
 8012cee:	2300      	movs	r3, #0
 8012cf0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012cf2:	4645      	mov	r5, r8
 8012cf4:	ae11      	add	r6, sp, #68	@ 0x44
 8012cf6:	e55e      	b.n	80127b6 <_vfiprintf_r+0xca>
 8012cf8:	4648      	mov	r0, r9
 8012cfa:	f7ed faf1 	bl	80002e0 <strlen>
 8012cfe:	9001      	str	r0, [sp, #4]
 8012d00:	e734      	b.n	8012b6c <_vfiprintf_r+0x480>
 8012d02:	f04a 0a10 	orr.w	sl, sl, #16
 8012d06:	f01a 0320 	ands.w	r3, sl, #32
 8012d0a:	d008      	beq.n	8012d1e <_vfiprintf_r+0x632>
 8012d0c:	3507      	adds	r5, #7
 8012d0e:	f025 0507 	bic.w	r5, r5, #7
 8012d12:	46a8      	mov	r8, r5
 8012d14:	686d      	ldr	r5, [r5, #4]
 8012d16:	f858 4b08 	ldr.w	r4, [r8], #8
 8012d1a:	2301      	movs	r3, #1
 8012d1c:	e6da      	b.n	8012ad4 <_vfiprintf_r+0x3e8>
 8012d1e:	46a8      	mov	r8, r5
 8012d20:	f01a 0510 	ands.w	r5, sl, #16
 8012d24:	f858 4b04 	ldr.w	r4, [r8], #4
 8012d28:	d001      	beq.n	8012d2e <_vfiprintf_r+0x642>
 8012d2a:	461d      	mov	r5, r3
 8012d2c:	e7f5      	b.n	8012d1a <_vfiprintf_r+0x62e>
 8012d2e:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8012d32:	d001      	beq.n	8012d38 <_vfiprintf_r+0x64c>
 8012d34:	b2a4      	uxth	r4, r4
 8012d36:	e7f0      	b.n	8012d1a <_vfiprintf_r+0x62e>
 8012d38:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8012d3c:	d0ed      	beq.n	8012d1a <_vfiprintf_r+0x62e>
 8012d3e:	b2e4      	uxtb	r4, r4
 8012d40:	e7f3      	b.n	8012d2a <_vfiprintf_r+0x63e>
 8012d42:	4a43      	ldr	r2, [pc, #268]	@ (8012e50 <_vfiprintf_r+0x764>)
 8012d44:	e5cc      	b.n	80128e0 <_vfiprintf_r+0x1f4>
 8012d46:	46a8      	mov	r8, r5
 8012d48:	f01a 0510 	ands.w	r5, sl, #16
 8012d4c:	f858 4b04 	ldr.w	r4, [r8], #4
 8012d50:	d001      	beq.n	8012d56 <_vfiprintf_r+0x66a>
 8012d52:	4615      	mov	r5, r2
 8012d54:	e5d0      	b.n	80128f8 <_vfiprintf_r+0x20c>
 8012d56:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8012d5a:	d001      	beq.n	8012d60 <_vfiprintf_r+0x674>
 8012d5c:	b2a4      	uxth	r4, r4
 8012d5e:	e5cb      	b.n	80128f8 <_vfiprintf_r+0x20c>
 8012d60:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8012d64:	f43f adc8 	beq.w	80128f8 <_vfiprintf_r+0x20c>
 8012d68:	b2e4      	uxtb	r4, r4
 8012d6a:	e7f2      	b.n	8012d52 <_vfiprintf_r+0x666>
 8012d6c:	2c0a      	cmp	r4, #10
 8012d6e:	f175 0300 	sbcs.w	r3, r5, #0
 8012d72:	d206      	bcs.n	8012d82 <_vfiprintf_r+0x696>
 8012d74:	3430      	adds	r4, #48	@ 0x30
 8012d76:	b2e4      	uxtb	r4, r4
 8012d78:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8012d7c:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8012d80:	e130      	b.n	8012fe4 <_vfiprintf_r+0x8f8>
 8012d82:	ab3a      	add	r3, sp, #232	@ 0xe8
 8012d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d86:	9b04      	ldr	r3, [sp, #16]
 8012d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012d8c:	f04f 0a00 	mov.w	sl, #0
 8012d90:	930a      	str	r3, [sp, #40]	@ 0x28
 8012d92:	220a      	movs	r2, #10
 8012d94:	2300      	movs	r3, #0
 8012d96:	4620      	mov	r0, r4
 8012d98:	4629      	mov	r1, r5
 8012d9a:	f7ed faf9 	bl	8000390 <__aeabi_uldivmod>
 8012d9e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012da0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012da2:	3230      	adds	r2, #48	@ 0x30
 8012da4:	f801 2c01 	strb.w	r2, [r1, #-1]
 8012da8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012daa:	4603      	mov	r3, r0
 8012dac:	f101 39ff 	add.w	r9, r1, #4294967295
 8012db0:	f10a 0a01 	add.w	sl, sl, #1
 8012db4:	b312      	cbz	r2, 8012dfc <_vfiprintf_r+0x710>
 8012db6:	9a06      	ldr	r2, [sp, #24]
 8012db8:	7812      	ldrb	r2, [r2, #0]
 8012dba:	4552      	cmp	r2, sl
 8012dbc:	d11e      	bne.n	8012dfc <_vfiprintf_r+0x710>
 8012dbe:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8012dc2:	d01b      	beq.n	8012dfc <_vfiprintf_r+0x710>
 8012dc4:	2c0a      	cmp	r4, #10
 8012dc6:	f175 0500 	sbcs.w	r5, r5, #0
 8012dca:	f0c0 810b 	bcc.w	8012fe4 <_vfiprintf_r+0x8f8>
 8012dce:	9b07      	ldr	r3, [sp, #28]
 8012dd0:	9009      	str	r0, [sp, #36]	@ 0x24
 8012dd2:	eba9 0903 	sub.w	r9, r9, r3
 8012dd6:	461a      	mov	r2, r3
 8012dd8:	9908      	ldr	r1, [sp, #32]
 8012dda:	4648      	mov	r0, r9
 8012ddc:	f7fe f83c 	bl	8010e58 <strncpy>
 8012de0:	9b06      	ldr	r3, [sp, #24]
 8012de2:	785a      	ldrb	r2, [r3, #1]
 8012de4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012de6:	b112      	cbz	r2, 8012dee <_vfiprintf_r+0x702>
 8012de8:	9a06      	ldr	r2, [sp, #24]
 8012dea:	3201      	adds	r2, #1
 8012dec:	9206      	str	r2, [sp, #24]
 8012dee:	f04f 0a00 	mov.w	sl, #0
 8012df2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8012df4:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012df8:	461c      	mov	r4, r3
 8012dfa:	e7ca      	b.n	8012d92 <_vfiprintf_r+0x6a6>
 8012dfc:	2c0a      	cmp	r4, #10
 8012dfe:	f175 0500 	sbcs.w	r5, r5, #0
 8012e02:	d2f6      	bcs.n	8012df2 <_vfiprintf_r+0x706>
 8012e04:	e0ee      	b.n	8012fe4 <_vfiprintf_r+0x8f8>
 8012e06:	f004 030f 	and.w	r3, r4, #15
 8012e0a:	9a05      	ldr	r2, [sp, #20]
 8012e0c:	0924      	lsrs	r4, r4, #4
 8012e0e:	5cd3      	ldrb	r3, [r2, r3]
 8012e10:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8012e14:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8012e18:	092d      	lsrs	r5, r5, #4
 8012e1a:	ea54 0305 	orrs.w	r3, r4, r5
 8012e1e:	d1f2      	bne.n	8012e06 <_vfiprintf_r+0x71a>
 8012e20:	e0e0      	b.n	8012fe4 <_vfiprintf_r+0x8f8>
 8012e22:	b923      	cbnz	r3, 8012e2e <_vfiprintf_r+0x742>
 8012e24:	f01a 0f01 	tst.w	sl, #1
 8012e28:	d001      	beq.n	8012e2e <_vfiprintf_r+0x742>
 8012e2a:	2430      	movs	r4, #48	@ 0x30
 8012e2c:	e7a4      	b.n	8012d78 <_vfiprintf_r+0x68c>
 8012e2e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8012e32:	e0d7      	b.n	8012fe4 <_vfiprintf_r+0x8f8>
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	f000 80a3 	beq.w	8012f80 <_vfiprintf_r+0x894>
 8012e3a:	2400      	movs	r4, #0
 8012e3c:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8012e40:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8012e44:	46a8      	mov	r8, r5
 8012e46:	e5e3      	b.n	8012a10 <_vfiprintf_r+0x324>
 8012e48:	08014698 	.word	0x08014698
 8012e4c:	08014688 	.word	0x08014688
 8012e50:	0801443e 	.word	0x0801443e
 8012e54:	2110      	movs	r1, #16
 8012e56:	6071      	str	r1, [r6, #4]
 8012e58:	2a07      	cmp	r2, #7
 8012e5a:	4461      	add	r1, ip
 8012e5c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8012e60:	dd08      	ble.n	8012e74 <_vfiprintf_r+0x788>
 8012e62:	9800      	ldr	r0, [sp, #0]
 8012e64:	aa0e      	add	r2, sp, #56	@ 0x38
 8012e66:	4639      	mov	r1, r7
 8012e68:	f7fd fd28 	bl	80108bc <__sprint_r>
 8012e6c:	2800      	cmp	r0, #0
 8012e6e:	d166      	bne.n	8012f3e <_vfiprintf_r+0x852>
 8012e70:	4b60      	ldr	r3, [pc, #384]	@ (8012ff4 <_vfiprintf_r+0x908>)
 8012e72:	a811      	add	r0, sp, #68	@ 0x44
 8012e74:	3d10      	subs	r5, #16
 8012e76:	4606      	mov	r6, r0
 8012e78:	e695      	b.n	8012ba6 <_vfiprintf_r+0x4ba>
 8012e7a:	4606      	mov	r6, r0
 8012e7c:	e6ad      	b.n	8012bda <_vfiprintf_r+0x4ee>
 8012e7e:	9800      	ldr	r0, [sp, #0]
 8012e80:	aa0e      	add	r2, sp, #56	@ 0x38
 8012e82:	4639      	mov	r1, r7
 8012e84:	f7fd fd1a 	bl	80108bc <__sprint_r>
 8012e88:	2800      	cmp	r0, #0
 8012e8a:	d158      	bne.n	8012f3e <_vfiprintf_r+0x852>
 8012e8c:	ae11      	add	r6, sp, #68	@ 0x44
 8012e8e:	e6b6      	b.n	8012bfe <_vfiprintf_r+0x512>
 8012e90:	9800      	ldr	r0, [sp, #0]
 8012e92:	aa0e      	add	r2, sp, #56	@ 0x38
 8012e94:	4639      	mov	r1, r7
 8012e96:	f7fd fd11 	bl	80108bc <__sprint_r>
 8012e9a:	2800      	cmp	r0, #0
 8012e9c:	d14f      	bne.n	8012f3e <_vfiprintf_r+0x852>
 8012e9e:	ae11      	add	r6, sp, #68	@ 0x44
 8012ea0:	e6bd      	b.n	8012c1e <_vfiprintf_r+0x532>
 8012ea2:	2110      	movs	r1, #16
 8012ea4:	6071      	str	r1, [r6, #4]
 8012ea6:	2a07      	cmp	r2, #7
 8012ea8:	4461      	add	r1, ip
 8012eaa:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8012eae:	dd08      	ble.n	8012ec2 <_vfiprintf_r+0x7d6>
 8012eb0:	9800      	ldr	r0, [sp, #0]
 8012eb2:	aa0e      	add	r2, sp, #56	@ 0x38
 8012eb4:	4639      	mov	r1, r7
 8012eb6:	f7fd fd01 	bl	80108bc <__sprint_r>
 8012eba:	2800      	cmp	r0, #0
 8012ebc:	d13f      	bne.n	8012f3e <_vfiprintf_r+0x852>
 8012ebe:	4b4e      	ldr	r3, [pc, #312]	@ (8012ff8 <_vfiprintf_r+0x90c>)
 8012ec0:	a811      	add	r0, sp, #68	@ 0x44
 8012ec2:	3d10      	subs	r5, #16
 8012ec4:	4606      	mov	r6, r0
 8012ec6:	e6b3      	b.n	8012c30 <_vfiprintf_r+0x544>
 8012ec8:	4606      	mov	r6, r0
 8012eca:	e6cb      	b.n	8012c64 <_vfiprintf_r+0x578>
 8012ecc:	2010      	movs	r0, #16
 8012ece:	4402      	add	r2, r0
 8012ed0:	2b07      	cmp	r3, #7
 8012ed2:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8012ed6:	6070      	str	r0, [r6, #4]
 8012ed8:	dd06      	ble.n	8012ee8 <_vfiprintf_r+0x7fc>
 8012eda:	9800      	ldr	r0, [sp, #0]
 8012edc:	aa0e      	add	r2, sp, #56	@ 0x38
 8012ede:	4639      	mov	r1, r7
 8012ee0:	f7fd fcec 	bl	80108bc <__sprint_r>
 8012ee4:	bb58      	cbnz	r0, 8012f3e <_vfiprintf_r+0x852>
 8012ee6:	a911      	add	r1, sp, #68	@ 0x44
 8012ee8:	3c10      	subs	r4, #16
 8012eea:	460e      	mov	r6, r1
 8012eec:	e6be      	b.n	8012c6c <_vfiprintf_r+0x580>
 8012eee:	460e      	mov	r6, r1
 8012ef0:	e6d7      	b.n	8012ca2 <_vfiprintf_r+0x5b6>
 8012ef2:	9800      	ldr	r0, [sp, #0]
 8012ef4:	aa0e      	add	r2, sp, #56	@ 0x38
 8012ef6:	4639      	mov	r1, r7
 8012ef8:	f7fd fce0 	bl	80108bc <__sprint_r>
 8012efc:	b9f8      	cbnz	r0, 8012f3e <_vfiprintf_r+0x852>
 8012efe:	ab11      	add	r3, sp, #68	@ 0x44
 8012f00:	e6df      	b.n	8012cc2 <_vfiprintf_r+0x5d6>
 8012f02:	9a02      	ldr	r2, [sp, #8]
 8012f04:	9904      	ldr	r1, [sp, #16]
 8012f06:	1a54      	subs	r4, r2, r1
 8012f08:	2c00      	cmp	r4, #0
 8012f0a:	f77f aede 	ble.w	8012cca <_vfiprintf_r+0x5de>
 8012f0e:	4d39      	ldr	r5, [pc, #228]	@ (8012ff4 <_vfiprintf_r+0x908>)
 8012f10:	2610      	movs	r6, #16
 8012f12:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8012f16:	2c10      	cmp	r4, #16
 8012f18:	f102 0201 	add.w	r2, r2, #1
 8012f1c:	601d      	str	r5, [r3, #0]
 8012f1e:	dc1d      	bgt.n	8012f5c <_vfiprintf_r+0x870>
 8012f20:	605c      	str	r4, [r3, #4]
 8012f22:	2a07      	cmp	r2, #7
 8012f24:	440c      	add	r4, r1
 8012f26:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8012f2a:	f77f aece 	ble.w	8012cca <_vfiprintf_r+0x5de>
 8012f2e:	9800      	ldr	r0, [sp, #0]
 8012f30:	aa0e      	add	r2, sp, #56	@ 0x38
 8012f32:	4639      	mov	r1, r7
 8012f34:	f7fd fcc2 	bl	80108bc <__sprint_r>
 8012f38:	2800      	cmp	r0, #0
 8012f3a:	f43f aec6 	beq.w	8012cca <_vfiprintf_r+0x5de>
 8012f3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012f40:	07d9      	lsls	r1, r3, #31
 8012f42:	d405      	bmi.n	8012f50 <_vfiprintf_r+0x864>
 8012f44:	89bb      	ldrh	r3, [r7, #12]
 8012f46:	059a      	lsls	r2, r3, #22
 8012f48:	d402      	bmi.n	8012f50 <_vfiprintf_r+0x864>
 8012f4a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012f4c:	f7fc f953 	bl	800f1f6 <__retarget_lock_release_recursive>
 8012f50:	89bb      	ldrh	r3, [r7, #12]
 8012f52:	065b      	lsls	r3, r3, #25
 8012f54:	f57f abf3 	bpl.w	801273e <_vfiprintf_r+0x52>
 8012f58:	f7ff bbee 	b.w	8012738 <_vfiprintf_r+0x4c>
 8012f5c:	3110      	adds	r1, #16
 8012f5e:	2a07      	cmp	r2, #7
 8012f60:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8012f64:	605e      	str	r6, [r3, #4]
 8012f66:	dc02      	bgt.n	8012f6e <_vfiprintf_r+0x882>
 8012f68:	3308      	adds	r3, #8
 8012f6a:	3c10      	subs	r4, #16
 8012f6c:	e7d1      	b.n	8012f12 <_vfiprintf_r+0x826>
 8012f6e:	9800      	ldr	r0, [sp, #0]
 8012f70:	aa0e      	add	r2, sp, #56	@ 0x38
 8012f72:	4639      	mov	r1, r7
 8012f74:	f7fd fca2 	bl	80108bc <__sprint_r>
 8012f78:	2800      	cmp	r0, #0
 8012f7a:	d1e0      	bne.n	8012f3e <_vfiprintf_r+0x852>
 8012f7c:	ab11      	add	r3, sp, #68	@ 0x44
 8012f7e:	e7f4      	b.n	8012f6a <_vfiprintf_r+0x87e>
 8012f80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012f82:	b913      	cbnz	r3, 8012f8a <_vfiprintf_r+0x89e>
 8012f84:	2300      	movs	r3, #0
 8012f86:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012f88:	e7d9      	b.n	8012f3e <_vfiprintf_r+0x852>
 8012f8a:	9800      	ldr	r0, [sp, #0]
 8012f8c:	aa0e      	add	r2, sp, #56	@ 0x38
 8012f8e:	4639      	mov	r1, r7
 8012f90:	f7fd fc94 	bl	80108bc <__sprint_r>
 8012f94:	2800      	cmp	r0, #0
 8012f96:	d0f5      	beq.n	8012f84 <_vfiprintf_r+0x898>
 8012f98:	e7d1      	b.n	8012f3e <_vfiprintf_r+0x852>
 8012f9a:	ea54 0205 	orrs.w	r2, r4, r5
 8012f9e:	f8cd a010 	str.w	sl, [sp, #16]
 8012fa2:	f43f ada9 	beq.w	8012af8 <_vfiprintf_r+0x40c>
 8012fa6:	2b01      	cmp	r3, #1
 8012fa8:	f43f aee0 	beq.w	8012d6c <_vfiprintf_r+0x680>
 8012fac:	2b02      	cmp	r3, #2
 8012fae:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8012fb2:	f43f af28 	beq.w	8012e06 <_vfiprintf_r+0x71a>
 8012fb6:	f004 0307 	and.w	r3, r4, #7
 8012fba:	08e4      	lsrs	r4, r4, #3
 8012fbc:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8012fc0:	08ed      	lsrs	r5, r5, #3
 8012fc2:	3330      	adds	r3, #48	@ 0x30
 8012fc4:	ea54 0105 	orrs.w	r1, r4, r5
 8012fc8:	464a      	mov	r2, r9
 8012fca:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8012fce:	d1f2      	bne.n	8012fb6 <_vfiprintf_r+0x8ca>
 8012fd0:	9904      	ldr	r1, [sp, #16]
 8012fd2:	07c8      	lsls	r0, r1, #31
 8012fd4:	d506      	bpl.n	8012fe4 <_vfiprintf_r+0x8f8>
 8012fd6:	2b30      	cmp	r3, #48	@ 0x30
 8012fd8:	d004      	beq.n	8012fe4 <_vfiprintf_r+0x8f8>
 8012fda:	2330      	movs	r3, #48	@ 0x30
 8012fdc:	f809 3c01 	strb.w	r3, [r9, #-1]
 8012fe0:	f1a2 0902 	sub.w	r9, r2, #2
 8012fe4:	ab3a      	add	r3, sp, #232	@ 0xe8
 8012fe6:	eba3 0309 	sub.w	r3, r3, r9
 8012fea:	9c01      	ldr	r4, [sp, #4]
 8012fec:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012ff0:	9301      	str	r3, [sp, #4]
 8012ff2:	e5bc      	b.n	8012b6e <_vfiprintf_r+0x482>
 8012ff4:	08014698 	.word	0x08014698
 8012ff8:	08014688 	.word	0x08014688

08012ffc <__sbprintf>:
 8012ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012ffe:	461f      	mov	r7, r3
 8013000:	898b      	ldrh	r3, [r1, #12]
 8013002:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8013006:	f023 0302 	bic.w	r3, r3, #2
 801300a:	f8ad 300c 	strh.w	r3, [sp, #12]
 801300e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8013010:	9319      	str	r3, [sp, #100]	@ 0x64
 8013012:	89cb      	ldrh	r3, [r1, #14]
 8013014:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013018:	69cb      	ldr	r3, [r1, #28]
 801301a:	9307      	str	r3, [sp, #28]
 801301c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 801301e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013020:	ab1a      	add	r3, sp, #104	@ 0x68
 8013022:	9300      	str	r3, [sp, #0]
 8013024:	9304      	str	r3, [sp, #16]
 8013026:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801302a:	4615      	mov	r5, r2
 801302c:	4606      	mov	r6, r0
 801302e:	9302      	str	r3, [sp, #8]
 8013030:	9305      	str	r3, [sp, #20]
 8013032:	a816      	add	r0, sp, #88	@ 0x58
 8013034:	2300      	movs	r3, #0
 8013036:	460c      	mov	r4, r1
 8013038:	9306      	str	r3, [sp, #24]
 801303a:	f7fc f8d9 	bl	800f1f0 <__retarget_lock_init_recursive>
 801303e:	462a      	mov	r2, r5
 8013040:	463b      	mov	r3, r7
 8013042:	4669      	mov	r1, sp
 8013044:	4630      	mov	r0, r6
 8013046:	f7ff fb51 	bl	80126ec <_vfiprintf_r>
 801304a:	1e05      	subs	r5, r0, #0
 801304c:	db07      	blt.n	801305e <__sbprintf+0x62>
 801304e:	4669      	mov	r1, sp
 8013050:	4630      	mov	r0, r6
 8013052:	f7fd fd1f 	bl	8010a94 <_fflush_r>
 8013056:	2800      	cmp	r0, #0
 8013058:	bf18      	it	ne
 801305a:	f04f 35ff 	movne.w	r5, #4294967295
 801305e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013062:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8013064:	065b      	lsls	r3, r3, #25
 8013066:	bf42      	ittt	mi
 8013068:	89a3      	ldrhmi	r3, [r4, #12]
 801306a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 801306e:	81a3      	strhmi	r3, [r4, #12]
 8013070:	f7fc f8bf 	bl	800f1f2 <__retarget_lock_close_recursive>
 8013074:	4628      	mov	r0, r5
 8013076:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 801307a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801307c <abort>:
 801307c:	b508      	push	{r3, lr}
 801307e:	2006      	movs	r0, #6
 8013080:	f000 f82c 	bl	80130dc <raise>
 8013084:	2001      	movs	r0, #1
 8013086:	f7f0 f8f9 	bl	800327c <_exit>

0801308a <_raise_r>:
 801308a:	291f      	cmp	r1, #31
 801308c:	b538      	push	{r3, r4, r5, lr}
 801308e:	4605      	mov	r5, r0
 8013090:	460c      	mov	r4, r1
 8013092:	d904      	bls.n	801309e <_raise_r+0x14>
 8013094:	2316      	movs	r3, #22
 8013096:	6003      	str	r3, [r0, #0]
 8013098:	f04f 30ff 	mov.w	r0, #4294967295
 801309c:	bd38      	pop	{r3, r4, r5, pc}
 801309e:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
 80130a2:	b112      	cbz	r2, 80130aa <_raise_r+0x20>
 80130a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80130a8:	b94b      	cbnz	r3, 80130be <_raise_r+0x34>
 80130aa:	4628      	mov	r0, r5
 80130ac:	f000 f830 	bl	8013110 <_getpid_r>
 80130b0:	4622      	mov	r2, r4
 80130b2:	4601      	mov	r1, r0
 80130b4:	4628      	mov	r0, r5
 80130b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80130ba:	f000 b817 	b.w	80130ec <_kill_r>
 80130be:	2b01      	cmp	r3, #1
 80130c0:	d00a      	beq.n	80130d8 <_raise_r+0x4e>
 80130c2:	1c59      	adds	r1, r3, #1
 80130c4:	d103      	bne.n	80130ce <_raise_r+0x44>
 80130c6:	2316      	movs	r3, #22
 80130c8:	6003      	str	r3, [r0, #0]
 80130ca:	2001      	movs	r0, #1
 80130cc:	e7e6      	b.n	801309c <_raise_r+0x12>
 80130ce:	2100      	movs	r1, #0
 80130d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80130d4:	4620      	mov	r0, r4
 80130d6:	4798      	blx	r3
 80130d8:	2000      	movs	r0, #0
 80130da:	e7df      	b.n	801309c <_raise_r+0x12>

080130dc <raise>:
 80130dc:	4b02      	ldr	r3, [pc, #8]	@ (80130e8 <raise+0xc>)
 80130de:	4601      	mov	r1, r0
 80130e0:	6818      	ldr	r0, [r3, #0]
 80130e2:	f7ff bfd2 	b.w	801308a <_raise_r>
 80130e6:	bf00      	nop
 80130e8:	2402042c 	.word	0x2402042c

080130ec <_kill_r>:
 80130ec:	b538      	push	{r3, r4, r5, lr}
 80130ee:	4d07      	ldr	r5, [pc, #28]	@ (801310c <_kill_r+0x20>)
 80130f0:	2300      	movs	r3, #0
 80130f2:	4604      	mov	r4, r0
 80130f4:	4608      	mov	r0, r1
 80130f6:	4611      	mov	r1, r2
 80130f8:	602b      	str	r3, [r5, #0]
 80130fa:	f7f0 f8af 	bl	800325c <_kill>
 80130fe:	1c43      	adds	r3, r0, #1
 8013100:	d102      	bne.n	8013108 <_kill_r+0x1c>
 8013102:	682b      	ldr	r3, [r5, #0]
 8013104:	b103      	cbz	r3, 8013108 <_kill_r+0x1c>
 8013106:	6023      	str	r3, [r4, #0]
 8013108:	bd38      	pop	{r3, r4, r5, pc}
 801310a:	bf00      	nop
 801310c:	24021380 	.word	0x24021380

08013110 <_getpid_r>:
 8013110:	f7f0 b89c 	b.w	800324c <_getpid>

08013114 <_init>:
 8013114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013116:	bf00      	nop
 8013118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801311a:	bc08      	pop	{r3}
 801311c:	469e      	mov	lr, r3
 801311e:	4770      	bx	lr

08013120 <_fini>:
 8013120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013122:	bf00      	nop
 8013124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013126:	bc08      	pop	{r3}
 8013128:	469e      	mov	lr, r3
 801312a:	4770      	bx	lr
