Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
