$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 % bar $end
  $var wire  1 # clk $end
  $var wire  1 $ foo $end
  $scope module LUT $end
   $var wire  1 % bar $end
   $var wire  1 # clk $end
   $var wire  1 $ foo $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
0#
0$
0%
#10
1#
1$
1%
#15
0#
#18
#20
1#
0%
#25
0#
#28
#30
1#
#35
0#
#38
#40
1#
#45
0#
#48
#50
1#
#55
0#
#58
#60
1#
#65
0#
#68
#70
1#
#75
0#
#78
#80
1#
#85
0#
#88
#90
1#
#95
0#
#98
#100
1#
#105
0#
#108
#110
1#
#115
0#
#118
#120
1#
#125
0#
#128
#130
1#
#135
0#
#138
#140
1#
#145
0#
#148
#150
1#
#155
0#
#158
#160
1#
#165
0#
#168
#170
1#
#175
0#
#178
#180
1#
#185
0#
#188
#190
1#
#195
0#
#198
#200
1#
#205
0#
