INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sean/Downloads/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sean/Downloads/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sim_1/new/test_clkdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clkdivider
