/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC5_CFG_H_
#define ASIC_REG_TPC5_CFG_H_

/*
 *****************************************
 *   TPC5_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xF46400
/* TPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xF46404
/* TPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xF46408
/* TPC5_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xF4640C
/* TPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xF46410
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xF46414
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xF46418
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xF4641C
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xF46420
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xF46424
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xF46428
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xF4642C
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xF46430
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xF46434
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xF46438
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xF4643C
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xF46440
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xF46444
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xF46448
/* TPC5_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xF4644C
/* TPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xF46450
/* TPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xF46454
/* TPC5_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xF46458
/* TPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xF4645C
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xF46460
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xF46464
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xF46468
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xF4646C
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xF46470
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xF46474
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xF46478
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xF4647C
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xF46480
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xF46484
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xF46488
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xF4648C
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xF46490
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xF46494
/* TPC5_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xF46498
/* TPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xF4649C
/* TPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xF464A0
/* TPC5_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xF464A4
/* TPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xF464A8
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xF464AC
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xF464B0
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xF464B4
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xF464B8
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xF464BC
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xF464C0
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xF464C4
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xF464C8
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xF464CC
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xF464D0
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xF464D4
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xF464D8
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xF464DC
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xF464E0
/* TPC5_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xF464E4
/* TPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xF464E8
/* TPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xF464EC
/* TPC5_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xF464F0
/* TPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xF464F4
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xF464F8
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xF464FC
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xF46500
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xF46504
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xF46508
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xF4650C
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xF46510
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xF46514
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xF46518
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xF4651C
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xF46520
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xF46524
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xF46528
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xF4652C
/* TPC5_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xF46530
/* TPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xF46534
/* TPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xF46538
/* TPC5_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xF4653C
/* TPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xF46540
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xF46544
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xF46548
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xF4654C
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xF46550
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xF46554
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xF46558
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xF4655C
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xF46560
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xF46564
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xF46568
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xF4656C
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xF46570
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xF46574
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xF46578
/* TPC5_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xF4657C
/* TPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xF46580
/* TPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xF46584
/* TPC5_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xF46588
/* TPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xF4658C
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xF46590
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xF46594
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xF46598
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xF4659C
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xF465A0
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xF465A4
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xF465A8
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xF465AC
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xF465B0
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xF465B4
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xF465B8
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xF465BC
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xF465C0
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xF465C4
/* TPC5_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xF465C8
/* TPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xF465CC
/* TPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xF465D0
/* TPC5_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xF465D4
/* TPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xF465D8
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xF465DC
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xF465E0
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xF465E4
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xF465E8
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xF465EC
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xF465F0
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xF465F4
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xF465F8
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xF465FC
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xF46600
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xF46604
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xF46608
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xF4660C
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xF46610
/* TPC5_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xF46614
/* TPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xF46618
/* TPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xF4661C
/* TPC5_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC5_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC5_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xF46620
/* TPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xF46624
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xF46628
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xF4662C
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xF46630
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xF46634
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xF46638
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xF4663C
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xF46640
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xF46644
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xF46648
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xF4664C
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xF46650
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xF46654
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xF46658
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xF4665C
/* TPC5_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC5_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xF46660
/* TPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xF46664
/* TPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_0                             0xF46668
/* TPC5_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC5_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_0                             0xF4666C
/* TPC5_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_1                             0xF46670
/* TPC5_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC5_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_1                             0xF46674
/* TPC5_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_2                             0xF46678
/* TPC5_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC5_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_2                             0xF4667C
/* TPC5_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_3                             0xF46680
/* TPC5_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC5_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_3                             0xF46684
/* TPC5_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_4                             0xF46688
/* TPC5_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC5_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_4                             0xF4668C
/* TPC5_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC5_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_SRF_0                                      0xF46690

#define mmTPC5_CFG_KERNEL_SRF_1                                      0xF46694

#define mmTPC5_CFG_KERNEL_SRF_2                                      0xF46698

#define mmTPC5_CFG_KERNEL_SRF_3                                      0xF4669C

#define mmTPC5_CFG_KERNEL_SRF_4                                      0xF466A0

#define mmTPC5_CFG_KERNEL_SRF_5                                      0xF466A4

#define mmTPC5_CFG_KERNEL_SRF_6                                      0xF466A8

#define mmTPC5_CFG_KERNEL_SRF_7                                      0xF466AC

#define mmTPC5_CFG_KERNEL_SRF_8                                      0xF466B0

#define mmTPC5_CFG_KERNEL_SRF_9                                      0xF466B4

#define mmTPC5_CFG_KERNEL_SRF_10                                     0xF466B8

#define mmTPC5_CFG_KERNEL_SRF_11                                     0xF466BC

#define mmTPC5_CFG_KERNEL_SRF_12                                     0xF466C0

#define mmTPC5_CFG_KERNEL_SRF_13                                     0xF466C4

#define mmTPC5_CFG_KERNEL_SRF_14                                     0xF466C8

#define mmTPC5_CFG_KERNEL_SRF_15                                     0xF466CC

#define mmTPC5_CFG_KERNEL_SRF_16                                     0xF466D0

#define mmTPC5_CFG_KERNEL_SRF_17                                     0xF466D4

#define mmTPC5_CFG_KERNEL_SRF_18                                     0xF466D8

#define mmTPC5_CFG_KERNEL_SRF_19                                     0xF466DC

#define mmTPC5_CFG_KERNEL_SRF_20                                     0xF466E0

#define mmTPC5_CFG_KERNEL_SRF_21                                     0xF466E4

#define mmTPC5_CFG_KERNEL_SRF_22                                     0xF466E8

#define mmTPC5_CFG_KERNEL_SRF_23                                     0xF466EC

#define mmTPC5_CFG_KERNEL_SRF_24                                     0xF466F0

#define mmTPC5_CFG_KERNEL_SRF_25                                     0xF466F4

#define mmTPC5_CFG_KERNEL_SRF_26                                     0xF466F8

#define mmTPC5_CFG_KERNEL_SRF_27                                     0xF466FC

#define mmTPC5_CFG_KERNEL_SRF_28                                     0xF46700

#define mmTPC5_CFG_KERNEL_SRF_29                                     0xF46704

#define mmTPC5_CFG_KERNEL_SRF_30                                     0xF46708

#define mmTPC5_CFG_KERNEL_SRF_31                                     0xF4670C
/* TPC5_CFG_KERNEL_SRF */
#define TPC5_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC5_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC5_CFG_KERNEL_KERNEL_CONFIG                              0xF46710
/* TPC5_CFG_KERNEL_KERNEL_CONFIG */
#define TPC5_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC5_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC5_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC5_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC5_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC5_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xF46714
/* TPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC5_CFG_RESERVED_DESC_END                                 0xF46738
/* TPC5_CFG_RESERVED_DESC_END */
#define TPC5_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC5_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_ROUND_CSR                                         0xF467FC
/* TPC5_CFG_ROUND_CSR */
#define TPC5_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC5_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC5_CFG_TBUF_BASE_ADDR_LOW                                0xF46800
/* TPC5_CFG_TBUF_BASE_ADDR_LOW */
#define TPC5_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC5_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC5_CFG_TBUF_BASE_ADDR_HIGH                               0xF46804
/* TPC5_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC5_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC5_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC5_CFG_SEMAPHORE                                         0xF46808
/* TPC5_CFG_SEMAPHORE */
#define TPC5_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC5_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC5_CFG_VFLAGS                                            0xF4680C
/* TPC5_CFG_VFLAGS */
#define TPC5_CFG_VFLAGS_V_SHIFT                                      0
#define TPC5_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC5_CFG_SFLAGS                                            0xF46810
/* TPC5_CFG_SFLAGS */
#define TPC5_CFG_SFLAGS_V_SHIFT                                      0
#define TPC5_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC5_CFG_LFSR_POLYNOM                                      0xF46818
/* TPC5_CFG_LFSR_POLYNOM */
#define TPC5_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC5_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC5_CFG_STATUS                                            0xF4681C
/* TPC5_CFG_STATUS */
#define TPC5_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC5_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC5_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC5_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC5_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC5_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC5_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC5_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC5_CFG_CFG_BASE_ADDRESS_HIGH                             0xF46820
/* TPC5_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC5_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC5_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC5_CFG_CFG_SUBTRACT_VALUE                                0xF46824
/* TPC5_CFG_CFG_SUBTRACT_VALUE */
#define TPC5_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC5_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC5_CFG_SM_BASE_ADDRESS_LOW                               0xF46828
/* TPC5_CFG_SM_BASE_ADDRESS_LOW */
#define TPC5_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC5_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC5_CFG_SM_BASE_ADDRESS_HIGH                              0xF4682C
/* TPC5_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC5_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC5_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC5_CFG_TPC_CMD                                           0xF46830
/* TPC5_CFG_TPC_CMD */
#define TPC5_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC5_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC5_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC5_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC5_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC5_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC5_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC5_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC5_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC5_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC5_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC5_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC5_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC5_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC5_CFG_TPC_EXECUTE                                       0xF46838
/* TPC5_CFG_TPC_EXECUTE */
#define TPC5_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC5_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC5_CFG_TPC_STALL                                         0xF4683C
/* TPC5_CFG_TPC_STALL */
#define TPC5_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC5_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC5_CFG_ICACHE_BASE_ADDERESS_LOW                          0xF46840
/* TPC5_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC5_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC5_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xF46844
/* TPC5_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC5_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC5_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_MSS_CONFIG                                        0xF46854
/* TPC5_CFG_MSS_CONFIG */
#define TPC5_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC5_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC5_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC5_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC5_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC5_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC5_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC5_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC5_CFG_TPC_INTR_CAUSE                                    0xF46858
/* TPC5_CFG_TPC_INTR_CAUSE */
#define TPC5_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC5_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC5_CFG_TPC_INTR_MASK                                     0xF4685C
/* TPC5_CFG_TPC_INTR_MASK */
#define TPC5_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC5_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC5_CFG_TSB_CONFIG                                        0xF46860
/* TPC5_CFG_TSB_CONFIG */
#define TPC5_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC5_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC5_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC5_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC5_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC5_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC5_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC5_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC5_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xF46A00
/* TPC5_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xF46A04
/* TPC5_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_PADDING_VALUE                         0xF46A08
/* TPC5_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xF46A0C
/* TPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xF46A10
/* TPC5_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xF46A14
/* TPC5_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xF46A18
/* TPC5_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xF46A1C
/* TPC5_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xF46A20
/* TPC5_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xF46A24
/* TPC5_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xF46A28
/* TPC5_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xF46A2C
/* TPC5_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xF46A30
/* TPC5_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xF46A34
/* TPC5_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xF46A38
/* TPC5_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xF46A3C
/* TPC5_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xF46A40
/* TPC5_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xF46A44
/* TPC5_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xF46A48
/* TPC5_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xF46A4C
/* TPC5_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xF46A50
/* TPC5_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_PADDING_VALUE                         0xF46A54
/* TPC5_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xF46A58
/* TPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xF46A5C
/* TPC5_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xF46A60
/* TPC5_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xF46A64
/* TPC5_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xF46A68
/* TPC5_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xF46A6C
/* TPC5_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xF46A70
/* TPC5_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xF46A74
/* TPC5_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xF46A78
/* TPC5_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xF46A7C
/* TPC5_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xF46A80
/* TPC5_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xF46A84
/* TPC5_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xF46A88
/* TPC5_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xF46A8C
/* TPC5_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xF46A90
/* TPC5_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xF46A94
/* TPC5_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xF46A98
/* TPC5_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xF46A9C
/* TPC5_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_PADDING_VALUE                         0xF46AA0
/* TPC5_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xF46AA4
/* TPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xF46AA8
/* TPC5_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xF46AAC
/* TPC5_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xF46AB0
/* TPC5_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xF46AB4
/* TPC5_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xF46AB8
/* TPC5_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xF46ABC
/* TPC5_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xF46AC0
/* TPC5_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xF46AC4
/* TPC5_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xF46AC8
/* TPC5_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xF46ACC
/* TPC5_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xF46AD0
/* TPC5_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xF46AD4
/* TPC5_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xF46AD8
/* TPC5_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xF46ADC
/* TPC5_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xF46AE0
/* TPC5_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xF46AE4
/* TPC5_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xF46AE8
/* TPC5_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_PADDING_VALUE                         0xF46AEC
/* TPC5_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xF46AF0
/* TPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xF46AF4
/* TPC5_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xF46AF8
/* TPC5_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xF46AFC
/* TPC5_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xF46B00
/* TPC5_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xF46B04
/* TPC5_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xF46B08
/* TPC5_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xF46B0C
/* TPC5_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xF46B10
/* TPC5_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xF46B14
/* TPC5_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xF46B18
/* TPC5_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xF46B1C
/* TPC5_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xF46B20
/* TPC5_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xF46B24
/* TPC5_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xF46B28
/* TPC5_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xF46B2C
/* TPC5_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xF46B30
/* TPC5_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xF46B34
/* TPC5_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_PADDING_VALUE                         0xF46B38
/* TPC5_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xF46B3C
/* TPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xF46B40
/* TPC5_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xF46B44
/* TPC5_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xF46B48
/* TPC5_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xF46B4C
/* TPC5_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xF46B50
/* TPC5_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xF46B54
/* TPC5_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xF46B58
/* TPC5_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xF46B5C
/* TPC5_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xF46B60
/* TPC5_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xF46B64
/* TPC5_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xF46B68
/* TPC5_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xF46B6C
/* TPC5_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xF46B70
/* TPC5_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xF46B74
/* TPC5_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xF46B78
/* TPC5_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xF46B7C
/* TPC5_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xF46B80
/* TPC5_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_PADDING_VALUE                         0xF46B84
/* TPC5_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xF46B88
/* TPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xF46B8C
/* TPC5_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xF46B90
/* TPC5_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xF46B94
/* TPC5_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xF46B98
/* TPC5_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xF46B9C
/* TPC5_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xF46BA0
/* TPC5_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xF46BA4
/* TPC5_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xF46BA8
/* TPC5_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xF46BAC
/* TPC5_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xF46BB0
/* TPC5_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xF46BB4
/* TPC5_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xF46BB8
/* TPC5_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xF46BBC
/* TPC5_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xF46BC0
/* TPC5_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xF46BC4
/* TPC5_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xF46BC8
/* TPC5_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xF46BCC
/* TPC5_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_PADDING_VALUE                         0xF46BD0
/* TPC5_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xF46BD4
/* TPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xF46BD8
/* TPC5_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xF46BDC
/* TPC5_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xF46BE0
/* TPC5_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xF46BE4
/* TPC5_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xF46BE8
/* TPC5_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xF46BEC
/* TPC5_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xF46BF0
/* TPC5_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xF46BF4
/* TPC5_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xF46BF8
/* TPC5_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xF46BFC
/* TPC5_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xF46C00
/* TPC5_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xF46C04
/* TPC5_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xF46C08
/* TPC5_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xF46C0C
/* TPC5_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xF46C10
/* TPC5_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xF46C14
/* TPC5_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC5_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xF46C18
/* TPC5_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC5_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC5_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_PADDING_VALUE                         0xF46C1C
/* TPC5_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC5_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC5_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xF46C20
/* TPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xF46C24
/* TPC5_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC5_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xF46C28
/* TPC5_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC5_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xF46C2C
/* TPC5_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xF46C30
/* TPC5_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC5_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xF46C34
/* TPC5_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC5_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xF46C38
/* TPC5_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xF46C3C
/* TPC5_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC5_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xF46C40
/* TPC5_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC5_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xF46C44
/* TPC5_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xF46C48
/* TPC5_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC5_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xF46C4C
/* TPC5_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC5_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xF46C50
/* TPC5_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xF46C54
/* TPC5_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC5_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC5_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xF46C58
/* TPC5_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC5_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC5_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xF46C5C
/* TPC5_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC5_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC5_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC5_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xF46C60
/* TPC5_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC5_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC5_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC5_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xF46C64
/* TPC5_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC5_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC5_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_BASE_DIM_0                                 0xF46C68
/* TPC5_CFG_QM_TID_BASE_DIM_0 */
#define TPC5_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC5_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_SIZE_DIM_0                                 0xF46C6C
/* TPC5_CFG_QM_TID_SIZE_DIM_0 */
#define TPC5_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC5_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_BASE_DIM_1                                 0xF46C70
/* TPC5_CFG_QM_TID_BASE_DIM_1 */
#define TPC5_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC5_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_SIZE_DIM_1                                 0xF46C74
/* TPC5_CFG_QM_TID_SIZE_DIM_1 */
#define TPC5_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC5_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_BASE_DIM_2                                 0xF46C78
/* TPC5_CFG_QM_TID_BASE_DIM_2 */
#define TPC5_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC5_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_SIZE_DIM_2                                 0xF46C7C
/* TPC5_CFG_QM_TID_SIZE_DIM_2 */
#define TPC5_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC5_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_BASE_DIM_3                                 0xF46C80
/* TPC5_CFG_QM_TID_BASE_DIM_3 */
#define TPC5_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC5_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_SIZE_DIM_3                                 0xF46C84
/* TPC5_CFG_QM_TID_SIZE_DIM_3 */
#define TPC5_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC5_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_BASE_DIM_4                                 0xF46C88
/* TPC5_CFG_QM_TID_BASE_DIM_4 */
#define TPC5_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC5_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_TID_SIZE_DIM_4                                 0xF46C8C
/* TPC5_CFG_QM_TID_SIZE_DIM_4 */
#define TPC5_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC5_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC5_CFG_QM_SRF_0                                          0xF46C90

#define mmTPC5_CFG_QM_SRF_1                                          0xF46C94

#define mmTPC5_CFG_QM_SRF_2                                          0xF46C98

#define mmTPC5_CFG_QM_SRF_3                                          0xF46C9C

#define mmTPC5_CFG_QM_SRF_4                                          0xF46CA0

#define mmTPC5_CFG_QM_SRF_5                                          0xF46CA4

#define mmTPC5_CFG_QM_SRF_6                                          0xF46CA8

#define mmTPC5_CFG_QM_SRF_7                                          0xF46CAC

#define mmTPC5_CFG_QM_SRF_8                                          0xF46CB0

#define mmTPC5_CFG_QM_SRF_9                                          0xF46CB4

#define mmTPC5_CFG_QM_SRF_10                                         0xF46CB8

#define mmTPC5_CFG_QM_SRF_11                                         0xF46CBC

#define mmTPC5_CFG_QM_SRF_12                                         0xF46CC0

#define mmTPC5_CFG_QM_SRF_13                                         0xF46CC4

#define mmTPC5_CFG_QM_SRF_14                                         0xF46CC8

#define mmTPC5_CFG_QM_SRF_15                                         0xF46CCC

#define mmTPC5_CFG_QM_SRF_16                                         0xF46CD0

#define mmTPC5_CFG_QM_SRF_17                                         0xF46CD4

#define mmTPC5_CFG_QM_SRF_18                                         0xF46CD8

#define mmTPC5_CFG_QM_SRF_19                                         0xF46CDC

#define mmTPC5_CFG_QM_SRF_20                                         0xF46CE0

#define mmTPC5_CFG_QM_SRF_21                                         0xF46CE4

#define mmTPC5_CFG_QM_SRF_22                                         0xF46CE8

#define mmTPC5_CFG_QM_SRF_23                                         0xF46CEC

#define mmTPC5_CFG_QM_SRF_24                                         0xF46CF0

#define mmTPC5_CFG_QM_SRF_25                                         0xF46CF4

#define mmTPC5_CFG_QM_SRF_26                                         0xF46CF8

#define mmTPC5_CFG_QM_SRF_27                                         0xF46CFC

#define mmTPC5_CFG_QM_SRF_28                                         0xF46D00

#define mmTPC5_CFG_QM_SRF_29                                         0xF46D04

#define mmTPC5_CFG_QM_SRF_30                                         0xF46D08

#define mmTPC5_CFG_QM_SRF_31                                         0xF46D0C
/* TPC5_CFG_QM_SRF */
#define TPC5_CFG_QM_SRF_V_SHIFT                                      0
#define TPC5_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC5_CFG_QM_KERNEL_CONFIG                                  0xF46D10
/* TPC5_CFG_QM_KERNEL_CONFIG */
#define TPC5_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC5_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC5_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC5_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC5_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC5_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC5_CFG_QM_SYNC_OBJECT_MESSAGE                            0xF46D14
/* TPC5_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC5_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC5_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC5_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC5_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC5_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC5_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC5_CFG_ARUSER                                            0xF46D18
/* TPC5_CFG_ARUSER */
#define TPC5_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC5_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC5_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC5_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC5_CFG_ARUSER_V_SHIFT                                      11
#define TPC5_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC5_CFG_AWUSER                                            0xF46D1C
/* TPC5_CFG_AWUSER */
#define TPC5_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC5_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC5_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC5_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC5_CFG_AWUSER_V_SHIFT                                      11
#define TPC5_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC5_CFG_FUNC_MBIST_CNTRL                                  0xF46E00
/* TPC5_CFG_FUNC_MBIST_CNTRL */
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC5_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC5_CFG_FUNC_MBIST_PAT                                    0xF46E04
/* TPC5_CFG_FUNC_MBIST_PAT */
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC5_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC5_CFG_FUNC_MBIST_MEM_0                                  0xF46E08

#define mmTPC5_CFG_FUNC_MBIST_MEM_1                                  0xF46E0C

#define mmTPC5_CFG_FUNC_MBIST_MEM_2                                  0xF46E10

#define mmTPC5_CFG_FUNC_MBIST_MEM_3                                  0xF46E14

#define mmTPC5_CFG_FUNC_MBIST_MEM_4                                  0xF46E18

#define mmTPC5_CFG_FUNC_MBIST_MEM_5                                  0xF46E1C

#define mmTPC5_CFG_FUNC_MBIST_MEM_6                                  0xF46E20

#define mmTPC5_CFG_FUNC_MBIST_MEM_7                                  0xF46E24

#define mmTPC5_CFG_FUNC_MBIST_MEM_8                                  0xF46E28

#define mmTPC5_CFG_FUNC_MBIST_MEM_9                                  0xF46E2C
/* TPC5_CFG_FUNC_MBIST_MEM */
#define TPC5_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC5_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC5_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC5_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC5_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC5_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC5_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC5_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC5_CFG_H_ */

