# do main_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/imants/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {/home/imants/git/RTR710/ps1/quartus_project/source/trivial_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:43 on Oct 25,2020
# vcom -reportprogress 300 -2008 -work work /home/imants/git/RTR710/ps1/quartus_project/source/trivial_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trivial_divider
# -- Compiling architecture RTL of trivial_divider
# End time: 22:58:43 on Oct 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.trivial_divider
# vsim work.trivial_divider 
# Start time: 22:58:52 on Oct 25,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.trivial_divider(rtl)
add wave -position insertpoint  \
sim:/trivial_divider/clk \
sim:/trivial_divider/start \
sim:/trivial_divider/divident \
sim:/trivial_divider/divisor \
sim:/trivial_divider/done \
sim:/trivial_divider/quotient \
sim:/trivial_divider/reminder \
sim:/trivial_divider/r_dividend_reg \
sim:/trivial_divider/r_divisor_reg \
sim:/trivial_divider/r_reminder_reg \
sim:/trivial_divider/r_reminder_next \
sim:/trivial_divider/r_reminder_out_reg \
sim:/trivial_divider/r_reminder_out_next \
sim:/trivial_divider/r_quotient_reg \
sim:/trivial_divider/r_quotient_next \
sim:/trivial_divider/r_quotient_out_reg \
sim:/trivial_divider/r_quotient_out_next \
sim:/trivial_divider/r_done_reg \
sim:/trivial_divider/r_start \
sim:/trivial_divider/w_larger_eq \
sim:/trivial_divider/w_reminder_en \
sim:/trivial_divider/w_quotient_en \
sim:/trivial_divider/w_out_en \
sim:/trivial_divider/w_not_zero
force -freeze sim:/trivial_divider/clk 1 0, 0 {5 ps} -r 10
force -freeze sim:/trivial_divider/divident 0000000000000000 0
force -freeze sim:/trivial_divider/divisor 0000000000000000 0
force -freeze sim:/trivial_divider/start 1 0
run
force -freeze sim:/trivial_divider/start 0 0
run
force -freeze sim:/trivial_divider/divisor 0000000000001000 0
force -freeze sim:/trivial_divider/start 1 0
run
force -freeze sim:/trivial_divider/start 0 0
run
force -freeze sim:/trivial_divider/divident 0000000000000001 0
force -freeze sim:/trivial_divider/start 1 0
run
force -freeze sim:/trivial_divider/start 0 0
run
force -freeze sim:/trivial_divider/divident 0000000000001000 0
force -freeze sim:/trivial_divider/divisor 0000000000000010 0
run
force -freeze sim:/trivial_divider/start 1 0
run
force -freeze sim:/trivial_divider/start 0 0
run
run
run
run
run
run
run
run
run
run
run
# End time: 23:04:50 on Oct 25,2020, Elapsed time: 0:05:58
# Errors: 0, Warnings: 0
