{:input (genetic.crossover/dumb-crossover 853061336 (genetic.mutation/change-names-remove-clause 511105998 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , \\wire:missing_edge , wire3_18, wire4_17, \\wire26_:missing , \\wire27_33_34_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire wire10_25;\n  wire \\wire10_25_:missing ;\n  wire wire11_13;\n  wire \\wire14_15_:missing_17 ;\n  wire wire20;\n  wire wire22;\n  input \\wire26_:missing ;\n  wire \\wire26_:missing ;\n  input \\wire27_33_34_:missing ;\n  wire \\wire27_33_34_:missing ;\n  wire wire28;\n  wire wire30_25;\n  wire wire31_11;\n  wire wire31_13;\n  wire wire31_33;\n  wire wire31_36;\n  wire \\wire31_37_:missing_44 ;\n  wire \\wire31_38_42_:missing_45 ;\n  wire wire31_39;\n  wire wire31_40;\n  wire wire31_43;\n  wire \\wire31_:missing_12 ;\n  wire \\wire31_:missing_19_22 ;\n  wire \\wire31_:missing_34 ;\n  wire \\wire32_25_:missing ;\n  wire \\wire32_:missing ;\n  wire \\wire33_:missing ;\n  wire \\wire35_:missing ;\n  wire wire38;\n  output wire3_18;\n  wire wire3_18;\n  wire wire41_25;\n  wire wire42;\n  wire wire43_25;\n  output wire4_17;\n  wire wire4_17;\n  wire wire6_11;\n  wire \\wire7_13_:missing ;\n  wire \\wire7_:missing ;\n  wire wire8_15;\n  wire \\wire8_:missing ;\n  wire wire9_18;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35_17 ;\n  wire \\wire:missing_35_36 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_11 = 2'h1 >> \\wire:missing_edge ;\n  assign wire8_15 = 4'h8 >> { \\wire14_15_:missing_17 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign \\wire7_:missing  = 2'h1 >> \\wire7_13_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire30_25;\n  assign \\wire31_:missing_19_22  = 2'h1 >> wire31_43;\n  assign \\wire32_:missing  = 2'h1 >> \\wire32_25_:missing ;\n  assign \\wire33_:missing  = 4'h6 >> { \\wire27_33_34_:missing , wire31_33 };\n  assign \\wire:missing_34  = 4'h8 >> { \\wire27_33_34_:missing , \\wire31_:missing_34  };\n  assign \\wire35_:missing  = 4'h8 >> { \\wire:missing_35_36 , \\wire:missing_35_17  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_15;\n  assign \\wire:missing_edge  = 2'hx >> \\wire31_38_42_:missing_45 ;\n  assign wire9_18 = 2'h1 >> \\wire:missing_edge ;\n  assign wire10_25 = 2'h1 >> \\wire10_25_:missing ;\n  assign wire11_13 = 4'h8 >> { wire31_11, wire6_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire31_:missing_12 , \\wire0_:missing_12  };\n  assign \\wire7_13_:missing  = 4'h8 >> { wire31_13, wire11_13 };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire14_15_:missing_17 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire28 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire31_37_:missing_44 ;\n  assign wire31_43 = wire43_25;\n  assign wire42 = \\wire31_38_42_:missing_45 ;\n  assign \\wire:missing_41  = wire41_25;\n  assign \\wire:missing_40  = wire31_40;\n  assign \\wire:missing_39  = wire31_39;\n  assign wire38 = \\wire31_38_42_:missing_45 ;\n  assign \\wire:missing_edge  = \\wire31_37_:missing_44 ;\n  assign \\wire:missing_35_36  = wire31_36;\n  assign \\wire:missing_25  = wire10_25;\n  assign wire22 = \\wire31_:missing_19_22 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire20 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire31_:missing_19_22 ;\n  assign wire3_18 = wire9_18;\n  assign \\wire14_15_:missing_17  = \\wire:missing_edge ;\n  assign \\wire:missing_16  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:3.1-99.10\" *)\nmodule postsynth(\\wire0_:missing_12 , \\wire:missing_edge , wire3_18, wire4_17, \\wire26_:missing , \\wire27_33_34_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:10.8-10.30\" *)\n  wire \\wire14_15_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:11.8-11.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:12.8-12.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:13.9-13.25\" *)\n  input \\wire26_:missing ;\n  wire \\wire26_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:15.9-15.31\" *)\n  input \\wire27_33_34_:missing ;\n  wire \\wire27_33_34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:17.8-17.14\" *)\n  wire wire28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:23.8-23.30\" *)\n  wire \\wire31_37_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:29.8-29.30\" *)\n  wire \\wire31_:missing_19_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:36.10-36.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:41.10-41.18\" *)\n  output wire4_17;\n  wire wire4_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:43.8-43.16\" *)\n  wire wire6_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:46.8-46.16\" *)\n  wire wire8_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:47.8-47.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:48.8-48.16\" *)\n  wire wire9_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:49.8-49.24\" *)\n  wire \\wire:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A04280E8.v:57.9-57.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire14_15_:missing_17  = 1'h1;\n  assign wire20 = 1'h1;\n  assign wire22 = 1'h1;\n  assign wire28 = 1'h1;\n  assign \\wire31_37_:missing_44  = 1'h1;\n  assign \\wire31_:missing_19_22  = 1'h1;\n  assign wire3_18 = 1'h0;\n  assign wire4_17 = 1'hx;\n  assign wire6_11 = 1'h0;\n  assign wire8_15 = 1'h1;\n  assign \\wire8_:missing  = 1'h0;\n  assign wire9_18 = 1'h0;\n  assign \\wire:missing_16  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:50:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu/src/top.v'.\nSBY  3:50:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] Copy '/tmp/fuzzmount2DDF5D8C/A04280E8.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu/src/A04280E8.v'.\nSBY  3:50:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] Copy '/tmp/fuzzmount2DDF5D8C/A04280E8.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu/src/A04280E8.post.v'.\nSBY  3:50:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] engine_0: abc pdr\nSBY  3:50:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:50:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:66$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:66$30.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:50:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:65$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:65$29.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:50:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:76$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:76$40.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:50:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:72$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A04280E8.v:72$36.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:50:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] base: Warning: Wire presynth.\\wire4_17 is used but has no driver.\nSBY  3:50:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] base: finished (returncode=0)\nSBY  3:50:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:50:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] aig: Warning: Wire presynth.\\wire4_17 is used but has no driver.\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] aig: finished (returncode=0)\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] engine_0: Warning: The network has no constraints.\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] engine_0: finished (returncode=0)\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] engine_0: Status returned by engine: FAIL\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu'.\nSBY  3:50:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6l_x8nnu] DONE (FAIL, rc=2)\n", :err ""}}}