--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml EDA322_processor.twx EDA322_processor.ncd -o
EDA322_processor.twr EDA322_processor.pcf -ucf EDA322_processor.ucf

Design file:              EDA322_processor.ncd
Physical constraint file: EDA322_processor.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13209 paths analyzed, 838 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.003ns.
--------------------------------------------------------------------------------

Paths for end point freg/res_0 (OLOGIC_X13Y2.D1), 787 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.349ns (Levels of Logic = 7)
  Clock Path Skew:      0.381ns (0.677 - 0.296)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.391   fe_de_register/res<10>
                                                       fe_de_register/res_10
    SLICE_X33Y9.B2       net (fanout=14)       0.651   fe_de_register/res<10>
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X33Y7.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X33Y7.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X33Y2.B6       net (fanout=2)        0.526   lut224_38
    SLICE_X33Y2.B        Tilo                  0.259   ][450_137
                                                       lut225_39
    SLICE_X33Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X33Y2.A        Tilo                  0.259   ][450_137
                                                       lut228_42
    OLOGIC_X13Y2.D1      net (fanout=2)        0.607   lut228_42
    OLOGIC_X13Y2.CLK0    Todck                 0.803   freg/res<0>
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      8.349ns (3.115ns logic, 5.234ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/state_FSM_FFd3 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 7)
  Clock Path Skew:      0.386ns (0.677 - 0.291)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller/state_FSM_FFd3 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y8.CMUX     Tshcko                0.461   lut546_175
                                                       controller/state_FSM_FFd3
    SLICE_X33Y9.B5       net (fanout=10)       0.582   controller/state_FSM_FFd3
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X33Y7.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X33Y7.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X33Y2.B6       net (fanout=2)        0.526   lut224_38
    SLICE_X33Y2.B        Tilo                  0.259   ][450_137
                                                       lut225_39
    SLICE_X33Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X33Y2.A        Tilo                  0.259   ][450_137
                                                       lut228_42
    OLOGIC_X13Y2.D1      net (fanout=2)        0.607   lut228_42
    OLOGIC_X13Y2.CLK0    Todck                 0.803   freg/res<0>
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (3.185ns logic, 5.165ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/state_FSM_FFd2 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 7)
  Clock Path Skew:      0.381ns (0.677 - 0.296)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller/state_FSM_FFd2 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.AQ      Tcko                  0.391   fe_de_register/res<10>
                                                       controller/state_FSM_FFd2
    SLICE_X33Y9.B1       net (fanout=11)       0.610   controller/state_FSM_FFd2
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X33Y7.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X33Y7.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X33Y2.B6       net (fanout=2)        0.526   lut224_38
    SLICE_X33Y2.B        Tilo                  0.259   ][450_137
                                                       lut225_39
    SLICE_X33Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X33Y2.A        Tilo                  0.259   ][450_137
                                                       lut228_42
    OLOGIC_X13Y2.D1      net (fanout=2)        0.607   lut228_42
    OLOGIC_X13Y2.CLK0    Todck                 0.803   freg/res<0>
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (3.115ns logic, 5.193ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point freg/res_3 (OLOGIC_X18Y20.D1), 159 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10 (FF)
  Destination:          freg/res_3 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.150ns (Levels of Logic = 5)
  Clock Path Skew:      0.395ns (0.786 - 0.391)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10 to freg/res_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.391   fe_de_register/res<10>
                                                       fe_de_register/res_10
    SLICE_X33Y9.B2       net (fanout=14)       0.651   fe_de_register/res<10>
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X35Y8.B1       net (fanout=4)        1.018   lut204_20
    SLICE_X35Y8.B        Tilo                  0.259   de_ex_register/res<3>
                                                       ][253_26
    OLOGIC_X18Y20.D1     net (fanout=2)        0.991   ][253_26
    OLOGIC_X18Y20.CLK0   Todck                 0.803   freg/res<3>
                                                       freg/res_3
    -------------------------------------------------  ---------------------------
    Total                                      8.150ns (2.543ns logic, 5.607ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/state_FSM_FFd3 (FF)
  Destination:          freg/res_3 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.151ns (Levels of Logic = 5)
  Clock Path Skew:      0.400ns (0.786 - 0.386)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller/state_FSM_FFd3 to freg/res_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y8.CMUX     Tshcko                0.461   lut546_175
                                                       controller/state_FSM_FFd3
    SLICE_X33Y9.B5       net (fanout=10)       0.582   controller/state_FSM_FFd3
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X35Y8.B1       net (fanout=4)        1.018   lut204_20
    SLICE_X35Y8.B        Tilo                  0.259   de_ex_register/res<3>
                                                       ][253_26
    OLOGIC_X18Y20.D1     net (fanout=2)        0.991   ][253_26
    OLOGIC_X18Y20.CLK0   Todck                 0.803   freg/res<3>
                                                       freg/res_3
    -------------------------------------------------  ---------------------------
    Total                                      8.151ns (2.613ns logic, 5.538ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/state_FSM_FFd2 (FF)
  Destination:          freg/res_3 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.109ns (Levels of Logic = 5)
  Clock Path Skew:      0.395ns (0.786 - 0.391)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller/state_FSM_FFd2 to freg/res_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.AQ      Tcko                  0.391   fe_de_register/res<10>
                                                       controller/state_FSM_FFd2
    SLICE_X33Y9.B1       net (fanout=11)       0.610   controller/state_FSM_FFd2
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X35Y8.B1       net (fanout=4)        1.018   lut204_20
    SLICE_X35Y8.B        Tilo                  0.259   de_ex_register/res<3>
                                                       ][253_26
    OLOGIC_X18Y20.D1     net (fanout=2)        0.991   ][253_26
    OLOGIC_X18Y20.CLK0   Todck                 0.803   freg/res<3>
                                                       freg/res_3
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (2.543ns logic, 5.566ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point acc_register/res_7_1 (OLOGIC_X18Y15.D1), 173 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10 (FF)
  Destination:          acc_register/res_7_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.050ns (Levels of Logic = 6)
  Clock Path Skew:      0.402ns (0.698 - 0.296)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10 to acc_register/res_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.391   fe_de_register/res<10>
                                                       fe_de_register/res_10
    SLICE_X33Y9.B2       net (fanout=14)       0.651   fe_de_register/res<10>
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X33Y7.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X33Y7.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X37Y12.B6      net (fanout=2)        0.981   lut224_38
    SLICE_X37Y12.B       Tilo                  0.259   acc_register/res<7>
                                                       ][520_188
    OLOGIC_X18Y15.D1     net (fanout=1)        0.304   ][520_188
    OLOGIC_X18Y15.CLK0   Todck                 0.803   acc_register/res_7_1
                                                       acc_register/res_7_1
    -------------------------------------------------  ---------------------------
    Total                                      8.050ns (2.856ns logic, 5.194ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/state_FSM_FFd3 (FF)
  Destination:          acc_register/res_7_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.407ns (0.698 - 0.291)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller/state_FSM_FFd3 to acc_register/res_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y8.CMUX     Tshcko                0.461   lut546_175
                                                       controller/state_FSM_FFd3
    SLICE_X33Y9.B5       net (fanout=10)       0.582   controller/state_FSM_FFd3
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X33Y7.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X33Y7.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X37Y12.B6      net (fanout=2)        0.981   lut224_38
    SLICE_X37Y12.B       Tilo                  0.259   acc_register/res<7>
                                                       ][520_188
    OLOGIC_X18Y15.D1     net (fanout=1)        0.304   ][520_188
    OLOGIC_X18Y15.CLK0   Todck                 0.803   acc_register/res_7_1
                                                       acc_register/res_7_1
    -------------------------------------------------  ---------------------------
    Total                                      8.051ns (2.926ns logic, 5.125ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/state_FSM_FFd2 (FF)
  Destination:          acc_register/res_7_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.009ns (Levels of Logic = 6)
  Clock Path Skew:      0.402ns (0.698 - 0.296)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller/state_FSM_FFd2 to acc_register/res_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.AQ      Tcko                  0.391   fe_de_register/res<10>
                                                       controller/state_FSM_FFd2
    SLICE_X33Y9.B1       net (fanout=11)       0.610   controller/state_FSM_FFd2
    SLICE_X33Y9.B        Tilo                  0.259   de_ex_register/res<0>
                                                       lut188_4
    SLICE_X35Y5.C5       net (fanout=4)        0.685   lut188_4
    SLICE_X35Y5.CMUX     Tilo                  0.313   lut197_13
                                                       lut200_16
    SLICE_X35Y5.A6       net (fanout=1)        1.135   lut200_16
    SLICE_X35Y5.A        Tilo                  0.259   lut197_13
                                                       lut201_17
    SLICE_X33Y7.B3       net (fanout=6)        1.127   lut201_17
    SLICE_X33Y7.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X33Y7.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X33Y7.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X37Y12.B6      net (fanout=2)        0.981   lut224_38
    SLICE_X37Y12.B       Tilo                  0.259   acc_register/res<7>
                                                       ][520_188
    OLOGIC_X18Y15.D1     net (fanout=1)        0.304   ][520_188
    OLOGIC_X18Y15.CLK0   Todck                 0.803   acc_register/res_7_1
                                                       acc_register/res_7_1
    -------------------------------------------------  ---------------------------
    Total                                      8.009ns (2.856ns logic, 5.153ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point instruction_memory/Mram_memory6/A (SLICE_X14Y2.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fe_register/res_1 (FF)
  Destination:          instruction_memory/Mram_memory6/A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CLK_BUFGP rising at 9.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fe_register/res_1 to instruction_memory/Mram_memory6/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.198   fe_register/res<3>
                                                       fe_register/res_1
    SLICE_X14Y2.D2       net (fanout=44)       0.436   fe_register/res<1>
    SLICE_X14Y2.CLK      Tah         (-Th)     0.295   InstrMemOut<5>
                                                       instruction_memory/Mram_memory6/A
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (-0.097ns logic, 0.436ns route)
                                                       (-28.6% logic, 128.6% route)

--------------------------------------------------------------------------------

Paths for end point instruction_memory/Mram_memory6/B (SLICE_X14Y2.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fe_register/res_1 (FF)
  Destination:          instruction_memory/Mram_memory6/B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CLK_BUFGP rising at 9.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fe_register/res_1 to instruction_memory/Mram_memory6/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.198   fe_register/res<3>
                                                       fe_register/res_1
    SLICE_X14Y2.D2       net (fanout=44)       0.436   fe_register/res<1>
    SLICE_X14Y2.CLK      Tah         (-Th)     0.295   InstrMemOut<5>
                                                       instruction_memory/Mram_memory6/B
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (-0.097ns logic, 0.436ns route)
                                                       (-28.6% logic, 128.6% route)

--------------------------------------------------------------------------------

Paths for end point instruction_memory/Mram_memory6/C (SLICE_X14Y2.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fe_register/res_1 (FF)
  Destination:          instruction_memory/Mram_memory6/C (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CLK_BUFGP rising at 9.000ns
  Destination Clock:    CLK_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fe_register/res_1 to instruction_memory/Mram_memory6/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.198   fe_register/res<3>
                                                       fe_register/res_1
    SLICE_X14Y2.D2       net (fanout=44)       0.436   fe_register/res<1>
    SLICE_X14Y2.CLK      Tah         (-Th)     0.295   InstrMemOut<5>
                                                       instruction_memory/Mram_memory6/C
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (-0.097ns logic, 0.436ns route)
                                                       (-28.6% logic, 128.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.270ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.361ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: de_ex_register/res_7_1/CLK0
  Logical resource: de_ex_register/res_7_1/CK0
  Location pin: OLOGIC_X18Y8.CLK0
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 7.361ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: fe_de_register/res_3_1/CLK0
  Logical resource: fe_de_register/res_3_1/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.003|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13209 paths, 0 nets, and 1059 connections

Design statistics:
   Minimum period:   8.003ns{1}   (Maximum frequency: 124.953MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 28 16:15:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



