
==========oOOOo===========================================oOOOo==========
=  HqFpga(TM) V2.14.4 (Winter 2023) Build 021824
=  SEALION series FPGA development tool
=  Xian Intelligence Silicon Technology, Inc.(XiST)        _@)
 _________________________________________________________/ (
<_________________________________________________________  {}@8@@8@(*)
                                                          \_(
=  Copyright (c) 2020-2025 XiST                            @)
=  All rights reserved.
=========================================================================
Info: Sat Jul 20 08:53:38 2024.
Info: Launching program D:/fpga/AC208-SA5Z30-CM3/hq_xist_2.14.4_021824_win64/build/win_x64/bin/hqfpga.exe .
Info: HqFpga is ready to work on host hp (Windows 10 64-bit).

[> readOpt D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/uart2.hqprj
[> puts $hqui::FILE_SRC
D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/top.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ipcore_dir/PLL_25to200/xsIP_PLL_25to200.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/led_wf.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ahb_sram.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ahb_seg7x8.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ahb_uart.v
[> puts $hqui::FAMILY
SEAL
[> puts $hqui::TOP_MODULE
top
[> puts $hqui::FILE_TC
D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/clk_info.sdc
[> puts $hqui::FILE_PC
D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/uart2.upc
[> puts $hqui::IS_TC_AUTO_CONS
false
[> puts $hqui::IS_PC_AUTO_CONS
false
[> puts $hqui::RTL_9

[> if [info exist hqui::RTL_11] {puts $hqui::RTL_11} else {puts ""}
false
[> source D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/run.tcl
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\top.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ipcore_dir\PLL_25to200\xsIP_PLL_25to200.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\led_wf.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ahb_sram.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ahb_seg7x8.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ahb_uart.v.
Run PASS
[> rtl.srcfiles.list
D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/top.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ipcore_dir/PLL_25to200/xsIP_PLL_25to200.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/led_wf.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ahb_sram.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ahb_seg7x8.v D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/ahb_uart.v
[> source D:/fpga/AC208-SA5Z30-CM3/workspace/uart2/t.tcl
Info: Loading device data for SEAL ....
Info:   Loading functional data....
Info: Device data loaded successfully.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\top.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ipcore_dir\PLL_25to200\xsIP_PLL_25to200.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\led_wf.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ahb_sram.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ahb_seg7x8.v.
Info: Analyzing Verilog file D:\fpga\AC208-SA5Z30-CM3\workspace\uart2\ahb_uart.v.
JSON is generated
[> exit
