cell 0 BUFX2_1
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal clk layer 1 -80 -70
pin name Y signal clk_hier0_bF$buf5 layer 1 85 0
cell 1 BUFX2_2
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal clk layer 1 -80 -70
pin name Y signal clk_hier0_bF$buf4 layer 1 85 0
cell 2 BUFX2_3
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal clk layer 1 -80 -70
pin name Y signal clk_hier0_bF$buf3 layer 1 85 0
cell 3 BUFX2_4
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal clk layer 1 -80 -70
pin name Y signal clk_hier0_bF$buf2 layer 1 85 0
cell 4 BUFX2_5
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal clk layer 1 -80 -70
pin name Y signal clk_hier0_bF$buf1 layer 1 85 0
cell 5 BUFX2_6
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal clk layer 1 -80 -70
pin name Y signal clk_hier0_bF$buf0 layer 1 85 0
cell 6 BUFX2_7
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<1> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_1_bF$buf5 layer 1 85 0
cell 7 BUFX2_8
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<1> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_1_bF$buf4 layer 1 85 0
cell 8 BUFX2_9
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<1> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_1_bF$buf3 layer 1 85 0
cell 9 BUFX2_10
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<1> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_1_bF$buf2 layer 1 85 0
cell 10 BUFX2_11
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<1> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_1_bF$buf1 layer 1 85 0
cell 11 BUFX2_12
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<1> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_1_bF$buf0 layer 1 85 0
cell 12 BUFX4_1
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf42 layer 1 44 -150
cell 13 BUFX4_2
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf4 layer 1 -115 -50
pin name Y signal clk_bF$buf41 layer 1 44 -150
cell 14 BUFX4_3
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf3 layer 1 -115 -50
pin name Y signal clk_bF$buf40 layer 1 44 -150
cell 15 BUFX4_4
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf2 layer 1 -115 -50
pin name Y signal clk_bF$buf39 layer 1 44 -150
cell 16 BUFX4_5
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf1 layer 1 -115 -50
pin name Y signal clk_bF$buf38 layer 1 44 -150
cell 17 BUFX4_6
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf0 layer 1 -115 -50
pin name Y signal clk_bF$buf37 layer 1 44 -150
cell 18 BUFX4_7
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf36 layer 1 44 -150
cell 19 BUFX4_8
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf4 layer 1 -115 -50
pin name Y signal clk_bF$buf35 layer 1 44 -150
cell 20 BUFX4_9
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf3 layer 1 -115 -50
pin name Y signal clk_bF$buf34 layer 1 44 -150
cell 21 BUFX4_10
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf2 layer 1 -115 -50
pin name Y signal clk_bF$buf33 layer 1 44 -150
cell 22 BUFX4_11
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf1 layer 1 -115 -50
pin name Y signal clk_bF$buf32 layer 1 44 -150
cell 23 BUFX4_12
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf0 layer 1 -115 -50
pin name Y signal clk_bF$buf31 layer 1 44 -150
cell 24 BUFX4_13
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf30 layer 1 44 -150
cell 25 BUFX4_14
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf4 layer 1 -115 -50
pin name Y signal clk_bF$buf29 layer 1 44 -150
cell 26 BUFX4_15
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf3 layer 1 -115 -50
pin name Y signal clk_bF$buf28 layer 1 44 -150
cell 27 BUFX4_16
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf2 layer 1 -115 -50
pin name Y signal clk_bF$buf27 layer 1 44 -150
cell 28 BUFX4_17
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf1 layer 1 -115 -50
pin name Y signal clk_bF$buf26 layer 1 44 -150
cell 29 BUFX4_18
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf0 layer 1 -115 -50
pin name Y signal clk_bF$buf25 layer 1 44 -150
cell 30 BUFX4_19
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf24 layer 1 44 -150
cell 31 BUFX4_20
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf4 layer 1 -115 -50
pin name Y signal clk_bF$buf23 layer 1 44 -150
cell 32 BUFX4_21
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf3 layer 1 -115 -50
pin name Y signal clk_bF$buf22 layer 1 44 -150
cell 33 BUFX4_22
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf2 layer 1 -115 -50
pin name Y signal clk_bF$buf21 layer 1 44 -150
cell 34 BUFX4_23
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf1 layer 1 -115 -50
pin name Y signal clk_bF$buf20 layer 1 44 -150
cell 35 BUFX4_24
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf0 layer 1 -115 -50
pin name Y signal clk_bF$buf19 layer 1 44 -150
cell 36 BUFX4_25
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf18 layer 1 44 -150
cell 37 BUFX4_26
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf4 layer 1 -115 -50
pin name Y signal clk_bF$buf17 layer 1 44 -150
cell 38 BUFX4_27
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf3 layer 1 -115 -50
pin name Y signal clk_bF$buf16 layer 1 44 -150
cell 39 BUFX4_28
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf2 layer 1 -115 -50
pin name Y signal clk_bF$buf15 layer 1 44 -150
cell 40 BUFX4_29
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf1 layer 1 -115 -50
pin name Y signal clk_bF$buf14 layer 1 44 -150
cell 41 BUFX4_30
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf0 layer 1 -115 -50
pin name Y signal clk_bF$buf13 layer 1 44 -150
cell 42 BUFX4_31
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf12 layer 1 44 -150
cell 43 BUFX4_32
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf4 layer 1 -115 -50
pin name Y signal clk_bF$buf11 layer 1 44 -150
cell 44 BUFX4_33
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf3 layer 1 -115 -50
pin name Y signal clk_bF$buf10 layer 1 44 -150
cell 45 BUFX4_34
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf2 layer 1 -115 -50
pin name Y signal clk_bF$buf9 layer 1 44 -150
cell 46 BUFX4_35
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf1 layer 1 -115 -50
pin name Y signal clk_bF$buf8 layer 1 44 -150
cell 47 BUFX4_36
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf0 layer 1 -115 -50
pin name Y signal clk_bF$buf7 layer 1 44 -150
cell 48 BUFX4_37
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf6 layer 1 44 -150
cell 49 BUFX4_38
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf4 layer 1 -115 -50
pin name Y signal clk_bF$buf5 layer 1 44 -150
cell 50 BUFX4_39
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf3 layer 1 -115 -50
pin name Y signal clk_bF$buf4 layer 1 44 -150
cell 51 BUFX4_40
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf2 layer 1 -115 -50
pin name Y signal clk_bF$buf3 layer 1 44 -150
cell 52 BUFX4_41
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf1 layer 1 -115 -50
pin name Y signal clk_bF$buf2 layer 1 44 -150
cell 53 BUFX4_42
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf0 layer 1 -115 -50
pin name Y signal clk_bF$buf1 layer 1 44 -150
cell 54 BUFX4_43
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal clk_hier0_bF$buf5 layer 1 -115 -50
pin name Y signal clk_bF$buf0 layer 1 44 -150
cell 55 BUFX2_13
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<0> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 85 0
cell 56 BUFX2_14
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<0> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_0_bF$buf4 layer 1 85 0
cell 57 BUFX2_15
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<0> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_0_bF$buf3 layer 1 85 0
cell 58 BUFX2_16
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<0> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_0_bF$buf2 layer 1 85 0
cell 59 BUFX2_17
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<0> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_0_bF$buf1 layer 1 85 0
cell 60 BUFX2_18
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr<0> layer 1 -80 -70
pin name Y signal scheduler_block.scheduler.ctr_0_bF$buf0 layer 1 85 0
cell 61 BUFX2_19
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701_ layer 1 -80 -70
pin name Y signal _8701__bF$buf3 layer 1 85 0
cell 62 BUFX2_20
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701_ layer 1 -80 -70
pin name Y signal _8701__bF$buf2 layer 1 85 0
cell 63 BUFX2_21
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701_ layer 1 -80 -70
pin name Y signal _8701__bF$buf1 layer 1 85 0
cell 64 BUFX2_22
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701_ layer 1 -80 -70
pin name Y signal _8701__bF$buf0 layer 1 85 0
cell 65 BUFX2_23
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy layer 1 -80 -70
pin name Y signal wBusy_bF$buf4 layer 1 85 0
cell 66 BUFX2_24
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy layer 1 -80 -70
pin name Y signal wBusy_bF$buf3 layer 1 85 0
cell 67 BUFX2_25
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy layer 1 -80 -70
pin name Y signal wBusy_bF$buf2 layer 1 85 0
cell 68 BUFX2_26
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy layer 1 -80 -70
pin name Y signal wBusy_bF$buf1 layer 1 85 0
cell 69 BUFX2_27
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy layer 1 -80 -70
pin name Y signal wBusy_bF$buf0 layer 1 85 0
cell 70 BUFX2_28
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal rst layer 1 -80 -70
pin name Y signal rst_bF$buf3 layer 1 85 0
cell 71 BUFX2_29
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal rst layer 1 -80 -70
pin name Y signal rst_bF$buf2 layer 1 85 0
cell 72 BUFX2_30
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal rst layer 1 -80 -70
pin name Y signal rst_bF$buf1 layer 1 85 0
cell 73 BUFX2_31
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal rst layer 1 -80 -70
pin name Y signal rst_bF$buf0 layer 1 85 0
cell 74 NAND2X1_1
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _701_ layer 1 80 70
pin name Y signal _994_ layer 1 50 -340
cell 75 NAND2X1_2
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _674_ layer 1 80 70
pin name Y signal _995_ layer 1 50 -340
cell 76 NAND2X1_3
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _994_ layer 1 -80 -170
pin name B signal _995_ layer 1 80 70
pin name Y signal _996_ layer 1 50 -340
cell 77 INVX1_1
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _997_ layer 1 40 0
cell 78 NAND2X1_4
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _673_ layer 1 80 70
pin name Y signal _998_ layer 1 50 -340
cell 79 OAI21X1_1
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _997_ layer 1 -80 -165
pin name B signal _626_ layer 1 -40 -70
pin name C signal _998_ layer 1 80 150
pin name Y signal _999_ layer 1 25 -50
cell 80 NOR2X1_1
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _996_ layer 1 -80 -270
pin name B signal _999_ layer 1 80 -31
pin name Y signal _1000_ layer 1 0 -150
cell 81 NAND3X1_1
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _990_ layer 1 -120 30
pin name B signal _993_ layer 1 -20 -50
pin name C signal _1000_ layer 1 40 130
pin name Y signal _1001_ layer 1 -40 340
cell 82 NOR3X1_1
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _988_ layer 1 -175 -251
pin name B signal _978_ layer 1 -100 -150
pin name C signal _1001_ layer 1 -20 -50
pin name Y signal _1002_ layer 1 -106 -335
cell 83 INVX1_2
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _1003_ layer 1 40 0
cell 84 NAND2X1_5
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _589_ layer 1 80 70
pin name Y signal _1004_ layer 1 50 -340
cell 85 OAI21X1_2
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _594_ layer 1 -80 -165
pin name B signal _1003_ layer 1 -40 -70
pin name C signal _1004_ layer 1 80 150
pin name Y signal _1005_ layer 1 25 -50
cell 86 AOI21X1_1
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _569_ layer 1 -40 -131
pin name C signal _1005_ layer 1 120 -251
pin name Y signal _1006_ layer 1 40 -340
cell 87 INVX1_3
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _1007_ layer 1 40 0
cell 88 INVX1_4
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _1008_ layer 1 40 0
cell 89 OAI22X1_1
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _913_ layer 1 -120 -165
pin name B signal _1008_ layer 1 -80 -70
pin name C signal _1007_ layer 1 160 -131
pin name D signal _564_ layer 1 80 -70
pin name Y signal _1009_ layer 1 0 -150
cell 90 INVX1_5
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _1010_ layer 1 40 0
cell 91 NAND2X1_6
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _709_ layer 1 80 70
pin name Y signal _1011_ layer 1 50 -340
cell 92 OAI21X1_3
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _574_ layer 1 -80 -165
pin name B signal _1010_ layer 1 -40 -70
pin name C signal _1011_ layer 1 80 150
pin name Y signal _1012_ layer 1 25 -50
cell 93 NOR2X1_2
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1012_ layer 1 -80 -270
pin name B signal _1009_ layer 1 80 -31
pin name Y signal _1013_ layer 1 0 -150
cell 94 INVX1_6
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _1014_ layer 1 40 0
cell 95 INVX1_7
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _1015_ layer 1 40 0
cell 96 OAI22X1_2
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _661_ layer 1 -120 -165
pin name B signal _1015_ layer 1 -80 -70
pin name C signal _1014_ layer 1 160 -131
pin name D signal _662_ layer 1 80 -70
pin name Y signal _1016_ layer 1 0 -150
cell 97 INVX1_8
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _1017_ layer 1 40 0
cell 98 NAND2X1_7
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _708_ layer 1 80 70
pin name Y signal _1018_ layer 1 50 -340
cell 99 OAI21X1_4
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1017_ layer 1 -80 -165
pin name B signal _644_ layer 1 -40 -70
pin name C signal _1018_ layer 1 80 150
pin name Y signal _1019_ layer 1 25 -50
cell 100 NOR2X1_3
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1019_ layer 1 -80 -270
pin name B signal _1016_ layer 1 80 -31
pin name Y signal _1020_ layer 1 0 -150
cell 101 NAND3X1_2
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1006_ layer 1 -120 30
pin name B signal _1020_ layer 1 -20 -50
pin name C signal _1013_ layer 1 40 130
pin name Y signal _1021_ layer 1 -40 340
cell 102 AOI22X1_1
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _666_ layer 1 -80 -131
pin name C signal _667_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _1022_ layer 1 5 -216
cell 103 AOI22X1_2
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _669_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _670_ layer 1 70 -90
pin name Y signal _1023_ layer 1 5 -216
cell 104 NAND2X1_8
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1022_ layer 1 -80 -170
pin name B signal _1023_ layer 1 80 70
pin name Y signal _1024_ layer 1 50 -340
cell 105 AOI22X1_3
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _677_ layer 1 -80 -131
pin name C signal _676_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _1025_ layer 1 5 -216
cell 106 AOI22X1_4
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _620_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _627_ layer 1 70 -90
pin name Y signal _1026_ layer 1 5 -216
cell 107 NAND2X1_9
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1025_ layer 1 -80 -170
pin name B signal _1026_ layer 1 80 70
pin name Y signal _1027_ layer 1 50 -340
cell 108 NOR2X1_4
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1024_ layer 1 -80 -270
pin name B signal _1027_ layer 1 80 -31
pin name Y signal _1028_ layer 1 0 -150
cell 109 AOI22X1_5
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _681_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _682_ layer 1 70 -90
pin name Y signal _1029_ layer 1 5 -216
cell 110 AOI22X1_6
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _917_ layer 1 -80 -131
pin name C signal _684_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _1030_ layer 1 5 -216
cell 111 NAND2X1_10
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1030_ layer 1 -80 -170
pin name B signal _1029_ layer 1 80 70
pin name Y signal _1031_ layer 1 50 -340
cell 112 AOI22X1_7
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _688_ layer 1 -80 -131
pin name C signal _689_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _1032_ layer 1 5 -216
cell 113 AOI22X1_8
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _691_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _692_ layer 1 70 -90
pin name Y signal _1033_ layer 1 5 -216
cell 114 NAND2X1_11
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1033_ layer 1 -80 -170
pin name B signal _1032_ layer 1 80 70
pin name Y signal _1034_ layer 1 50 -340
cell 115 NOR2X1_5
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1031_ layer 1 -80 -270
pin name B signal _1034_ layer 1 80 -31
pin name Y signal _1035_ layer 1 0 -150
cell 116 NAND2X1_12
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1035_ layer 1 -80 -170
pin name B signal _1028_ layer 1 80 70
pin name Y signal _1036_ layer 1 50 -340
cell 117 AOI22X1_9
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _698_ layer 1 -80 -131
pin name C signal _599_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _1037_ layer 1 5 -216
cell 118 AOI22X1_10
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _622_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _700_ layer 1 70 -90
pin name Y signal _1038_ layer 1 5 -216
cell 119 NAND2X1_13
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1037_ layer 1 -80 -170
pin name B signal _1038_ layer 1 80 70
pin name Y signal _1039_ layer 1 50 -340
cell 120 AOI22X1_11
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _706_ layer 1 -80 -131
pin name C signal _704_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _1040_ layer 1 5 -216
cell 121 AOI22X1_12
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _636_ layer 1 -80 -131
pin name C signal _685_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _1041_ layer 1 5 -216
cell 122 NAND2X1_14
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1041_ layer 1 -80 -170
pin name B signal _1040_ layer 1 80 70
pin name Y signal _1042_ layer 1 50 -340
cell 123 NOR2X1_6
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1042_ layer 1 -80 -270
pin name B signal _1039_ layer 1 80 -31
pin name Y signal _1043_ layer 1 0 -150
cell 124 AOI22X1_13
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _713_ layer 1 -80 -131
pin name C signal _714_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _1044_ layer 1 5 -216
cell 125 NAND2X1_15
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _716_ layer 1 80 70
pin name Y signal _1045_ layer 1 50 -340
cell 126 NAND2X1_16
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _718_ layer 1 80 70
pin name Y signal _1046_ layer 1 50 -340
cell 127 NAND3X1_3
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1045_ layer 1 -120 30
pin name B signal _1046_ layer 1 -20 -50
pin name C signal _1044_ layer 1 40 130
pin name Y signal _1047_ layer 1 -40 340
cell 128 AOI22X1_14
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _722_ layer 1 -80 -131
pin name C signal _721_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _1048_ layer 1 5 -216
cell 129 AOI22X1_15
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _725_ layer 1 -80 -131
pin name C signal _724_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _1049_ layer 1 5 -216
cell 130 NAND2X1_17
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1048_ layer 1 -80 -170
pin name B signal _1049_ layer 1 80 70
pin name Y signal _1050_ layer 1 50 -340
cell 131 NOR2X1_7
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1050_ layer 1 -80 -270
pin name B signal _1047_ layer 1 80 -31
pin name Y signal _1051_ layer 1 0 -150
cell 132 NAND2X1_18
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1043_ layer 1 -80 -170
pin name B signal _1051_ layer 1 80 70
pin name Y signal _1052_ layer 1 50 -340
cell 133 NOR3X1_2
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1036_ layer 1 -175 -251
pin name B signal _1021_ layer 1 -100 -150
pin name C signal _1052_ layer 1 -20 -50
pin name Y signal _1053_ layer 1 -106 -335
cell 134 NAND2X1_19
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _755_ layer 1 80 70
pin name Y signal _1054_ layer 1 50 -340
cell 135 OAI21X1_5
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _539_ layer 1 -80 -165
pin name B signal wBusy_bF$buf4 layer 1 -40 -70
pin name C signal _1054_ layer 1 80 150
pin name Y signal _1055_ layer 1 25 -50
cell 136 NAND2X1_20
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _746_ layer 1 80 70
pin name Y signal _1056_ layer 1 50 -340
cell 137 NAND2X1_21
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _756_ layer 1 80 70
pin name Y signal _1057_ layer 1 50 -340
cell 138 AOI22X1_16
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _758_ layer 1 -80 -131
pin name C signal _748_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _1058_ layer 1 5 -216
cell 139 NAND3X1_4
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1056_ layer 1 -120 30
pin name B signal _1057_ layer 1 -20 -50
pin name C signal _1058_ layer 1 40 130
pin name Y signal _1059_ layer 1 -40 340
cell 140 OR2X2_1
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1059_ layer 1 -120 -270
pin name B signal _1055_ layer 1 -20 -111
pin name Y signal _1060_ layer 1 120 -50
cell 141 INVX1_9
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _1061_ layer 1 40 0
cell 142 NAND2X1_22
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _759_ layer 1 80 70
pin name Y signal _1062_ layer 1 50 -340
cell 143 OAI21X1_6
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1061_ layer 1 -80 -165
pin name B signal _771_ layer 1 -40 -70
pin name C signal _1062_ layer 1 80 150
pin name Y signal _1063_ layer 1 25 -50
cell 144 AOI21X1_2
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _766_ layer 1 -40 -131
pin name C signal _1063_ layer 1 120 -251
pin name Y signal _1064_ layer 1 40 -340
cell 145 AOI22X1_17
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _772_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _773_ layer 1 70 -90
pin name Y signal _1065_ layer 1 5 -216
cell 146 AOI22X1_18
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _735_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _742_ layer 1 70 -90
pin name Y signal _1066_ layer 1 5 -216
cell 147 AND2X2_1
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1065_ layer 1 -120 -131
pin name B signal _1066_ layer 1 -40 -50
pin name Y signal _1067_ layer 1 89 -340
cell 148 NAND2X1_23
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _764_ layer 1 80 70
pin name Y signal _1068_ layer 1 50 -340
cell 149 NAND2X1_24
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _762_ layer 1 80 70
pin name Y signal _1069_ layer 1 50 -340
cell 150 NAND2X1_25
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1068_ layer 1 -80 -170
pin name B signal _1069_ layer 1 80 70
pin name Y signal _1070_ layer 1 50 -340
cell 151 NAND2X1_26
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _738_ layer 1 80 70
pin name Y signal _1071_ layer 1 50 -340
cell 152 NAND2X1_27
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _752_ layer 1 80 70
pin name Y signal _1072_ layer 1 50 -340
cell 153 NAND2X1_28
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1071_ layer 1 -80 -170
pin name B signal _1072_ layer 1 80 70
pin name Y signal _1073_ layer 1 50 -340
cell 154 NOR2X1_8
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1070_ layer 1 -80 -270
pin name B signal _1073_ layer 1 80 -31
pin name Y signal _1074_ layer 1 0 -150
cell 155 NAND3X1_5
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1067_ layer 1 -120 30
pin name B signal _1064_ layer 1 -20 -50
pin name C signal _1074_ layer 1 40 130
pin name Y signal _1075_ layer 1 -40 340
cell 156 NOR2X1_9
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1060_ layer 1 -80 -270
pin name B signal _1075_ layer 1 80 -31
pin name Y signal _1076_ layer 1 0 -150
cell 157 AOI21X1_3
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1002_ layer 1 -80 -35
pin name B signal _1053_ layer 1 -40 -131
pin name C signal _1076_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<3> layer 1 40 -340
cell 158 INVX1_10
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<22> layer 1 -40 -270
pin name Y signal _1077_ layer 1 40 0
cell 159 NOR2X1_10
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf3 layer 1 -80 -270
pin name B signal _1077_ layer 1 80 -31
pin name Y signal _1078_ layer 1 0 -150
cell 160 INVX1_11
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1078_ layer 1 -40 -270
pin name Y signal _1079_ layer 1 40 0
cell 161 INVX1_12
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<32> layer 1 -40 -270
pin name Y signal _1080_ layer 1 40 0
cell 162 NAND2X1_29
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<31> layer 1 -80 -170
pin name B signal _1080_ layer 1 80 70
pin name Y signal _1081_ layer 1 50 -340
cell 163 INVX2_1
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1081_ layer 1 -40 -170
pin name Y signal _1082_ layer 1 40 0
cell 164 OR2X2_2
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<28> layer 1 -120 -270
pin name B signal wSelec<27> layer 1 -20 -111
pin name Y signal _1083_ layer 1 120 -50
cell 165 INVX1_13
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<30> layer 1 -40 -270
pin name Y signal _1084_ layer 1 40 0
cell 166 NAND2X1_30
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<29> layer 1 -80 -170
pin name B signal _1084_ layer 1 80 70
pin name Y signal _1085_ layer 1 50 -340
cell 167 NOR2X1_11
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1083_ layer 1 -80 -270
pin name B signal _1085_ layer 1 80 -31
pin name Y signal _1086_ layer 1 0 -150
cell 168 AND2X2_2
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1086_ layer 1 -120 -131
pin name B signal _1082_ layer 1 -40 -50
pin name Y signal _1087_ layer 1 89 -340
cell 169 AOI21X1_4
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _1087_ layer 1 -40 -131
pin name C signal _1079_ layer 1 120 -251
pin name Y signal _1088_ layer 1 40 -340
cell 170 INVX1_14
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<28> layer 1 -40 -270
pin name Y signal _1089_ layer 1 40 0
cell 171 NAND2X1_31
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<27> layer 1 -80 -170
pin name B signal _1089_ layer 1 80 70
pin name Y signal _1090_ layer 1 50 -340
cell 172 OR2X2_3
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<29> layer 1 -120 -270
pin name B signal wSelec<30> layer 1 -20 -111
pin name Y signal _1091_ layer 1 120 -50
cell 173 NOR2X1_12
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1091_ layer 1 -80 -270
pin name B signal _1090_ layer 1 80 -31
pin name Y signal _1092_ layer 1 0 -150
cell 174 NAND2X1_32
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1082_ layer 1 -80 -170
pin name B signal _1092_ layer 1 80 70
pin name Y signal _1093_ layer 1 50 -340
cell 175 INVX1_15
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1093_ layer 1 -40 -270
pin name Y signal _1094_ layer 1 40 0
cell 176 INVX1_16
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<27> layer 1 -40 -270
pin name Y signal _1095_ layer 1 40 0
cell 177 NAND2X1_33
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<28> layer 1 -80 -170
pin name B signal _1095_ layer 1 80 70
pin name Y signal _1096_ layer 1 50 -340
cell 178 INVX1_17
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<29> layer 1 -40 -270
pin name Y signal _1097_ layer 1 40 0
cell 179 NAND2X1_34
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<30> layer 1 -80 -170
pin name B signal _1097_ layer 1 80 70
pin name Y signal _1098_ layer 1 50 -340
cell 180 NOR2X1_13
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1096_ layer 1 -80 -270
pin name B signal _1098_ layer 1 80 -31
pin name Y signal _1099_ layer 1 0 -150
cell 181 NAND2X1_35
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<31> layer 1 -80 -170
pin name B signal wSelec<32> layer 1 80 70
pin name Y signal _1100_ layer 1 50 -340
cell 182 INVX1_18
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1100_ layer 1 -40 -270
pin name Y signal _1101_ layer 1 40 0
cell 183 NAND2X1_36
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1101_ layer 1 -80 -170
pin name B signal _1099_ layer 1 80 70
pin name Y signal _1102_ layer 1 50 -340
cell 184 INVX1_19
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1102_ layer 1 -40 -270
pin name Y signal _1103_ layer 1 40 0
cell 185 AOI22X1_19
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1094_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _1103_ layer 1 70 -90
pin name Y signal _1104_ layer 1 5 -216
cell 186 OR2X2_4
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1090_ layer 1 -120 -270
pin name B signal _1091_ layer 1 -20 -111
pin name Y signal _1105_ layer 1 120 -50
cell 187 OR2X2_5
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<31> layer 1 -120 -270
pin name B signal wSelec<32> layer 1 -20 -111
pin name Y signal _1106_ layer 1 120 -50
cell 188 NOR2X1_14
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1106_ layer 1 -80 -270
pin name B signal _1105_ layer 1 80 -31
pin name Y signal _1107_ layer 1 0 -150
cell 189 NOR2X1_15
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1085_ layer 1 -80 -270
pin name B signal _1090_ layer 1 80 -31
pin name Y signal _1108_ layer 1 0 -150
cell 190 INVX1_20
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<31> layer 1 -40 -270
pin name Y signal _1109_ layer 1 40 0
cell 191 NAND2X1_37
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<32> layer 1 -80 -170
pin name B signal _1109_ layer 1 80 70
pin name Y signal _1110_ layer 1 50 -340
cell 192 INVX2_2
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1110_ layer 1 -40 -170
pin name Y signal _1111_ layer 1 40 0
cell 193 NAND2X1_38
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1111_ layer 1 -80 -170
pin name B signal _1108_ layer 1 80 70
pin name Y signal _1112_ layer 1 50 -340
cell 194 INVX1_21
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1112_ layer 1 -40 -270
pin name Y signal _1113_ layer 1 40 0
cell 195 AOI22X1_20
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _1107_ layer 1 -80 -131
pin name C signal _1113_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _1114_ layer 1 5 -216
cell 196 NAND3X1_6
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1088_ layer 1 -120 30
pin name B signal _1114_ layer 1 -20 -50
pin name C signal _1104_ layer 1 40 130
pin name Y signal _1115_ layer 1 -40 340
cell 197 NOR2X1_16
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<28> layer 1 -80 -270
pin name B signal wSelec<27> layer 1 80 -31
pin name Y signal _1116_ layer 1 0 -150
cell 198 NOR2X1_17
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<29> layer 1 -80 -270
pin name B signal wSelec<30> layer 1 80 -31
pin name Y signal _1117_ layer 1 0 -150
cell 199 NAND2X1_39
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1116_ layer 1 -80 -170
pin name B signal _1117_ layer 1 80 70
pin name Y signal _1118_ layer 1 50 -340
cell 200 NOR2X1_18
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1081_ layer 1 -80 -270
pin name B signal _1118_ layer 1 80 -31
pin name Y signal _1119_ layer 1 0 -150
cell 201 NAND2X1_40
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<28> layer 1 -80 -170
pin name B signal wSelec<27> layer 1 80 70
pin name Y signal _1120_ layer 1 50 -340
cell 202 NOR3X1_3
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1091_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1081_ layer 1 -20 -50
pin name Y signal _1121_ layer 1 -106 -335
cell 203 AOI22X1_21
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _1121_ layer 1 -80 -131
pin name C signal _1119_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _1122_ layer 1 5 -216
cell 204 INVX1_22
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1106_ layer 1 -40 -270
pin name Y signal _1123_ layer 1 40 0
cell 205 NOR2X1_19
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1091_ layer 1 -80 -270
pin name B signal _1096_ layer 1 80 -31
pin name Y signal _1124_ layer 1 0 -150
cell 206 AND2X2_3
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1124_ layer 1 -120 -131
pin name B signal _1123_ layer 1 -40 -50
pin name Y signal _1125_ layer 1 89 -340
cell 207 NAND2X1_41
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<29> layer 1 -80 -170
pin name B signal wSelec<30> layer 1 80 70
pin name Y signal _1126_ layer 1 50 -340
cell 208 NOR3X1_4
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1100_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1126_ layer 1 -20 -50
pin name Y signal _1127_ layer 1 -106 -335
cell 209 AOI22X1_22
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _1127_ layer 1 -80 -131
pin name C signal _1125_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _1128_ layer 1 5 -216
cell 210 INVX1_23
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _1129_ layer 1 40 0
cell 211 INVX1_24
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _1130_ layer 1 40 0
cell 212 NOR2X1_20
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1090_ layer 1 -80 -270
pin name B signal _1098_ layer 1 80 -31
pin name Y signal _1131_ layer 1 0 -150
cell 213 NAND2X1_42
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1101_ layer 1 -80 -170
pin name B signal _1131_ layer 1 80 70
pin name Y signal _1132_ layer 1 50 -340
cell 214 NOR2X1_21
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1120_ layer 1 -80 -270
pin name B signal _1126_ layer 1 80 -31
pin name Y signal _1133_ layer 1 0 -150
cell 215 NAND2X1_43
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1133_ layer 1 -80 -170
pin name B signal _1111_ layer 1 80 70
pin name Y signal _1134_ layer 1 50 -340
cell 216 OAI22X1_3
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1129_ layer 1 -120 -165
pin name B signal _1134_ layer 1 -80 -70
pin name C signal _1132_ layer 1 160 -131
pin name D signal _1130_ layer 1 80 -70
pin name Y signal _1135_ layer 1 0 -150
cell 217 INVX1_25
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _1136_ layer 1 40 0
cell 218 NOR3X1_5
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1081_ layer 1 -175 -251
pin name B signal _1096_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1137_ layer 1 -106 -335
cell 219 NAND2X1_44
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _1137_ layer 1 80 70
pin name Y signal _1138_ layer 1 50 -340
cell 220 NOR2X1_22
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1120_ layer 1 -80 -270
pin name B signal _1085_ layer 1 80 -31
pin name Y signal _1139_ layer 1 0 -150
cell 221 NAND2X1_45
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1111_ layer 1 -80 -170
pin name B signal _1139_ layer 1 80 70
pin name Y signal _1140_ layer 1 50 -340
cell 222 OAI21X1_7
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1136_ layer 1 -80 -165
pin name B signal _1140_ layer 1 -40 -70
pin name C signal _1138_ layer 1 80 150
pin name Y signal _1141_ layer 1 25 -50
cell 223 NOR2X1_23
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1135_ layer 1 -80 -270
pin name B signal _1141_ layer 1 80 -31
pin name Y signal _1142_ layer 1 0 -150
cell 224 NAND3X1_7
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1122_ layer 1 -120 30
pin name B signal _1128_ layer 1 -20 -50
pin name C signal _1142_ layer 1 40 130
pin name Y signal _1143_ layer 1 -40 340
cell 225 INVX1_26
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _1144_ layer 1 40 0
cell 226 INVX1_27
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _1145_ layer 1 40 0
cell 227 NOR2X1_24
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1085_ layer 1 -80 -270
pin name B signal _1096_ layer 1 80 -31
pin name Y signal _1146_ layer 1 0 -150
cell 228 NAND2X1_46
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1082_ layer 1 -80 -170
pin name B signal _1146_ layer 1 80 70
pin name Y signal _1147_ layer 1 50 -340
cell 229 NOR2X1_25
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1083_ layer 1 -80 -270
pin name B signal _1098_ layer 1 80 -31
pin name Y signal _1148_ layer 1 0 -150
cell 230 NAND2X1_47
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1082_ layer 1 -80 -170
pin name B signal _1148_ layer 1 80 70
pin name Y signal _1149_ layer 1 50 -340
cell 231 OAI22X1_4
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1149_ layer 1 -120 -165
pin name B signal _1144_ layer 1 -80 -70
pin name C signal _1145_ layer 1 160 -131
pin name D signal _1147_ layer 1 80 -70
pin name Y signal _1150_ layer 1 0 -150
cell 232 INVX1_28
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _1151_ layer 1 40 0
cell 233 INVX1_29
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _1152_ layer 1 40 0
cell 234 NAND2X1_48
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1111_ layer 1 -80 -170
pin name B signal _1146_ layer 1 80 70
pin name Y signal _1153_ layer 1 50 -340
cell 235 NOR2X1_26
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1120_ layer 1 -80 -270
pin name B signal _1091_ layer 1 80 -31
pin name Y signal _1154_ layer 1 0 -150
cell 236 NAND2X1_49
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1111_ layer 1 -80 -170
pin name B signal _1154_ layer 1 80 70
pin name Y signal _1155_ layer 1 50 -340
cell 237 OAI22X1_5
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1151_ layer 1 -120 -165
pin name B signal _1155_ layer 1 -80 -70
pin name C signal _1153_ layer 1 160 -131
pin name D signal _1152_ layer 1 80 -70
pin name Y signal _1156_ layer 1 0 -150
cell 238 NOR2X1_27
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1156_ layer 1 -80 -270
pin name B signal _1150_ layer 1 80 -31
pin name Y signal _1157_ layer 1 0 -150
cell 239 NOR3X1_6
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1090_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1158_ layer 1 -106 -335
cell 240 NAND2X1_50
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _1158_ layer 1 80 70
pin name Y signal _1159_ layer 1 50 -340
cell 241 NOR3X1_7
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1098_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1160_ layer 1 -106 -335
cell 242 NAND2X1_51
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _1160_ layer 1 80 70
pin name Y signal _1161_ layer 1 50 -340
cell 243 NAND2X1_52
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1159_ layer 1 -80 -170
pin name B signal _1161_ layer 1 80 70
pin name Y signal _1162_ layer 1 50 -340
cell 244 INVX1_30
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _1163_ layer 1 40 0
cell 245 NAND2X1_53
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1101_ layer 1 -80 -170
pin name B signal _1086_ layer 1 80 70
pin name Y signal _1164_ layer 1 50 -340
cell 246 NOR3X1_8
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1096_ layer 1 -175 -251
pin name B signal _1098_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1165_ layer 1 -106 -335
cell 247 NAND2X1_54
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _1165_ layer 1 80 70
pin name Y signal _1166_ layer 1 50 -340
cell 248 OAI21X1_8
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1163_ layer 1 -80 -165
pin name B signal _1164_ layer 1 -40 -70
pin name C signal _1166_ layer 1 80 150
pin name Y signal _1167_ layer 1 25 -50
cell 249 NOR2X1_28
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1162_ layer 1 -80 -270
pin name B signal _1167_ layer 1 80 -31
pin name Y signal _1168_ layer 1 0 -150
cell 250 NAND2X1_55
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1157_ layer 1 -80 -170
pin name B signal _1168_ layer 1 80 70
pin name Y signal _1169_ layer 1 50 -340
cell 251 NOR3X1_9
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1115_ layer 1 -175 -251
pin name B signal _1169_ layer 1 -100 -150
pin name C signal _1143_ layer 1 -20 -50
pin name Y signal _1170_ layer 1 -106 -335
cell 252 NAND2X1_56
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1082_ layer 1 -80 -170
pin name B signal _1139_ layer 1 80 70
pin name Y signal _1171_ layer 1 50 -340
cell 253 INVX1_31
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1171_ layer 1 -40 -270
pin name Y signal _1172_ layer 1 40 0
cell 254 INVX1_32
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _1173_ layer 1 40 0
cell 255 NOR3X1_10
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1106_ layer 1 -100 -150
pin name C signal _1085_ layer 1 -20 -50
pin name Y signal _1174_ layer 1 -106 -335
cell 256 NAND2X1_57
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _1174_ layer 1 80 70
pin name Y signal _1175_ layer 1 50 -340
cell 257 NAND2X1_58
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1123_ layer 1 -80 -170
pin name B signal _1146_ layer 1 80 70
pin name Y signal _1176_ layer 1 50 -340
cell 258 OAI21X1_9
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1176_ layer 1 -80 -165
pin name B signal _1173_ layer 1 -40 -70
pin name C signal _1175_ layer 1 80 150
pin name Y signal _1177_ layer 1 25 -50
cell 259 AOI21X1_5
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _1172_ layer 1 -40 -131
pin name C signal _1177_ layer 1 120 -251
pin name Y signal _1178_ layer 1 40 -340
cell 260 INVX1_33
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _1179_ layer 1 40 0
cell 261 INVX1_34
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _1180_ layer 1 40 0
cell 262 NOR2X1_29
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1126_ layer 1 -80 -270
pin name B signal _1083_ layer 1 80 -31
pin name Y signal _1181_ layer 1 0 -150
cell 263 NAND2X1_59
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1082_ layer 1 -80 -170
pin name B signal _1181_ layer 1 80 70
pin name Y signal _1182_ layer 1 50 -340
cell 264 NAND2X1_60
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1123_ layer 1 -80 -170
pin name B signal _1108_ layer 1 80 70
pin name Y signal _1183_ layer 1 50 -340
cell 265 OAI22X1_6
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1180_ layer 1 -120 -165
pin name B signal _1182_ layer 1 -80 -70
pin name C signal _1183_ layer 1 160 -131
pin name D signal _1179_ layer 1 80 -70
pin name Y signal _1184_ layer 1 0 -150
cell 266 INVX1_35
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _1185_ layer 1 40 0
cell 267 INVX1_36
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _1186_ layer 1 40 0
cell 268 NAND2X1_61
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1082_ layer 1 -80 -170
pin name B signal _1108_ layer 1 80 70
pin name Y signal _1187_ layer 1 50 -340
cell 269 NAND2X1_62
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1123_ layer 1 -80 -170
pin name B signal _1154_ layer 1 80 70
pin name Y signal _1188_ layer 1 50 -340
cell 270 OAI22X1_7
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1185_ layer 1 -120 -165
pin name B signal _1188_ layer 1 -80 -70
pin name C signal _1187_ layer 1 160 -131
pin name D signal _1186_ layer 1 80 -70
pin name Y signal _1189_ layer 1 0 -150
cell 271 NOR2X1_30
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1184_ layer 1 -80 -270
pin name B signal _1189_ layer 1 80 -31
pin name Y signal _1190_ layer 1 0 -150
cell 272 INVX1_37
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _1191_ layer 1 40 0
cell 273 NOR3X1_11
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1106_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1085_ layer 1 -20 -50
pin name Y signal _1192_ layer 1 -106 -335
cell 274 NAND2X1_63
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _1192_ layer 1 80 70
pin name Y signal _1193_ layer 1 50 -340
cell 275 OR2X2_6
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1118_ layer 1 -120 -270
pin name B signal _1100_ layer 1 -20 -111
pin name Y signal _1194_ layer 1 120 -50
cell 276 OAI21X1_10
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1191_ layer 1 -80 -165
pin name B signal _1194_ layer 1 -40 -70
pin name C signal _1193_ layer 1 80 150
pin name Y signal _1195_ layer 1 25 -50
cell 277 INVX1_38
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _1196_ layer 1 40 0
cell 278 INVX1_39
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _1197_ layer 1 40 0
cell 279 NOR2X1_31
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1126_ layer 1 -80 -270
pin name B signal _1096_ layer 1 80 -31
pin name Y signal _1198_ layer 1 0 -150
cell 280 NAND2X1_64
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1082_ layer 1 -80 -170
pin name B signal _1198_ layer 1 80 70
pin name Y signal _1199_ layer 1 50 -340
cell 281 NAND2X1_65
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1101_ layer 1 -80 -170
pin name B signal _1092_ layer 1 80 70
pin name Y signal _1200_ layer 1 50 -340
cell 282 OAI22X1_8
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1199_ layer 1 -120 -165
pin name B signal _1197_ layer 1 -80 -70
pin name C signal _1196_ layer 1 160 -131
pin name D signal _1200_ layer 1 80 -70
pin name Y signal _1201_ layer 1 0 -150
cell 283 NOR2X1_32
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1195_ layer 1 -80 -270
pin name B signal _1201_ layer 1 80 -31
pin name Y signal _1202_ layer 1 0 -150
cell 284 NAND3X1_8
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1178_ layer 1 -120 30
pin name B signal _1202_ layer 1 -20 -50
pin name C signal _1190_ layer 1 40 130
pin name Y signal _1203_ layer 1 -40 340
cell 285 NOR3X1_12
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1091_ layer 1 -100 -150
pin name C signal _1106_ layer 1 -20 -50
pin name Y signal _1204_ layer 1 -106 -335
cell 286 NOR3X1_13
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1100_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1090_ layer 1 -20 -50
pin name Y signal _1205_ layer 1 -106 -335
cell 287 AOI22X1_23
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _1204_ layer 1 -80 -131
pin name C signal _1205_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _1206_ layer 1 5 -216
cell 288 NOR3X1_14
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1100_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1096_ layer 1 -20 -50
pin name Y signal _1207_ layer 1 -106 -335
cell 289 NOR3X1_15
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1100_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1208_ layer 1 -106 -335
cell 290 AOI22X1_24
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1207_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _1208_ layer 1 70 -90
pin name Y signal _1209_ layer 1 5 -216
cell 291 NAND2X1_66
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1206_ layer 1 -80 -170
pin name B signal _1209_ layer 1 80 70
pin name Y signal _1210_ layer 1 50 -340
cell 292 NOR3X1_16
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1098_ layer 1 -175 -251
pin name B signal _1083_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1211_ layer 1 -106 -335
cell 293 NOR3X1_17
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1090_ layer 1 -175 -251
pin name B signal _1098_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1212_ layer 1 -106 -335
cell 294 AOI22X1_25
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1211_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _1212_ layer 1 70 -90
pin name Y signal _1213_ layer 1 5 -216
cell 295 NOR3X1_18
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1081_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1090_ layer 1 -20 -50
pin name Y signal _1214_ layer 1 -106 -335
cell 296 NOR3X1_19
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1120_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1081_ layer 1 -20 -50
pin name Y signal _1215_ layer 1 -106 -335
cell 297 AOI22X1_26
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _1215_ layer 1 -80 -131
pin name C signal _1214_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _1216_ layer 1 5 -216
cell 298 NAND2X1_67
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1216_ layer 1 -80 -170
pin name B signal _1213_ layer 1 80 70
pin name Y signal _1217_ layer 1 50 -340
cell 299 NOR2X1_33
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1210_ layer 1 -80 -270
pin name B signal _1217_ layer 1 80 -31
pin name Y signal _1218_ layer 1 0 -150
cell 300 NOR3X1_20
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1106_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1090_ layer 1 -20 -50
pin name Y signal _1219_ layer 1 -106 -335
cell 301 NOR3X1_21
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1106_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1096_ layer 1 -20 -50
pin name Y signal _1220_ layer 1 -106 -335
cell 302 AOI22X1_27
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1219_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _1220_ layer 1 70 -90
pin name Y signal _1221_ layer 1 5 -216
cell 303 NOR3X1_22
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1106_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1222_ layer 1 -106 -335
cell 304 NOR3X1_23
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1081_ layer 1 -175 -251
pin name B signal _1091_ layer 1 -100 -150
pin name C signal _1096_ layer 1 -20 -50
pin name Y signal _1223_ layer 1 -106 -335
cell 305 AOI22X1_28
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _1222_ layer 1 -80 -131
pin name C signal _1223_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _1224_ layer 1 5 -216
cell 306 NAND2X1_68
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1221_ layer 1 -80 -170
pin name B signal _1224_ layer 1 80 70
pin name Y signal _1225_ layer 1 50 -340
cell 307 NOR3X1_24
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1120_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1106_ layer 1 -20 -50
pin name Y signal _1226_ layer 1 -106 -335
cell 308 NOR3X1_25
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1096_ layer 1 -175 -251
pin name B signal _1091_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1227_ layer 1 -106 -335
cell 309 AOI22X1_29
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _1226_ layer 1 -80 -131
pin name C signal _1227_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _1228_ layer 1 5 -216
cell 310 NOR3X1_26
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1091_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1229_ layer 1 -106 -335
cell 311 NOR3X1_27
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1230_ layer 1 -106 -335
cell 312 AOI22X1_30
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1229_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _1230_ layer 1 70 -90
pin name Y signal _1231_ layer 1 5 -216
cell 313 NAND2X1_69
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1231_ layer 1 -80 -170
pin name B signal _1228_ layer 1 80 70
pin name Y signal _1232_ layer 1 50 -340
cell 314 NOR2X1_34
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1225_ layer 1 -80 -270
pin name B signal _1232_ layer 1 80 -31
pin name Y signal _1233_ layer 1 0 -150
cell 315 NAND2X1_70
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1233_ layer 1 -80 -170
pin name B signal _1218_ layer 1 80 70
pin name Y signal _1234_ layer 1 50 -340
cell 316 NOR3X1_28
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1081_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1235_ layer 1 -106 -335
cell 317 NOR3X1_29
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1091_ layer 1 -175 -251
pin name B signal _1100_ layer 1 -100 -150
pin name C signal _1096_ layer 1 -20 -50
pin name Y signal _1236_ layer 1 -106 -335
cell 318 AOI22X1_31
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _1236_ layer 1 -80 -131
pin name C signal _1235_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _1237_ layer 1 5 -216
cell 319 NOR3X1_30
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1085_ layer 1 -175 -251
pin name B signal _1083_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1238_ layer 1 -106 -335
cell 320 NOR3X1_31
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1096_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1239_ layer 1 -106 -335
cell 321 AOI22X1_32
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1238_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _1239_ layer 1 70 -90
pin name Y signal _1240_ layer 1 5 -216
cell 322 NAND2X1_71
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1237_ layer 1 -80 -170
pin name B signal _1240_ layer 1 80 70
pin name Y signal _1241_ layer 1 50 -340
cell 323 NOR3X1_32
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1081_ layer 1 -175 -251
pin name B signal _1090_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1242_ layer 1 -106 -335
cell 324 NAND2X1_72
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _1242_ layer 1 80 70
pin name Y signal _1243_ layer 1 50 -340
cell 325 NOR3X1_33
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1100_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1085_ layer 1 -20 -50
pin name Y signal _1244_ layer 1 -106 -335
cell 326 NAND2X1_73
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _1244_ layer 1 80 70
pin name Y signal _1245_ layer 1 50 -340
cell 327 NOR3X1_34
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1106_ layer 1 -20 -50
pin name Y signal _1246_ layer 1 -106 -335
cell 328 NOR3X1_35
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1100_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1247_ layer 1 -106 -335
cell 329 AOI22X1_33
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _1246_ layer 1 -80 -131
pin name C signal _1247_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _1248_ layer 1 5 -216
cell 330 NAND3X1_9
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1243_ layer 1 -120 30
pin name B signal _1245_ layer 1 -20 -50
pin name C signal _1248_ layer 1 40 130
pin name Y signal _1249_ layer 1 -40 340
cell 331 NOR2X1_35
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1249_ layer 1 -80 -270
pin name B signal _1241_ layer 1 80 -31
pin name Y signal _1250_ layer 1 0 -150
cell 332 NOR3X1_36
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1106_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1251_ layer 1 -106 -335
cell 333 NOR3X1_37
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1085_ layer 1 -175 -251
pin name B signal _1100_ layer 1 -100 -150
pin name C signal _1090_ layer 1 -20 -50
pin name Y signal _1252_ layer 1 -106 -335
cell 334 AOI22X1_34
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _1251_ layer 1 -80 -131
pin name C signal _1252_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _1253_ layer 1 5 -216
cell 335 NOR3X1_38
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1085_ layer 1 -175 -251
pin name B signal _1100_ layer 1 -100 -150
pin name C signal _1096_ layer 1 -20 -50
pin name Y signal _1254_ layer 1 -106 -335
cell 336 NAND2X1_74
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _1254_ layer 1 80 70
pin name Y signal _1255_ layer 1 50 -340
cell 337 NOR3X1_39
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1090_ layer 1 -175 -251
pin name B signal _1091_ layer 1 -100 -150
pin name C signal _1110_ layer 1 -20 -50
pin name Y signal _1256_ layer 1 -106 -335
cell 338 NAND2X1_75
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _1256_ layer 1 80 70
pin name Y signal _1257_ layer 1 50 -340
cell 339 NAND3X1_10
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1255_ layer 1 -120 30
pin name B signal _1257_ layer 1 -20 -50
pin name C signal _1253_ layer 1 40 130
pin name Y signal _1258_ layer 1 -40 340
cell 340 NOR3X1_40
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1090_ layer 1 -175 -251
pin name B signal _1106_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1259_ layer 1 -106 -335
cell 341 NOR3X1_41
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1100_ layer 1 -175 -251
pin name B signal _1126_ layer 1 -100 -150
pin name C signal _1083_ layer 1 -20 -50
pin name Y signal _1260_ layer 1 -106 -335
cell 342 AOI22X1_35
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _1260_ layer 1 -80 -131
pin name C signal _1259_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _1261_ layer 1 5 -216
cell 343 NOR3X1_42
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1096_ layer 1 -175 -251
pin name B signal _1106_ layer 1 -100 -150
pin name C signal _1098_ layer 1 -20 -50
pin name Y signal _1262_ layer 1 -106 -335
cell 344 NOR3X1_43
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1100_ layer 1 -175 -251
pin name B signal _1120_ layer 1 -100 -150
pin name C signal _1091_ layer 1 -20 -50
pin name Y signal _1263_ layer 1 -106 -335
cell 345 AOI22X1_36
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _1263_ layer 1 -80 -131
pin name C signal _1262_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _1264_ layer 1 5 -216
cell 346 NAND2X1_76
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1261_ layer 1 -80 -170
pin name B signal _1264_ layer 1 80 70
pin name Y signal _1265_ layer 1 50 -340
cell 347 NOR2X1_36
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1265_ layer 1 -80 -270
pin name B signal _1258_ layer 1 80 -31
pin name Y signal _1266_ layer 1 0 -150
cell 348 NAND2X1_77
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1250_ layer 1 -80 -170
pin name B signal _1266_ layer 1 80 70
pin name Y signal _1267_ layer 1 50 -340
cell 349 NOR3X1_44
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1234_ layer 1 -175 -251
pin name B signal _1203_ layer 1 -100 -150
pin name C signal _1267_ layer 1 -20 -50
pin name Y signal _1268_ layer 1 -106 -335
cell 350 INVX1_40
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<24> layer 1 -40 -270
pin name Y signal _1269_ layer 1 40 0
cell 351 NAND2X1_78
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<23> layer 1 -80 -170
pin name B signal _1269_ layer 1 80 70
pin name Y signal _1270_ layer 1 50 -340
cell 352 INVX1_41
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<26> layer 1 -40 -270
pin name Y signal _1271_ layer 1 40 0
cell 353 NAND2X1_79
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<25> layer 1 -80 -170
pin name B signal _1271_ layer 1 80 70
pin name Y signal _1272_ layer 1 50 -340
cell 354 NOR2X1_37
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1270_ layer 1 -80 -270
pin name B signal _1272_ layer 1 80 -31
pin name Y signal _1273_ layer 1 0 -150
cell 355 NOR2X1_38
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<24> layer 1 -80 -270
pin name B signal wSelec<23> layer 1 80 -31
pin name Y signal _1274_ layer 1 0 -150
cell 356 INVX1_42
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1274_ layer 1 -40 -270
pin name Y signal _1275_ layer 1 40 0
cell 357 NOR2X1_39
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1272_ layer 1 -80 -270
pin name B signal _1275_ layer 1 80 -31
pin name Y signal _1276_ layer 1 0 -150
cell 358 AOI22X1_37
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _1273_ layer 1 -80 -131
pin name C signal _1276_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _1277_ layer 1 5 -216
cell 359 INVX1_43
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<23> layer 1 -40 -270
pin name Y signal _1278_ layer 1 40 0
cell 360 NAND2X1_80
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<24> layer 1 -80 -170
pin name B signal _1278_ layer 1 80 70
pin name Y signal _1279_ layer 1 50 -340
cell 361 NOR2X1_40
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1279_ layer 1 -80 -270
pin name B signal _1272_ layer 1 80 -31
pin name Y signal _1280_ layer 1 0 -150
cell 362 NAND2X1_81
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _1280_ layer 1 80 70
pin name Y signal _1281_ layer 1 50 -340
cell 363 INVX1_44
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<25> layer 1 -40 -270
pin name Y signal _1282_ layer 1 40 0
cell 364 NAND2X1_82
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1282_ layer 1 -80 -170
pin name B signal _1271_ layer 1 80 70
pin name Y signal _1283_ layer 1 50 -340
cell 365 NOR2X1_41
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1270_ layer 1 -80 -270
pin name B signal _1283_ layer 1 80 -31
pin name Y signal _1284_ layer 1 0 -150
cell 366 NAND2X1_83
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<24> layer 1 -80 -170
pin name B signal wSelec<23> layer 1 80 70
pin name Y signal _1285_ layer 1 50 -340
cell 367 NOR2X1_42
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1285_ layer 1 -80 -270
pin name B signal _1272_ layer 1 80 -31
pin name Y signal _1286_ layer 1 0 -150
cell 368 AOI22X1_38
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1286_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _1284_ layer 1 70 -90
pin name Y signal _1287_ layer 1 5 -216
cell 369 NAND3X1_11
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1281_ layer 1 -120 30
pin name B signal _1287_ layer 1 -20 -50
pin name C signal _1277_ layer 1 40 130
pin name Y signal _1288_ layer 1 -40 340
cell 370 NAND2X1_84
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<26> layer 1 -80 -170
pin name B signal _1282_ layer 1 80 70
pin name Y signal _1289_ layer 1 50 -340
cell 371 NOR2X1_43
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1289_ layer 1 -80 -270
pin name B signal _1275_ layer 1 80 -31
pin name Y signal _1290_ layer 1 0 -150
cell 372 NAND2X1_85
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _1290_ layer 1 80 70
pin name Y signal _1291_ layer 1 50 -340
cell 373 NAND2X1_86
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<25> layer 1 -80 -170
pin name B signal wSelec<26> layer 1 80 70
pin name Y signal _1292_ layer 1 50 -340
cell 374 NOR2X1_44
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1292_ layer 1 -80 -270
pin name B signal _1279_ layer 1 80 -31
pin name Y signal _1293_ layer 1 0 -150
cell 375 NOR2X1_45
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1292_ layer 1 -80 -270
pin name B signal _1270_ layer 1 80 -31
pin name Y signal _1294_ layer 1 0 -150
cell 376 AOI22X1_39
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1293_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _1294_ layer 1 70 -90
pin name Y signal _1295_ layer 1 5 -216
cell 377 NOR2X1_46
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1285_ layer 1 -80 -270
pin name B signal _1292_ layer 1 80 -31
pin name Y signal _1296_ layer 1 0 -150
cell 378 NOR2X1_47
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1285_ layer 1 -80 -270
pin name B signal _1289_ layer 1 80 -31
pin name Y signal _1297_ layer 1 0 -150
cell 379 AOI22X1_40
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _1296_ layer 1 -80 -131
pin name C signal _1297_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _1298_ layer 1 5 -216
cell 380 NAND3X1_12
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1291_ layer 1 -120 30
pin name B signal _1298_ layer 1 -20 -50
pin name C signal _1295_ layer 1 40 130
pin name Y signal _1299_ layer 1 -40 340
cell 381 NOR2X1_48
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1279_ layer 1 -80 -270
pin name B signal _1289_ layer 1 80 -31
pin name Y signal _1300_ layer 1 0 -150
cell 382 NAND2X1_87
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _1300_ layer 1 80 70
pin name Y signal _1301_ layer 1 50 -340
cell 383 NOR2X1_49
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1289_ layer 1 -80 -270
pin name B signal _1270_ layer 1 80 -31
pin name Y signal _1302_ layer 1 0 -150
cell 384 NAND2X1_88
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _1302_ layer 1 80 70
pin name Y signal _1303_ layer 1 50 -340
cell 385 NOR2X1_50
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1283_ layer 1 -80 -270
pin name B signal _1275_ layer 1 80 -31
pin name Y signal _1304_ layer 1 0 -150
cell 386 NAND2X1_89
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _1304_ layer 1 80 70
pin name Y signal _1305_ layer 1 50 -340
cell 387 NAND3X1_13
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1301_ layer 1 -120 30
pin name B signal _1303_ layer 1 -20 -50
pin name C signal _1305_ layer 1 40 130
pin name Y signal _1306_ layer 1 -40 340
cell 388 INVX1_45
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _1307_ layer 1 40 0
cell 389 NOR2X1_51
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1282_ layer 1 -80 -270
pin name B signal _1271_ layer 1 80 -31
pin name Y signal _1308_ layer 1 0 -150
cell 390 NAND2X1_90
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1274_ layer 1 -80 -170
pin name B signal _1308_ layer 1 80 70
pin name Y signal _1309_ layer 1 50 -340
cell 391 NOR2X1_52
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1279_ layer 1 -80 -270
pin name B signal _1283_ layer 1 80 -31
pin name Y signal _1310_ layer 1 0 -150
cell 392 NOR2X1_53
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1285_ layer 1 -80 -270
pin name B signal _1283_ layer 1 80 -31
pin name Y signal _1311_ layer 1 0 -150
cell 393 AOI22X1_41
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1310_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _1311_ layer 1 70 -90
pin name Y signal _1312_ layer 1 5 -216
cell 394 OAI21X1_11
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1307_ layer 1 -80 -165
pin name B signal _1309_ layer 1 -40 -70
pin name C signal _1312_ layer 1 80 150
pin name Y signal _1313_ layer 1 25 -50
cell 395 OR2X2_7
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1313_ layer 1 -120 -270
pin name B signal _1306_ layer 1 -20 -111
pin name Y signal _1314_ layer 1 120 -50
cell 396 NOR3X1_45
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1288_ layer 1 -175 -251
pin name B signal _1299_ layer 1 -100 -150
pin name C signal _1314_ layer 1 -20 -50
pin name Y signal _1315_ layer 1 -106 -335
cell 397 AND2X2_4
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1315_ layer 1 -120 -131
pin name B signal _1079_ layer 1 -40 -50
pin name Y signal _1316_ layer 1 89 -340
cell 398 AOI21X1_6
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1170_ layer 1 -80 -35
pin name B signal _1268_ layer 1 -40 -131
pin name C signal _1316_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<0> layer 1 40 -340
cell 399 INVX1_46
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1187_ layer 1 -40 -270
pin name Y signal _1317_ layer 1 40 0
cell 400 AOI21X1_7
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _1317_ layer 1 -40 -131
pin name C signal _1079_ layer 1 120 -251
pin name Y signal _1318_ layer 1 40 -340
cell 401 AOI22X1_42
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _1087_ layer 1 -80 -131
pin name C signal _1103_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _1319_ layer 1 5 -216
cell 402 AOI22X1_43
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _1107_ layer 1 -80 -131
pin name C signal _1113_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _1320_ layer 1 5 -216
cell 403 NAND3X1_14
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1318_ layer 1 -120 30
pin name B signal _1319_ layer 1 -20 -50
pin name C signal _1320_ layer 1 40 130
pin name Y signal _1321_ layer 1 -40 340
cell 404 INVX1_47
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1147_ layer 1 -40 -270
pin name Y signal _1322_ layer 1 40 0
cell 405 AOI22X1_44
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1172_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _1322_ layer 1 70 -90
pin name Y signal _1323_ layer 1 5 -216
cell 406 AOI22X1_45
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _1246_ layer 1 -80 -131
pin name C signal _1125_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _1324_ layer 1 5 -216
cell 407 INVX1_48
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _1325_ layer 1 40 0
cell 408 INVX1_49
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _1326_ layer 1 40 0
cell 409 OAI22X1_9
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1325_ layer 1 -120 -165
pin name B signal _1134_ layer 1 -80 -70
pin name C signal _1132_ layer 1 160 -131
pin name D signal _1326_ layer 1 80 -70
pin name Y signal _1327_ layer 1 0 -150
cell 410 INVX1_50
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _1328_ layer 1 40 0
cell 411 NAND2X1_91
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _1235_ layer 1 80 70
pin name Y signal _1329_ layer 1 50 -340
cell 412 OAI21X1_12
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1328_ layer 1 -80 -165
pin name B signal _1140_ layer 1 -40 -70
pin name C signal _1329_ layer 1 80 150
pin name Y signal _1330_ layer 1 25 -50
cell 413 NOR2X1_54
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1327_ layer 1 -80 -270
pin name B signal _1330_ layer 1 80 -31
pin name Y signal _1331_ layer 1 0 -150
cell 414 NAND3X1_15
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1323_ layer 1 -120 30
pin name B signal _1324_ layer 1 -20 -50
pin name C signal _1331_ layer 1 40 130
pin name Y signal _1332_ layer 1 -40 340
cell 415 INVX1_51
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _1333_ layer 1 40 0
cell 416 NAND2X1_92
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _1119_ layer 1 80 70
pin name Y signal _1334_ layer 1 50 -340
cell 417 OAI21X1_13
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1333_ layer 1 -80 -165
pin name B signal _1149_ layer 1 -40 -70
pin name C signal _1334_ layer 1 80 150
pin name Y signal _1335_ layer 1 25 -50
cell 418 INVX1_52
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _1336_ layer 1 40 0
cell 419 INVX1_53
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _1337_ layer 1 40 0
cell 420 OAI22X1_10
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1336_ layer 1 -120 -165
pin name B signal _1155_ layer 1 -80 -70
pin name C signal _1153_ layer 1 160 -131
pin name D signal _1337_ layer 1 80 -70
pin name Y signal _1338_ layer 1 0 -150
cell 421 NOR2X1_55
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1338_ layer 1 -80 -270
pin name B signal _1335_ layer 1 80 -31
pin name Y signal _1339_ layer 1 0 -150
cell 422 AOI22X1_46
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1239_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _1212_ layer 1 70 -90
pin name Y signal _1340_ layer 1 5 -216
cell 423 AND2X2_5
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1086_ layer 1 -120 -131
pin name B signal _1101_ layer 1 -40 -50
pin name Y signal _1341_ layer 1 89 -340
cell 424 AOI22X1_47
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _1211_ layer 1 -80 -131
pin name C signal _1341_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _1342_ layer 1 5 -216
cell 425 NAND3X1_16
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1340_ layer 1 -120 30
pin name B signal _1342_ layer 1 -20 -50
pin name C signal _1339_ layer 1 40 130
pin name Y signal _1343_ layer 1 -40 340
cell 426 NOR3X1_46
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1343_ layer 1 -175 -251
pin name B signal _1321_ layer 1 -100 -150
pin name C signal _1332_ layer 1 -20 -50
pin name Y signal _1344_ layer 1 -106 -335
cell 427 INVX1_54
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _1345_ layer 1 40 0
cell 428 NAND2X1_93
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _1174_ layer 1 80 70
pin name Y signal _1346_ layer 1 50 -340
cell 429 OAI21X1_14
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1176_ layer 1 -80 -165
pin name B signal _1345_ layer 1 -40 -70
pin name C signal _1346_ layer 1 80 150
pin name Y signal _1347_ layer 1 25 -50
cell 430 AOI21X1_8
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _1223_ layer 1 -40 -131
pin name C signal _1347_ layer 1 120 -251
pin name Y signal _1348_ layer 1 40 -340
cell 431 INVX1_55
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _1349_ layer 1 40 0
cell 432 INVX1_56
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _1350_ layer 1 40 0
cell 433 OAI22X1_11
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1350_ layer 1 -120 -165
pin name B signal _1182_ layer 1 -80 -70
pin name C signal _1183_ layer 1 160 -131
pin name D signal _1349_ layer 1 80 -70
pin name Y signal _1351_ layer 1 0 -150
cell 434 INVX1_57
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _1352_ layer 1 40 0
cell 435 NAND2X1_94
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _1192_ layer 1 80 70
pin name Y signal _1353_ layer 1 50 -340
cell 436 OAI21X1_15
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1093_ layer 1 -80 -165
pin name B signal _1352_ layer 1 -40 -70
pin name C signal _1353_ layer 1 80 150
pin name Y signal _1354_ layer 1 25 -50
cell 437 NOR2X1_56
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1354_ layer 1 -80 -270
pin name B signal _1351_ layer 1 80 -31
pin name Y signal _1355_ layer 1 0 -150
cell 438 INVX1_58
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _1356_ layer 1 40 0
cell 439 INVX1_59
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _1357_ layer 1 40 0
cell 440 OAI22X1_12
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1188_ layer 1 -120 -165
pin name B signal _1357_ layer 1 -80 -70
pin name C signal _1194_ layer 1 160 -131
pin name D signal _1356_ layer 1 80 -70
pin name Y signal _1358_ layer 1 0 -150
cell 441 INVX1_60
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _1359_ layer 1 40 0
cell 442 NOR2X1_57
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1359_ layer 1 -80 -270
pin name B signal _1199_ layer 1 80 -31
pin name Y signal _1360_ layer 1 0 -150
cell 443 INVX1_61
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _1361_ layer 1 40 0
cell 444 NOR2X1_58
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1361_ layer 1 -80 -270
pin name B signal _1200_ layer 1 80 -31
pin name Y signal _1362_ layer 1 0 -150
cell 445 NOR3X1_47
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1360_ layer 1 -175 -251
pin name B signal _1358_ layer 1 -100 -150
pin name C signal _1362_ layer 1 -20 -50
pin name Y signal _1363_ layer 1 -106 -335
cell 446 NAND3X1_17
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1355_ layer 1 -120 30
pin name B signal _1348_ layer 1 -20 -50
pin name C signal _1363_ layer 1 40 130
pin name Y signal _1364_ layer 1 -40 340
cell 447 AOI22X1_48
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _1204_ layer 1 -80 -131
pin name C signal _1205_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _1365_ layer 1 5 -216
cell 448 AOI22X1_49
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1207_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _1208_ layer 1 70 -90
pin name Y signal _1366_ layer 1 5 -216
cell 449 NAND2X1_95
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1365_ layer 1 -80 -170
pin name B signal _1366_ layer 1 80 70
pin name Y signal _1367_ layer 1 50 -340
cell 450 AOI22X1_50
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _1215_ layer 1 -80 -131
pin name C signal _1214_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _1368_ layer 1 5 -216
cell 451 AOI22X1_51
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1158_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _1165_ layer 1 70 -90
pin name Y signal _1369_ layer 1 5 -216
cell 452 NAND2X1_96
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1368_ layer 1 -80 -170
pin name B signal _1369_ layer 1 80 70
pin name Y signal _1370_ layer 1 50 -340
cell 453 NOR2X1_59
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1367_ layer 1 -80 -270
pin name B signal _1370_ layer 1 80 -31
pin name Y signal _1371_ layer 1 0 -150
cell 454 AOI22X1_52
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1219_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _1220_ layer 1 70 -90
pin name Y signal _1372_ layer 1 5 -216
cell 455 AOI22X1_53
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1121_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _1222_ layer 1 70 -90
pin name Y signal _1373_ layer 1 5 -216
cell 456 NAND2X1_97
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1372_ layer 1 -80 -170
pin name B signal _1373_ layer 1 80 70
pin name Y signal _1374_ layer 1 50 -340
cell 457 AOI22X1_54
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _1226_ layer 1 -80 -131
pin name C signal _1227_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _1375_ layer 1 5 -216
cell 458 AOI22X1_55
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1229_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _1230_ layer 1 70 -90
pin name Y signal _1376_ layer 1 5 -216
cell 459 NAND2X1_98
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1376_ layer 1 -80 -170
pin name B signal _1375_ layer 1 80 70
pin name Y signal _1377_ layer 1 50 -340
cell 460 NOR2X1_60
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1374_ layer 1 -80 -270
pin name B signal _1377_ layer 1 80 -31
pin name Y signal _1378_ layer 1 0 -150
cell 461 NAND2X1_99
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1378_ layer 1 -80 -170
pin name B signal _1371_ layer 1 80 70
pin name Y signal _1379_ layer 1 50 -340
cell 462 AOI22X1_56
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _1236_ layer 1 -80 -131
pin name C signal _1137_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _1380_ layer 1 5 -216
cell 463 AOI22X1_57
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1160_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _1238_ layer 1 70 -90
pin name Y signal _1381_ layer 1 5 -216
cell 464 NAND2X1_100
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1380_ layer 1 -80 -170
pin name B signal _1381_ layer 1 80 70
pin name Y signal _1382_ layer 1 50 -340
cell 465 AOI22X1_58
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _1127_ layer 1 -80 -131
pin name C signal _1247_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _1383_ layer 1 5 -216
cell 466 NAND2X1_101
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _1242_ layer 1 80 70
pin name Y signal _1384_ layer 1 50 -340
cell 467 NAND2X1_102
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _1244_ layer 1 80 70
pin name Y signal _1385_ layer 1 50 -340
cell 468 NAND3X1_18
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1384_ layer 1 -120 30
pin name B signal _1385_ layer 1 -20 -50
pin name C signal _1383_ layer 1 40 130
pin name Y signal _1386_ layer 1 -40 340
cell 469 NOR2X1_61
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1386_ layer 1 -80 -270
pin name B signal _1382_ layer 1 80 -31
pin name Y signal _1387_ layer 1 0 -150
cell 470 AOI22X1_59
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _1251_ layer 1 -80 -131
pin name C signal _1252_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _1388_ layer 1 5 -216
cell 471 NAND2X1_103
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _1254_ layer 1 80 70
pin name Y signal _1389_ layer 1 50 -340
cell 472 NAND2X1_104
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _1256_ layer 1 80 70
pin name Y signal _1390_ layer 1 50 -340
cell 473 NAND3X1_19
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1389_ layer 1 -120 30
pin name B signal _1390_ layer 1 -20 -50
pin name C signal _1388_ layer 1 40 130
pin name Y signal _1391_ layer 1 -40 340
cell 474 AOI22X1_60
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _1260_ layer 1 -80 -131
pin name C signal _1259_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _1392_ layer 1 5 -216
cell 475 AOI22X1_61
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _1263_ layer 1 -80 -131
pin name C signal _1262_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _1393_ layer 1 5 -216
cell 476 NAND2X1_105
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1392_ layer 1 -80 -170
pin name B signal _1393_ layer 1 80 70
pin name Y signal _1394_ layer 1 50 -340
cell 477 NOR2X1_62
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1394_ layer 1 -80 -270
pin name B signal _1391_ layer 1 80 -31
pin name Y signal _1395_ layer 1 0 -150
cell 478 NAND2X1_106
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1387_ layer 1 -80 -170
pin name B signal _1395_ layer 1 80 70
pin name Y signal _1396_ layer 1 50 -340
cell 479 NOR3X1_48
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1379_ layer 1 -175 -251
pin name B signal _1364_ layer 1 -100 -150
pin name C signal _1396_ layer 1 -20 -50
pin name Y signal _1397_ layer 1 -106 -335
cell 480 AOI21X1_9
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _1273_ layer 1 -40 -131
pin name C signal _1078_ layer 1 120 -251
pin name Y signal _1398_ layer 1 40 -340
cell 481 AOI22X1_62
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1276_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _1304_ layer 1 70 -90
pin name Y signal _1399_ layer 1 5 -216
cell 482 AOI22X1_63
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1297_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _1280_ layer 1 70 -90
pin name Y signal _1400_ layer 1 5 -216
cell 483 NAND3X1_20
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1398_ layer 1 -120 30
pin name B signal _1400_ layer 1 -20 -50
pin name C signal _1399_ layer 1 40 130
pin name Y signal _1401_ layer 1 -40 340
cell 484 NAND3X1_21
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _1274_ layer 1 -20 -50
pin name C signal _1308_ layer 1 40 130
pin name Y signal _1402_ layer 1 -40 340
cell 485 AOI22X1_64
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _1296_ layer 1 -80 -131
pin name C signal _1284_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _1403_ layer 1 5 -216
cell 486 AND2X2_6
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1403_ layer 1 -120 -131
pin name B signal _1402_ layer 1 -40 -50
pin name Y signal _1404_ layer 1 89 -340
cell 487 AOI22X1_65
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1293_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _1300_ layer 1 70 -90
pin name Y signal _1405_ layer 1 5 -216
cell 488 AOI22X1_66
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _1294_ layer 1 -80 -131
pin name C signal _1290_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _1406_ layer 1 5 -216
cell 489 AND2X2_7
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1406_ layer 1 -120 -131
pin name B signal _1405_ layer 1 -40 -50
pin name Y signal _1407_ layer 1 89 -340
cell 490 AOI22X1_67
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1310_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _1311_ layer 1 70 -90
pin name Y signal _1408_ layer 1 5 -216
cell 491 AOI22X1_68
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1286_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _1302_ layer 1 70 -90
pin name Y signal _1409_ layer 1 5 -216
cell 492 AND2X2_8
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1408_ layer 1 -120 -131
pin name B signal _1409_ layer 1 -40 -50
pin name Y signal _1410_ layer 1 89 -340
cell 493 NAND3X1_22
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1404_ layer 1 -120 30
pin name B signal _1410_ layer 1 -20 -50
pin name C signal _1407_ layer 1 40 130
pin name Y signal _1411_ layer 1 -40 340
cell 494 NOR2X1_63
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1401_ layer 1 -80 -270
pin name B signal _1411_ layer 1 80 -31
pin name Y signal _1412_ layer 1 0 -150
cell 495 AOI21X1_10
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1344_ layer 1 -80 -35
pin name B signal _1397_ layer 1 -40 -131
pin name C signal _1412_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<1> layer 1 40 -340
cell 496 AOI21X1_11
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _1317_ layer 1 -40 -131
pin name C signal _1079_ layer 1 120 -251
pin name Y signal _1413_ layer 1 40 -340
cell 497 INVX1_62
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1176_ layer 1 -40 -270
pin name Y signal _1414_ layer 1 40 0
cell 498 AOI22X1_69
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _1087_ layer 1 -80 -131
pin name C signal _1414_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _1415_ layer 1 5 -216
cell 499 INVX1_63
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1188_ layer 1 -40 -270
pin name Y signal _1416_ layer 1 40 0
cell 500 AOI22X1_70
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _1223_ layer 1 -80 -131
pin name C signal _1416_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _1417_ layer 1 5 -216
cell 501 NAND3X1_23
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1417_ layer 1 -120 30
pin name B signal _1413_ layer 1 -20 -50
pin name C signal _1415_ layer 1 40 130
pin name Y signal _1418_ layer 1 -40 340
cell 502 AOI22X1_71
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1172_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _1322_ layer 1 70 -90
pin name Y signal _1419_ layer 1 5 -216
cell 503 AOI22X1_72
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _1121_ layer 1 -80 -131
pin name C signal _1094_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _1420_ layer 1 5 -216
cell 504 INVX1_64
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _1421_ layer 1 40 0
cell 505 NAND2X1_107
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _1211_ layer 1 80 70
pin name Y signal _1422_ layer 1 50 -340
cell 506 OAI21X1_16
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1421_ layer 1 -80 -165
pin name B signal _1183_ layer 1 -40 -70
pin name C signal _1422_ layer 1 80 150
pin name Y signal _1423_ layer 1 25 -50
cell 507 INVX1_65
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _1424_ layer 1 40 0
cell 508 NAND2X1_108
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _1137_ layer 1 80 70
pin name Y signal _1425_ layer 1 50 -340
cell 509 OAI21X1_17
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1424_ layer 1 -80 -165
pin name B signal _1140_ layer 1 -40 -70
pin name C signal _1425_ layer 1 80 150
pin name Y signal _1426_ layer 1 25 -50
cell 510 NOR2X1_64
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1423_ layer 1 -80 -270
pin name B signal _1426_ layer 1 80 -31
pin name Y signal _1427_ layer 1 0 -150
cell 511 NAND3X1_24
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1419_ layer 1 -120 30
pin name B signal _1420_ layer 1 -20 -50
pin name C signal _1427_ layer 1 40 130
pin name Y signal _1428_ layer 1 -40 340
cell 512 INVX1_66
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _1429_ layer 1 40 0
cell 513 NAND2X1_109
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _1119_ layer 1 80 70
pin name Y signal _1430_ layer 1 50 -340
cell 514 OAI21X1_18
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1429_ layer 1 -80 -165
pin name B signal _1149_ layer 1 -40 -70
pin name C signal _1430_ layer 1 80 150
pin name Y signal _1431_ layer 1 25 -50
cell 515 INVX1_67
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _1432_ layer 1 40 0
cell 516 INVX1_68
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _1433_ layer 1 40 0
cell 517 OAI22X1_13
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1432_ layer 1 -120 -165
pin name B signal _1155_ layer 1 -80 -70
pin name C signal _1153_ layer 1 160 -131
pin name D signal _1433_ layer 1 80 -70
pin name Y signal _1434_ layer 1 0 -150
cell 518 NOR2X1_65
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1434_ layer 1 -80 -270
pin name B signal _1431_ layer 1 80 -31
pin name Y signal _1435_ layer 1 0 -150
cell 519 AOI22X1_73
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1239_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _1212_ layer 1 70 -90
pin name Y signal _1436_ layer 1 5 -216
cell 520 AND2X2_9
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1111_ layer 1 -120 -131
pin name B signal _1133_ layer 1 -40 -50
pin name Y signal _1437_ layer 1 89 -340
cell 521 AOI22X1_74
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _1437_ layer 1 -80 -131
pin name C signal _1341_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _1438_ layer 1 5 -216
cell 522 NAND3X1_25
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1436_ layer 1 -120 30
pin name B signal _1438_ layer 1 -20 -50
pin name C signal _1435_ layer 1 40 130
pin name Y signal _1439_ layer 1 -40 340
cell 523 NOR3X1_49
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1439_ layer 1 -175 -251
pin name B signal _1418_ layer 1 -100 -150
pin name C signal _1428_ layer 1 -20 -50
pin name Y signal _1440_ layer 1 -106 -335
cell 524 INVX1_69
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _1441_ layer 1 40 0
cell 525 NOR3X1_50
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1441_ layer 1 -175 -251
pin name B signal _1106_ layer 1 -100 -150
pin name C signal _1105_ layer 1 -20 -50
pin name Y signal _1442_ layer 1 -106 -335
cell 526 AND2X2_10
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1127_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _1443_ layer 1 89 -340
cell 527 AND2X2_11
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1247_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _1444_ layer 1 89 -340
cell 528 NOR3X1_51
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1444_ layer 1 -175 -251
pin name B signal _1443_ layer 1 -100 -150
pin name C signal _1442_ layer 1 -20 -50
pin name Y signal _1445_ layer 1 -106 -335
cell 529 INVX1_70
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _1446_ layer 1 40 0
cell 530 INVX1_71
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _1447_ layer 1 40 0
cell 531 OAI22X1_14
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1447_ layer 1 -120 -165
pin name B signal _1182_ layer 1 -80 -70
pin name C signal _1132_ layer 1 160 -131
pin name D signal _1446_ layer 1 80 -70
pin name Y signal _1448_ layer 1 0 -150
cell 532 INVX1_72
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _1449_ layer 1 40 0
cell 533 INVX1_73
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _1450_ layer 1 40 0
cell 534 NAND2X1_110
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1123_ layer 1 -80 -170
pin name B signal _1124_ layer 1 80 70
pin name Y signal _1451_ layer 1 50 -340
cell 535 OAI22X1_15
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1451_ layer 1 -120 -165
pin name B signal _1450_ layer 1 -80 -70
pin name C signal _1449_ layer 1 160 -131
pin name D signal _1102_ layer 1 80 -70
pin name Y signal _1452_ layer 1 0 -150
cell 536 NOR2X1_66
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1448_ layer 1 -80 -270
pin name B signal _1452_ layer 1 80 -31
pin name Y signal _1453_ layer 1 0 -150
cell 537 INVX1_74
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _1454_ layer 1 40 0
cell 538 NOR3X1_52
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1083_ layer 1 -175 -251
pin name B signal _1100_ layer 1 -100 -150
pin name C signal _1091_ layer 1 -20 -50
pin name Y signal _1455_ layer 1 -106 -335
cell 539 NAND2X1_111
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _1455_ layer 1 80 70
pin name Y signal _1456_ layer 1 50 -340
cell 540 OAI21X1_19
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1112_ layer 1 -80 -165
pin name B signal _1454_ layer 1 -40 -70
pin name C signal _1456_ layer 1 80 150
pin name Y signal _1457_ layer 1 25 -50
cell 541 INVX1_75
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _1458_ layer 1 40 0
cell 542 INVX1_76
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _1459_ layer 1 40 0
cell 543 OAI22X1_16
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1199_ layer 1 -120 -165
pin name B signal _1459_ layer 1 -80 -70
pin name C signal _1458_ layer 1 160 -131
pin name D signal _1200_ layer 1 80 -70
pin name Y signal _1460_ layer 1 0 -150
cell 544 NOR2X1_67
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1457_ layer 1 -80 -270
pin name B signal _1460_ layer 1 80 -31
pin name Y signal _1461_ layer 1 0 -150
cell 545 NAND3X1_26
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1445_ layer 1 -120 30
pin name B signal _1461_ layer 1 -20 -50
pin name C signal _1453_ layer 1 40 130
pin name Y signal _1462_ layer 1 -40 340
cell 546 AOI22X1_75
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _1204_ layer 1 -80 -131
pin name C signal _1205_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _1463_ layer 1 5 -216
cell 547 AOI22X1_76
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1207_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _1208_ layer 1 70 -90
pin name Y signal _1464_ layer 1 5 -216
cell 548 NAND2X1_112
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1463_ layer 1 -80 -170
pin name B signal _1464_ layer 1 80 70
pin name Y signal _1465_ layer 1 50 -340
cell 549 AOI22X1_77
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _1215_ layer 1 -80 -131
pin name C signal _1214_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _1466_ layer 1 5 -216
cell 550 AOI22X1_78
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1158_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _1165_ layer 1 70 -90
pin name Y signal _1467_ layer 1 5 -216
cell 551 NAND2X1_113
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1466_ layer 1 -80 -170
pin name B signal _1467_ layer 1 80 70
pin name Y signal _1468_ layer 1 50 -340
cell 552 NOR2X1_68
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1465_ layer 1 -80 -270
pin name B signal _1468_ layer 1 80 -31
pin name Y signal _1469_ layer 1 0 -150
cell 553 AOI22X1_79
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1219_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _1220_ layer 1 70 -90
pin name Y signal _1470_ layer 1 5 -216
cell 554 AOI22X1_80
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _1246_ layer 1 -80 -131
pin name C signal _1222_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _1471_ layer 1 5 -216
cell 555 NAND2X1_114
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1471_ layer 1 -80 -170
pin name B signal _1470_ layer 1 80 70
pin name Y signal _1472_ layer 1 50 -340
cell 556 AOI22X1_81
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _1226_ layer 1 -80 -131
pin name C signal _1227_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _1473_ layer 1 5 -216
cell 557 AOI22X1_82
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1229_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _1230_ layer 1 70 -90
pin name Y signal _1474_ layer 1 5 -216
cell 558 NAND2X1_115
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1474_ layer 1 -80 -170
pin name B signal _1473_ layer 1 80 70
pin name Y signal _1475_ layer 1 50 -340
cell 559 NOR2X1_69
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1472_ layer 1 -80 -270
pin name B signal _1475_ layer 1 80 -31
pin name Y signal _1476_ layer 1 0 -150
cell 560 NAND2X1_116
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1476_ layer 1 -80 -170
pin name B signal _1469_ layer 1 80 70
pin name Y signal _1477_ layer 1 50 -340
cell 561 AOI22X1_83
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _1236_ layer 1 -80 -131
pin name C signal _1235_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _1478_ layer 1 5 -216
cell 562 AOI22X1_84
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1160_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _1238_ layer 1 70 -90
pin name Y signal _1479_ layer 1 5 -216
cell 563 NAND2X1_117
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1478_ layer 1 -80 -170
pin name B signal _1479_ layer 1 80 70
pin name Y signal _1480_ layer 1 50 -340
cell 564 AOI22X1_85
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _1244_ layer 1 -80 -131
pin name C signal _1242_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _1481_ layer 1 5 -216
cell 565 AOI22X1_86
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1174_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _1192_ layer 1 70 -90
pin name Y signal _1482_ layer 1 5 -216
cell 566 NAND2X1_118
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1482_ layer 1 -80 -170
pin name B signal _1481_ layer 1 80 70
pin name Y signal _1483_ layer 1 50 -340
cell 567 NOR2X1_70
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1483_ layer 1 -80 -270
pin name B signal _1480_ layer 1 80 -31
pin name Y signal _1484_ layer 1 0 -150
cell 568 AOI22X1_87
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _1251_ layer 1 -80 -131
pin name C signal _1252_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _1485_ layer 1 5 -216
cell 569 NAND2X1_119
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _1254_ layer 1 80 70
pin name Y signal _1486_ layer 1 50 -340
cell 570 NAND2X1_120
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _1256_ layer 1 80 70
pin name Y signal _1487_ layer 1 50 -340
cell 571 NAND3X1_27
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1486_ layer 1 -120 30
pin name B signal _1487_ layer 1 -20 -50
pin name C signal _1485_ layer 1 40 130
pin name Y signal _1488_ layer 1 -40 340
cell 572 AOI22X1_88
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _1260_ layer 1 -80 -131
pin name C signal _1259_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _1489_ layer 1 5 -216
cell 573 AOI22X1_89
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _1263_ layer 1 -80 -131
pin name C signal _1262_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _1490_ layer 1 5 -216
cell 574 NAND2X1_121
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1489_ layer 1 -80 -170
pin name B signal _1490_ layer 1 80 70
pin name Y signal _1491_ layer 1 50 -340
cell 575 NOR2X1_71
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1491_ layer 1 -80 -270
pin name B signal _1488_ layer 1 80 -31
pin name Y signal _1492_ layer 1 0 -150
cell 576 NAND2X1_122
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1484_ layer 1 -80 -170
pin name B signal _1492_ layer 1 80 70
pin name Y signal _1493_ layer 1 50 -340
cell 577 NOR3X1_53
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1477_ layer 1 -175 -251
pin name B signal _1462_ layer 1 -100 -150
pin name C signal _1493_ layer 1 -20 -50
pin name Y signal _1494_ layer 1 -106 -335
cell 578 AOI22X1_90
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1300_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _1302_ layer 1 70 -90
pin name Y signal _1495_ layer 1 5 -216
cell 579 AOI22X1_91
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1297_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _1304_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _1496_ layer 1 5 -216
cell 580 NAND2X1_123
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1495_ layer 1 -80 -170
pin name B signal _1496_ layer 1 80 70
pin name Y signal _1497_ layer 1 50 -340
cell 581 AOI21X1_12
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _1290_ layer 1 -40 -131
pin name C signal _1497_ layer 1 120 -251
pin name Y signal _1498_ layer 1 40 -340
cell 582 INVX1_77
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _1499_ layer 1 40 0
cell 583 AOI22X1_92
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1310_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _1311_ layer 1 70 -90
pin name Y signal _1500_ layer 1 5 -216
cell 584 OAI21X1_20
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1499_ layer 1 -80 -165
pin name B signal _1309_ layer 1 -40 -70
pin name C signal _1500_ layer 1 80 150
pin name Y signal _1501_ layer 1 25 -50
cell 585 AOI22X1_93
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1273_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _1276_ layer 1 70 -90
pin name Y signal _1502_ layer 1 5 -216
cell 586 NAND2X1_124
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _1280_ layer 1 80 70
pin name Y signal _1503_ layer 1 50 -340
cell 587 AOI22X1_94
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1286_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _1284_ layer 1 70 -90
pin name Y signal _1504_ layer 1 5 -216
cell 588 NAND3X1_28
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1503_ layer 1 -120 30
pin name B signal _1504_ layer 1 -20 -50
pin name C signal _1502_ layer 1 40 130
pin name Y signal _1505_ layer 1 -40 340
cell 589 NOR2X1_72
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1501_ layer 1 -80 -270
pin name B signal _1505_ layer 1 80 -31
pin name Y signal _1506_ layer 1 0 -150
cell 590 NAND2X1_125
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _1293_ layer 1 80 70
pin name Y signal _1507_ layer 1 50 -340
cell 591 NAND2X1_126
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _1294_ layer 1 80 70
pin name Y signal _1508_ layer 1 50 -340
cell 592 NAND2X1_127
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1507_ layer 1 -80 -170
pin name B signal _1508_ layer 1 80 70
pin name Y signal _1509_ layer 1 50 -340
cell 593 AOI21X1_13
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _1296_ layer 1 -40 -131
pin name C signal _1509_ layer 1 120 -251
pin name Y signal _1510_ layer 1 40 -340
cell 594 NAND3X1_29
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1498_ layer 1 -120 30
pin name B signal _1510_ layer 1 -20 -50
pin name C signal _1506_ layer 1 40 130
pin name Y signal _1511_ layer 1 -40 340
cell 595 NOR2X1_73
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1078_ layer 1 -80 -270
pin name B signal _1511_ layer 1 80 -31
pin name Y signal _1512_ layer 1 0 -150
cell 596 AOI21X1_14
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1440_ layer 1 -80 -35
pin name B signal _1494_ layer 1 -40 -131
pin name C signal _1512_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<2> layer 1 40 -340
cell 597 AOI21X1_15
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _1322_ layer 1 -40 -131
pin name C signal _1079_ layer 1 120 -251
pin name Y signal _1513_ layer 1 40 -340
cell 598 AOI22X1_95
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1094_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _1414_ layer 1 70 -90
pin name Y signal _1514_ layer 1 5 -216
cell 599 AOI22X1_96
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _1416_ layer 1 -80 -131
pin name C signal _1172_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _1515_ layer 1 5 -216
cell 600 NAND3X1_30
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1515_ layer 1 -120 30
pin name B signal _1513_ layer 1 -20 -50
pin name C signal _1514_ layer 1 40 130
pin name Y signal _1516_ layer 1 -40 340
cell 601 AOI22X1_97
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _1121_ layer 1 -80 -131
pin name C signal _1119_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _1517_ layer 1 5 -216
cell 602 AOI22X1_98
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _1192_ layer 1 -80 -131
pin name C signal _1317_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _1518_ layer 1 5 -216
cell 603 INVX1_78
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _1519_ layer 1 40 0
cell 604 INVX1_79
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _1520_ layer 1 40 0
cell 605 OAI22X1_17
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1519_ layer 1 -120 -165
pin name B signal _1134_ layer 1 -80 -70
pin name C signal _1183_ layer 1 160 -131
pin name D signal _1520_ layer 1 80 -70
pin name Y signal _1521_ layer 1 0 -150
cell 606 INVX1_80
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _1522_ layer 1 40 0
cell 607 NAND2X1_128
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _1235_ layer 1 80 70
pin name Y signal _1523_ layer 1 50 -340
cell 608 OAI21X1_21
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1522_ layer 1 -80 -165
pin name B signal _1140_ layer 1 -40 -70
pin name C signal _1523_ layer 1 80 150
pin name Y signal _1524_ layer 1 25 -50
cell 609 NOR2X1_74
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1521_ layer 1 -80 -270
pin name B signal _1524_ layer 1 80 -31
pin name Y signal _1525_ layer 1 0 -150
cell 610 NAND3X1_31
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1517_ layer 1 -120 30
pin name B signal _1518_ layer 1 -20 -50
pin name C signal _1525_ layer 1 40 130
pin name Y signal _1526_ layer 1 -40 340
cell 611 AND2X2_12
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1148_ layer 1 -120 -131
pin name B signal _1082_ layer 1 -40 -50
pin name Y signal _1527_ layer 1 89 -340
cell 612 AOI22X1_99
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1087_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _1527_ layer 1 70 -90
pin name Y signal _1528_ layer 1 5 -216
cell 613 AND2X2_13
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1146_ layer 1 -120 -131
pin name B signal _1111_ layer 1 -40 -50
pin name Y signal _1529_ layer 1 89 -340
cell 614 AND2X2_14
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1154_ layer 1 -120 -131
pin name B signal _1111_ layer 1 -40 -50
pin name Y signal _1530_ layer 1 89 -340
cell 615 AOI22X1_100
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _1530_ layer 1 -80 -131
pin name C signal _1529_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _1531_ layer 1 5 -216
cell 616 NAND2X1_129
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _1239_ layer 1 80 70
pin name Y signal _1532_ layer 1 50 -340
cell 617 NAND2X1_130
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _1212_ layer 1 80 70
pin name Y signal _1533_ layer 1 50 -340
cell 618 NAND2X1_131
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1532_ layer 1 -80 -170
pin name B signal _1533_ layer 1 80 70
pin name Y signal _1534_ layer 1 50 -340
cell 619 INVX1_81
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _1535_ layer 1 40 0
cell 620 NAND2X1_132
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _1211_ layer 1 80 70
pin name Y signal _1536_ layer 1 50 -340
cell 621 OAI21X1_22
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1535_ layer 1 -80 -165
pin name B signal _1164_ layer 1 -40 -70
pin name C signal _1536_ layer 1 80 150
pin name Y signal _1537_ layer 1 25 -50
cell 622 NOR2X1_75
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1534_ layer 1 -80 -270
pin name B signal _1537_ layer 1 80 -31
pin name Y signal _1538_ layer 1 0 -150
cell 623 NAND3X1_32
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1528_ layer 1 -120 30
pin name B signal _1531_ layer 1 -20 -50
pin name C signal _1538_ layer 1 40 130
pin name Y signal _1539_ layer 1 -40 340
cell 624 NOR3X1_54
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1526_ layer 1 -175 -251
pin name B signal _1516_ layer 1 -100 -150
pin name C signal _1539_ layer 1 -20 -50
pin name Y signal _1540_ layer 1 -106 -335
cell 625 INVX1_82
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _1541_ layer 1 40 0
cell 626 NAND2X1_133
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _1127_ layer 1 80 70
pin name Y signal _1542_ layer 1 50 -340
cell 627 OAI21X1_23
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1132_ layer 1 -80 -165
pin name B signal _1541_ layer 1 -40 -70
pin name C signal _1542_ layer 1 80 150
pin name Y signal _1543_ layer 1 25 -50
cell 628 AOI21X1_16
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _1107_ layer 1 -40 -131
pin name C signal _1543_ layer 1 120 -251
pin name Y signal _1544_ layer 1 40 -340
cell 629 INVX1_83
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _1545_ layer 1 40 0
cell 630 INVX1_84
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _1546_ layer 1 40 0
cell 631 OAI22X1_18
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1451_ layer 1 -120 -165
pin name B signal _1546_ layer 1 -80 -70
pin name C signal _1545_ layer 1 160 -131
pin name D signal _1102_ layer 1 80 -70
pin name Y signal _1547_ layer 1 0 -150
cell 632 INVX1_85
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _1548_ layer 1 40 0
cell 633 NAND2X1_134
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _1247_ layer 1 80 70
pin name Y signal _1549_ layer 1 50 -340
cell 634 OAI21X1_24
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1112_ layer 1 -80 -165
pin name B signal _1548_ layer 1 -40 -70
pin name C signal _1549_ layer 1 80 150
pin name Y signal _1550_ layer 1 25 -50
cell 635 NOR2X1_76
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1550_ layer 1 -80 -270
pin name B signal _1547_ layer 1 80 -31
pin name Y signal _1551_ layer 1 0 -150
cell 636 INVX1_86
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _1552_ layer 1 40 0
cell 637 INVX1_87
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _1553_ layer 1 40 0
cell 638 OAI22X1_19
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1199_ layer 1 -120 -165
pin name B signal _1553_ layer 1 -80 -70
pin name C signal _1552_ layer 1 160 -131
pin name D signal _1200_ layer 1 80 -70
pin name Y signal _1554_ layer 1 0 -150
cell 639 INVX1_88
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _1555_ layer 1 40 0
cell 640 NAND2X1_135
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _1246_ layer 1 80 70
pin name Y signal _1556_ layer 1 50 -340
cell 641 OAI21X1_25
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1555_ layer 1 -80 -165
pin name B signal _1182_ layer 1 -40 -70
pin name C signal _1556_ layer 1 80 150
pin name Y signal _1557_ layer 1 25 -50
cell 642 NOR2X1_77
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1557_ layer 1 -80 -270
pin name B signal _1554_ layer 1 80 -31
pin name Y signal _1558_ layer 1 0 -150
cell 643 NAND3X1_33
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1544_ layer 1 -120 30
pin name B signal _1558_ layer 1 -20 -50
pin name C signal _1551_ layer 1 40 130
pin name Y signal _1559_ layer 1 -40 340
cell 644 AOI22X1_101
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _1204_ layer 1 -80 -131
pin name C signal _1205_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _1560_ layer 1 5 -216
cell 645 AOI22X1_102
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1207_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _1208_ layer 1 70 -90
pin name Y signal _1561_ layer 1 5 -216
cell 646 NAND2X1_136
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1560_ layer 1 -80 -170
pin name B signal _1561_ layer 1 80 70
pin name Y signal _1562_ layer 1 50 -340
cell 647 AOI22X1_103
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _1215_ layer 1 -80 -131
pin name C signal _1214_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _1563_ layer 1 5 -216
cell 648 AOI22X1_104
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1158_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _1165_ layer 1 70 -90
pin name Y signal _1564_ layer 1 5 -216
cell 649 NAND2X1_137
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1563_ layer 1 -80 -170
pin name B signal _1564_ layer 1 80 70
pin name Y signal _1565_ layer 1 50 -340
cell 650 NOR2X1_78
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1562_ layer 1 -80 -270
pin name B signal _1565_ layer 1 80 -31
pin name Y signal _1566_ layer 1 0 -150
cell 651 AOI22X1_105
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1219_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _1220_ layer 1 70 -90
pin name Y signal _1567_ layer 1 5 -216
cell 652 AOI22X1_106
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _1455_ layer 1 -80 -131
pin name C signal _1222_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _1568_ layer 1 5 -216
cell 653 NAND2X1_138
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1568_ layer 1 -80 -170
pin name B signal _1567_ layer 1 80 70
pin name Y signal _1569_ layer 1 50 -340
cell 654 AOI22X1_107
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _1226_ layer 1 -80 -131
pin name C signal _1227_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _1570_ layer 1 5 -216
cell 655 AOI22X1_108
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1229_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _1230_ layer 1 70 -90
pin name Y signal _1571_ layer 1 5 -216
cell 656 NAND2X1_139
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1571_ layer 1 -80 -170
pin name B signal _1570_ layer 1 80 70
pin name Y signal _1572_ layer 1 50 -340
cell 657 NOR2X1_79
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1569_ layer 1 -80 -270
pin name B signal _1572_ layer 1 80 -31
pin name Y signal _1573_ layer 1 0 -150
cell 658 NAND2X1_140
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1573_ layer 1 -80 -170
pin name B signal _1566_ layer 1 80 70
pin name Y signal _1574_ layer 1 50 -340
cell 659 AOI22X1_109
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _1236_ layer 1 -80 -131
pin name C signal _1137_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _1575_ layer 1 5 -216
cell 660 AOI22X1_110
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1160_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _1238_ layer 1 70 -90
pin name Y signal _1576_ layer 1 5 -216
cell 661 NAND2X1_141
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1575_ layer 1 -80 -170
pin name B signal _1576_ layer 1 80 70
pin name Y signal _1577_ layer 1 50 -340
cell 662 AOI22X1_111
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _1244_ layer 1 -80 -131
pin name C signal _1242_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _1578_ layer 1 5 -216
cell 663 AOI22X1_112
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _1174_ layer 1 -80 -131
pin name C signal _1223_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _1579_ layer 1 5 -216
cell 664 NAND2X1_142
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1579_ layer 1 -80 -170
pin name B signal _1578_ layer 1 80 70
pin name Y signal _1580_ layer 1 50 -340
cell 665 NOR2X1_80
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1580_ layer 1 -80 -270
pin name B signal _1577_ layer 1 80 -31
pin name Y signal _1581_ layer 1 0 -150
cell 666 AOI22X1_113
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _1251_ layer 1 -80 -131
pin name C signal _1252_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _1582_ layer 1 5 -216
cell 667 NAND2X1_143
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _1254_ layer 1 80 70
pin name Y signal _1583_ layer 1 50 -340
cell 668 NAND2X1_144
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _1256_ layer 1 80 70
pin name Y signal _1584_ layer 1 50 -340
cell 669 NAND3X1_34
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1583_ layer 1 -120 30
pin name B signal _1584_ layer 1 -20 -50
pin name C signal _1582_ layer 1 40 130
pin name Y signal _1585_ layer 1 -40 340
cell 670 AOI22X1_114
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _1260_ layer 1 -80 -131
pin name C signal _1259_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _1586_ layer 1 5 -216
cell 671 AOI22X1_115
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _1263_ layer 1 -80 -131
pin name C signal _1262_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _1587_ layer 1 5 -216
cell 672 NAND2X1_145
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1586_ layer 1 -80 -170
pin name B signal _1587_ layer 1 80 70
pin name Y signal _1588_ layer 1 50 -340
cell 673 NOR2X1_81
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1588_ layer 1 -80 -270
pin name B signal _1585_ layer 1 80 -31
pin name Y signal _1589_ layer 1 0 -150
cell 674 NAND2X1_146
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1581_ layer 1 -80 -170
pin name B signal _1589_ layer 1 80 70
pin name Y signal _1590_ layer 1 50 -340
cell 675 NOR3X1_55
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1574_ layer 1 -175 -251
pin name B signal _1559_ layer 1 -100 -150
pin name C signal _1590_ layer 1 -20 -50
pin name Y signal _1591_ layer 1 -106 -335
cell 676 NAND2X1_147
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _1293_ layer 1 80 70
pin name Y signal _1592_ layer 1 50 -340
cell 677 OAI21X1_26
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1077_ layer 1 -80 -165
pin name B signal wBusy_bF$buf2 layer 1 -40 -70
pin name C signal _1592_ layer 1 80 150
pin name Y signal _1593_ layer 1 25 -50
cell 678 NAND2X1_148
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _1284_ layer 1 80 70
pin name Y signal _1594_ layer 1 50 -340
cell 679 NAND2X1_149
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _1294_ layer 1 80 70
pin name Y signal _1595_ layer 1 50 -340
cell 680 AOI22X1_116
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _1296_ layer 1 -80 -131
pin name C signal _1286_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _1596_ layer 1 5 -216
cell 681 NAND3X1_35
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1594_ layer 1 -120 30
pin name B signal _1595_ layer 1 -20 -50
pin name C signal _1596_ layer 1 40 130
pin name Y signal _1597_ layer 1 -40 340
cell 682 OR2X2_8
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1597_ layer 1 -120 -270
pin name B signal _1593_ layer 1 -20 -111
pin name Y signal _1598_ layer 1 120 -50
cell 683 INVX1_89
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _1599_ layer 1 40 0
cell 684 NAND2X1_150
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _1297_ layer 1 80 70
pin name Y signal _1600_ layer 1 50 -340
cell 685 OAI21X1_27
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1599_ layer 1 -80 -165
pin name B signal _1309_ layer 1 -40 -70
pin name C signal _1600_ layer 1 80 150
pin name Y signal _1601_ layer 1 25 -50
cell 686 AOI21X1_17
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _1304_ layer 1 -40 -131
pin name C signal _1601_ layer 1 120 -251
pin name Y signal _1602_ layer 1 40 -340
cell 687 AOI22X1_117
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1310_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _1311_ layer 1 70 -90
pin name Y signal _1603_ layer 1 5 -216
cell 688 AOI22X1_118
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1273_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _1280_ layer 1 70 -90
pin name Y signal _1604_ layer 1 5 -216
cell 689 AND2X2_15
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1603_ layer 1 -120 -131
pin name B signal _1604_ layer 1 -40 -50
pin name Y signal _1605_ layer 1 89 -340
cell 690 NAND2X1_151
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _1302_ layer 1 80 70
pin name Y signal _1606_ layer 1 50 -340
cell 691 NAND2X1_152
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _1300_ layer 1 80 70
pin name Y signal _1607_ layer 1 50 -340
cell 692 NAND2X1_153
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1606_ layer 1 -80 -170
pin name B signal _1607_ layer 1 80 70
pin name Y signal _1608_ layer 1 50 -340
cell 693 NAND2X1_154
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _1276_ layer 1 80 70
pin name Y signal _1609_ layer 1 50 -340
cell 694 NAND2X1_155
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _1290_ layer 1 80 70
pin name Y signal _1610_ layer 1 50 -340
cell 695 NAND2X1_156
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1609_ layer 1 -80 -170
pin name B signal _1610_ layer 1 80 70
pin name Y signal _1611_ layer 1 50 -340
cell 696 NOR2X1_82
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1608_ layer 1 -80 -270
pin name B signal _1611_ layer 1 80 -31
pin name Y signal _1612_ layer 1 0 -150
cell 697 NAND3X1_36
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1605_ layer 1 -120 30
pin name B signal _1602_ layer 1 -20 -50
pin name C signal _1612_ layer 1 40 130
pin name Y signal _1613_ layer 1 -40 340
cell 698 NOR2X1_83
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1598_ layer 1 -80 -270
pin name B signal _1613_ layer 1 80 -31
pin name Y signal _1614_ layer 1 0 -150
cell 699 AOI21X1_18
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1540_ layer 1 -80 -35
pin name B signal _1591_ layer 1 -40 -131
pin name C signal _1614_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<3> layer 1 40 -340
cell 700 INVX1_90
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<33> layer 1 -40 -270
pin name Y signal _1615_ layer 1 40 0
cell 701 NOR2X1_84
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf1 layer 1 -80 -270
pin name B signal _1615_ layer 1 80 -31
pin name Y signal _1616_ layer 1 0 -150
cell 702 INVX1_91
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1616_ layer 1 -40 -270
pin name Y signal _1617_ layer 1 40 0
cell 703 INVX1_92
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<43> layer 1 -40 -270
pin name Y signal _1618_ layer 1 40 0
cell 704 NAND2X1_157
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<42> layer 1 -80 -170
pin name B signal _1618_ layer 1 80 70
pin name Y signal _1619_ layer 1 50 -340
cell 705 INVX2_3
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1619_ layer 1 -40 -170
pin name Y signal _1620_ layer 1 40 0
cell 706 OR2X2_9
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<39> layer 1 -120 -270
pin name B signal wSelec<38> layer 1 -20 -111
pin name Y signal _1621_ layer 1 120 -50
cell 707 INVX1_93
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<41> layer 1 -40 -270
pin name Y signal _1622_ layer 1 40 0
cell 708 NAND2X1_158
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<40> layer 1 -80 -170
pin name B signal _1622_ layer 1 80 70
pin name Y signal _1623_ layer 1 50 -340
cell 709 NOR2X1_85
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1621_ layer 1 -80 -270
pin name B signal _1623_ layer 1 80 -31
pin name Y signal _1624_ layer 1 0 -150
cell 710 AND2X2_16
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1624_ layer 1 -120 -131
pin name B signal _1620_ layer 1 -40 -50
pin name Y signal _1625_ layer 1 89 -340
cell 711 AOI21X1_19
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _1625_ layer 1 -40 -131
pin name C signal _1617_ layer 1 120 -251
pin name Y signal _1626_ layer 1 40 -340
cell 712 INVX1_94
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<39> layer 1 -40 -270
pin name Y signal _1627_ layer 1 40 0
cell 713 NAND2X1_159
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<38> layer 1 -80 -170
pin name B signal _1627_ layer 1 80 70
pin name Y signal _1628_ layer 1 50 -340
cell 714 OR2X2_10
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<40> layer 1 -120 -270
pin name B signal wSelec<41> layer 1 -20 -111
pin name Y signal _1629_ layer 1 120 -50
cell 715 NOR2X1_86
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1629_ layer 1 -80 -270
pin name B signal _1628_ layer 1 80 -31
pin name Y signal _1630_ layer 1 0 -150
cell 716 NAND2X1_160
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1620_ layer 1 -80 -170
pin name B signal _1630_ layer 1 80 70
pin name Y signal _1631_ layer 1 50 -340
cell 717 INVX1_95
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1631_ layer 1 -40 -270
pin name Y signal _1632_ layer 1 40 0
cell 718 INVX1_96
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<38> layer 1 -40 -270
pin name Y signal _1633_ layer 1 40 0
cell 719 NAND2X1_161
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<39> layer 1 -80 -170
pin name B signal _1633_ layer 1 80 70
pin name Y signal _1634_ layer 1 50 -340
cell 720 INVX1_97
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<40> layer 1 -40 -270
pin name Y signal _1635_ layer 1 40 0
cell 721 NAND2X1_162
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<41> layer 1 -80 -170
pin name B signal _1635_ layer 1 80 70
pin name Y signal _1636_ layer 1 50 -340
cell 722 NOR2X1_87
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1634_ layer 1 -80 -270
pin name B signal _1636_ layer 1 80 -31
pin name Y signal _1637_ layer 1 0 -150
cell 723 NAND2X1_163
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<42> layer 1 -80 -170
pin name B signal wSelec<43> layer 1 80 70
pin name Y signal _1638_ layer 1 50 -340
cell 724 INVX1_98
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1638_ layer 1 -40 -270
pin name Y signal _1639_ layer 1 40 0
cell 725 NAND2X1_164
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1639_ layer 1 -80 -170
pin name B signal _1637_ layer 1 80 70
pin name Y signal _1640_ layer 1 50 -340
cell 726 INVX1_99
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1640_ layer 1 -40 -270
pin name Y signal _1641_ layer 1 40 0
cell 727 AOI22X1_119
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1632_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _1641_ layer 1 70 -90
pin name Y signal _1642_ layer 1 5 -216
cell 728 OR2X2_11
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1628_ layer 1 -120 -270
pin name B signal _1629_ layer 1 -20 -111
pin name Y signal _1643_ layer 1 120 -50
cell 729 OR2X2_12
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<42> layer 1 -120 -270
pin name B signal wSelec<43> layer 1 -20 -111
pin name Y signal _1644_ layer 1 120 -50
cell 730 NOR2X1_88
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1644_ layer 1 -80 -270
pin name B signal _1643_ layer 1 80 -31
pin name Y signal _1645_ layer 1 0 -150
cell 731 NOR2X1_89
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1623_ layer 1 -80 -270
pin name B signal _1628_ layer 1 80 -31
pin name Y signal _1646_ layer 1 0 -150
cell 732 INVX1_100
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<42> layer 1 -40 -270
pin name Y signal _1647_ layer 1 40 0
cell 733 NAND2X1_165
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<43> layer 1 -80 -170
pin name B signal _1647_ layer 1 80 70
pin name Y signal _1648_ layer 1 50 -340
cell 734 INVX2_4
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1648_ layer 1 -40 -170
pin name Y signal _1649_ layer 1 40 0
cell 735 NAND2X1_166
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1649_ layer 1 -80 -170
pin name B signal _1646_ layer 1 80 70
pin name Y signal _1650_ layer 1 50 -340
cell 736 INVX1_101
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1650_ layer 1 -40 -270
pin name Y signal _1651_ layer 1 40 0
cell 737 AOI22X1_120
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _1645_ layer 1 -80 -131
pin name C signal _1651_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _1652_ layer 1 5 -216
cell 738 NAND3X1_37
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1626_ layer 1 -120 30
pin name B signal _1652_ layer 1 -20 -50
pin name C signal _1642_ layer 1 40 130
pin name Y signal _1653_ layer 1 -40 340
cell 739 NOR2X1_90
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<39> layer 1 -80 -270
pin name B signal wSelec<38> layer 1 80 -31
pin name Y signal _1654_ layer 1 0 -150
cell 740 NOR2X1_91
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<40> layer 1 -80 -270
pin name B signal wSelec<41> layer 1 80 -31
pin name Y signal _1655_ layer 1 0 -150
cell 741 NAND2X1_167
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1654_ layer 1 -80 -170
pin name B signal _1655_ layer 1 80 70
pin name Y signal _1656_ layer 1 50 -340
cell 742 NOR2X1_92
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1619_ layer 1 -80 -270
pin name B signal _1656_ layer 1 80 -31
pin name Y signal _1657_ layer 1 0 -150
cell 743 NAND2X1_168
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<39> layer 1 -80 -170
pin name B signal wSelec<38> layer 1 80 70
pin name Y signal _1658_ layer 1 50 -340
cell 744 NOR3X1_56
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1629_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1619_ layer 1 -20 -50
pin name Y signal _1659_ layer 1 -106 -335
cell 745 AOI22X1_121
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _1659_ layer 1 -80 -131
pin name C signal _1657_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _1660_ layer 1 5 -216
cell 746 INVX1_102
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1644_ layer 1 -40 -270
pin name Y signal _1661_ layer 1 40 0
cell 747 NOR2X1_93
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1629_ layer 1 -80 -270
pin name B signal _1634_ layer 1 80 -31
pin name Y signal _1662_ layer 1 0 -150
cell 748 AND2X2_17
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1662_ layer 1 -120 -131
pin name B signal _1661_ layer 1 -40 -50
pin name Y signal _1663_ layer 1 89 -340
cell 749 NAND2X1_169
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<40> layer 1 -80 -170
pin name B signal wSelec<41> layer 1 80 70
pin name Y signal _1664_ layer 1 50 -340
cell 750 NOR3X1_57
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1638_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1664_ layer 1 -20 -50
pin name Y signal _1665_ layer 1 -106 -335
cell 751 AOI22X1_122
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _1665_ layer 1 -80 -131
pin name C signal _1663_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _1666_ layer 1 5 -216
cell 752 INVX1_103
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _1667_ layer 1 40 0
cell 753 INVX1_104
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _1668_ layer 1 40 0
cell 754 NOR2X1_94
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1628_ layer 1 -80 -270
pin name B signal _1636_ layer 1 80 -31
pin name Y signal _1669_ layer 1 0 -150
cell 755 NAND2X1_170
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1639_ layer 1 -80 -170
pin name B signal _1669_ layer 1 80 70
pin name Y signal _1670_ layer 1 50 -340
cell 756 NOR2X1_95
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1658_ layer 1 -80 -270
pin name B signal _1664_ layer 1 80 -31
pin name Y signal _1671_ layer 1 0 -150
cell 757 NAND2X1_171
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1671_ layer 1 -80 -170
pin name B signal _1649_ layer 1 80 70
pin name Y signal _1672_ layer 1 50 -340
cell 758 OAI22X1_20
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1667_ layer 1 -120 -165
pin name B signal _1672_ layer 1 -80 -70
pin name C signal _1670_ layer 1 160 -131
pin name D signal _1668_ layer 1 80 -70
pin name Y signal _1673_ layer 1 0 -150
cell 759 INVX1_105
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _1674_ layer 1 40 0
cell 760 NOR3X1_58
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1619_ layer 1 -175 -251
pin name B signal _1634_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1675_ layer 1 -106 -335
cell 761 NAND2X1_172
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _1675_ layer 1 80 70
pin name Y signal _1676_ layer 1 50 -340
cell 762 NOR2X1_96
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1658_ layer 1 -80 -270
pin name B signal _1623_ layer 1 80 -31
pin name Y signal _1677_ layer 1 0 -150
cell 763 NAND2X1_173
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1649_ layer 1 -80 -170
pin name B signal _1677_ layer 1 80 70
pin name Y signal _1678_ layer 1 50 -340
cell 764 OAI21X1_28
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1674_ layer 1 -80 -165
pin name B signal _1678_ layer 1 -40 -70
pin name C signal _1676_ layer 1 80 150
pin name Y signal _1679_ layer 1 25 -50
cell 765 NOR2X1_97
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1673_ layer 1 -80 -270
pin name B signal _1679_ layer 1 80 -31
pin name Y signal _1680_ layer 1 0 -150
cell 766 NAND3X1_38
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1660_ layer 1 -120 30
pin name B signal _1666_ layer 1 -20 -50
pin name C signal _1680_ layer 1 40 130
pin name Y signal _1681_ layer 1 -40 340
cell 767 INVX1_106
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _1682_ layer 1 40 0
cell 768 INVX1_107
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _1683_ layer 1 40 0
cell 769 NOR2X1_98
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1623_ layer 1 -80 -270
pin name B signal _1634_ layer 1 80 -31
pin name Y signal _1684_ layer 1 0 -150
cell 770 NAND2X1_174
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1620_ layer 1 -80 -170
pin name B signal _1684_ layer 1 80 70
pin name Y signal _1685_ layer 1 50 -340
cell 771 NOR2X1_99
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1621_ layer 1 -80 -270
pin name B signal _1636_ layer 1 80 -31
pin name Y signal _1686_ layer 1 0 -150
cell 772 NAND2X1_175
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1620_ layer 1 -80 -170
pin name B signal _1686_ layer 1 80 70
pin name Y signal _1687_ layer 1 50 -340
cell 773 OAI22X1_21
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1687_ layer 1 -120 -165
pin name B signal _1682_ layer 1 -80 -70
pin name C signal _1683_ layer 1 160 -131
pin name D signal _1685_ layer 1 80 -70
pin name Y signal _1688_ layer 1 0 -150
cell 774 INVX1_108
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _1689_ layer 1 40 0
cell 775 INVX1_109
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _1690_ layer 1 40 0
cell 776 NAND2X1_176
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1649_ layer 1 -80 -170
pin name B signal _1684_ layer 1 80 70
pin name Y signal _1691_ layer 1 50 -340
cell 777 NOR2X1_100
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1658_ layer 1 -80 -270
pin name B signal _1629_ layer 1 80 -31
pin name Y signal _1692_ layer 1 0 -150
cell 778 NAND2X1_177
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1649_ layer 1 -80 -170
pin name B signal _1692_ layer 1 80 70
pin name Y signal _1693_ layer 1 50 -340
cell 779 OAI22X1_22
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1689_ layer 1 -120 -165
pin name B signal _1693_ layer 1 -80 -70
pin name C signal _1691_ layer 1 160 -131
pin name D signal _1690_ layer 1 80 -70
pin name Y signal _1694_ layer 1 0 -150
cell 780 NOR2X1_101
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1694_ layer 1 -80 -270
pin name B signal _1688_ layer 1 80 -31
pin name Y signal _1695_ layer 1 0 -150
cell 781 NOR3X1_59
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1628_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1696_ layer 1 -106 -335
cell 782 NAND2X1_178
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _1696_ layer 1 80 70
pin name Y signal _1697_ layer 1 50 -340
cell 783 NOR3X1_60
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1636_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1698_ layer 1 -106 -335
cell 784 NAND2X1_179
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _1698_ layer 1 80 70
pin name Y signal _1699_ layer 1 50 -340
cell 785 NAND2X1_180
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1697_ layer 1 -80 -170
pin name B signal _1699_ layer 1 80 70
pin name Y signal _1700_ layer 1 50 -340
cell 786 INVX1_110
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _1701_ layer 1 40 0
cell 787 NAND2X1_181
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1639_ layer 1 -80 -170
pin name B signal _1624_ layer 1 80 70
pin name Y signal _1702_ layer 1 50 -340
cell 788 NOR3X1_61
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1634_ layer 1 -175 -251
pin name B signal _1636_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1703_ layer 1 -106 -335
cell 789 NAND2X1_182
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _1703_ layer 1 80 70
pin name Y signal _1704_ layer 1 50 -340
cell 790 OAI21X1_29
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1701_ layer 1 -80 -165
pin name B signal _1702_ layer 1 -40 -70
pin name C signal _1704_ layer 1 80 150
pin name Y signal _1705_ layer 1 25 -50
cell 791 NOR2X1_102
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1700_ layer 1 -80 -270
pin name B signal _1705_ layer 1 80 -31
pin name Y signal _1706_ layer 1 0 -150
cell 792 NAND2X1_183
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1695_ layer 1 -80 -170
pin name B signal _1706_ layer 1 80 70
pin name Y signal _1707_ layer 1 50 -340
cell 793 NOR3X1_62
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1653_ layer 1 -175 -251
pin name B signal _1707_ layer 1 -100 -150
pin name C signal _1681_ layer 1 -20 -50
pin name Y signal _1708_ layer 1 -106 -335
cell 794 NAND2X1_184
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1620_ layer 1 -80 -170
pin name B signal _1677_ layer 1 80 70
pin name Y signal _1709_ layer 1 50 -340
cell 795 INVX1_111
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1709_ layer 1 -40 -270
pin name Y signal _1710_ layer 1 40 0
cell 796 INVX1_112
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _1711_ layer 1 40 0
cell 797 NOR3X1_63
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1644_ layer 1 -100 -150
pin name C signal _1623_ layer 1 -20 -50
pin name Y signal _1712_ layer 1 -106 -335
cell 798 NAND2X1_185
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _1712_ layer 1 80 70
pin name Y signal _1713_ layer 1 50 -340
cell 799 NAND2X1_186
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1661_ layer 1 -80 -170
pin name B signal _1684_ layer 1 80 70
pin name Y signal _1714_ layer 1 50 -340
cell 800 OAI21X1_30
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1714_ layer 1 -80 -165
pin name B signal _1711_ layer 1 -40 -70
pin name C signal _1713_ layer 1 80 150
pin name Y signal _1715_ layer 1 25 -50
cell 801 AOI21X1_20
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _1710_ layer 1 -40 -131
pin name C signal _1715_ layer 1 120 -251
pin name Y signal _1716_ layer 1 40 -340
cell 802 INVX1_113
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _1717_ layer 1 40 0
cell 803 INVX1_114
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _1718_ layer 1 40 0
cell 804 NOR2X1_103
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1664_ layer 1 -80 -270
pin name B signal _1621_ layer 1 80 -31
pin name Y signal _1719_ layer 1 0 -150
cell 805 NAND2X1_187
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1620_ layer 1 -80 -170
pin name B signal _1719_ layer 1 80 70
pin name Y signal _1720_ layer 1 50 -340
cell 806 NAND2X1_188
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1661_ layer 1 -80 -170
pin name B signal _1646_ layer 1 80 70
pin name Y signal _1721_ layer 1 50 -340
cell 807 OAI22X1_23
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1718_ layer 1 -120 -165
pin name B signal _1720_ layer 1 -80 -70
pin name C signal _1721_ layer 1 160 -131
pin name D signal _1717_ layer 1 80 -70
pin name Y signal _1722_ layer 1 0 -150
cell 808 INVX1_115
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _1723_ layer 1 40 0
cell 809 INVX1_116
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _1724_ layer 1 40 0
cell 810 NAND2X1_189
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1620_ layer 1 -80 -170
pin name B signal _1646_ layer 1 80 70
pin name Y signal _1725_ layer 1 50 -340
cell 811 NAND2X1_190
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1661_ layer 1 -80 -170
pin name B signal _1692_ layer 1 80 70
pin name Y signal _1726_ layer 1 50 -340
cell 812 OAI22X1_24
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1723_ layer 1 -120 -165
pin name B signal _1726_ layer 1 -80 -70
pin name C signal _1725_ layer 1 160 -131
pin name D signal _1724_ layer 1 80 -70
pin name Y signal _1727_ layer 1 0 -150
cell 813 NOR2X1_104
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1722_ layer 1 -80 -270
pin name B signal _1727_ layer 1 80 -31
pin name Y signal _1728_ layer 1 0 -150
cell 814 INVX1_117
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _1729_ layer 1 40 0
cell 815 NOR3X1_64
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1644_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1623_ layer 1 -20 -50
pin name Y signal _1730_ layer 1 -106 -335
cell 816 NAND2X1_191
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _1730_ layer 1 80 70
pin name Y signal _1731_ layer 1 50 -340
cell 817 OR2X2_13
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1656_ layer 1 -120 -270
pin name B signal _1638_ layer 1 -20 -111
pin name Y signal _1732_ layer 1 120 -50
cell 818 OAI21X1_31
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1729_ layer 1 -80 -165
pin name B signal _1732_ layer 1 -40 -70
pin name C signal _1731_ layer 1 80 150
pin name Y signal _1733_ layer 1 25 -50
cell 819 INVX1_118
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _1734_ layer 1 40 0
cell 820 INVX1_119
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _1735_ layer 1 40 0
cell 821 NOR2X1_105
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1664_ layer 1 -80 -270
pin name B signal _1634_ layer 1 80 -31
pin name Y signal _1736_ layer 1 0 -150
cell 822 NAND2X1_192
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1620_ layer 1 -80 -170
pin name B signal _1736_ layer 1 80 70
pin name Y signal _1737_ layer 1 50 -340
cell 823 NAND2X1_193
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1639_ layer 1 -80 -170
pin name B signal _1630_ layer 1 80 70
pin name Y signal _1738_ layer 1 50 -340
cell 824 OAI22X1_25
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1737_ layer 1 -120 -165
pin name B signal _1735_ layer 1 -80 -70
pin name C signal _1734_ layer 1 160 -131
pin name D signal _1738_ layer 1 80 -70
pin name Y signal _1739_ layer 1 0 -150
cell 825 NOR2X1_106
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1733_ layer 1 -80 -270
pin name B signal _1739_ layer 1 80 -31
pin name Y signal _1740_ layer 1 0 -150
cell 826 NAND3X1_39
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1716_ layer 1 -120 30
pin name B signal _1740_ layer 1 -20 -50
pin name C signal _1728_ layer 1 40 130
pin name Y signal _1741_ layer 1 -40 340
cell 827 NOR3X1_65
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1629_ layer 1 -100 -150
pin name C signal _1644_ layer 1 -20 -50
pin name Y signal _1742_ layer 1 -106 -335
cell 828 NOR3X1_66
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1638_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1628_ layer 1 -20 -50
pin name Y signal _1743_ layer 1 -106 -335
cell 829 AOI22X1_123
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _1742_ layer 1 -80 -131
pin name C signal _1743_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _1744_ layer 1 5 -216
cell 830 NOR3X1_67
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1638_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1634_ layer 1 -20 -50
pin name Y signal _1745_ layer 1 -106 -335
cell 831 NOR3X1_68
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1638_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1746_ layer 1 -106 -335
cell 832 AOI22X1_124
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1745_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _1746_ layer 1 70 -90
pin name Y signal _1747_ layer 1 5 -216
cell 833 NAND2X1_194
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1744_ layer 1 -80 -170
pin name B signal _1747_ layer 1 80 70
pin name Y signal _1748_ layer 1 50 -340
cell 834 NOR3X1_69
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1636_ layer 1 -175 -251
pin name B signal _1621_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1749_ layer 1 -106 -335
cell 835 NOR3X1_70
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1628_ layer 1 -175 -251
pin name B signal _1636_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1750_ layer 1 -106 -335
cell 836 AOI22X1_125
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1749_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _1750_ layer 1 70 -90
pin name Y signal _1751_ layer 1 5 -216
cell 837 NOR3X1_71
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1619_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1628_ layer 1 -20 -50
pin name Y signal _1752_ layer 1 -106 -335
cell 838 NOR3X1_72
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1658_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1619_ layer 1 -20 -50
pin name Y signal _1753_ layer 1 -106 -335
cell 839 AOI22X1_126
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _1753_ layer 1 -80 -131
pin name C signal _1752_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _1754_ layer 1 5 -216
cell 840 NAND2X1_195
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1754_ layer 1 -80 -170
pin name B signal _1751_ layer 1 80 70
pin name Y signal _1755_ layer 1 50 -340
cell 841 NOR2X1_107
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1748_ layer 1 -80 -270
pin name B signal _1755_ layer 1 80 -31
pin name Y signal _1756_ layer 1 0 -150
cell 842 NOR3X1_73
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1644_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1628_ layer 1 -20 -50
pin name Y signal _1757_ layer 1 -106 -335
cell 843 NOR3X1_74
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1644_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1634_ layer 1 -20 -50
pin name Y signal _1758_ layer 1 -106 -335
cell 844 AOI22X1_127
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1757_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _1758_ layer 1 70 -90
pin name Y signal _1759_ layer 1 5 -216
cell 845 NOR3X1_75
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1644_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1760_ layer 1 -106 -335
cell 846 NOR3X1_76
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1619_ layer 1 -175 -251
pin name B signal _1629_ layer 1 -100 -150
pin name C signal _1634_ layer 1 -20 -50
pin name Y signal _1761_ layer 1 -106 -335
cell 847 AOI22X1_128
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _1760_ layer 1 -80 -131
pin name C signal _1761_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _1762_ layer 1 5 -216
cell 848 NAND2X1_196
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1759_ layer 1 -80 -170
pin name B signal _1762_ layer 1 80 70
pin name Y signal _1763_ layer 1 50 -340
cell 849 NOR3X1_77
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1658_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1644_ layer 1 -20 -50
pin name Y signal _1764_ layer 1 -106 -335
cell 850 NOR3X1_78
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1634_ layer 1 -175 -251
pin name B signal _1629_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1765_ layer 1 -106 -335
cell 851 AOI22X1_129
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _1764_ layer 1 -80 -131
pin name C signal _1765_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _1766_ layer 1 5 -216
cell 852 NOR3X1_79
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1629_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1767_ layer 1 -106 -335
cell 853 NOR3X1_80
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1768_ layer 1 -106 -335
cell 854 AOI22X1_130
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1767_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _1768_ layer 1 70 -90
pin name Y signal _1769_ layer 1 5 -216
cell 855 NAND2X1_197
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1769_ layer 1 -80 -170
pin name B signal _1766_ layer 1 80 70
pin name Y signal _1770_ layer 1 50 -340
cell 856 NOR2X1_108
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1763_ layer 1 -80 -270
pin name B signal _1770_ layer 1 80 -31
pin name Y signal _1771_ layer 1 0 -150
cell 857 NAND2X1_198
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1771_ layer 1 -80 -170
pin name B signal _1756_ layer 1 80 70
pin name Y signal _1772_ layer 1 50 -340
cell 858 NOR3X1_81
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1619_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1773_ layer 1 -106 -335
cell 859 NOR3X1_82
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1629_ layer 1 -175 -251
pin name B signal _1638_ layer 1 -100 -150
pin name C signal _1634_ layer 1 -20 -50
pin name Y signal _1774_ layer 1 -106 -335
cell 860 AOI22X1_131
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _1774_ layer 1 -80 -131
pin name C signal _1773_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _1775_ layer 1 5 -216
cell 861 NOR3X1_83
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1623_ layer 1 -175 -251
pin name B signal _1621_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1776_ layer 1 -106 -335
cell 862 NOR3X1_84
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1634_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1777_ layer 1 -106 -335
cell 863 AOI22X1_132
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1776_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _1777_ layer 1 70 -90
pin name Y signal _1778_ layer 1 5 -216
cell 864 NAND2X1_199
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1775_ layer 1 -80 -170
pin name B signal _1778_ layer 1 80 70
pin name Y signal _1779_ layer 1 50 -340
cell 865 NOR3X1_85
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1619_ layer 1 -175 -251
pin name B signal _1628_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1780_ layer 1 -106 -335
cell 866 NAND2X1_200
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _1780_ layer 1 80 70
pin name Y signal _1781_ layer 1 50 -340
cell 867 NOR3X1_86
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1638_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1623_ layer 1 -20 -50
pin name Y signal _1782_ layer 1 -106 -335
cell 868 NAND2X1_201
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _1782_ layer 1 80 70
pin name Y signal _1783_ layer 1 50 -340
cell 869 NOR3X1_87
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1644_ layer 1 -20 -50
pin name Y signal _1784_ layer 1 -106 -335
cell 870 NOR3X1_88
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1638_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1785_ layer 1 -106 -335
cell 871 AOI22X1_133
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _1784_ layer 1 -80 -131
pin name C signal _1785_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _1786_ layer 1 5 -216
cell 872 NAND3X1_40
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1781_ layer 1 -120 30
pin name B signal _1783_ layer 1 -20 -50
pin name C signal _1786_ layer 1 40 130
pin name Y signal _1787_ layer 1 -40 340
cell 873 NOR2X1_109
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1787_ layer 1 -80 -270
pin name B signal _1779_ layer 1 80 -31
pin name Y signal _1788_ layer 1 0 -150
cell 874 NOR3X1_89
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1644_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1789_ layer 1 -106 -335
cell 875 NOR3X1_90
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1623_ layer 1 -175 -251
pin name B signal _1638_ layer 1 -100 -150
pin name C signal _1628_ layer 1 -20 -50
pin name Y signal _1790_ layer 1 -106 -335
cell 876 AOI22X1_134
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _1789_ layer 1 -80 -131
pin name C signal _1790_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _1791_ layer 1 5 -216
cell 877 NOR3X1_91
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1623_ layer 1 -175 -251
pin name B signal _1638_ layer 1 -100 -150
pin name C signal _1634_ layer 1 -20 -50
pin name Y signal _1792_ layer 1 -106 -335
cell 878 NAND2X1_202
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _1792_ layer 1 80 70
pin name Y signal _1793_ layer 1 50 -340
cell 879 NOR3X1_92
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1628_ layer 1 -175 -251
pin name B signal _1629_ layer 1 -100 -150
pin name C signal _1648_ layer 1 -20 -50
pin name Y signal _1794_ layer 1 -106 -335
cell 880 NAND2X1_203
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _1794_ layer 1 80 70
pin name Y signal _1795_ layer 1 50 -340
cell 881 NAND3X1_41
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1793_ layer 1 -120 30
pin name B signal _1795_ layer 1 -20 -50
pin name C signal _1791_ layer 1 40 130
pin name Y signal _1796_ layer 1 -40 340
cell 882 NOR3X1_93
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1628_ layer 1 -175 -251
pin name B signal _1644_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1797_ layer 1 -106 -335
cell 883 NOR3X1_94
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1638_ layer 1 -175 -251
pin name B signal _1664_ layer 1 -100 -150
pin name C signal _1621_ layer 1 -20 -50
pin name Y signal _1798_ layer 1 -106 -335
cell 884 AOI22X1_135
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _1798_ layer 1 -80 -131
pin name C signal _1797_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _1799_ layer 1 5 -216
cell 885 NOR3X1_95
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1634_ layer 1 -175 -251
pin name B signal _1644_ layer 1 -100 -150
pin name C signal _1636_ layer 1 -20 -50
pin name Y signal _1800_ layer 1 -106 -335
cell 886 NOR3X1_96
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1638_ layer 1 -175 -251
pin name B signal _1658_ layer 1 -100 -150
pin name C signal _1629_ layer 1 -20 -50
pin name Y signal _1801_ layer 1 -106 -335
cell 887 AOI22X1_136
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _1801_ layer 1 -80 -131
pin name C signal _1800_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _1802_ layer 1 5 -216
cell 888 NAND2X1_204
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1799_ layer 1 -80 -170
pin name B signal _1802_ layer 1 80 70
pin name Y signal _1803_ layer 1 50 -340
cell 889 NOR2X1_110
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1803_ layer 1 -80 -270
pin name B signal _1796_ layer 1 80 -31
pin name Y signal _1804_ layer 1 0 -150
cell 890 NAND2X1_205
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1788_ layer 1 -80 -170
pin name B signal _1804_ layer 1 80 70
pin name Y signal _1805_ layer 1 50 -340
cell 891 NOR3X1_97
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1772_ layer 1 -175 -251
pin name B signal _1741_ layer 1 -100 -150
pin name C signal _1805_ layer 1 -20 -50
pin name Y signal _1806_ layer 1 -106 -335
cell 892 INVX1_120
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<35> layer 1 -40 -270
pin name Y signal _1807_ layer 1 40 0
cell 893 NAND2X1_206
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<34> layer 1 -80 -170
pin name B signal _1807_ layer 1 80 70
pin name Y signal _1808_ layer 1 50 -340
cell 894 INVX1_121
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<37> layer 1 -40 -270
pin name Y signal _1809_ layer 1 40 0
cell 895 NAND2X1_207
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<36> layer 1 -80 -170
pin name B signal _1809_ layer 1 80 70
pin name Y signal _1810_ layer 1 50 -340
cell 896 NOR2X1_111
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1808_ layer 1 -80 -270
pin name B signal _1810_ layer 1 80 -31
pin name Y signal _1811_ layer 1 0 -150
cell 897 NOR2X1_112
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<35> layer 1 -80 -270
pin name B signal wSelec<34> layer 1 80 -31
pin name Y signal _1812_ layer 1 0 -150
cell 898 INVX1_122
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1812_ layer 1 -40 -270
pin name Y signal _1813_ layer 1 40 0
cell 899 NOR2X1_113
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1810_ layer 1 -80 -270
pin name B signal _1813_ layer 1 80 -31
pin name Y signal _1814_ layer 1 0 -150
cell 900 AOI22X1_137
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _1811_ layer 1 -80 -131
pin name C signal _1814_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _1815_ layer 1 5 -216
cell 901 INVX1_123
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<34> layer 1 -40 -270
pin name Y signal _1816_ layer 1 40 0
cell 902 NAND2X1_208
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<35> layer 1 -80 -170
pin name B signal _1816_ layer 1 80 70
pin name Y signal _1817_ layer 1 50 -340
cell 903 NOR2X1_114
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1817_ layer 1 -80 -270
pin name B signal _1810_ layer 1 80 -31
pin name Y signal _1818_ layer 1 0 -150
cell 904 NAND2X1_209
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _1818_ layer 1 80 70
pin name Y signal _1819_ layer 1 50 -340
cell 905 INVX1_124
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<36> layer 1 -40 -270
pin name Y signal _1820_ layer 1 40 0
cell 906 NAND2X1_210
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1820_ layer 1 -80 -170
pin name B signal _1809_ layer 1 80 70
pin name Y signal _1821_ layer 1 50 -340
cell 907 NOR2X1_115
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1808_ layer 1 -80 -270
pin name B signal _1821_ layer 1 80 -31
pin name Y signal _1822_ layer 1 0 -150
cell 908 NAND2X1_211
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<35> layer 1 -80 -170
pin name B signal wSelec<34> layer 1 80 70
pin name Y signal _1823_ layer 1 50 -340
cell 909 NOR2X1_116
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1823_ layer 1 -80 -270
pin name B signal _1810_ layer 1 80 -31
pin name Y signal _1824_ layer 1 0 -150
cell 910 AOI22X1_138
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1824_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _1822_ layer 1 70 -90
pin name Y signal _1825_ layer 1 5 -216
cell 911 NAND3X1_42
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1819_ layer 1 -120 30
pin name B signal _1825_ layer 1 -20 -50
pin name C signal _1815_ layer 1 40 130
pin name Y signal _1826_ layer 1 -40 340
cell 912 NAND2X1_212
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<37> layer 1 -80 -170
pin name B signal _1820_ layer 1 80 70
pin name Y signal _1827_ layer 1 50 -340
cell 913 NOR2X1_117
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1827_ layer 1 -80 -270
pin name B signal _1813_ layer 1 80 -31
pin name Y signal _1828_ layer 1 0 -150
cell 914 NAND2X1_213
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _1828_ layer 1 80 70
pin name Y signal _1829_ layer 1 50 -340
cell 915 NAND2X1_214
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<36> layer 1 -80 -170
pin name B signal wSelec<37> layer 1 80 70
pin name Y signal _1830_ layer 1 50 -340
cell 916 NOR2X1_118
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1830_ layer 1 -80 -270
pin name B signal _1817_ layer 1 80 -31
pin name Y signal _1831_ layer 1 0 -150
cell 917 NOR2X1_119
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1830_ layer 1 -80 -270
pin name B signal _1808_ layer 1 80 -31
pin name Y signal _1832_ layer 1 0 -150
cell 918 AOI22X1_139
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1831_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _1832_ layer 1 70 -90
pin name Y signal _1833_ layer 1 5 -216
cell 919 NOR2X1_120
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1823_ layer 1 -80 -270
pin name B signal _1830_ layer 1 80 -31
pin name Y signal _1834_ layer 1 0 -150
cell 920 NOR2X1_121
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1823_ layer 1 -80 -270
pin name B signal _1827_ layer 1 80 -31
pin name Y signal _1835_ layer 1 0 -150
cell 921 AOI22X1_140
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _1834_ layer 1 -80 -131
pin name C signal _1835_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _1836_ layer 1 5 -216
cell 922 NAND3X1_43
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1829_ layer 1 -120 30
pin name B signal _1836_ layer 1 -20 -50
pin name C signal _1833_ layer 1 40 130
pin name Y signal _1837_ layer 1 -40 340
cell 923 NOR2X1_122
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1817_ layer 1 -80 -270
pin name B signal _1827_ layer 1 80 -31
pin name Y signal _1838_ layer 1 0 -150
cell 924 NAND2X1_215
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _1838_ layer 1 80 70
pin name Y signal _1839_ layer 1 50 -340
cell 925 NOR2X1_123
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1827_ layer 1 -80 -270
pin name B signal _1808_ layer 1 80 -31
pin name Y signal _1840_ layer 1 0 -150
cell 926 NAND2X1_216
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _1840_ layer 1 80 70
pin name Y signal _1841_ layer 1 50 -340
cell 927 NOR2X1_124
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1821_ layer 1 -80 -270
pin name B signal _1813_ layer 1 80 -31
pin name Y signal _1842_ layer 1 0 -150
cell 928 NAND2X1_217
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _1842_ layer 1 80 70
pin name Y signal _1843_ layer 1 50 -340
cell 929 NAND3X1_44
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1839_ layer 1 -120 30
pin name B signal _1841_ layer 1 -20 -50
pin name C signal _1843_ layer 1 40 130
pin name Y signal _1844_ layer 1 -40 340
cell 930 INVX1_125
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _1845_ layer 1 40 0
cell 931 NOR2X1_125
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1820_ layer 1 -80 -270
pin name B signal _1809_ layer 1 80 -31
pin name Y signal _1846_ layer 1 0 -150
cell 932 NAND2X1_218
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1812_ layer 1 -80 -170
pin name B signal _1846_ layer 1 80 70
pin name Y signal _1847_ layer 1 50 -340
cell 933 NOR2X1_126
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1817_ layer 1 -80 -270
pin name B signal _1821_ layer 1 80 -31
pin name Y signal _1848_ layer 1 0 -150
cell 934 NOR2X1_127
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1823_ layer 1 -80 -270
pin name B signal _1821_ layer 1 80 -31
pin name Y signal _1849_ layer 1 0 -150
cell 935 AOI22X1_141
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1848_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _1849_ layer 1 70 -90
pin name Y signal _1850_ layer 1 5 -216
cell 936 OAI21X1_32
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1845_ layer 1 -80 -165
pin name B signal _1847_ layer 1 -40 -70
pin name C signal _1850_ layer 1 80 150
pin name Y signal _1851_ layer 1 25 -50
cell 937 OR2X2_14
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1851_ layer 1 -120 -270
pin name B signal _1844_ layer 1 -20 -111
pin name Y signal _1852_ layer 1 120 -50
cell 938 NOR3X1_98
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1826_ layer 1 -175 -251
pin name B signal _1837_ layer 1 -100 -150
pin name C signal _1852_ layer 1 -20 -50
pin name Y signal _1853_ layer 1 -106 -335
cell 939 AND2X2_18
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1853_ layer 1 -120 -131
pin name B signal _1617_ layer 1 -40 -50
pin name Y signal _1854_ layer 1 89 -340
cell 940 AOI21X1_21
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1708_ layer 1 -80 -35
pin name B signal _1806_ layer 1 -40 -131
pin name C signal _1854_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<0> layer 1 40 -340
cell 941 INVX1_126
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1725_ layer 1 -40 -270
pin name Y signal _1855_ layer 1 40 0
cell 942 AOI21X1_22
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _1855_ layer 1 -40 -131
pin name C signal _1617_ layer 1 120 -251
pin name Y signal _1856_ layer 1 40 -340
cell 943 AOI22X1_142
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _1625_ layer 1 -80 -131
pin name C signal _1641_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _1857_ layer 1 5 -216
cell 944 AOI22X1_143
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _1645_ layer 1 -80 -131
pin name C signal _1651_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _1858_ layer 1 5 -216
cell 945 NAND3X1_45
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1856_ layer 1 -120 30
pin name B signal _1857_ layer 1 -20 -50
pin name C signal _1858_ layer 1 40 130
pin name Y signal _1859_ layer 1 -40 340
cell 946 INVX1_127
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1685_ layer 1 -40 -270
pin name Y signal _1860_ layer 1 40 0
cell 947 AOI22X1_144
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1710_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _1860_ layer 1 70 -90
pin name Y signal _1861_ layer 1 5 -216
cell 948 AOI22X1_145
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _1784_ layer 1 -80 -131
pin name C signal _1663_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _1862_ layer 1 5 -216
cell 949 INVX1_128
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _1863_ layer 1 40 0
cell 950 INVX1_129
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _1864_ layer 1 40 0
cell 951 OAI22X1_26
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1863_ layer 1 -120 -165
pin name B signal _1672_ layer 1 -80 -70
pin name C signal _1670_ layer 1 160 -131
pin name D signal _1864_ layer 1 80 -70
pin name Y signal _1865_ layer 1 0 -150
cell 952 INVX1_130
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _1866_ layer 1 40 0
cell 953 NAND2X1_219
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _1773_ layer 1 80 70
pin name Y signal _1867_ layer 1 50 -340
cell 954 OAI21X1_33
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1866_ layer 1 -80 -165
pin name B signal _1678_ layer 1 -40 -70
pin name C signal _1867_ layer 1 80 150
pin name Y signal _1868_ layer 1 25 -50
cell 955 NOR2X1_128
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1865_ layer 1 -80 -270
pin name B signal _1868_ layer 1 80 -31
pin name Y signal _1869_ layer 1 0 -150
cell 956 NAND3X1_46
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1861_ layer 1 -120 30
pin name B signal _1862_ layer 1 -20 -50
pin name C signal _1869_ layer 1 40 130
pin name Y signal _1870_ layer 1 -40 340
cell 957 INVX1_131
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _1871_ layer 1 40 0
cell 958 NAND2X1_220
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _1657_ layer 1 80 70
pin name Y signal _1872_ layer 1 50 -340
cell 959 OAI21X1_34
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1871_ layer 1 -80 -165
pin name B signal _1687_ layer 1 -40 -70
pin name C signal _1872_ layer 1 80 150
pin name Y signal _1873_ layer 1 25 -50
cell 960 INVX1_132
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _1874_ layer 1 40 0
cell 961 INVX1_133
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _1875_ layer 1 40 0
cell 962 OAI22X1_27
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1874_ layer 1 -120 -165
pin name B signal _1693_ layer 1 -80 -70
pin name C signal _1691_ layer 1 160 -131
pin name D signal _1875_ layer 1 80 -70
pin name Y signal _1876_ layer 1 0 -150
cell 963 NOR2X1_129
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1876_ layer 1 -80 -270
pin name B signal _1873_ layer 1 80 -31
pin name Y signal _1877_ layer 1 0 -150
cell 964 AOI22X1_146
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1777_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _1750_ layer 1 70 -90
pin name Y signal _1878_ layer 1 5 -216
cell 965 AND2X2_19
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1624_ layer 1 -120 -131
pin name B signal _1639_ layer 1 -40 -50
pin name Y signal _1879_ layer 1 89 -340
cell 966 AOI22X1_147
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _1749_ layer 1 -80 -131
pin name C signal _1879_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _1880_ layer 1 5 -216
cell 967 NAND3X1_47
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1878_ layer 1 -120 30
pin name B signal _1880_ layer 1 -20 -50
pin name C signal _1877_ layer 1 40 130
pin name Y signal _1881_ layer 1 -40 340
cell 968 NOR3X1_99
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1881_ layer 1 -175 -251
pin name B signal _1859_ layer 1 -100 -150
pin name C signal _1870_ layer 1 -20 -50
pin name Y signal _1882_ layer 1 -106 -335
cell 969 INVX1_134
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _1883_ layer 1 40 0
cell 970 NAND2X1_221
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _1712_ layer 1 80 70
pin name Y signal _1884_ layer 1 50 -340
cell 971 OAI21X1_35
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1714_ layer 1 -80 -165
pin name B signal _1883_ layer 1 -40 -70
pin name C signal _1884_ layer 1 80 150
pin name Y signal _1885_ layer 1 25 -50
cell 972 AOI21X1_23
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _1761_ layer 1 -40 -131
pin name C signal _1885_ layer 1 120 -251
pin name Y signal _1886_ layer 1 40 -340
cell 973 INVX1_135
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _1887_ layer 1 40 0
cell 974 INVX1_136
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _1888_ layer 1 40 0
cell 975 OAI22X1_28
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1888_ layer 1 -120 -165
pin name B signal _1720_ layer 1 -80 -70
pin name C signal _1721_ layer 1 160 -131
pin name D signal _1887_ layer 1 80 -70
pin name Y signal _1889_ layer 1 0 -150
cell 976 INVX1_137
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _1890_ layer 1 40 0
cell 977 NAND2X1_222
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _1730_ layer 1 80 70
pin name Y signal _1891_ layer 1 50 -340
cell 978 OAI21X1_36
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1631_ layer 1 -80 -165
pin name B signal _1890_ layer 1 -40 -70
pin name C signal _1891_ layer 1 80 150
pin name Y signal _1892_ layer 1 25 -50
cell 979 NOR2X1_130
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1892_ layer 1 -80 -270
pin name B signal _1889_ layer 1 80 -31
pin name Y signal _1893_ layer 1 0 -150
cell 980 INVX1_138
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _1894_ layer 1 40 0
cell 981 INVX1_139
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _1895_ layer 1 40 0
cell 982 OAI22X1_29
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1726_ layer 1 -120 -165
pin name B signal _1895_ layer 1 -80 -70
pin name C signal _1732_ layer 1 160 -131
pin name D signal _1894_ layer 1 80 -70
pin name Y signal _1896_ layer 1 0 -150
cell 983 INVX1_140
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _1897_ layer 1 40 0
cell 984 NOR2X1_131
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1897_ layer 1 -80 -270
pin name B signal _1737_ layer 1 80 -31
pin name Y signal _1898_ layer 1 0 -150
cell 985 INVX1_141
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _1899_ layer 1 40 0
cell 986 NOR2X1_132
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1899_ layer 1 -80 -270
pin name B signal _1738_ layer 1 80 -31
pin name Y signal _1900_ layer 1 0 -150
cell 987 NOR3X1_100
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1898_ layer 1 -175 -251
pin name B signal _1896_ layer 1 -100 -150
pin name C signal _1900_ layer 1 -20 -50
pin name Y signal _1901_ layer 1 -106 -335
cell 988 NAND3X1_48
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1893_ layer 1 -120 30
pin name B signal _1886_ layer 1 -20 -50
pin name C signal _1901_ layer 1 40 130
pin name Y signal _1902_ layer 1 -40 340
cell 989 AOI22X1_148
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _1742_ layer 1 -80 -131
pin name C signal _1743_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _1903_ layer 1 5 -216
cell 990 AOI22X1_149
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1745_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _1746_ layer 1 70 -90
pin name Y signal _1904_ layer 1 5 -216
cell 991 NAND2X1_223
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1903_ layer 1 -80 -170
pin name B signal _1904_ layer 1 80 70
pin name Y signal _1905_ layer 1 50 -340
cell 992 AOI22X1_150
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _1753_ layer 1 -80 -131
pin name C signal _1752_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _1906_ layer 1 5 -216
cell 993 AOI22X1_151
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1696_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _1703_ layer 1 70 -90
pin name Y signal _1907_ layer 1 5 -216
cell 994 NAND2X1_224
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1906_ layer 1 -80 -170
pin name B signal _1907_ layer 1 80 70
pin name Y signal _1908_ layer 1 50 -340
cell 995 NOR2X1_133
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1905_ layer 1 -80 -270
pin name B signal _1908_ layer 1 80 -31
pin name Y signal _1909_ layer 1 0 -150
cell 996 AOI22X1_152
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1757_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _1758_ layer 1 70 -90
pin name Y signal _1910_ layer 1 5 -216
cell 997 AOI22X1_153
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1659_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _1760_ layer 1 70 -90
pin name Y signal _1911_ layer 1 5 -216
cell 998 NAND2X1_225
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1910_ layer 1 -80 -170
pin name B signal _1911_ layer 1 80 70
pin name Y signal _1912_ layer 1 50 -340
cell 999 AOI22X1_154
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _1764_ layer 1 -80 -131
pin name C signal _1765_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _1913_ layer 1 5 -216
cell 1000 AOI22X1_155
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1767_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _1768_ layer 1 70 -90
pin name Y signal _1914_ layer 1 5 -216
cell 1001 NAND2X1_226
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1914_ layer 1 -80 -170
pin name B signal _1913_ layer 1 80 70
pin name Y signal _1915_ layer 1 50 -340
cell 1002 NOR2X1_134
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1912_ layer 1 -80 -270
pin name B signal _1915_ layer 1 80 -31
pin name Y signal _1916_ layer 1 0 -150
cell 1003 NAND2X1_227
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1916_ layer 1 -80 -170
pin name B signal _1909_ layer 1 80 70
pin name Y signal _1917_ layer 1 50 -340
cell 1004 AOI22X1_156
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _1774_ layer 1 -80 -131
pin name C signal _1675_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _1918_ layer 1 5 -216
cell 1005 AOI22X1_157
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1698_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _1776_ layer 1 70 -90
pin name Y signal _1919_ layer 1 5 -216
cell 1006 NAND2X1_228
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1918_ layer 1 -80 -170
pin name B signal _1919_ layer 1 80 70
pin name Y signal _1920_ layer 1 50 -340
cell 1007 AOI22X1_158
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _1665_ layer 1 -80 -131
pin name C signal _1785_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _1921_ layer 1 5 -216
cell 1008 NAND2X1_229
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _1780_ layer 1 80 70
pin name Y signal _1922_ layer 1 50 -340
cell 1009 NAND2X1_230
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _1782_ layer 1 80 70
pin name Y signal _1923_ layer 1 50 -340
cell 1010 NAND3X1_49
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1922_ layer 1 -120 30
pin name B signal _1923_ layer 1 -20 -50
pin name C signal _1921_ layer 1 40 130
pin name Y signal _1924_ layer 1 -40 340
cell 1011 NOR2X1_135
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1924_ layer 1 -80 -270
pin name B signal _1920_ layer 1 80 -31
pin name Y signal _1925_ layer 1 0 -150
cell 1012 AOI22X1_159
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _1789_ layer 1 -80 -131
pin name C signal _1790_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _1926_ layer 1 5 -216
cell 1013 NAND2X1_231
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _1792_ layer 1 80 70
pin name Y signal _1927_ layer 1 50 -340
cell 1014 NAND2X1_232
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _1794_ layer 1 80 70
pin name Y signal _1928_ layer 1 50 -340
cell 1015 NAND3X1_50
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1927_ layer 1 -120 30
pin name B signal _1928_ layer 1 -20 -50
pin name C signal _1926_ layer 1 40 130
pin name Y signal _1929_ layer 1 -40 340
cell 1016 AOI22X1_160
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _1798_ layer 1 -80 -131
pin name C signal _1797_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _1930_ layer 1 5 -216
cell 1017 AOI22X1_161
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _1801_ layer 1 -80 -131
pin name C signal _1800_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _1931_ layer 1 5 -216
cell 1018 NAND2X1_233
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1930_ layer 1 -80 -170
pin name B signal _1931_ layer 1 80 70
pin name Y signal _1932_ layer 1 50 -340
cell 1019 NOR2X1_136
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1932_ layer 1 -80 -270
pin name B signal _1929_ layer 1 80 -31
pin name Y signal _1933_ layer 1 0 -150
cell 1020 NAND2X1_234
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1925_ layer 1 -80 -170
pin name B signal _1933_ layer 1 80 70
pin name Y signal _1934_ layer 1 50 -340
cell 1021 NOR3X1_101
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1917_ layer 1 -175 -251
pin name B signal _1902_ layer 1 -100 -150
pin name C signal _1934_ layer 1 -20 -50
pin name Y signal _1935_ layer 1 -106 -335
cell 1022 AOI21X1_24
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _1811_ layer 1 -40 -131
pin name C signal _1616_ layer 1 120 -251
pin name Y signal _1936_ layer 1 40 -340
cell 1023 AOI22X1_162
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1814_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _1842_ layer 1 70 -90
pin name Y signal _1937_ layer 1 5 -216
cell 1024 AOI22X1_163
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1835_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _1818_ layer 1 70 -90
pin name Y signal _1938_ layer 1 5 -216
cell 1025 NAND3X1_51
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1936_ layer 1 -120 30
pin name B signal _1938_ layer 1 -20 -50
pin name C signal _1937_ layer 1 40 130
pin name Y signal _1939_ layer 1 -40 340
cell 1026 NAND3X1_52
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _1812_ layer 1 -20 -50
pin name C signal _1846_ layer 1 40 130
pin name Y signal _1940_ layer 1 -40 340
cell 1027 AOI22X1_164
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _1834_ layer 1 -80 -131
pin name C signal _1822_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _1941_ layer 1 5 -216
cell 1028 AND2X2_20
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1941_ layer 1 -120 -131
pin name B signal _1940_ layer 1 -40 -50
pin name Y signal _1942_ layer 1 89 -340
cell 1029 AOI22X1_165
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1831_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _1838_ layer 1 70 -90
pin name Y signal _1943_ layer 1 5 -216
cell 1030 AOI22X1_166
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _1832_ layer 1 -80 -131
pin name C signal _1828_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _1944_ layer 1 5 -216
cell 1031 AND2X2_21
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1944_ layer 1 -120 -131
pin name B signal _1943_ layer 1 -40 -50
pin name Y signal _1945_ layer 1 89 -340
cell 1032 AOI22X1_167
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1848_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _1849_ layer 1 70 -90
pin name Y signal _1946_ layer 1 5 -216
cell 1033 AOI22X1_168
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1824_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _1840_ layer 1 70 -90
pin name Y signal _1947_ layer 1 5 -216
cell 1034 AND2X2_22
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1946_ layer 1 -120 -131
pin name B signal _1947_ layer 1 -40 -50
pin name Y signal _1948_ layer 1 89 -340
cell 1035 NAND3X1_53
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1942_ layer 1 -120 30
pin name B signal _1948_ layer 1 -20 -50
pin name C signal _1945_ layer 1 40 130
pin name Y signal _1949_ layer 1 -40 340
cell 1036 NOR2X1_137
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1939_ layer 1 -80 -270
pin name B signal _1949_ layer 1 80 -31
pin name Y signal _1950_ layer 1 0 -150
cell 1037 AOI21X1_25
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1882_ layer 1 -80 -35
pin name B signal _1935_ layer 1 -40 -131
pin name C signal _1950_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<1> layer 1 40 -340
cell 1038 AOI21X1_26
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _1855_ layer 1 -40 -131
pin name C signal _1617_ layer 1 120 -251
pin name Y signal _1951_ layer 1 40 -340
cell 1039 INVX1_142
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1714_ layer 1 -40 -270
pin name Y signal _1952_ layer 1 40 0
cell 1040 AOI22X1_169
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _1625_ layer 1 -80 -131
pin name C signal _1952_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _1953_ layer 1 5 -216
cell 1041 INVX1_143
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _1726_ layer 1 -40 -270
pin name Y signal _1954_ layer 1 40 0
cell 1042 AOI22X1_170
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _1761_ layer 1 -80 -131
pin name C signal _1954_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _1955_ layer 1 5 -216
cell 1043 NAND3X1_54
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1955_ layer 1 -120 30
pin name B signal _1951_ layer 1 -20 -50
pin name C signal _1953_ layer 1 40 130
pin name Y signal _1956_ layer 1 -40 340
cell 1044 AOI22X1_171
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1710_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _1860_ layer 1 70 -90
pin name Y signal _1957_ layer 1 5 -216
cell 1045 AOI22X1_172
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _1659_ layer 1 -80 -131
pin name C signal _1632_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _1958_ layer 1 5 -216
cell 1046 INVX1_144
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _1959_ layer 1 40 0
cell 1047 NAND2X1_235
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _1749_ layer 1 80 70
pin name Y signal _1960_ layer 1 50 -340
cell 1048 OAI21X1_37
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1959_ layer 1 -80 -165
pin name B signal _1721_ layer 1 -40 -70
pin name C signal _1960_ layer 1 80 150
pin name Y signal _1961_ layer 1 25 -50
cell 1049 INVX1_145
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _1962_ layer 1 40 0
cell 1050 NAND2X1_236
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _1675_ layer 1 80 70
pin name Y signal _1963_ layer 1 50 -340
cell 1051 OAI21X1_38
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1962_ layer 1 -80 -165
pin name B signal _1678_ layer 1 -40 -70
pin name C signal _1963_ layer 1 80 150
pin name Y signal _1964_ layer 1 25 -50
cell 1052 NOR2X1_138
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1961_ layer 1 -80 -270
pin name B signal _1964_ layer 1 80 -31
pin name Y signal _1965_ layer 1 0 -150
cell 1053 NAND3X1_55
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1957_ layer 1 -120 30
pin name B signal _1958_ layer 1 -20 -50
pin name C signal _1965_ layer 1 40 130
pin name Y signal _1966_ layer 1 -40 340
cell 1054 INVX1_146
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _1967_ layer 1 40 0
cell 1055 NAND2X1_237
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _1657_ layer 1 80 70
pin name Y signal _1968_ layer 1 50 -340
cell 1056 OAI21X1_39
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1967_ layer 1 -80 -165
pin name B signal _1687_ layer 1 -40 -70
pin name C signal _1968_ layer 1 80 150
pin name Y signal _1969_ layer 1 25 -50
cell 1057 INVX1_147
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _1970_ layer 1 40 0
cell 1058 INVX1_148
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _1971_ layer 1 40 0
cell 1059 OAI22X1_30
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1970_ layer 1 -120 -165
pin name B signal _1693_ layer 1 -80 -70
pin name C signal _1691_ layer 1 160 -131
pin name D signal _1971_ layer 1 80 -70
pin name Y signal _1972_ layer 1 0 -150
cell 1060 NOR2X1_139
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1972_ layer 1 -80 -270
pin name B signal _1969_ layer 1 80 -31
pin name Y signal _1973_ layer 1 0 -150
cell 1061 AOI22X1_173
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1777_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _1750_ layer 1 70 -90
pin name Y signal _1974_ layer 1 5 -216
cell 1062 AND2X2_23
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1649_ layer 1 -120 -131
pin name B signal _1671_ layer 1 -40 -50
pin name Y signal _1975_ layer 1 89 -340
cell 1063 AOI22X1_174
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _1975_ layer 1 -80 -131
pin name C signal _1879_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _1976_ layer 1 5 -216
cell 1064 NAND3X1_56
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1974_ layer 1 -120 30
pin name B signal _1976_ layer 1 -20 -50
pin name C signal _1973_ layer 1 40 130
pin name Y signal _1977_ layer 1 -40 340
cell 1065 NOR3X1_102
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1977_ layer 1 -175 -251
pin name B signal _1956_ layer 1 -100 -150
pin name C signal _1966_ layer 1 -20 -50
pin name Y signal _1978_ layer 1 -106 -335
cell 1066 INVX1_149
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _1979_ layer 1 40 0
cell 1067 NOR3X1_103
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1979_ layer 1 -175 -251
pin name B signal _1644_ layer 1 -100 -150
pin name C signal _1643_ layer 1 -20 -50
pin name Y signal _1980_ layer 1 -106 -335
cell 1068 AND2X2_24
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1665_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _1981_ layer 1 89 -340
cell 1069 AND2X2_25
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1785_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _1982_ layer 1 89 -340
cell 1070 NOR3X1_104
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1982_ layer 1 -175 -251
pin name B signal _1981_ layer 1 -100 -150
pin name C signal _1980_ layer 1 -20 -50
pin name Y signal _1983_ layer 1 -106 -335
cell 1071 INVX1_150
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _1984_ layer 1 40 0
cell 1072 INVX1_151
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _1985_ layer 1 40 0
cell 1073 OAI22X1_31
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1985_ layer 1 -120 -165
pin name B signal _1720_ layer 1 -80 -70
pin name C signal _1670_ layer 1 160 -131
pin name D signal _1984_ layer 1 80 -70
pin name Y signal _1986_ layer 1 0 -150
cell 1074 INVX1_152
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _1987_ layer 1 40 0
cell 1075 INVX1_153
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _1988_ layer 1 40 0
cell 1076 NAND2X1_238
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1661_ layer 1 -80 -170
pin name B signal _1662_ layer 1 80 70
pin name Y signal _1989_ layer 1 50 -340
cell 1077 OAI22X1_32
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1989_ layer 1 -120 -165
pin name B signal _1988_ layer 1 -80 -70
pin name C signal _1987_ layer 1 160 -131
pin name D signal _1640_ layer 1 80 -70
pin name Y signal _1990_ layer 1 0 -150
cell 1078 NOR2X1_140
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1986_ layer 1 -80 -270
pin name B signal _1990_ layer 1 80 -31
pin name Y signal _1991_ layer 1 0 -150
cell 1079 INVX1_154
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _1992_ layer 1 40 0
cell 1080 NOR3X1_105
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _1621_ layer 1 -175 -251
pin name B signal _1638_ layer 1 -100 -150
pin name C signal _1629_ layer 1 -20 -50
pin name Y signal _1993_ layer 1 -106 -335
cell 1081 NAND2X1_239
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _1993_ layer 1 80 70
pin name Y signal _1994_ layer 1 50 -340
cell 1082 OAI21X1_40
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1650_ layer 1 -80 -165
pin name B signal _1992_ layer 1 -40 -70
pin name C signal _1994_ layer 1 80 150
pin name Y signal _1995_ layer 1 25 -50
cell 1083 INVX1_155
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _1996_ layer 1 40 0
cell 1084 INVX1_156
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _1997_ layer 1 40 0
cell 1085 OAI22X1_33
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1737_ layer 1 -120 -165
pin name B signal _1997_ layer 1 -80 -70
pin name C signal _1996_ layer 1 160 -131
pin name D signal _1738_ layer 1 80 -70
pin name Y signal _1998_ layer 1 0 -150
cell 1086 NOR2X1_141
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1995_ layer 1 -80 -270
pin name B signal _1998_ layer 1 80 -31
pin name Y signal _1999_ layer 1 0 -150
cell 1087 NAND3X1_57
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1983_ layer 1 -120 30
pin name B signal _1999_ layer 1 -20 -50
pin name C signal _1991_ layer 1 40 130
pin name Y signal _2000_ layer 1 -40 340
cell 1088 AOI22X1_175
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _1742_ layer 1 -80 -131
pin name C signal _1743_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _2001_ layer 1 5 -216
cell 1089 AOI22X1_176
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1745_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _1746_ layer 1 70 -90
pin name Y signal _2002_ layer 1 5 -216
cell 1090 NAND2X1_240
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2001_ layer 1 -80 -170
pin name B signal _2002_ layer 1 80 70
pin name Y signal _2003_ layer 1 50 -340
cell 1091 AOI22X1_177
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _1753_ layer 1 -80 -131
pin name C signal _1752_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _2004_ layer 1 5 -216
cell 1092 AOI22X1_178
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1696_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _1703_ layer 1 70 -90
pin name Y signal _2005_ layer 1 5 -216
cell 1093 NAND2X1_241
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2004_ layer 1 -80 -170
pin name B signal _2005_ layer 1 80 70
pin name Y signal _2006_ layer 1 50 -340
cell 1094 NOR2X1_142
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2003_ layer 1 -80 -270
pin name B signal _2006_ layer 1 80 -31
pin name Y signal _2007_ layer 1 0 -150
cell 1095 AOI22X1_179
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1757_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _1758_ layer 1 70 -90
pin name Y signal _2008_ layer 1 5 -216
cell 1096 AOI22X1_180
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _1784_ layer 1 -80 -131
pin name C signal _1760_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _2009_ layer 1 5 -216
cell 1097 NAND2X1_242
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2009_ layer 1 -80 -170
pin name B signal _2008_ layer 1 80 70
pin name Y signal _2010_ layer 1 50 -340
cell 1098 AOI22X1_181
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _1764_ layer 1 -80 -131
pin name C signal _1765_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _2011_ layer 1 5 -216
cell 1099 AOI22X1_182
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1767_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _1768_ layer 1 70 -90
pin name Y signal _2012_ layer 1 5 -216
cell 1100 NAND2X1_243
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2012_ layer 1 -80 -170
pin name B signal _2011_ layer 1 80 70
pin name Y signal _2013_ layer 1 50 -340
cell 1101 NOR2X1_143
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2010_ layer 1 -80 -270
pin name B signal _2013_ layer 1 80 -31
pin name Y signal _2014_ layer 1 0 -150
cell 1102 NAND2X1_244
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2014_ layer 1 -80 -170
pin name B signal _2007_ layer 1 80 70
pin name Y signal _2015_ layer 1 50 -340
cell 1103 AOI22X1_183
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _1774_ layer 1 -80 -131
pin name C signal _1773_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _2016_ layer 1 5 -216
cell 1104 AOI22X1_184
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1698_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _1776_ layer 1 70 -90
pin name Y signal _2017_ layer 1 5 -216
cell 1105 NAND2X1_245
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2016_ layer 1 -80 -170
pin name B signal _2017_ layer 1 80 70
pin name Y signal _2018_ layer 1 50 -340
cell 1106 AOI22X1_185
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _1782_ layer 1 -80 -131
pin name C signal _1780_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _2019_ layer 1 5 -216
cell 1107 AOI22X1_186
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1712_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _1730_ layer 1 70 -90
pin name Y signal _2020_ layer 1 5 -216
cell 1108 NAND2X1_246
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2020_ layer 1 -80 -170
pin name B signal _2019_ layer 1 80 70
pin name Y signal _2021_ layer 1 50 -340
cell 1109 NOR2X1_144
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2021_ layer 1 -80 -270
pin name B signal _2018_ layer 1 80 -31
pin name Y signal _2022_ layer 1 0 -150
cell 1110 AOI22X1_187
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _1789_ layer 1 -80 -131
pin name C signal _1790_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _2023_ layer 1 5 -216
cell 1111 NAND2X1_247
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _1792_ layer 1 80 70
pin name Y signal _2024_ layer 1 50 -340
cell 1112 NAND2X1_248
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _1794_ layer 1 80 70
pin name Y signal _2025_ layer 1 50 -340
cell 1113 NAND3X1_58
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2024_ layer 1 -120 30
pin name B signal _2025_ layer 1 -20 -50
pin name C signal _2023_ layer 1 40 130
pin name Y signal _2026_ layer 1 -40 340
cell 1114 AOI22X1_188
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _1798_ layer 1 -80 -131
pin name C signal _1797_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _2027_ layer 1 5 -216
cell 1115 AOI22X1_189
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _1801_ layer 1 -80 -131
pin name C signal _1800_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _2028_ layer 1 5 -216
cell 1116 NAND2X1_249
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2027_ layer 1 -80 -170
pin name B signal _2028_ layer 1 80 70
pin name Y signal _2029_ layer 1 50 -340
cell 1117 NOR2X1_145
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2029_ layer 1 -80 -270
pin name B signal _2026_ layer 1 80 -31
pin name Y signal _2030_ layer 1 0 -150
cell 1118 NAND2X1_250
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2022_ layer 1 -80 -170
pin name B signal _2030_ layer 1 80 70
pin name Y signal _2031_ layer 1 50 -340
cell 1119 NOR3X1_106
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2015_ layer 1 -175 -251
pin name B signal _2000_ layer 1 -100 -150
pin name C signal _2031_ layer 1 -20 -50
pin name Y signal _2032_ layer 1 -106 -335
cell 1120 AOI22X1_190
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1838_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _1840_ layer 1 70 -90
pin name Y signal _2033_ layer 1 5 -216
cell 1121 AOI22X1_191
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1835_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _1842_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _2034_ layer 1 5 -216
cell 1122 NAND2X1_251
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2033_ layer 1 -80 -170
pin name B signal _2034_ layer 1 80 70
pin name Y signal _2035_ layer 1 50 -340
cell 1123 AOI21X1_27
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _1828_ layer 1 -40 -131
pin name C signal _2035_ layer 1 120 -251
pin name Y signal _2036_ layer 1 40 -340
cell 1124 INVX1_157
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _2037_ layer 1 40 0
cell 1125 AOI22X1_192
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1848_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _1849_ layer 1 70 -90
pin name Y signal _2038_ layer 1 5 -216
cell 1126 OAI21X1_41
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2037_ layer 1 -80 -165
pin name B signal _1847_ layer 1 -40 -70
pin name C signal _2038_ layer 1 80 150
pin name Y signal _2039_ layer 1 25 -50
cell 1127 AOI22X1_193
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1811_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _1814_ layer 1 70 -90
pin name Y signal _2040_ layer 1 5 -216
cell 1128 NAND2X1_252
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _1818_ layer 1 80 70
pin name Y signal _2041_ layer 1 50 -340
cell 1129 AOI22X1_194
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1824_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _1822_ layer 1 70 -90
pin name Y signal _2042_ layer 1 5 -216
cell 1130 NAND3X1_59
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2041_ layer 1 -120 30
pin name B signal _2042_ layer 1 -20 -50
pin name C signal _2040_ layer 1 40 130
pin name Y signal _2043_ layer 1 -40 340
cell 1131 NOR2X1_146
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2039_ layer 1 -80 -270
pin name B signal _2043_ layer 1 80 -31
pin name Y signal _2044_ layer 1 0 -150
cell 1132 NAND2X1_253
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _1831_ layer 1 80 70
pin name Y signal _2045_ layer 1 50 -340
cell 1133 NAND2X1_254
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _1832_ layer 1 80 70
pin name Y signal _2046_ layer 1 50 -340
cell 1134 NAND2X1_255
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2045_ layer 1 -80 -170
pin name B signal _2046_ layer 1 80 70
pin name Y signal _2047_ layer 1 50 -340
cell 1135 AOI21X1_28
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _1834_ layer 1 -40 -131
pin name C signal _2047_ layer 1 120 -251
pin name Y signal _2048_ layer 1 40 -340
cell 1136 NAND3X1_60
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2036_ layer 1 -120 30
pin name B signal _2048_ layer 1 -20 -50
pin name C signal _2044_ layer 1 40 130
pin name Y signal _2049_ layer 1 -40 340
cell 1137 NOR2X1_147
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _1616_ layer 1 -80 -270
pin name B signal _2049_ layer 1 80 -31
pin name Y signal _2050_ layer 1 0 -150
cell 1138 AOI21X1_29
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1978_ layer 1 -80 -35
pin name B signal _2032_ layer 1 -40 -131
pin name C signal _2050_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<2> layer 1 40 -340
cell 1139 AOI21X1_30
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _1860_ layer 1 -40 -131
pin name C signal _1617_ layer 1 120 -251
pin name Y signal _2051_ layer 1 40 -340
cell 1140 AOI22X1_195
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1632_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _1952_ layer 1 70 -90
pin name Y signal _2052_ layer 1 5 -216
cell 1141 AOI22X1_196
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _1954_ layer 1 -80 -131
pin name C signal _1710_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _2053_ layer 1 5 -216
cell 1142 NAND3X1_61
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2053_ layer 1 -120 30
pin name B signal _2051_ layer 1 -20 -50
pin name C signal _2052_ layer 1 40 130
pin name Y signal _2054_ layer 1 -40 340
cell 1143 AOI22X1_197
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _1659_ layer 1 -80 -131
pin name C signal _1657_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _2055_ layer 1 5 -216
cell 1144 AOI22X1_198
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _1730_ layer 1 -80 -131
pin name C signal _1855_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _2056_ layer 1 5 -216
cell 1145 INVX1_158
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _2057_ layer 1 40 0
cell 1146 INVX1_159
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _2058_ layer 1 40 0
cell 1147 OAI22X1_34
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2057_ layer 1 -120 -165
pin name B signal _1672_ layer 1 -80 -70
pin name C signal _1721_ layer 1 160 -131
pin name D signal _2058_ layer 1 80 -70
pin name Y signal _2059_ layer 1 0 -150
cell 1148 INVX1_160
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _2060_ layer 1 40 0
cell 1149 NAND2X1_256
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _1773_ layer 1 80 70
pin name Y signal _2061_ layer 1 50 -340
cell 1150 OAI21X1_42
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2060_ layer 1 -80 -165
pin name B signal _1678_ layer 1 -40 -70
pin name C signal _2061_ layer 1 80 150
pin name Y signal _2062_ layer 1 25 -50
cell 1151 NOR2X1_148
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2059_ layer 1 -80 -270
pin name B signal _2062_ layer 1 80 -31
pin name Y signal _2063_ layer 1 0 -150
cell 1152 NAND3X1_62
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2055_ layer 1 -120 30
pin name B signal _2056_ layer 1 -20 -50
pin name C signal _2063_ layer 1 40 130
pin name Y signal _2064_ layer 1 -40 340
cell 1153 AND2X2_26
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1686_ layer 1 -120 -131
pin name B signal _1620_ layer 1 -40 -50
pin name Y signal _2065_ layer 1 89 -340
cell 1154 AOI22X1_199
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1625_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _2065_ layer 1 70 -90
pin name Y signal _2066_ layer 1 5 -216
cell 1155 AND2X2_27
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1684_ layer 1 -120 -131
pin name B signal _1649_ layer 1 -40 -50
pin name Y signal _2067_ layer 1 89 -340
cell 1156 AND2X2_28
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1692_ layer 1 -120 -131
pin name B signal _1649_ layer 1 -40 -50
pin name Y signal _2068_ layer 1 89 -340
cell 1157 AOI22X1_200
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _2068_ layer 1 -80 -131
pin name C signal _2067_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _2069_ layer 1 5 -216
cell 1158 NAND2X1_257
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _1777_ layer 1 80 70
pin name Y signal _2070_ layer 1 50 -340
cell 1159 NAND2X1_258
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _1750_ layer 1 80 70
pin name Y signal _2071_ layer 1 50 -340
cell 1160 NAND2X1_259
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2070_ layer 1 -80 -170
pin name B signal _2071_ layer 1 80 70
pin name Y signal _2072_ layer 1 50 -340
cell 1161 INVX1_161
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _2073_ layer 1 40 0
cell 1162 NAND2X1_260
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _1749_ layer 1 80 70
pin name Y signal _2074_ layer 1 50 -340
cell 1163 OAI21X1_43
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2073_ layer 1 -80 -165
pin name B signal _1702_ layer 1 -40 -70
pin name C signal _2074_ layer 1 80 150
pin name Y signal _2075_ layer 1 25 -50
cell 1164 NOR2X1_149
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2072_ layer 1 -80 -270
pin name B signal _2075_ layer 1 80 -31
pin name Y signal _2076_ layer 1 0 -150
cell 1165 NAND3X1_63
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2066_ layer 1 -120 30
pin name B signal _2069_ layer 1 -20 -50
pin name C signal _2076_ layer 1 40 130
pin name Y signal _2077_ layer 1 -40 340
cell 1166 NOR3X1_107
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2064_ layer 1 -175 -251
pin name B signal _2054_ layer 1 -100 -150
pin name C signal _2077_ layer 1 -20 -50
pin name Y signal _2078_ layer 1 -106 -335
cell 1167 INVX1_162
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _2079_ layer 1 40 0
cell 1168 NAND2X1_261
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _1665_ layer 1 80 70
pin name Y signal _2080_ layer 1 50 -340
cell 1169 OAI21X1_44
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1670_ layer 1 -80 -165
pin name B signal _2079_ layer 1 -40 -70
pin name C signal _2080_ layer 1 80 150
pin name Y signal _2081_ layer 1 25 -50
cell 1170 AOI21X1_31
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _1645_ layer 1 -40 -131
pin name C signal _2081_ layer 1 120 -251
pin name Y signal _2082_ layer 1 40 -340
cell 1171 INVX1_163
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _2083_ layer 1 40 0
cell 1172 INVX1_164
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _2084_ layer 1 40 0
cell 1173 OAI22X1_35
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1989_ layer 1 -120 -165
pin name B signal _2084_ layer 1 -80 -70
pin name C signal _2083_ layer 1 160 -131
pin name D signal _1640_ layer 1 80 -70
pin name Y signal _2085_ layer 1 0 -150
cell 1174 INVX1_165
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _2086_ layer 1 40 0
cell 1175 NAND2X1_262
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _1785_ layer 1 80 70
pin name Y signal _2087_ layer 1 50 -340
cell 1176 OAI21X1_45
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1650_ layer 1 -80 -165
pin name B signal _2086_ layer 1 -40 -70
pin name C signal _2087_ layer 1 80 150
pin name Y signal _2088_ layer 1 25 -50
cell 1177 NOR2X1_150
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2088_ layer 1 -80 -270
pin name B signal _2085_ layer 1 80 -31
pin name Y signal _2089_ layer 1 0 -150
cell 1178 INVX1_166
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _2090_ layer 1 40 0
cell 1179 INVX1_167
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _2091_ layer 1 40 0
cell 1180 OAI22X1_36
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1737_ layer 1 -120 -165
pin name B signal _2091_ layer 1 -80 -70
pin name C signal _2090_ layer 1 160 -131
pin name D signal _1738_ layer 1 80 -70
pin name Y signal _2092_ layer 1 0 -150
cell 1181 INVX1_168
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _2093_ layer 1 40 0
cell 1182 NAND2X1_263
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _1784_ layer 1 80 70
pin name Y signal _2094_ layer 1 50 -340
cell 1183 OAI21X1_46
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2093_ layer 1 -80 -165
pin name B signal _1720_ layer 1 -40 -70
pin name C signal _2094_ layer 1 80 150
pin name Y signal _2095_ layer 1 25 -50
cell 1184 NOR2X1_151
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2095_ layer 1 -80 -270
pin name B signal _2092_ layer 1 80 -31
pin name Y signal _2096_ layer 1 0 -150
cell 1185 NAND3X1_64
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2082_ layer 1 -120 30
pin name B signal _2096_ layer 1 -20 -50
pin name C signal _2089_ layer 1 40 130
pin name Y signal _2097_ layer 1 -40 340
cell 1186 AOI22X1_201
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _1742_ layer 1 -80 -131
pin name C signal _1743_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _2098_ layer 1 5 -216
cell 1187 AOI22X1_202
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1745_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _1746_ layer 1 70 -90
pin name Y signal _2099_ layer 1 5 -216
cell 1188 NAND2X1_264
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2098_ layer 1 -80 -170
pin name B signal _2099_ layer 1 80 70
pin name Y signal _2100_ layer 1 50 -340
cell 1189 AOI22X1_203
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _1753_ layer 1 -80 -131
pin name C signal _1752_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _2101_ layer 1 5 -216
cell 1190 AOI22X1_204
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1696_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _1703_ layer 1 70 -90
pin name Y signal _2102_ layer 1 5 -216
cell 1191 NAND2X1_265
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2101_ layer 1 -80 -170
pin name B signal _2102_ layer 1 80 70
pin name Y signal _2103_ layer 1 50 -340
cell 1192 NOR2X1_152
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2100_ layer 1 -80 -270
pin name B signal _2103_ layer 1 80 -31
pin name Y signal _2104_ layer 1 0 -150
cell 1193 AOI22X1_205
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1757_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _1758_ layer 1 70 -90
pin name Y signal _2105_ layer 1 5 -216
cell 1194 AOI22X1_206
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _1993_ layer 1 -80 -131
pin name C signal _1760_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _2106_ layer 1 5 -216
cell 1195 NAND2X1_266
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2106_ layer 1 -80 -170
pin name B signal _2105_ layer 1 80 70
pin name Y signal _2107_ layer 1 50 -340
cell 1196 AOI22X1_207
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _1764_ layer 1 -80 -131
pin name C signal _1765_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _2108_ layer 1 5 -216
cell 1197 AOI22X1_208
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1767_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _1768_ layer 1 70 -90
pin name Y signal _2109_ layer 1 5 -216
cell 1198 NAND2X1_267
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2109_ layer 1 -80 -170
pin name B signal _2108_ layer 1 80 70
pin name Y signal _2110_ layer 1 50 -340
cell 1199 NOR2X1_153
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2107_ layer 1 -80 -270
pin name B signal _2110_ layer 1 80 -31
pin name Y signal _2111_ layer 1 0 -150
cell 1200 NAND2X1_268
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2111_ layer 1 -80 -170
pin name B signal _2104_ layer 1 80 70
pin name Y signal _2112_ layer 1 50 -340
cell 1201 AOI22X1_209
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _1774_ layer 1 -80 -131
pin name C signal _1675_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _2113_ layer 1 5 -216
cell 1202 AOI22X1_210
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1698_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _1776_ layer 1 70 -90
pin name Y signal _2114_ layer 1 5 -216
cell 1203 NAND2X1_269
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2113_ layer 1 -80 -170
pin name B signal _2114_ layer 1 80 70
pin name Y signal _2115_ layer 1 50 -340
cell 1204 AOI22X1_211
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _1782_ layer 1 -80 -131
pin name C signal _1780_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _2116_ layer 1 5 -216
cell 1205 AOI22X1_212
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _1712_ layer 1 -80 -131
pin name C signal _1761_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _2117_ layer 1 5 -216
cell 1206 NAND2X1_270
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2117_ layer 1 -80 -170
pin name B signal _2116_ layer 1 80 70
pin name Y signal _2118_ layer 1 50 -340
cell 1207 NOR2X1_154
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2118_ layer 1 -80 -270
pin name B signal _2115_ layer 1 80 -31
pin name Y signal _2119_ layer 1 0 -150
cell 1208 AOI22X1_213
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _1789_ layer 1 -80 -131
pin name C signal _1790_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _2120_ layer 1 5 -216
cell 1209 NAND2X1_271
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _1792_ layer 1 80 70
pin name Y signal _2121_ layer 1 50 -340
cell 1210 NAND2X1_272
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _1794_ layer 1 80 70
pin name Y signal _2122_ layer 1 50 -340
cell 1211 NAND3X1_65
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2121_ layer 1 -120 30
pin name B signal _2122_ layer 1 -20 -50
pin name C signal _2120_ layer 1 40 130
pin name Y signal _2123_ layer 1 -40 340
cell 1212 AOI22X1_214
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _1798_ layer 1 -80 -131
pin name C signal _1797_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _2124_ layer 1 5 -216
cell 1213 AOI22X1_215
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _1801_ layer 1 -80 -131
pin name C signal _1800_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _2125_ layer 1 5 -216
cell 1214 NAND2X1_273
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2124_ layer 1 -80 -170
pin name B signal _2125_ layer 1 80 70
pin name Y signal _2126_ layer 1 50 -340
cell 1215 NOR2X1_155
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2126_ layer 1 -80 -270
pin name B signal _2123_ layer 1 80 -31
pin name Y signal _2127_ layer 1 0 -150
cell 1216 NAND2X1_274
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2119_ layer 1 -80 -170
pin name B signal _2127_ layer 1 80 70
pin name Y signal _2128_ layer 1 50 -340
cell 1217 NOR3X1_108
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2112_ layer 1 -175 -251
pin name B signal _2097_ layer 1 -100 -150
pin name C signal _2128_ layer 1 -20 -50
pin name Y signal _2129_ layer 1 -106 -335
cell 1218 NAND2X1_275
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _1831_ layer 1 80 70
pin name Y signal _2130_ layer 1 50 -340
cell 1219 OAI21X1_47
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1615_ layer 1 -80 -165
pin name B signal wBusy_bF$buf0 layer 1 -40 -70
pin name C signal _2130_ layer 1 80 150
pin name Y signal _2131_ layer 1 25 -50
cell 1220 NAND2X1_276
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _1822_ layer 1 80 70
pin name Y signal _2132_ layer 1 50 -340
cell 1221 NAND2X1_277
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _1832_ layer 1 80 70
pin name Y signal _2133_ layer 1 50 -340
cell 1222 AOI22X1_216
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _1834_ layer 1 -80 -131
pin name C signal _1824_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _2134_ layer 1 5 -216
cell 1223 NAND3X1_66
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2132_ layer 1 -120 30
pin name B signal _2133_ layer 1 -20 -50
pin name C signal _2134_ layer 1 40 130
pin name Y signal _2135_ layer 1 -40 340
cell 1224 OR2X2_15
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2135_ layer 1 -120 -270
pin name B signal _2131_ layer 1 -20 -111
pin name Y signal _2136_ layer 1 120 -50
cell 1225 INVX1_169
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _2137_ layer 1 40 0
cell 1226 NAND2X1_278
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _1835_ layer 1 80 70
pin name Y signal _2138_ layer 1 50 -340
cell 1227 OAI21X1_48
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2137_ layer 1 -80 -165
pin name B signal _1847_ layer 1 -40 -70
pin name C signal _2138_ layer 1 80 150
pin name Y signal _2139_ layer 1 25 -50
cell 1228 AOI21X1_32
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _1842_ layer 1 -40 -131
pin name C signal _2139_ layer 1 120 -251
pin name Y signal _2140_ layer 1 40 -340
cell 1229 AOI22X1_217
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1848_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _1849_ layer 1 70 -90
pin name Y signal _2141_ layer 1 5 -216
cell 1230 AOI22X1_218
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _1811_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _1818_ layer 1 70 -90
pin name Y signal _2142_ layer 1 5 -216
cell 1231 AND2X2_29
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2141_ layer 1 -120 -131
pin name B signal _2142_ layer 1 -40 -50
pin name Y signal _2143_ layer 1 89 -340
cell 1232 NAND2X1_279
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _1840_ layer 1 80 70
pin name Y signal _2144_ layer 1 50 -340
cell 1233 NAND2X1_280
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _1838_ layer 1 80 70
pin name Y signal _2145_ layer 1 50 -340
cell 1234 NAND2X1_281
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2144_ layer 1 -80 -170
pin name B signal _2145_ layer 1 80 70
pin name Y signal _2146_ layer 1 50 -340
cell 1235 NAND2X1_282
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _1814_ layer 1 80 70
pin name Y signal _2147_ layer 1 50 -340
cell 1236 NAND2X1_283
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _1828_ layer 1 80 70
pin name Y signal _2148_ layer 1 50 -340
cell 1237 NAND2X1_284
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2147_ layer 1 -80 -170
pin name B signal _2148_ layer 1 80 70
pin name Y signal _2149_ layer 1 50 -340
cell 1238 NOR2X1_156
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2146_ layer 1 -80 -270
pin name B signal _2149_ layer 1 80 -31
pin name Y signal _2150_ layer 1 0 -150
cell 1239 NAND3X1_67
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2143_ layer 1 -120 30
pin name B signal _2140_ layer 1 -20 -50
pin name C signal _2150_ layer 1 40 130
pin name Y signal _2151_ layer 1 -40 340
cell 1240 NOR2X1_157
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2136_ layer 1 -80 -270
pin name B signal _2151_ layer 1 80 -31
pin name Y signal _2152_ layer 1 0 -150
cell 1241 AOI21X1_33
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2078_ layer 1 -80 -35
pin name B signal _2129_ layer 1 -40 -131
pin name C signal _2152_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<3> layer 1 40 -340
cell 1242 INVX1_170
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<44> layer 1 -40 -270
pin name Y signal _2153_ layer 1 40 0
cell 1243 NOR2X1_158
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf4 layer 1 -80 -270
pin name B signal _2153_ layer 1 80 -31
pin name Y signal _2154_ layer 1 0 -150
cell 1244 INVX1_171
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2154_ layer 1 -40 -270
pin name Y signal _2155_ layer 1 40 0
cell 1245 INVX1_172
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<54> layer 1 -40 -270
pin name Y signal _2156_ layer 1 40 0
cell 1246 NAND2X1_285
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<53> layer 1 -80 -170
pin name B signal _2156_ layer 1 80 70
pin name Y signal _2157_ layer 1 50 -340
cell 1247 INVX2_5
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2157_ layer 1 -40 -170
pin name Y signal _2158_ layer 1 40 0
cell 1248 OR2X2_16
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<50> layer 1 -120 -270
pin name B signal wSelec<49> layer 1 -20 -111
pin name Y signal _2159_ layer 1 120 -50
cell 1249 INVX1_173
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<52> layer 1 -40 -270
pin name Y signal _2160_ layer 1 40 0
cell 1250 NAND2X1_286
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<51> layer 1 -80 -170
pin name B signal _2160_ layer 1 80 70
pin name Y signal _2161_ layer 1 50 -340
cell 1251 NOR2X1_159
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2159_ layer 1 -80 -270
pin name B signal _2161_ layer 1 80 -31
pin name Y signal _2162_ layer 1 0 -150
cell 1252 AND2X2_30
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2162_ layer 1 -120 -131
pin name B signal _2158_ layer 1 -40 -50
pin name Y signal _2163_ layer 1 89 -340
cell 1253 AOI21X1_34
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _2163_ layer 1 -40 -131
pin name C signal _2155_ layer 1 120 -251
pin name Y signal _2164_ layer 1 40 -340
cell 1254 INVX1_174
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<50> layer 1 -40 -270
pin name Y signal _2165_ layer 1 40 0
cell 1255 NAND2X1_287
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<49> layer 1 -80 -170
pin name B signal _2165_ layer 1 80 70
pin name Y signal _2166_ layer 1 50 -340
cell 1256 OR2X2_17
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<51> layer 1 -120 -270
pin name B signal wSelec<52> layer 1 -20 -111
pin name Y signal _2167_ layer 1 120 -50
cell 1257 NOR2X1_160
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2167_ layer 1 -80 -270
pin name B signal _2166_ layer 1 80 -31
pin name Y signal _2168_ layer 1 0 -150
cell 1258 NAND2X1_288
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2158_ layer 1 -80 -170
pin name B signal _2168_ layer 1 80 70
pin name Y signal _2169_ layer 1 50 -340
cell 1259 INVX1_175
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2169_ layer 1 -40 -270
pin name Y signal _2170_ layer 1 40 0
cell 1260 INVX1_176
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<49> layer 1 -40 -270
pin name Y signal _2171_ layer 1 40 0
cell 1261 NAND2X1_289
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<50> layer 1 -80 -170
pin name B signal _2171_ layer 1 80 70
pin name Y signal _2172_ layer 1 50 -340
cell 1262 INVX1_177
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<51> layer 1 -40 -270
pin name Y signal _2173_ layer 1 40 0
cell 1263 NAND2X1_290
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<52> layer 1 -80 -170
pin name B signal _2173_ layer 1 80 70
pin name Y signal _2174_ layer 1 50 -340
cell 1264 NOR2X1_161
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2172_ layer 1 -80 -270
pin name B signal _2174_ layer 1 80 -31
pin name Y signal _2175_ layer 1 0 -150
cell 1265 NAND2X1_291
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<53> layer 1 -80 -170
pin name B signal wSelec<54> layer 1 80 70
pin name Y signal _2176_ layer 1 50 -340
cell 1266 INVX1_178
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2176_ layer 1 -40 -270
pin name Y signal _2177_ layer 1 40 0
cell 1267 NAND2X1_292
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2177_ layer 1 -80 -170
pin name B signal _2175_ layer 1 80 70
pin name Y signal _2178_ layer 1 50 -340
cell 1268 INVX1_179
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2178_ layer 1 -40 -270
pin name Y signal _2179_ layer 1 40 0
cell 1269 AOI22X1_219
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2170_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _2179_ layer 1 70 -90
pin name Y signal _2180_ layer 1 5 -216
cell 1270 OR2X2_18
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2166_ layer 1 -120 -270
pin name B signal _2167_ layer 1 -20 -111
pin name Y signal _2181_ layer 1 120 -50
cell 1271 OR2X2_19
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<53> layer 1 -120 -270
pin name B signal wSelec<54> layer 1 -20 -111
pin name Y signal _2182_ layer 1 120 -50
cell 1272 NOR2X1_162
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2182_ layer 1 -80 -270
pin name B signal _2181_ layer 1 80 -31
pin name Y signal _2183_ layer 1 0 -150
cell 1273 NOR2X1_163
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2161_ layer 1 -80 -270
pin name B signal _2166_ layer 1 80 -31
pin name Y signal _2184_ layer 1 0 -150
cell 1274 INVX1_180
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<53> layer 1 -40 -270
pin name Y signal _2185_ layer 1 40 0
cell 1275 NAND2X1_293
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<54> layer 1 -80 -170
pin name B signal _2185_ layer 1 80 70
pin name Y signal _2186_ layer 1 50 -340
cell 1276 INVX2_6
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2186_ layer 1 -40 -170
pin name Y signal _2187_ layer 1 40 0
cell 1277 NAND2X1_294
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2187_ layer 1 -80 -170
pin name B signal _2184_ layer 1 80 70
pin name Y signal _2188_ layer 1 50 -340
cell 1278 INVX1_181
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2188_ layer 1 -40 -270
pin name Y signal _2189_ layer 1 40 0
cell 1279 AOI22X1_220
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _2183_ layer 1 -80 -131
pin name C signal _2189_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _2190_ layer 1 5 -216
cell 1280 NAND3X1_68
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2164_ layer 1 -120 30
pin name B signal _2190_ layer 1 -20 -50
pin name C signal _2180_ layer 1 40 130
pin name Y signal _2191_ layer 1 -40 340
cell 1281 NOR2X1_164
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<50> layer 1 -80 -270
pin name B signal wSelec<49> layer 1 80 -31
pin name Y signal _2192_ layer 1 0 -150
cell 1282 NOR2X1_165
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<51> layer 1 -80 -270
pin name B signal wSelec<52> layer 1 80 -31
pin name Y signal _2193_ layer 1 0 -150
cell 1283 NAND2X1_295
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2192_ layer 1 -80 -170
pin name B signal _2193_ layer 1 80 70
pin name Y signal _2194_ layer 1 50 -340
cell 1284 NOR2X1_166
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2157_ layer 1 -80 -270
pin name B signal _2194_ layer 1 80 -31
pin name Y signal _2195_ layer 1 0 -150
cell 1285 NAND2X1_296
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<50> layer 1 -80 -170
pin name B signal wSelec<49> layer 1 80 70
pin name Y signal _2196_ layer 1 50 -340
cell 1286 NOR3X1_109
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2167_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2157_ layer 1 -20 -50
pin name Y signal _2197_ layer 1 -106 -335
cell 1287 AOI22X1_221
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _2197_ layer 1 -80 -131
pin name C signal _2195_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _2198_ layer 1 5 -216
cell 1288 INVX1_182
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2182_ layer 1 -40 -270
pin name Y signal _2199_ layer 1 40 0
cell 1289 NOR2X1_167
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2167_ layer 1 -80 -270
pin name B signal _2172_ layer 1 80 -31
pin name Y signal _2200_ layer 1 0 -150
cell 1290 AND2X2_31
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2200_ layer 1 -120 -131
pin name B signal _2199_ layer 1 -40 -50
pin name Y signal _2201_ layer 1 89 -340
cell 1291 NAND2X1_297
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<51> layer 1 -80 -170
pin name B signal wSelec<52> layer 1 80 70
pin name Y signal _2202_ layer 1 50 -340
cell 1292 NOR3X1_110
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2176_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2202_ layer 1 -20 -50
pin name Y signal _2203_ layer 1 -106 -335
cell 1293 AOI22X1_222
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _2203_ layer 1 -80 -131
pin name C signal _2201_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _2204_ layer 1 5 -216
cell 1294 INVX1_183
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _2205_ layer 1 40 0
cell 1295 INVX1_184
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _2206_ layer 1 40 0
cell 1296 NOR2X1_168
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2166_ layer 1 -80 -270
pin name B signal _2174_ layer 1 80 -31
pin name Y signal _2207_ layer 1 0 -150
cell 1297 NAND2X1_298
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2177_ layer 1 -80 -170
pin name B signal _2207_ layer 1 80 70
pin name Y signal _2208_ layer 1 50 -340
cell 1298 NOR2X1_169
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2196_ layer 1 -80 -270
pin name B signal _2202_ layer 1 80 -31
pin name Y signal _2209_ layer 1 0 -150
cell 1299 NAND2X1_299
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2209_ layer 1 -80 -170
pin name B signal _2187_ layer 1 80 70
pin name Y signal _2210_ layer 1 50 -340
cell 1300 OAI22X1_37
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2205_ layer 1 -120 -165
pin name B signal _2210_ layer 1 -80 -70
pin name C signal _2208_ layer 1 160 -131
pin name D signal _2206_ layer 1 80 -70
pin name Y signal _2211_ layer 1 0 -150
cell 1301 INVX1_185
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _2212_ layer 1 40 0
cell 1302 NOR3X1_111
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2157_ layer 1 -175 -251
pin name B signal _2172_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2213_ layer 1 -106 -335
cell 1303 NAND2X1_300
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _2213_ layer 1 80 70
pin name Y signal _2214_ layer 1 50 -340
cell 1304 NOR2X1_170
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2196_ layer 1 -80 -270
pin name B signal _2161_ layer 1 80 -31
pin name Y signal _2215_ layer 1 0 -150
cell 1305 NAND2X1_301
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2187_ layer 1 -80 -170
pin name B signal _2215_ layer 1 80 70
pin name Y signal _2216_ layer 1 50 -340
cell 1306 OAI21X1_49
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2212_ layer 1 -80 -165
pin name B signal _2216_ layer 1 -40 -70
pin name C signal _2214_ layer 1 80 150
pin name Y signal _2217_ layer 1 25 -50
cell 1307 NOR2X1_171
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2211_ layer 1 -80 -270
pin name B signal _2217_ layer 1 80 -31
pin name Y signal _2218_ layer 1 0 -150
cell 1308 NAND3X1_69
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2198_ layer 1 -120 30
pin name B signal _2204_ layer 1 -20 -50
pin name C signal _2218_ layer 1 40 130
pin name Y signal _2219_ layer 1 -40 340
cell 1309 INVX1_186
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _2220_ layer 1 40 0
cell 1310 INVX1_187
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _2221_ layer 1 40 0
cell 1311 NOR2X1_172
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2161_ layer 1 -80 -270
pin name B signal _2172_ layer 1 80 -31
pin name Y signal _2222_ layer 1 0 -150
cell 1312 NAND2X1_302
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2158_ layer 1 -80 -170
pin name B signal _2222_ layer 1 80 70
pin name Y signal _2223_ layer 1 50 -340
cell 1313 NOR2X1_173
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2159_ layer 1 -80 -270
pin name B signal _2174_ layer 1 80 -31
pin name Y signal _2224_ layer 1 0 -150
cell 1314 NAND2X1_303
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2158_ layer 1 -80 -170
pin name B signal _2224_ layer 1 80 70
pin name Y signal _2225_ layer 1 50 -340
cell 1315 OAI22X1_38
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2225_ layer 1 -120 -165
pin name B signal _2220_ layer 1 -80 -70
pin name C signal _2221_ layer 1 160 -131
pin name D signal _2223_ layer 1 80 -70
pin name Y signal _2226_ layer 1 0 -150
cell 1316 INVX1_188
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _2227_ layer 1 40 0
cell 1317 INVX1_189
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _2228_ layer 1 40 0
cell 1318 NAND2X1_304
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2187_ layer 1 -80 -170
pin name B signal _2222_ layer 1 80 70
pin name Y signal _2229_ layer 1 50 -340
cell 1319 NOR2X1_174
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2196_ layer 1 -80 -270
pin name B signal _2167_ layer 1 80 -31
pin name Y signal _2230_ layer 1 0 -150
cell 1320 NAND2X1_305
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2187_ layer 1 -80 -170
pin name B signal _2230_ layer 1 80 70
pin name Y signal _2231_ layer 1 50 -340
cell 1321 OAI22X1_39
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2227_ layer 1 -120 -165
pin name B signal _2231_ layer 1 -80 -70
pin name C signal _2229_ layer 1 160 -131
pin name D signal _2228_ layer 1 80 -70
pin name Y signal _2232_ layer 1 0 -150
cell 1322 NOR2X1_175
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2232_ layer 1 -80 -270
pin name B signal _2226_ layer 1 80 -31
pin name Y signal _2233_ layer 1 0 -150
cell 1323 NOR3X1_112
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2166_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2234_ layer 1 -106 -335
cell 1324 NAND2X1_306
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _2234_ layer 1 80 70
pin name Y signal _2235_ layer 1 50 -340
cell 1325 NOR3X1_113
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2174_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2236_ layer 1 -106 -335
cell 1326 NAND2X1_307
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _2236_ layer 1 80 70
pin name Y signal _2237_ layer 1 50 -340
cell 1327 NAND2X1_308
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2235_ layer 1 -80 -170
pin name B signal _2237_ layer 1 80 70
pin name Y signal _2238_ layer 1 50 -340
cell 1328 INVX1_190
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _2239_ layer 1 40 0
cell 1329 NAND2X1_309
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2177_ layer 1 -80 -170
pin name B signal _2162_ layer 1 80 70
pin name Y signal _2240_ layer 1 50 -340
cell 1330 NOR3X1_114
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2172_ layer 1 -175 -251
pin name B signal _2174_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2241_ layer 1 -106 -335
cell 1331 NAND2X1_310
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _2241_ layer 1 80 70
pin name Y signal _2242_ layer 1 50 -340
cell 1332 OAI21X1_50
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2239_ layer 1 -80 -165
pin name B signal _2240_ layer 1 -40 -70
pin name C signal _2242_ layer 1 80 150
pin name Y signal _2243_ layer 1 25 -50
cell 1333 NOR2X1_176
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2238_ layer 1 -80 -270
pin name B signal _2243_ layer 1 80 -31
pin name Y signal _2244_ layer 1 0 -150
cell 1334 NAND2X1_311
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2233_ layer 1 -80 -170
pin name B signal _2244_ layer 1 80 70
pin name Y signal _2245_ layer 1 50 -340
cell 1335 NOR3X1_115
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2191_ layer 1 -175 -251
pin name B signal _2245_ layer 1 -100 -150
pin name C signal _2219_ layer 1 -20 -50
pin name Y signal _2246_ layer 1 -106 -335
cell 1336 NAND2X1_312
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2158_ layer 1 -80 -170
pin name B signal _2215_ layer 1 80 70
pin name Y signal _2247_ layer 1 50 -340
cell 1337 INVX1_191
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2247_ layer 1 -40 -270
pin name Y signal _2248_ layer 1 40 0
cell 1338 INVX1_192
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _2249_ layer 1 40 0
cell 1339 NOR3X1_116
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2182_ layer 1 -100 -150
pin name C signal _2161_ layer 1 -20 -50
pin name Y signal _2250_ layer 1 -106 -335
cell 1340 NAND2X1_313
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _2250_ layer 1 80 70
pin name Y signal _2251_ layer 1 50 -340
cell 1341 NAND2X1_314
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2199_ layer 1 -80 -170
pin name B signal _2222_ layer 1 80 70
pin name Y signal _2252_ layer 1 50 -340
cell 1342 OAI21X1_51
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2252_ layer 1 -80 -165
pin name B signal _2249_ layer 1 -40 -70
pin name C signal _2251_ layer 1 80 150
pin name Y signal _2253_ layer 1 25 -50
cell 1343 AOI21X1_35
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _2248_ layer 1 -40 -131
pin name C signal _2253_ layer 1 120 -251
pin name Y signal _2254_ layer 1 40 -340
cell 1344 INVX1_193
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _2255_ layer 1 40 0
cell 1345 INVX1_194
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _2256_ layer 1 40 0
cell 1346 NOR2X1_177
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2202_ layer 1 -80 -270
pin name B signal _2159_ layer 1 80 -31
pin name Y signal _2257_ layer 1 0 -150
cell 1347 NAND2X1_315
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2158_ layer 1 -80 -170
pin name B signal _2257_ layer 1 80 70
pin name Y signal _2258_ layer 1 50 -340
cell 1348 NAND2X1_316
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2199_ layer 1 -80 -170
pin name B signal _2184_ layer 1 80 70
pin name Y signal _2259_ layer 1 50 -340
cell 1349 OAI22X1_40
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2256_ layer 1 -120 -165
pin name B signal _2258_ layer 1 -80 -70
pin name C signal _2259_ layer 1 160 -131
pin name D signal _2255_ layer 1 80 -70
pin name Y signal _2260_ layer 1 0 -150
cell 1350 INVX1_195
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _2261_ layer 1 40 0
cell 1351 INVX1_196
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _2262_ layer 1 40 0
cell 1352 NAND2X1_317
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2158_ layer 1 -80 -170
pin name B signal _2184_ layer 1 80 70
pin name Y signal _2263_ layer 1 50 -340
cell 1353 NAND2X1_318
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2199_ layer 1 -80 -170
pin name B signal _2230_ layer 1 80 70
pin name Y signal _2264_ layer 1 50 -340
cell 1354 OAI22X1_41
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2261_ layer 1 -120 -165
pin name B signal _2264_ layer 1 -80 -70
pin name C signal _2263_ layer 1 160 -131
pin name D signal _2262_ layer 1 80 -70
pin name Y signal _2265_ layer 1 0 -150
cell 1355 NOR2X1_178
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2260_ layer 1 -80 -270
pin name B signal _2265_ layer 1 80 -31
pin name Y signal _2266_ layer 1 0 -150
cell 1356 INVX1_197
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _2267_ layer 1 40 0
cell 1357 NOR3X1_117
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2182_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2161_ layer 1 -20 -50
pin name Y signal _2268_ layer 1 -106 -335
cell 1358 NAND2X1_319
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _2268_ layer 1 80 70
pin name Y signal _2269_ layer 1 50 -340
cell 1359 OR2X2_20
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2194_ layer 1 -120 -270
pin name B signal _2176_ layer 1 -20 -111
pin name Y signal _2270_ layer 1 120 -50
cell 1360 OAI21X1_52
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2267_ layer 1 -80 -165
pin name B signal _2270_ layer 1 -40 -70
pin name C signal _2269_ layer 1 80 150
pin name Y signal _2271_ layer 1 25 -50
cell 1361 INVX1_198
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _2272_ layer 1 40 0
cell 1362 INVX1_199
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _2273_ layer 1 40 0
cell 1363 NOR2X1_179
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2202_ layer 1 -80 -270
pin name B signal _2172_ layer 1 80 -31
pin name Y signal _2274_ layer 1 0 -150
cell 1364 NAND2X1_320
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2158_ layer 1 -80 -170
pin name B signal _2274_ layer 1 80 70
pin name Y signal _2275_ layer 1 50 -340
cell 1365 NAND2X1_321
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2177_ layer 1 -80 -170
pin name B signal _2168_ layer 1 80 70
pin name Y signal _2276_ layer 1 50 -340
cell 1366 OAI22X1_42
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2275_ layer 1 -120 -165
pin name B signal _2273_ layer 1 -80 -70
pin name C signal _2272_ layer 1 160 -131
pin name D signal _2276_ layer 1 80 -70
pin name Y signal _2277_ layer 1 0 -150
cell 1367 NOR2X1_180
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2271_ layer 1 -80 -270
pin name B signal _2277_ layer 1 80 -31
pin name Y signal _2278_ layer 1 0 -150
cell 1368 NAND3X1_70
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2254_ layer 1 -120 30
pin name B signal _2278_ layer 1 -20 -50
pin name C signal _2266_ layer 1 40 130
pin name Y signal _2279_ layer 1 -40 340
cell 1369 NOR3X1_118
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2167_ layer 1 -100 -150
pin name C signal _2182_ layer 1 -20 -50
pin name Y signal _2280_ layer 1 -106 -335
cell 1370 NOR3X1_119
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2176_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2166_ layer 1 -20 -50
pin name Y signal _2281_ layer 1 -106 -335
cell 1371 AOI22X1_223
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _2280_ layer 1 -80 -131
pin name C signal _2281_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _2282_ layer 1 5 -216
cell 1372 NOR3X1_120
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2176_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2172_ layer 1 -20 -50
pin name Y signal _2283_ layer 1 -106 -335
cell 1373 NOR3X1_121
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2176_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2284_ layer 1 -106 -335
cell 1374 AOI22X1_224
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2283_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _2284_ layer 1 70 -90
pin name Y signal _2285_ layer 1 5 -216
cell 1375 NAND2X1_322
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2282_ layer 1 -80 -170
pin name B signal _2285_ layer 1 80 70
pin name Y signal _2286_ layer 1 50 -340
cell 1376 NOR3X1_122
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2174_ layer 1 -175 -251
pin name B signal _2159_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2287_ layer 1 -106 -335
cell 1377 NOR3X1_123
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2166_ layer 1 -175 -251
pin name B signal _2174_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2288_ layer 1 -106 -335
cell 1378 AOI22X1_225
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2287_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _2288_ layer 1 70 -90
pin name Y signal _2289_ layer 1 5 -216
cell 1379 NOR3X1_124
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2157_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2166_ layer 1 -20 -50
pin name Y signal _2290_ layer 1 -106 -335
cell 1380 NOR3X1_125
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2196_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2157_ layer 1 -20 -50
pin name Y signal _2291_ layer 1 -106 -335
cell 1381 AOI22X1_226
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _2291_ layer 1 -80 -131
pin name C signal _2290_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _2292_ layer 1 5 -216
cell 1382 NAND2X1_323
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2292_ layer 1 -80 -170
pin name B signal _2289_ layer 1 80 70
pin name Y signal _2293_ layer 1 50 -340
cell 1383 NOR2X1_181
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2286_ layer 1 -80 -270
pin name B signal _2293_ layer 1 80 -31
pin name Y signal _2294_ layer 1 0 -150
cell 1384 NOR3X1_126
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2182_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2166_ layer 1 -20 -50
pin name Y signal _2295_ layer 1 -106 -335
cell 1385 NOR3X1_127
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2182_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2172_ layer 1 -20 -50
pin name Y signal _2296_ layer 1 -106 -335
cell 1386 AOI22X1_227
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2295_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _2296_ layer 1 70 -90
pin name Y signal _2297_ layer 1 5 -216
cell 1387 NOR3X1_128
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2182_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2298_ layer 1 -106 -335
cell 1388 NOR3X1_129
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2157_ layer 1 -175 -251
pin name B signal _2167_ layer 1 -100 -150
pin name C signal _2172_ layer 1 -20 -50
pin name Y signal _2299_ layer 1 -106 -335
cell 1389 AOI22X1_228
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _2298_ layer 1 -80 -131
pin name C signal _2299_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _2300_ layer 1 5 -216
cell 1390 NAND2X1_324
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2297_ layer 1 -80 -170
pin name B signal _2300_ layer 1 80 70
pin name Y signal _2301_ layer 1 50 -340
cell 1391 NOR3X1_130
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2196_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2182_ layer 1 -20 -50
pin name Y signal _2302_ layer 1 -106 -335
cell 1392 NOR3X1_131
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2172_ layer 1 -175 -251
pin name B signal _2167_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2303_ layer 1 -106 -335
cell 1393 AOI22X1_229
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _2302_ layer 1 -80 -131
pin name C signal _2303_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _2304_ layer 1 5 -216
cell 1394 NOR3X1_132
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2167_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2305_ layer 1 -106 -335
cell 1395 NOR3X1_133
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2306_ layer 1 -106 -335
cell 1396 AOI22X1_230
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2305_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _2306_ layer 1 70 -90
pin name Y signal _2307_ layer 1 5 -216
cell 1397 NAND2X1_325
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2307_ layer 1 -80 -170
pin name B signal _2304_ layer 1 80 70
pin name Y signal _2308_ layer 1 50 -340
cell 1398 NOR2X1_182
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2301_ layer 1 -80 -270
pin name B signal _2308_ layer 1 80 -31
pin name Y signal _2309_ layer 1 0 -150
cell 1399 NAND2X1_326
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2309_ layer 1 -80 -170
pin name B signal _2294_ layer 1 80 70
pin name Y signal _2310_ layer 1 50 -340
cell 1400 NOR3X1_134
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2157_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2311_ layer 1 -106 -335
cell 1401 NOR3X1_135
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2167_ layer 1 -175 -251
pin name B signal _2176_ layer 1 -100 -150
pin name C signal _2172_ layer 1 -20 -50
pin name Y signal _2312_ layer 1 -106 -335
cell 1402 AOI22X1_231
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _2312_ layer 1 -80 -131
pin name C signal _2311_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _2313_ layer 1 5 -216
cell 1403 NOR3X1_136
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2161_ layer 1 -175 -251
pin name B signal _2159_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2314_ layer 1 -106 -335
cell 1404 NOR3X1_137
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2172_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2315_ layer 1 -106 -335
cell 1405 AOI22X1_232
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2314_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _2315_ layer 1 70 -90
pin name Y signal _2316_ layer 1 5 -216
cell 1406 NAND2X1_327
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2313_ layer 1 -80 -170
pin name B signal _2316_ layer 1 80 70
pin name Y signal _2317_ layer 1 50 -340
cell 1407 NOR3X1_138
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2157_ layer 1 -175 -251
pin name B signal _2166_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2318_ layer 1 -106 -335
cell 1408 NAND2X1_328
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _2318_ layer 1 80 70
pin name Y signal _2319_ layer 1 50 -340
cell 1409 NOR3X1_139
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2176_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2161_ layer 1 -20 -50
pin name Y signal _2320_ layer 1 -106 -335
cell 1410 NAND2X1_329
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _2320_ layer 1 80 70
pin name Y signal _2321_ layer 1 50 -340
cell 1411 NOR3X1_140
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2182_ layer 1 -20 -50
pin name Y signal _2322_ layer 1 -106 -335
cell 1412 NOR3X1_141
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2176_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2323_ layer 1 -106 -335
cell 1413 AOI22X1_233
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _2322_ layer 1 -80 -131
pin name C signal _2323_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _2324_ layer 1 5 -216
cell 1414 NAND3X1_71
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2319_ layer 1 -120 30
pin name B signal _2321_ layer 1 -20 -50
pin name C signal _2324_ layer 1 40 130
pin name Y signal _2325_ layer 1 -40 340
cell 1415 NOR2X1_183
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2325_ layer 1 -80 -270
pin name B signal _2317_ layer 1 80 -31
pin name Y signal _2326_ layer 1 0 -150
cell 1416 NOR3X1_142
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2182_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2327_ layer 1 -106 -335
cell 1417 NOR3X1_143
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2161_ layer 1 -175 -251
pin name B signal _2176_ layer 1 -100 -150
pin name C signal _2166_ layer 1 -20 -50
pin name Y signal _2328_ layer 1 -106 -335
cell 1418 AOI22X1_234
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _2327_ layer 1 -80 -131
pin name C signal _2328_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _2329_ layer 1 5 -216
cell 1419 NOR3X1_144
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2161_ layer 1 -175 -251
pin name B signal _2176_ layer 1 -100 -150
pin name C signal _2172_ layer 1 -20 -50
pin name Y signal _2330_ layer 1 -106 -335
cell 1420 NAND2X1_330
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _2330_ layer 1 80 70
pin name Y signal _2331_ layer 1 50 -340
cell 1421 NOR3X1_145
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2166_ layer 1 -175 -251
pin name B signal _2167_ layer 1 -100 -150
pin name C signal _2186_ layer 1 -20 -50
pin name Y signal _2332_ layer 1 -106 -335
cell 1422 NAND2X1_331
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _2332_ layer 1 80 70
pin name Y signal _2333_ layer 1 50 -340
cell 1423 NAND3X1_72
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2331_ layer 1 -120 30
pin name B signal _2333_ layer 1 -20 -50
pin name C signal _2329_ layer 1 40 130
pin name Y signal _2334_ layer 1 -40 340
cell 1424 NOR3X1_146
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2166_ layer 1 -175 -251
pin name B signal _2182_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2335_ layer 1 -106 -335
cell 1425 NOR3X1_147
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2176_ layer 1 -175 -251
pin name B signal _2202_ layer 1 -100 -150
pin name C signal _2159_ layer 1 -20 -50
pin name Y signal _2336_ layer 1 -106 -335
cell 1426 AOI22X1_235
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _2336_ layer 1 -80 -131
pin name C signal _2335_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _2337_ layer 1 5 -216
cell 1427 NOR3X1_148
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2172_ layer 1 -175 -251
pin name B signal _2182_ layer 1 -100 -150
pin name C signal _2174_ layer 1 -20 -50
pin name Y signal _2338_ layer 1 -106 -335
cell 1428 NOR3X1_149
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2176_ layer 1 -175 -251
pin name B signal _2196_ layer 1 -100 -150
pin name C signal _2167_ layer 1 -20 -50
pin name Y signal _2339_ layer 1 -106 -335
cell 1429 AOI22X1_236
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _2339_ layer 1 -80 -131
pin name C signal _2338_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _2340_ layer 1 5 -216
cell 1430 NAND2X1_332
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2337_ layer 1 -80 -170
pin name B signal _2340_ layer 1 80 70
pin name Y signal _2341_ layer 1 50 -340
cell 1431 NOR2X1_184
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2341_ layer 1 -80 -270
pin name B signal _2334_ layer 1 80 -31
pin name Y signal _2342_ layer 1 0 -150
cell 1432 NAND2X1_333
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2326_ layer 1 -80 -170
pin name B signal _2342_ layer 1 80 70
pin name Y signal _2343_ layer 1 50 -340
cell 1433 NOR3X1_150
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2310_ layer 1 -175 -251
pin name B signal _2279_ layer 1 -100 -150
pin name C signal _2343_ layer 1 -20 -50
pin name Y signal _2344_ layer 1 -106 -335
cell 1434 INVX1_200
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<46> layer 1 -40 -270
pin name Y signal _2345_ layer 1 40 0
cell 1435 NAND2X1_334
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<45> layer 1 -80 -170
pin name B signal _2345_ layer 1 80 70
pin name Y signal _2346_ layer 1 50 -340
cell 1436 INVX1_201
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<48> layer 1 -40 -270
pin name Y signal _2347_ layer 1 40 0
cell 1437 NAND2X1_335
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<47> layer 1 -80 -170
pin name B signal _2347_ layer 1 80 70
pin name Y signal _2348_ layer 1 50 -340
cell 1438 NOR2X1_185
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2346_ layer 1 -80 -270
pin name B signal _2348_ layer 1 80 -31
pin name Y signal _2349_ layer 1 0 -150
cell 1439 NOR2X1_186
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<46> layer 1 -80 -270
pin name B signal wSelec<45> layer 1 80 -31
pin name Y signal _2350_ layer 1 0 -150
cell 1440 INVX1_202
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2350_ layer 1 -40 -270
pin name Y signal _2351_ layer 1 40 0
cell 1441 NOR2X1_187
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2348_ layer 1 -80 -270
pin name B signal _2351_ layer 1 80 -31
pin name Y signal _2352_ layer 1 0 -150
cell 1442 AOI22X1_237
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _2349_ layer 1 -80 -131
pin name C signal _2352_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _2353_ layer 1 5 -216
cell 1443 INVX1_203
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<45> layer 1 -40 -270
pin name Y signal _2354_ layer 1 40 0
cell 1444 NAND2X1_336
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<46> layer 1 -80 -170
pin name B signal _2354_ layer 1 80 70
pin name Y signal _2355_ layer 1 50 -340
cell 1445 NOR2X1_188
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2355_ layer 1 -80 -270
pin name B signal _2348_ layer 1 80 -31
pin name Y signal _2356_ layer 1 0 -150
cell 1446 NAND2X1_337
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _2356_ layer 1 80 70
pin name Y signal _2357_ layer 1 50 -340
cell 1447 INVX1_204
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<47> layer 1 -40 -270
pin name Y signal _2358_ layer 1 40 0
cell 1448 NAND2X1_338
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2358_ layer 1 -80 -170
pin name B signal _2347_ layer 1 80 70
pin name Y signal _2359_ layer 1 50 -340
cell 1449 NOR2X1_189
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2346_ layer 1 -80 -270
pin name B signal _2359_ layer 1 80 -31
pin name Y signal _2360_ layer 1 0 -150
cell 1450 NAND2X1_339
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<46> layer 1 -80 -170
pin name B signal wSelec<45> layer 1 80 70
pin name Y signal _2361_ layer 1 50 -340
cell 1451 NOR2X1_190
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2361_ layer 1 -80 -270
pin name B signal _2348_ layer 1 80 -31
pin name Y signal _2362_ layer 1 0 -150
cell 1452 AOI22X1_238
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2362_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _2360_ layer 1 70 -90
pin name Y signal _2363_ layer 1 5 -216
cell 1453 NAND3X1_73
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2357_ layer 1 -120 30
pin name B signal _2363_ layer 1 -20 -50
pin name C signal _2353_ layer 1 40 130
pin name Y signal _2364_ layer 1 -40 340
cell 1454 NAND2X1_340
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<48> layer 1 -80 -170
pin name B signal _2358_ layer 1 80 70
pin name Y signal _2365_ layer 1 50 -340
cell 1455 NOR2X1_191
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2365_ layer 1 -80 -270
pin name B signal _2351_ layer 1 80 -31
pin name Y signal _2366_ layer 1 0 -150
cell 1456 NAND2X1_341
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _2366_ layer 1 80 70
pin name Y signal _2367_ layer 1 50 -340
cell 1457 NAND2X1_342
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<47> layer 1 -80 -170
pin name B signal wSelec<48> layer 1 80 70
pin name Y signal _2368_ layer 1 50 -340
cell 1458 NOR2X1_192
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2368_ layer 1 -80 -270
pin name B signal _2355_ layer 1 80 -31
pin name Y signal _2369_ layer 1 0 -150
cell 1459 NOR2X1_193
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2368_ layer 1 -80 -270
pin name B signal _2346_ layer 1 80 -31
pin name Y signal _2370_ layer 1 0 -150
cell 1460 AOI22X1_239
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2369_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _2370_ layer 1 70 -90
pin name Y signal _2371_ layer 1 5 -216
cell 1461 NOR2X1_194
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2361_ layer 1 -80 -270
pin name B signal _2368_ layer 1 80 -31
pin name Y signal _2372_ layer 1 0 -150
cell 1462 NOR2X1_195
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2361_ layer 1 -80 -270
pin name B signal _2365_ layer 1 80 -31
pin name Y signal _2373_ layer 1 0 -150
cell 1463 AOI22X1_240
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _2372_ layer 1 -80 -131
pin name C signal _2373_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _2374_ layer 1 5 -216
cell 1464 NAND3X1_74
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2367_ layer 1 -120 30
pin name B signal _2374_ layer 1 -20 -50
pin name C signal _2371_ layer 1 40 130
pin name Y signal _2375_ layer 1 -40 340
cell 1465 NOR2X1_196
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2355_ layer 1 -80 -270
pin name B signal _2365_ layer 1 80 -31
pin name Y signal _2376_ layer 1 0 -150
cell 1466 NAND2X1_343
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _2376_ layer 1 80 70
pin name Y signal _2377_ layer 1 50 -340
cell 1467 NOR2X1_197
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2365_ layer 1 -80 -270
pin name B signal _2346_ layer 1 80 -31
pin name Y signal _2378_ layer 1 0 -150
cell 1468 NAND2X1_344
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _2378_ layer 1 80 70
pin name Y signal _2379_ layer 1 50 -340
cell 1469 NOR2X1_198
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2359_ layer 1 -80 -270
pin name B signal _2351_ layer 1 80 -31
pin name Y signal _2380_ layer 1 0 -150
cell 1470 NAND2X1_345
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _2380_ layer 1 80 70
pin name Y signal _2381_ layer 1 50 -340
cell 1471 NAND3X1_75
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2377_ layer 1 -120 30
pin name B signal _2379_ layer 1 -20 -50
pin name C signal _2381_ layer 1 40 130
pin name Y signal _2382_ layer 1 -40 340
cell 1472 INVX1_205
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _2383_ layer 1 40 0
cell 1473 NOR2X1_199
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2358_ layer 1 -80 -270
pin name B signal _2347_ layer 1 80 -31
pin name Y signal _2384_ layer 1 0 -150
cell 1474 NAND2X1_346
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2350_ layer 1 -80 -170
pin name B signal _2384_ layer 1 80 70
pin name Y signal _2385_ layer 1 50 -340
cell 1475 NOR2X1_200
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2355_ layer 1 -80 -270
pin name B signal _2359_ layer 1 80 -31
pin name Y signal _2386_ layer 1 0 -150
cell 1476 NOR2X1_201
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2361_ layer 1 -80 -270
pin name B signal _2359_ layer 1 80 -31
pin name Y signal _2387_ layer 1 0 -150
cell 1477 AOI22X1_241
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2386_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _2387_ layer 1 70 -90
pin name Y signal _2388_ layer 1 5 -216
cell 1478 OAI21X1_53
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2383_ layer 1 -80 -165
pin name B signal _2385_ layer 1 -40 -70
pin name C signal _2388_ layer 1 80 150
pin name Y signal _2389_ layer 1 25 -50
cell 1479 OR2X2_21
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2389_ layer 1 -120 -270
pin name B signal _2382_ layer 1 -20 -111
pin name Y signal _2390_ layer 1 120 -50
cell 1480 NOR3X1_151
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2364_ layer 1 -175 -251
pin name B signal _2375_ layer 1 -100 -150
pin name C signal _2390_ layer 1 -20 -50
pin name Y signal _2391_ layer 1 -106 -335
cell 1481 AND2X2_32
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2391_ layer 1 -120 -131
pin name B signal _2155_ layer 1 -40 -50
pin name Y signal _2392_ layer 1 89 -340
cell 1482 AOI21X1_36
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2246_ layer 1 -80 -35
pin name B signal _2344_ layer 1 -40 -131
pin name C signal _2392_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<0> layer 1 40 -340
cell 1483 INVX1_206
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2263_ layer 1 -40 -270
pin name Y signal _2393_ layer 1 40 0
cell 1484 AOI21X1_37
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _2393_ layer 1 -40 -131
pin name C signal _2155_ layer 1 120 -251
pin name Y signal _2394_ layer 1 40 -340
cell 1485 AOI22X1_242
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _2163_ layer 1 -80 -131
pin name C signal _2179_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _2395_ layer 1 5 -216
cell 1486 AOI22X1_243
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _2183_ layer 1 -80 -131
pin name C signal _2189_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _2396_ layer 1 5 -216
cell 1487 NAND3X1_76
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2394_ layer 1 -120 30
pin name B signal _2395_ layer 1 -20 -50
pin name C signal _2396_ layer 1 40 130
pin name Y signal _2397_ layer 1 -40 340
cell 1488 INVX1_207
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2223_ layer 1 -40 -270
pin name Y signal _2398_ layer 1 40 0
cell 1489 AOI22X1_244
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2248_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _2398_ layer 1 70 -90
pin name Y signal _2399_ layer 1 5 -216
cell 1490 AOI22X1_245
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _2322_ layer 1 -80 -131
pin name C signal _2201_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _2400_ layer 1 5 -216
cell 1491 INVX1_208
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _2401_ layer 1 40 0
cell 1492 INVX1_209
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _2402_ layer 1 40 0
cell 1493 OAI22X1_43
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2401_ layer 1 -120 -165
pin name B signal _2210_ layer 1 -80 -70
pin name C signal _2208_ layer 1 160 -131
pin name D signal _2402_ layer 1 80 -70
pin name Y signal _2403_ layer 1 0 -150
cell 1494 INVX1_210
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _2404_ layer 1 40 0
cell 1495 NAND2X1_347
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _2311_ layer 1 80 70
pin name Y signal _2405_ layer 1 50 -340
cell 1496 OAI21X1_54
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2404_ layer 1 -80 -165
pin name B signal _2216_ layer 1 -40 -70
pin name C signal _2405_ layer 1 80 150
pin name Y signal _2406_ layer 1 25 -50
cell 1497 NOR2X1_202
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2403_ layer 1 -80 -270
pin name B signal _2406_ layer 1 80 -31
pin name Y signal _2407_ layer 1 0 -150
cell 1498 NAND3X1_77
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2399_ layer 1 -120 30
pin name B signal _2400_ layer 1 -20 -50
pin name C signal _2407_ layer 1 40 130
pin name Y signal _2408_ layer 1 -40 340
cell 1499 INVX1_211
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _2409_ layer 1 40 0
cell 1500 NAND2X1_348
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _2195_ layer 1 80 70
pin name Y signal _2410_ layer 1 50 -340
cell 1501 OAI21X1_55
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2409_ layer 1 -80 -165
pin name B signal _2225_ layer 1 -40 -70
pin name C signal _2410_ layer 1 80 150
pin name Y signal _2411_ layer 1 25 -50
cell 1502 INVX1_212
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _2412_ layer 1 40 0
cell 1503 INVX1_213
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _2413_ layer 1 40 0
cell 1504 OAI22X1_44
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2412_ layer 1 -120 -165
pin name B signal _2231_ layer 1 -80 -70
pin name C signal _2229_ layer 1 160 -131
pin name D signal _2413_ layer 1 80 -70
pin name Y signal _2414_ layer 1 0 -150
cell 1505 NOR2X1_203
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2414_ layer 1 -80 -270
pin name B signal _2411_ layer 1 80 -31
pin name Y signal _2415_ layer 1 0 -150
cell 1506 AOI22X1_246
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2315_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _2288_ layer 1 70 -90
pin name Y signal _2416_ layer 1 5 -216
cell 1507 AND2X2_33
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2162_ layer 1 -120 -131
pin name B signal _2177_ layer 1 -40 -50
pin name Y signal _2417_ layer 1 89 -340
cell 1508 AOI22X1_247
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _2287_ layer 1 -80 -131
pin name C signal _2417_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _2418_ layer 1 5 -216
cell 1509 NAND3X1_78
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2416_ layer 1 -120 30
pin name B signal _2418_ layer 1 -20 -50
pin name C signal _2415_ layer 1 40 130
pin name Y signal _2419_ layer 1 -40 340
cell 1510 NOR3X1_152
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2419_ layer 1 -175 -251
pin name B signal _2397_ layer 1 -100 -150
pin name C signal _2408_ layer 1 -20 -50
pin name Y signal _2420_ layer 1 -106 -335
cell 1511 INVX1_214
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _2421_ layer 1 40 0
cell 1512 NAND2X1_349
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _2250_ layer 1 80 70
pin name Y signal _2422_ layer 1 50 -340
cell 1513 OAI21X1_56
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2252_ layer 1 -80 -165
pin name B signal _2421_ layer 1 -40 -70
pin name C signal _2422_ layer 1 80 150
pin name Y signal _2423_ layer 1 25 -50
cell 1514 AOI21X1_38
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _2299_ layer 1 -40 -131
pin name C signal _2423_ layer 1 120 -251
pin name Y signal _2424_ layer 1 40 -340
cell 1515 INVX1_215
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _2425_ layer 1 40 0
cell 1516 INVX1_216
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _2426_ layer 1 40 0
cell 1517 OAI22X1_45
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2426_ layer 1 -120 -165
pin name B signal _2258_ layer 1 -80 -70
pin name C signal _2259_ layer 1 160 -131
pin name D signal _2425_ layer 1 80 -70
pin name Y signal _2427_ layer 1 0 -150
cell 1518 INVX1_217
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _2428_ layer 1 40 0
cell 1519 NAND2X1_350
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _2268_ layer 1 80 70
pin name Y signal _2429_ layer 1 50 -340
cell 1520 OAI21X1_57
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2169_ layer 1 -80 -165
pin name B signal _2428_ layer 1 -40 -70
pin name C signal _2429_ layer 1 80 150
pin name Y signal _2430_ layer 1 25 -50
cell 1521 NOR2X1_204
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2430_ layer 1 -80 -270
pin name B signal _2427_ layer 1 80 -31
pin name Y signal _2431_ layer 1 0 -150
cell 1522 INVX1_218
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _2432_ layer 1 40 0
cell 1523 INVX1_219
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _2433_ layer 1 40 0
cell 1524 OAI22X1_46
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2264_ layer 1 -120 -165
pin name B signal _2433_ layer 1 -80 -70
pin name C signal _2270_ layer 1 160 -131
pin name D signal _2432_ layer 1 80 -70
pin name Y signal _2434_ layer 1 0 -150
cell 1525 INVX1_220
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _2435_ layer 1 40 0
cell 1526 NOR2X1_205
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2435_ layer 1 -80 -270
pin name B signal _2275_ layer 1 80 -31
pin name Y signal _2436_ layer 1 0 -150
cell 1527 INVX1_221
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _2437_ layer 1 40 0
cell 1528 NOR2X1_206
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2437_ layer 1 -80 -270
pin name B signal _2276_ layer 1 80 -31
pin name Y signal _2438_ layer 1 0 -150
cell 1529 NOR3X1_153
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2436_ layer 1 -175 -251
pin name B signal _2434_ layer 1 -100 -150
pin name C signal _2438_ layer 1 -20 -50
pin name Y signal _2439_ layer 1 -106 -335
cell 1530 NAND3X1_79
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2431_ layer 1 -120 30
pin name B signal _2424_ layer 1 -20 -50
pin name C signal _2439_ layer 1 40 130
pin name Y signal _2440_ layer 1 -40 340
cell 1531 AOI22X1_248
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _2280_ layer 1 -80 -131
pin name C signal _2281_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _2441_ layer 1 5 -216
cell 1532 AOI22X1_249
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2283_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _2284_ layer 1 70 -90
pin name Y signal _2442_ layer 1 5 -216
cell 1533 NAND2X1_351
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2441_ layer 1 -80 -170
pin name B signal _2442_ layer 1 80 70
pin name Y signal _2443_ layer 1 50 -340
cell 1534 AOI22X1_250
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _2291_ layer 1 -80 -131
pin name C signal _2290_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _2444_ layer 1 5 -216
cell 1535 AOI22X1_251
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2234_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _2241_ layer 1 70 -90
pin name Y signal _2445_ layer 1 5 -216
cell 1536 NAND2X1_352
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2444_ layer 1 -80 -170
pin name B signal _2445_ layer 1 80 70
pin name Y signal _2446_ layer 1 50 -340
cell 1537 NOR2X1_207
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2443_ layer 1 -80 -270
pin name B signal _2446_ layer 1 80 -31
pin name Y signal _2447_ layer 1 0 -150
cell 1538 AOI22X1_252
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2295_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _2296_ layer 1 70 -90
pin name Y signal _2448_ layer 1 5 -216
cell 1539 AOI22X1_253
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2197_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _2298_ layer 1 70 -90
pin name Y signal _2449_ layer 1 5 -216
cell 1540 NAND2X1_353
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2448_ layer 1 -80 -170
pin name B signal _2449_ layer 1 80 70
pin name Y signal _2450_ layer 1 50 -340
cell 1541 AOI22X1_254
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _2302_ layer 1 -80 -131
pin name C signal _2303_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _2451_ layer 1 5 -216
cell 1542 AOI22X1_255
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2305_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _2306_ layer 1 70 -90
pin name Y signal _2452_ layer 1 5 -216
cell 1543 NAND2X1_354
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2452_ layer 1 -80 -170
pin name B signal _2451_ layer 1 80 70
pin name Y signal _2453_ layer 1 50 -340
cell 1544 NOR2X1_208
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2450_ layer 1 -80 -270
pin name B signal _2453_ layer 1 80 -31
pin name Y signal _2454_ layer 1 0 -150
cell 1545 NAND2X1_355
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2454_ layer 1 -80 -170
pin name B signal _2447_ layer 1 80 70
pin name Y signal _2455_ layer 1 50 -340
cell 1546 AOI22X1_256
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _2312_ layer 1 -80 -131
pin name C signal _2213_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _2456_ layer 1 5 -216
cell 1547 AOI22X1_257
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2236_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _2314_ layer 1 70 -90
pin name Y signal _2457_ layer 1 5 -216
cell 1548 NAND2X1_356
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2456_ layer 1 -80 -170
pin name B signal _2457_ layer 1 80 70
pin name Y signal _2458_ layer 1 50 -340
cell 1549 AOI22X1_258
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _2203_ layer 1 -80 -131
pin name C signal _2323_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _2459_ layer 1 5 -216
cell 1550 NAND2X1_357
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _2318_ layer 1 80 70
pin name Y signal _2460_ layer 1 50 -340
cell 1551 NAND2X1_358
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _2320_ layer 1 80 70
pin name Y signal _2461_ layer 1 50 -340
cell 1552 NAND3X1_80
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2460_ layer 1 -120 30
pin name B signal _2461_ layer 1 -20 -50
pin name C signal _2459_ layer 1 40 130
pin name Y signal _2462_ layer 1 -40 340
cell 1553 NOR2X1_209
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2462_ layer 1 -80 -270
pin name B signal _2458_ layer 1 80 -31
pin name Y signal _2463_ layer 1 0 -150
cell 1554 AOI22X1_259
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _2327_ layer 1 -80 -131
pin name C signal _2328_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _2464_ layer 1 5 -216
cell 1555 NAND2X1_359
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _2330_ layer 1 80 70
pin name Y signal _2465_ layer 1 50 -340
cell 1556 NAND2X1_360
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _2332_ layer 1 80 70
pin name Y signal _2466_ layer 1 50 -340
cell 1557 NAND3X1_81
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2465_ layer 1 -120 30
pin name B signal _2466_ layer 1 -20 -50
pin name C signal _2464_ layer 1 40 130
pin name Y signal _2467_ layer 1 -40 340
cell 1558 AOI22X1_260
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _2336_ layer 1 -80 -131
pin name C signal _2335_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _2468_ layer 1 5 -216
cell 1559 AOI22X1_261
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _2339_ layer 1 -80 -131
pin name C signal _2338_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _2469_ layer 1 5 -216
cell 1560 NAND2X1_361
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2468_ layer 1 -80 -170
pin name B signal _2469_ layer 1 80 70
pin name Y signal _2470_ layer 1 50 -340
cell 1561 NOR2X1_210
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2470_ layer 1 -80 -270
pin name B signal _2467_ layer 1 80 -31
pin name Y signal _2471_ layer 1 0 -150
cell 1562 NAND2X1_362
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2463_ layer 1 -80 -170
pin name B signal _2471_ layer 1 80 70
pin name Y signal _2472_ layer 1 50 -340
cell 1563 NOR3X1_154
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2455_ layer 1 -175 -251
pin name B signal _2440_ layer 1 -100 -150
pin name C signal _2472_ layer 1 -20 -50
pin name Y signal _2473_ layer 1 -106 -335
cell 1564 AOI21X1_39
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _2349_ layer 1 -40 -131
pin name C signal _2154_ layer 1 120 -251
pin name Y signal _2474_ layer 1 40 -340
cell 1565 AOI22X1_262
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2352_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _2380_ layer 1 70 -90
pin name Y signal _2475_ layer 1 5 -216
cell 1566 AOI22X1_263
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2373_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _2356_ layer 1 70 -90
pin name Y signal _2476_ layer 1 5 -216
cell 1567 NAND3X1_82
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2474_ layer 1 -120 30
pin name B signal _2476_ layer 1 -20 -50
pin name C signal _2475_ layer 1 40 130
pin name Y signal _2477_ layer 1 -40 340
cell 1568 NAND3X1_83
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _2350_ layer 1 -20 -50
pin name C signal _2384_ layer 1 40 130
pin name Y signal _2478_ layer 1 -40 340
cell 1569 AOI22X1_264
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _2372_ layer 1 -80 -131
pin name C signal _2360_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _2479_ layer 1 5 -216
cell 1570 AND2X2_34
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2479_ layer 1 -120 -131
pin name B signal _2478_ layer 1 -40 -50
pin name Y signal _2480_ layer 1 89 -340
cell 1571 AOI22X1_265
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2369_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _2376_ layer 1 70 -90
pin name Y signal _2481_ layer 1 5 -216
cell 1572 AOI22X1_266
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _2370_ layer 1 -80 -131
pin name C signal _2366_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _2482_ layer 1 5 -216
cell 1573 AND2X2_35
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2482_ layer 1 -120 -131
pin name B signal _2481_ layer 1 -40 -50
pin name Y signal _2483_ layer 1 89 -340
cell 1574 AOI22X1_267
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2386_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _2387_ layer 1 70 -90
pin name Y signal _2484_ layer 1 5 -216
cell 1575 AOI22X1_268
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2362_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _2378_ layer 1 70 -90
pin name Y signal _2485_ layer 1 5 -216
cell 1576 AND2X2_36
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2484_ layer 1 -120 -131
pin name B signal _2485_ layer 1 -40 -50
pin name Y signal _2486_ layer 1 89 -340
cell 1577 NAND3X1_84
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2480_ layer 1 -120 30
pin name B signal _2486_ layer 1 -20 -50
pin name C signal _2483_ layer 1 40 130
pin name Y signal _2487_ layer 1 -40 340
cell 1578 NOR2X1_211
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2477_ layer 1 -80 -270
pin name B signal _2487_ layer 1 80 -31
pin name Y signal _2488_ layer 1 0 -150
cell 1579 AOI21X1_40
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2420_ layer 1 -80 -35
pin name B signal _2473_ layer 1 -40 -131
pin name C signal _2488_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<1> layer 1 40 -340
cell 1580 AOI21X1_41
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _2393_ layer 1 -40 -131
pin name C signal _2155_ layer 1 120 -251
pin name Y signal _2489_ layer 1 40 -340
cell 1581 INVX1_222
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2252_ layer 1 -40 -270
pin name Y signal _2490_ layer 1 40 0
cell 1582 AOI22X1_269
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _2163_ layer 1 -80 -131
pin name C signal _2490_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _2491_ layer 1 5 -216
cell 1583 INVX1_223
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2264_ layer 1 -40 -270
pin name Y signal _2492_ layer 1 40 0
cell 1584 AOI22X1_270
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _2299_ layer 1 -80 -131
pin name C signal _2492_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _2493_ layer 1 5 -216
cell 1585 NAND3X1_85
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2493_ layer 1 -120 30
pin name B signal _2489_ layer 1 -20 -50
pin name C signal _2491_ layer 1 40 130
pin name Y signal _2494_ layer 1 -40 340
cell 1586 AOI22X1_271
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2248_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _2398_ layer 1 70 -90
pin name Y signal _2495_ layer 1 5 -216
cell 1587 AOI22X1_272
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _2197_ layer 1 -80 -131
pin name C signal _2170_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _2496_ layer 1 5 -216
cell 1588 INVX1_224
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _2497_ layer 1 40 0
cell 1589 NAND2X1_363
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _2287_ layer 1 80 70
pin name Y signal _2498_ layer 1 50 -340
cell 1590 OAI21X1_58
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2497_ layer 1 -80 -165
pin name B signal _2259_ layer 1 -40 -70
pin name C signal _2498_ layer 1 80 150
pin name Y signal _2499_ layer 1 25 -50
cell 1591 INVX1_225
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _2500_ layer 1 40 0
cell 1592 NAND2X1_364
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _2213_ layer 1 80 70
pin name Y signal _2501_ layer 1 50 -340
cell 1593 OAI21X1_59
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2500_ layer 1 -80 -165
pin name B signal _2216_ layer 1 -40 -70
pin name C signal _2501_ layer 1 80 150
pin name Y signal _2502_ layer 1 25 -50
cell 1594 NOR2X1_212
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2499_ layer 1 -80 -270
pin name B signal _2502_ layer 1 80 -31
pin name Y signal _2503_ layer 1 0 -150
cell 1595 NAND3X1_86
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2495_ layer 1 -120 30
pin name B signal _2496_ layer 1 -20 -50
pin name C signal _2503_ layer 1 40 130
pin name Y signal _2504_ layer 1 -40 340
cell 1596 INVX1_226
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _2505_ layer 1 40 0
cell 1597 NAND2X1_365
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _2195_ layer 1 80 70
pin name Y signal _2506_ layer 1 50 -340
cell 1598 OAI21X1_60
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2505_ layer 1 -80 -165
pin name B signal _2225_ layer 1 -40 -70
pin name C signal _2506_ layer 1 80 150
pin name Y signal _2507_ layer 1 25 -50
cell 1599 INVX1_227
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _2508_ layer 1 40 0
cell 1600 INVX1_228
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _2509_ layer 1 40 0
cell 1601 OAI22X1_47
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2508_ layer 1 -120 -165
pin name B signal _2231_ layer 1 -80 -70
pin name C signal _2229_ layer 1 160 -131
pin name D signal _2509_ layer 1 80 -70
pin name Y signal _2510_ layer 1 0 -150
cell 1602 NOR2X1_213
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2510_ layer 1 -80 -270
pin name B signal _2507_ layer 1 80 -31
pin name Y signal _2511_ layer 1 0 -150
cell 1603 AOI22X1_273
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2315_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _2288_ layer 1 70 -90
pin name Y signal _2512_ layer 1 5 -216
cell 1604 AND2X2_37
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2187_ layer 1 -120 -131
pin name B signal _2209_ layer 1 -40 -50
pin name Y signal _2513_ layer 1 89 -340
cell 1605 AOI22X1_274
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _2513_ layer 1 -80 -131
pin name C signal _2417_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _2514_ layer 1 5 -216
cell 1606 NAND3X1_87
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2512_ layer 1 -120 30
pin name B signal _2514_ layer 1 -20 -50
pin name C signal _2511_ layer 1 40 130
pin name Y signal _2515_ layer 1 -40 340
cell 1607 NOR3X1_155
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2515_ layer 1 -175 -251
pin name B signal _2494_ layer 1 -100 -150
pin name C signal _2504_ layer 1 -20 -50
pin name Y signal _2516_ layer 1 -106 -335
cell 1608 INVX1_229
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _2517_ layer 1 40 0
cell 1609 NOR3X1_156
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2517_ layer 1 -175 -251
pin name B signal _2182_ layer 1 -100 -150
pin name C signal _2181_ layer 1 -20 -50
pin name Y signal _2518_ layer 1 -106 -335
cell 1610 AND2X2_38
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2203_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _2519_ layer 1 89 -340
cell 1611 AND2X2_39
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2323_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _2520_ layer 1 89 -340
cell 1612 NOR3X1_157
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2520_ layer 1 -175 -251
pin name B signal _2519_ layer 1 -100 -150
pin name C signal _2518_ layer 1 -20 -50
pin name Y signal _2521_ layer 1 -106 -335
cell 1613 INVX1_230
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _2522_ layer 1 40 0
cell 1614 INVX1_231
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _2523_ layer 1 40 0
cell 1615 OAI22X1_48
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2523_ layer 1 -120 -165
pin name B signal _2258_ layer 1 -80 -70
pin name C signal _2208_ layer 1 160 -131
pin name D signal _2522_ layer 1 80 -70
pin name Y signal _2524_ layer 1 0 -150
cell 1616 INVX1_232
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _2525_ layer 1 40 0
cell 1617 INVX1_233
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _2526_ layer 1 40 0
cell 1618 NAND2X1_366
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2199_ layer 1 -80 -170
pin name B signal _2200_ layer 1 80 70
pin name Y signal _2527_ layer 1 50 -340
cell 1619 OAI22X1_49
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2527_ layer 1 -120 -165
pin name B signal _2526_ layer 1 -80 -70
pin name C signal _2525_ layer 1 160 -131
pin name D signal _2178_ layer 1 80 -70
pin name Y signal _2528_ layer 1 0 -150
cell 1620 NOR2X1_214
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2524_ layer 1 -80 -270
pin name B signal _2528_ layer 1 80 -31
pin name Y signal _2529_ layer 1 0 -150
cell 1621 INVX1_234
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _2530_ layer 1 40 0
cell 1622 NOR3X1_158
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2159_ layer 1 -175 -251
pin name B signal _2176_ layer 1 -100 -150
pin name C signal _2167_ layer 1 -20 -50
pin name Y signal _2531_ layer 1 -106 -335
cell 1623 NAND2X1_367
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _2531_ layer 1 80 70
pin name Y signal _2532_ layer 1 50 -340
cell 1624 OAI21X1_61
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2188_ layer 1 -80 -165
pin name B signal _2530_ layer 1 -40 -70
pin name C signal _2532_ layer 1 80 150
pin name Y signal _2533_ layer 1 25 -50
cell 1625 INVX1_235
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _2534_ layer 1 40 0
cell 1626 INVX1_236
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _2535_ layer 1 40 0
cell 1627 OAI22X1_50
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2275_ layer 1 -120 -165
pin name B signal _2535_ layer 1 -80 -70
pin name C signal _2534_ layer 1 160 -131
pin name D signal _2276_ layer 1 80 -70
pin name Y signal _2536_ layer 1 0 -150
cell 1628 NOR2X1_215
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2533_ layer 1 -80 -270
pin name B signal _2536_ layer 1 80 -31
pin name Y signal _2537_ layer 1 0 -150
cell 1629 NAND3X1_88
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2521_ layer 1 -120 30
pin name B signal _2537_ layer 1 -20 -50
pin name C signal _2529_ layer 1 40 130
pin name Y signal _2538_ layer 1 -40 340
cell 1630 AOI22X1_275
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _2280_ layer 1 -80 -131
pin name C signal _2281_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _2539_ layer 1 5 -216
cell 1631 AOI22X1_276
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2283_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _2284_ layer 1 70 -90
pin name Y signal _2540_ layer 1 5 -216
cell 1632 NAND2X1_368
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2539_ layer 1 -80 -170
pin name B signal _2540_ layer 1 80 70
pin name Y signal _2541_ layer 1 50 -340
cell 1633 AOI22X1_277
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _2291_ layer 1 -80 -131
pin name C signal _2290_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _2542_ layer 1 5 -216
cell 1634 AOI22X1_278
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2234_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _2241_ layer 1 70 -90
pin name Y signal _2543_ layer 1 5 -216
cell 1635 NAND2X1_369
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2542_ layer 1 -80 -170
pin name B signal _2543_ layer 1 80 70
pin name Y signal _2544_ layer 1 50 -340
cell 1636 NOR2X1_216
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2541_ layer 1 -80 -270
pin name B signal _2544_ layer 1 80 -31
pin name Y signal _2545_ layer 1 0 -150
cell 1637 AOI22X1_279
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2295_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _2296_ layer 1 70 -90
pin name Y signal _2546_ layer 1 5 -216
cell 1638 AOI22X1_280
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _2322_ layer 1 -80 -131
pin name C signal _2298_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _2547_ layer 1 5 -216
cell 1639 NAND2X1_370
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2547_ layer 1 -80 -170
pin name B signal _2546_ layer 1 80 70
pin name Y signal _2548_ layer 1 50 -340
cell 1640 AOI22X1_281
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _2302_ layer 1 -80 -131
pin name C signal _2303_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _2549_ layer 1 5 -216
cell 1641 AOI22X1_282
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2305_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _2306_ layer 1 70 -90
pin name Y signal _2550_ layer 1 5 -216
cell 1642 NAND2X1_371
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2550_ layer 1 -80 -170
pin name B signal _2549_ layer 1 80 70
pin name Y signal _2551_ layer 1 50 -340
cell 1643 NOR2X1_217
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2548_ layer 1 -80 -270
pin name B signal _2551_ layer 1 80 -31
pin name Y signal _2552_ layer 1 0 -150
cell 1644 NAND2X1_372
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2552_ layer 1 -80 -170
pin name B signal _2545_ layer 1 80 70
pin name Y signal _2553_ layer 1 50 -340
cell 1645 AOI22X1_283
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _2312_ layer 1 -80 -131
pin name C signal _2311_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _2554_ layer 1 5 -216
cell 1646 AOI22X1_284
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2236_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _2314_ layer 1 70 -90
pin name Y signal _2555_ layer 1 5 -216
cell 1647 NAND2X1_373
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2554_ layer 1 -80 -170
pin name B signal _2555_ layer 1 80 70
pin name Y signal _2556_ layer 1 50 -340
cell 1648 AOI22X1_285
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _2320_ layer 1 -80 -131
pin name C signal _2318_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _2557_ layer 1 5 -216
cell 1649 AOI22X1_286
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2250_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _2268_ layer 1 70 -90
pin name Y signal _2558_ layer 1 5 -216
cell 1650 NAND2X1_374
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2558_ layer 1 -80 -170
pin name B signal _2557_ layer 1 80 70
pin name Y signal _2559_ layer 1 50 -340
cell 1651 NOR2X1_218
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2559_ layer 1 -80 -270
pin name B signal _2556_ layer 1 80 -31
pin name Y signal _2560_ layer 1 0 -150
cell 1652 AOI22X1_287
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _2327_ layer 1 -80 -131
pin name C signal _2328_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _2561_ layer 1 5 -216
cell 1653 NAND2X1_375
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _2330_ layer 1 80 70
pin name Y signal _2562_ layer 1 50 -340
cell 1654 NAND2X1_376
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _2332_ layer 1 80 70
pin name Y signal _2563_ layer 1 50 -340
cell 1655 NAND3X1_89
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2562_ layer 1 -120 30
pin name B signal _2563_ layer 1 -20 -50
pin name C signal _2561_ layer 1 40 130
pin name Y signal _2564_ layer 1 -40 340
cell 1656 AOI22X1_288
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _2336_ layer 1 -80 -131
pin name C signal _2335_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _2565_ layer 1 5 -216
cell 1657 AOI22X1_289
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _2339_ layer 1 -80 -131
pin name C signal _2338_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _2566_ layer 1 5 -216
cell 1658 NAND2X1_377
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2565_ layer 1 -80 -170
pin name B signal _2566_ layer 1 80 70
pin name Y signal _2567_ layer 1 50 -340
cell 1659 NOR2X1_219
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2567_ layer 1 -80 -270
pin name B signal _2564_ layer 1 80 -31
pin name Y signal _2568_ layer 1 0 -150
cell 1660 NAND2X1_378
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2560_ layer 1 -80 -170
pin name B signal _2568_ layer 1 80 70
pin name Y signal _2569_ layer 1 50 -340
cell 1661 NOR3X1_159
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2553_ layer 1 -175 -251
pin name B signal _2538_ layer 1 -100 -150
pin name C signal _2569_ layer 1 -20 -50
pin name Y signal _2570_ layer 1 -106 -335
cell 1662 AOI22X1_290
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2376_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _2378_ layer 1 70 -90
pin name Y signal _2571_ layer 1 5 -216
cell 1663 AOI22X1_291
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2373_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _2380_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _2572_ layer 1 5 -216
cell 1664 NAND2X1_379
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2571_ layer 1 -80 -170
pin name B signal _2572_ layer 1 80 70
pin name Y signal _2573_ layer 1 50 -340
cell 1665 AOI21X1_42
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _2366_ layer 1 -40 -131
pin name C signal _2573_ layer 1 120 -251
pin name Y signal _2574_ layer 1 40 -340
cell 1666 INVX1_237
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _2575_ layer 1 40 0
cell 1667 AOI22X1_292
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2386_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _2387_ layer 1 70 -90
pin name Y signal _2576_ layer 1 5 -216
cell 1668 OAI21X1_62
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2575_ layer 1 -80 -165
pin name B signal _2385_ layer 1 -40 -70
pin name C signal _2576_ layer 1 80 150
pin name Y signal _2577_ layer 1 25 -50
cell 1669 AOI22X1_293
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2349_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _2352_ layer 1 70 -90
pin name Y signal _2578_ layer 1 5 -216
cell 1670 NAND2X1_380
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _2356_ layer 1 80 70
pin name Y signal _2579_ layer 1 50 -340
cell 1671 AOI22X1_294
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2362_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _2360_ layer 1 70 -90
pin name Y signal _2580_ layer 1 5 -216
cell 1672 NAND3X1_90
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2579_ layer 1 -120 30
pin name B signal _2580_ layer 1 -20 -50
pin name C signal _2578_ layer 1 40 130
pin name Y signal _2581_ layer 1 -40 340
cell 1673 NOR2X1_220
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2577_ layer 1 -80 -270
pin name B signal _2581_ layer 1 80 -31
pin name Y signal _2582_ layer 1 0 -150
cell 1674 NAND2X1_381
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _2369_ layer 1 80 70
pin name Y signal _2583_ layer 1 50 -340
cell 1675 NAND2X1_382
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _2370_ layer 1 80 70
pin name Y signal _2584_ layer 1 50 -340
cell 1676 NAND2X1_383
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2583_ layer 1 -80 -170
pin name B signal _2584_ layer 1 80 70
pin name Y signal _2585_ layer 1 50 -340
cell 1677 AOI21X1_43
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _2372_ layer 1 -40 -131
pin name C signal _2585_ layer 1 120 -251
pin name Y signal _2586_ layer 1 40 -340
cell 1678 NAND3X1_91
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2574_ layer 1 -120 30
pin name B signal _2586_ layer 1 -20 -50
pin name C signal _2582_ layer 1 40 130
pin name Y signal _2587_ layer 1 -40 340
cell 1679 NOR2X1_221
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2154_ layer 1 -80 -270
pin name B signal _2587_ layer 1 80 -31
pin name Y signal _2588_ layer 1 0 -150
cell 1680 AOI21X1_44
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2516_ layer 1 -80 -35
pin name B signal _2570_ layer 1 -40 -131
pin name C signal _2588_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<2> layer 1 40 -340
cell 1681 AOI21X1_45
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _2398_ layer 1 -40 -131
pin name C signal _2155_ layer 1 120 -251
pin name Y signal _2589_ layer 1 40 -340
cell 1682 AOI22X1_295
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2170_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _2490_ layer 1 70 -90
pin name Y signal _2590_ layer 1 5 -216
cell 1683 AOI22X1_296
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _2492_ layer 1 -80 -131
pin name C signal _2248_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _2591_ layer 1 5 -216
cell 1684 NAND3X1_92
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2591_ layer 1 -120 30
pin name B signal _2589_ layer 1 -20 -50
pin name C signal _2590_ layer 1 40 130
pin name Y signal _2592_ layer 1 -40 340
cell 1685 AOI22X1_297
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _2197_ layer 1 -80 -131
pin name C signal _2195_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _2593_ layer 1 5 -216
cell 1686 AOI22X1_298
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _2268_ layer 1 -80 -131
pin name C signal _2393_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _2594_ layer 1 5 -216
cell 1687 INVX1_238
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _2595_ layer 1 40 0
cell 1688 INVX1_239
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _2596_ layer 1 40 0
cell 1689 OAI22X1_51
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2595_ layer 1 -120 -165
pin name B signal _2210_ layer 1 -80 -70
pin name C signal _2259_ layer 1 160 -131
pin name D signal _2596_ layer 1 80 -70
pin name Y signal _2597_ layer 1 0 -150
cell 1690 INVX1_240
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _2598_ layer 1 40 0
cell 1691 NAND2X1_384
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _2311_ layer 1 80 70
pin name Y signal _2599_ layer 1 50 -340
cell 1692 OAI21X1_63
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2598_ layer 1 -80 -165
pin name B signal _2216_ layer 1 -40 -70
pin name C signal _2599_ layer 1 80 150
pin name Y signal _2600_ layer 1 25 -50
cell 1693 NOR2X1_222
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2597_ layer 1 -80 -270
pin name B signal _2600_ layer 1 80 -31
pin name Y signal _2601_ layer 1 0 -150
cell 1694 NAND3X1_93
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2593_ layer 1 -120 30
pin name B signal _2594_ layer 1 -20 -50
pin name C signal _2601_ layer 1 40 130
pin name Y signal _2602_ layer 1 -40 340
cell 1695 AND2X2_40
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2224_ layer 1 -120 -131
pin name B signal _2158_ layer 1 -40 -50
pin name Y signal _2603_ layer 1 89 -340
cell 1696 AOI22X1_299
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2163_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _2603_ layer 1 70 -90
pin name Y signal _2604_ layer 1 5 -216
cell 1697 AND2X2_41
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2222_ layer 1 -120 -131
pin name B signal _2187_ layer 1 -40 -50
pin name Y signal _2605_ layer 1 89 -340
cell 1698 AND2X2_42
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2230_ layer 1 -120 -131
pin name B signal _2187_ layer 1 -40 -50
pin name Y signal _2606_ layer 1 89 -340
cell 1699 AOI22X1_300
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _2606_ layer 1 -80 -131
pin name C signal _2605_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _2607_ layer 1 5 -216
cell 1700 NAND2X1_385
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _2315_ layer 1 80 70
pin name Y signal _2608_ layer 1 50 -340
cell 1701 NAND2X1_386
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _2288_ layer 1 80 70
pin name Y signal _2609_ layer 1 50 -340
cell 1702 NAND2X1_387
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2608_ layer 1 -80 -170
pin name B signal _2609_ layer 1 80 70
pin name Y signal _2610_ layer 1 50 -340
cell 1703 INVX1_241
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _2611_ layer 1 40 0
cell 1704 NAND2X1_388
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _2287_ layer 1 80 70
pin name Y signal _2612_ layer 1 50 -340
cell 1705 OAI21X1_64
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2611_ layer 1 -80 -165
pin name B signal _2240_ layer 1 -40 -70
pin name C signal _2612_ layer 1 80 150
pin name Y signal _2613_ layer 1 25 -50
cell 1706 NOR2X1_223
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2610_ layer 1 -80 -270
pin name B signal _2613_ layer 1 80 -31
pin name Y signal _2614_ layer 1 0 -150
cell 1707 NAND3X1_94
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2604_ layer 1 -120 30
pin name B signal _2607_ layer 1 -20 -50
pin name C signal _2614_ layer 1 40 130
pin name Y signal _2615_ layer 1 -40 340
cell 1708 NOR3X1_160
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2602_ layer 1 -175 -251
pin name B signal _2592_ layer 1 -100 -150
pin name C signal _2615_ layer 1 -20 -50
pin name Y signal _2616_ layer 1 -106 -335
cell 1709 INVX1_242
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _2617_ layer 1 40 0
cell 1710 NAND2X1_389
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _2203_ layer 1 80 70
pin name Y signal _2618_ layer 1 50 -340
cell 1711 OAI21X1_65
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2208_ layer 1 -80 -165
pin name B signal _2617_ layer 1 -40 -70
pin name C signal _2618_ layer 1 80 150
pin name Y signal _2619_ layer 1 25 -50
cell 1712 AOI21X1_46
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _2183_ layer 1 -40 -131
pin name C signal _2619_ layer 1 120 -251
pin name Y signal _2620_ layer 1 40 -340
cell 1713 INVX1_243
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _2621_ layer 1 40 0
cell 1714 INVX1_244
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _2622_ layer 1 40 0
cell 1715 OAI22X1_52
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2527_ layer 1 -120 -165
pin name B signal _2622_ layer 1 -80 -70
pin name C signal _2621_ layer 1 160 -131
pin name D signal _2178_ layer 1 80 -70
pin name Y signal _2623_ layer 1 0 -150
cell 1716 INVX1_245
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _2624_ layer 1 40 0
cell 1717 NAND2X1_390
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _2323_ layer 1 80 70
pin name Y signal _2625_ layer 1 50 -340
cell 1718 OAI21X1_66
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2188_ layer 1 -80 -165
pin name B signal _2624_ layer 1 -40 -70
pin name C signal _2625_ layer 1 80 150
pin name Y signal _2626_ layer 1 25 -50
cell 1719 NOR2X1_224
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2626_ layer 1 -80 -270
pin name B signal _2623_ layer 1 80 -31
pin name Y signal _2627_ layer 1 0 -150
cell 1720 INVX1_246
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _2628_ layer 1 40 0
cell 1721 INVX1_247
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _2629_ layer 1 40 0
cell 1722 OAI22X1_53
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2275_ layer 1 -120 -165
pin name B signal _2629_ layer 1 -80 -70
pin name C signal _2628_ layer 1 160 -131
pin name D signal _2276_ layer 1 80 -70
pin name Y signal _2630_ layer 1 0 -150
cell 1723 INVX1_248
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _2631_ layer 1 40 0
cell 1724 NAND2X1_391
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _2322_ layer 1 80 70
pin name Y signal _2632_ layer 1 50 -340
cell 1725 OAI21X1_67
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2631_ layer 1 -80 -165
pin name B signal _2258_ layer 1 -40 -70
pin name C signal _2632_ layer 1 80 150
pin name Y signal _2633_ layer 1 25 -50
cell 1726 NOR2X1_225
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2633_ layer 1 -80 -270
pin name B signal _2630_ layer 1 80 -31
pin name Y signal _2634_ layer 1 0 -150
cell 1727 NAND3X1_95
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2620_ layer 1 -120 30
pin name B signal _2634_ layer 1 -20 -50
pin name C signal _2627_ layer 1 40 130
pin name Y signal _2635_ layer 1 -40 340
cell 1728 AOI22X1_301
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _2280_ layer 1 -80 -131
pin name C signal _2281_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _2636_ layer 1 5 -216
cell 1729 AOI22X1_302
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2283_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _2284_ layer 1 70 -90
pin name Y signal _2637_ layer 1 5 -216
cell 1730 NAND2X1_392
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2636_ layer 1 -80 -170
pin name B signal _2637_ layer 1 80 70
pin name Y signal _2638_ layer 1 50 -340
cell 1731 AOI22X1_303
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _2291_ layer 1 -80 -131
pin name C signal _2290_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _2639_ layer 1 5 -216
cell 1732 AOI22X1_304
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2234_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _2241_ layer 1 70 -90
pin name Y signal _2640_ layer 1 5 -216
cell 1733 NAND2X1_393
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2639_ layer 1 -80 -170
pin name B signal _2640_ layer 1 80 70
pin name Y signal _2641_ layer 1 50 -340
cell 1734 NOR2X1_226
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2638_ layer 1 -80 -270
pin name B signal _2641_ layer 1 80 -31
pin name Y signal _2642_ layer 1 0 -150
cell 1735 AOI22X1_305
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2295_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _2296_ layer 1 70 -90
pin name Y signal _2643_ layer 1 5 -216
cell 1736 AOI22X1_306
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _2531_ layer 1 -80 -131
pin name C signal _2298_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _2644_ layer 1 5 -216
cell 1737 NAND2X1_394
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2644_ layer 1 -80 -170
pin name B signal _2643_ layer 1 80 70
pin name Y signal _2645_ layer 1 50 -340
cell 1738 AOI22X1_307
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _2302_ layer 1 -80 -131
pin name C signal _2303_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _2646_ layer 1 5 -216
cell 1739 AOI22X1_308
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2305_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _2306_ layer 1 70 -90
pin name Y signal _2647_ layer 1 5 -216
cell 1740 NAND2X1_395
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2647_ layer 1 -80 -170
pin name B signal _2646_ layer 1 80 70
pin name Y signal _2648_ layer 1 50 -340
cell 1741 NOR2X1_227
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2645_ layer 1 -80 -270
pin name B signal _2648_ layer 1 80 -31
pin name Y signal _2649_ layer 1 0 -150
cell 1742 NAND2X1_396
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2649_ layer 1 -80 -170
pin name B signal _2642_ layer 1 80 70
pin name Y signal _2650_ layer 1 50 -340
cell 1743 AOI22X1_309
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _2312_ layer 1 -80 -131
pin name C signal _2213_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _2651_ layer 1 5 -216
cell 1744 AOI22X1_310
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2236_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _2314_ layer 1 70 -90
pin name Y signal _2652_ layer 1 5 -216
cell 1745 NAND2X1_397
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2651_ layer 1 -80 -170
pin name B signal _2652_ layer 1 80 70
pin name Y signal _2653_ layer 1 50 -340
cell 1746 AOI22X1_311
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _2320_ layer 1 -80 -131
pin name C signal _2318_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _2654_ layer 1 5 -216
cell 1747 AOI22X1_312
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _2250_ layer 1 -80 -131
pin name C signal _2299_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _2655_ layer 1 5 -216
cell 1748 NAND2X1_398
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2655_ layer 1 -80 -170
pin name B signal _2654_ layer 1 80 70
pin name Y signal _2656_ layer 1 50 -340
cell 1749 NOR2X1_228
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2656_ layer 1 -80 -270
pin name B signal _2653_ layer 1 80 -31
pin name Y signal _2657_ layer 1 0 -150
cell 1750 AOI22X1_313
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _2327_ layer 1 -80 -131
pin name C signal _2328_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _2658_ layer 1 5 -216
cell 1751 NAND2X1_399
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _2330_ layer 1 80 70
pin name Y signal _2659_ layer 1 50 -340
cell 1752 NAND2X1_400
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _2332_ layer 1 80 70
pin name Y signal _2660_ layer 1 50 -340
cell 1753 NAND3X1_96
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2659_ layer 1 -120 30
pin name B signal _2660_ layer 1 -20 -50
pin name C signal _2658_ layer 1 40 130
pin name Y signal _2661_ layer 1 -40 340
cell 1754 AOI22X1_314
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _2336_ layer 1 -80 -131
pin name C signal _2335_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _2662_ layer 1 5 -216
cell 1755 AOI22X1_315
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _2339_ layer 1 -80 -131
pin name C signal _2338_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _2663_ layer 1 5 -216
cell 1756 NAND2X1_401
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2662_ layer 1 -80 -170
pin name B signal _2663_ layer 1 80 70
pin name Y signal _2664_ layer 1 50 -340
cell 1757 NOR2X1_229
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2664_ layer 1 -80 -270
pin name B signal _2661_ layer 1 80 -31
pin name Y signal _2665_ layer 1 0 -150
cell 1758 NAND2X1_402
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2657_ layer 1 -80 -170
pin name B signal _2665_ layer 1 80 70
pin name Y signal _2666_ layer 1 50 -340
cell 1759 NOR3X1_161
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2650_ layer 1 -175 -251
pin name B signal _2635_ layer 1 -100 -150
pin name C signal _2666_ layer 1 -20 -50
pin name Y signal _2667_ layer 1 -106 -335
cell 1760 NAND2X1_403
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _2369_ layer 1 80 70
pin name Y signal _2668_ layer 1 50 -340
cell 1761 OAI21X1_68
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2153_ layer 1 -80 -165
pin name B signal wBusy_bF$buf3 layer 1 -40 -70
pin name C signal _2668_ layer 1 80 150
pin name Y signal _2669_ layer 1 25 -50
cell 1762 NAND2X1_404
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _2360_ layer 1 80 70
pin name Y signal _2670_ layer 1 50 -340
cell 1763 NAND2X1_405
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _2370_ layer 1 80 70
pin name Y signal _2671_ layer 1 50 -340
cell 1764 AOI22X1_316
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _2372_ layer 1 -80 -131
pin name C signal _2362_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _2672_ layer 1 5 -216
cell 1765 NAND3X1_97
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2670_ layer 1 -120 30
pin name B signal _2671_ layer 1 -20 -50
pin name C signal _2672_ layer 1 40 130
pin name Y signal _2673_ layer 1 -40 340
cell 1766 OR2X2_22
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2673_ layer 1 -120 -270
pin name B signal _2669_ layer 1 -20 -111
pin name Y signal _2674_ layer 1 120 -50
cell 1767 INVX1_249
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _2675_ layer 1 40 0
cell 1768 NAND2X1_406
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _2373_ layer 1 80 70
pin name Y signal _2676_ layer 1 50 -340
cell 1769 OAI21X1_69
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2675_ layer 1 -80 -165
pin name B signal _2385_ layer 1 -40 -70
pin name C signal _2676_ layer 1 80 150
pin name Y signal _2677_ layer 1 25 -50
cell 1770 AOI21X1_47
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _2380_ layer 1 -40 -131
pin name C signal _2677_ layer 1 120 -251
pin name Y signal _2678_ layer 1 40 -340
cell 1771 AOI22X1_317
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2386_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _2387_ layer 1 70 -90
pin name Y signal _2679_ layer 1 5 -216
cell 1772 AOI22X1_318
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2349_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _2356_ layer 1 70 -90
pin name Y signal _2680_ layer 1 5 -216
cell 1773 AND2X2_43
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2679_ layer 1 -120 -131
pin name B signal _2680_ layer 1 -40 -50
pin name Y signal _2681_ layer 1 89 -340
cell 1774 NAND2X1_407
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _2378_ layer 1 80 70
pin name Y signal _2682_ layer 1 50 -340
cell 1775 NAND2X1_408
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _2376_ layer 1 80 70
pin name Y signal _2683_ layer 1 50 -340
cell 1776 NAND2X1_409
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2682_ layer 1 -80 -170
pin name B signal _2683_ layer 1 80 70
pin name Y signal _2684_ layer 1 50 -340
cell 1777 NAND2X1_410
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _2352_ layer 1 80 70
pin name Y signal _2685_ layer 1 50 -340
cell 1778 NAND2X1_411
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _2366_ layer 1 80 70
pin name Y signal _2686_ layer 1 50 -340
cell 1779 NAND2X1_412
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2685_ layer 1 -80 -170
pin name B signal _2686_ layer 1 80 70
pin name Y signal _2687_ layer 1 50 -340
cell 1780 NOR2X1_230
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2684_ layer 1 -80 -270
pin name B signal _2687_ layer 1 80 -31
pin name Y signal _2688_ layer 1 0 -150
cell 1781 NAND3X1_98
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2681_ layer 1 -120 30
pin name B signal _2678_ layer 1 -20 -50
pin name C signal _2688_ layer 1 40 130
pin name Y signal _2689_ layer 1 -40 340
cell 1782 NOR2X1_231
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2674_ layer 1 -80 -270
pin name B signal _2689_ layer 1 80 -31
pin name Y signal _2690_ layer 1 0 -150
cell 1783 AOI21X1_48
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2616_ layer 1 -80 -35
pin name B signal _2667_ layer 1 -40 -131
pin name C signal _2690_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<3> layer 1 40 -340
cell 1784 INVX1_250
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<55> layer 1 -40 -270
pin name Y signal _2691_ layer 1 40 0
cell 1785 NOR2X1_232
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf2 layer 1 -80 -270
pin name B signal _2691_ layer 1 80 -31
pin name Y signal _2692_ layer 1 0 -150
cell 1786 INVX1_251
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2692_ layer 1 -40 -270
pin name Y signal _2693_ layer 1 40 0
cell 1787 INVX1_252
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<65> layer 1 -40 -270
pin name Y signal _2694_ layer 1 40 0
cell 1788 NAND2X1_413
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<64> layer 1 -80 -170
pin name B signal _2694_ layer 1 80 70
pin name Y signal _2695_ layer 1 50 -340
cell 1789 INVX2_7
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2695_ layer 1 -40 -170
pin name Y signal _2696_ layer 1 40 0
cell 1790 OR2X2_23
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<61> layer 1 -120 -270
pin name B signal wSelec<60> layer 1 -20 -111
pin name Y signal _2697_ layer 1 120 -50
cell 1791 INVX1_253
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<63> layer 1 -40 -270
pin name Y signal _2698_ layer 1 40 0
cell 1792 NAND2X1_414
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<62> layer 1 -80 -170
pin name B signal _2698_ layer 1 80 70
pin name Y signal _2699_ layer 1 50 -340
cell 1793 NOR2X1_233
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2697_ layer 1 -80 -270
pin name B signal _2699_ layer 1 80 -31
pin name Y signal _2700_ layer 1 0 -150
cell 1794 AND2X2_44
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2700_ layer 1 -120 -131
pin name B signal _2696_ layer 1 -40 -50
pin name Y signal _2701_ layer 1 89 -340
cell 1795 AOI21X1_49
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _2701_ layer 1 -40 -131
pin name C signal _2693_ layer 1 120 -251
pin name Y signal _2702_ layer 1 40 -340
cell 1796 INVX1_254
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<61> layer 1 -40 -270
pin name Y signal _2703_ layer 1 40 0
cell 1797 NAND2X1_415
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<60> layer 1 -80 -170
pin name B signal _2703_ layer 1 80 70
pin name Y signal _2704_ layer 1 50 -340
cell 1798 OR2X2_24
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<62> layer 1 -120 -270
pin name B signal wSelec<63> layer 1 -20 -111
pin name Y signal _2705_ layer 1 120 -50
cell 1799 NOR2X1_234
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2705_ layer 1 -80 -270
pin name B signal _2704_ layer 1 80 -31
pin name Y signal _2706_ layer 1 0 -150
cell 1800 NAND2X1_416
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2696_ layer 1 -80 -170
pin name B signal _2706_ layer 1 80 70
pin name Y signal _2707_ layer 1 50 -340
cell 1801 INVX1_255
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2707_ layer 1 -40 -270
pin name Y signal _2708_ layer 1 40 0
cell 1802 INVX1_256
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<60> layer 1 -40 -270
pin name Y signal _2709_ layer 1 40 0
cell 1803 NAND2X1_417
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<61> layer 1 -80 -170
pin name B signal _2709_ layer 1 80 70
pin name Y signal _2710_ layer 1 50 -340
cell 1804 INVX1_257
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<62> layer 1 -40 -270
pin name Y signal _2711_ layer 1 40 0
cell 1805 NAND2X1_418
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<63> layer 1 -80 -170
pin name B signal _2711_ layer 1 80 70
pin name Y signal _2712_ layer 1 50 -340
cell 1806 NOR2X1_235
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2710_ layer 1 -80 -270
pin name B signal _2712_ layer 1 80 -31
pin name Y signal _2713_ layer 1 0 -150
cell 1807 NAND2X1_419
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<64> layer 1 -80 -170
pin name B signal wSelec<65> layer 1 80 70
pin name Y signal _2714_ layer 1 50 -340
cell 1808 INVX1_258
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2714_ layer 1 -40 -270
pin name Y signal _2715_ layer 1 40 0
cell 1809 NAND2X1_420
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2715_ layer 1 -80 -170
pin name B signal _2713_ layer 1 80 70
pin name Y signal _2716_ layer 1 50 -340
cell 1810 INVX1_259
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2716_ layer 1 -40 -270
pin name Y signal _2717_ layer 1 40 0
cell 1811 AOI22X1_319
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2708_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _2717_ layer 1 70 -90
pin name Y signal _2718_ layer 1 5 -216
cell 1812 OR2X2_25
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2704_ layer 1 -120 -270
pin name B signal _2705_ layer 1 -20 -111
pin name Y signal _2719_ layer 1 120 -50
cell 1813 OR2X2_26
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<64> layer 1 -120 -270
pin name B signal wSelec<65> layer 1 -20 -111
pin name Y signal _2720_ layer 1 120 -50
cell 1814 NOR2X1_236
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2720_ layer 1 -80 -270
pin name B signal _2719_ layer 1 80 -31
pin name Y signal _2721_ layer 1 0 -150
cell 1815 NOR2X1_237
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2699_ layer 1 -80 -270
pin name B signal _2704_ layer 1 80 -31
pin name Y signal _2722_ layer 1 0 -150
cell 1816 INVX1_260
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<64> layer 1 -40 -270
pin name Y signal _2723_ layer 1 40 0
cell 1817 NAND2X1_421
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<65> layer 1 -80 -170
pin name B signal _2723_ layer 1 80 70
pin name Y signal _2724_ layer 1 50 -340
cell 1818 INVX2_8
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2724_ layer 1 -40 -170
pin name Y signal _2725_ layer 1 40 0
cell 1819 NAND2X1_422
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2725_ layer 1 -80 -170
pin name B signal _2722_ layer 1 80 70
pin name Y signal _2726_ layer 1 50 -340
cell 1820 INVX1_261
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2726_ layer 1 -40 -270
pin name Y signal _2727_ layer 1 40 0
cell 1821 AOI22X1_320
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _2721_ layer 1 -80 -131
pin name C signal _2727_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _2728_ layer 1 5 -216
cell 1822 NAND3X1_99
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2702_ layer 1 -120 30
pin name B signal _2728_ layer 1 -20 -50
pin name C signal _2718_ layer 1 40 130
pin name Y signal _2729_ layer 1 -40 340
cell 1823 NOR2X1_238
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<61> layer 1 -80 -270
pin name B signal wSelec<60> layer 1 80 -31
pin name Y signal _2730_ layer 1 0 -150
cell 1824 NOR2X1_239
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<62> layer 1 -80 -270
pin name B signal wSelec<63> layer 1 80 -31
pin name Y signal _2731_ layer 1 0 -150
cell 1825 NAND2X1_423
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2730_ layer 1 -80 -170
pin name B signal _2731_ layer 1 80 70
pin name Y signal _2732_ layer 1 50 -340
cell 1826 NOR2X1_240
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2695_ layer 1 -80 -270
pin name B signal _2732_ layer 1 80 -31
pin name Y signal _2733_ layer 1 0 -150
cell 1827 NAND2X1_424
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<61> layer 1 -80 -170
pin name B signal wSelec<60> layer 1 80 70
pin name Y signal _2734_ layer 1 50 -340
cell 1828 NOR3X1_162
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2705_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2695_ layer 1 -20 -50
pin name Y signal _2735_ layer 1 -106 -335
cell 1829 AOI22X1_321
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _2735_ layer 1 -80 -131
pin name C signal _2733_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _2736_ layer 1 5 -216
cell 1830 INVX1_262
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2720_ layer 1 -40 -270
pin name Y signal _2737_ layer 1 40 0
cell 1831 NOR2X1_241
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2705_ layer 1 -80 -270
pin name B signal _2710_ layer 1 80 -31
pin name Y signal _2738_ layer 1 0 -150
cell 1832 AND2X2_45
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2738_ layer 1 -120 -131
pin name B signal _2737_ layer 1 -40 -50
pin name Y signal _2739_ layer 1 89 -340
cell 1833 NAND2X1_425
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<62> layer 1 -80 -170
pin name B signal wSelec<63> layer 1 80 70
pin name Y signal _2740_ layer 1 50 -340
cell 1834 NOR3X1_163
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2714_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2740_ layer 1 -20 -50
pin name Y signal _2741_ layer 1 -106 -335
cell 1835 AOI22X1_322
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _2741_ layer 1 -80 -131
pin name C signal _2739_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _2742_ layer 1 5 -216
cell 1836 INVX1_263
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _2743_ layer 1 40 0
cell 1837 INVX1_264
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _2744_ layer 1 40 0
cell 1838 NOR2X1_242
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2704_ layer 1 -80 -270
pin name B signal _2712_ layer 1 80 -31
pin name Y signal _2745_ layer 1 0 -150
cell 1839 NAND2X1_426
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2715_ layer 1 -80 -170
pin name B signal _2745_ layer 1 80 70
pin name Y signal _2746_ layer 1 50 -340
cell 1840 NOR2X1_243
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2734_ layer 1 -80 -270
pin name B signal _2740_ layer 1 80 -31
pin name Y signal _2747_ layer 1 0 -150
cell 1841 NAND2X1_427
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2747_ layer 1 -80 -170
pin name B signal _2725_ layer 1 80 70
pin name Y signal _2748_ layer 1 50 -340
cell 1842 OAI22X1_54
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2743_ layer 1 -120 -165
pin name B signal _2748_ layer 1 -80 -70
pin name C signal _2746_ layer 1 160 -131
pin name D signal _2744_ layer 1 80 -70
pin name Y signal _2749_ layer 1 0 -150
cell 1843 INVX1_265
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _2750_ layer 1 40 0
cell 1844 NOR3X1_164
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2695_ layer 1 -175 -251
pin name B signal _2710_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2751_ layer 1 -106 -335
cell 1845 NAND2X1_428
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _2751_ layer 1 80 70
pin name Y signal _2752_ layer 1 50 -340
cell 1846 NOR2X1_244
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2734_ layer 1 -80 -270
pin name B signal _2699_ layer 1 80 -31
pin name Y signal _2753_ layer 1 0 -150
cell 1847 NAND2X1_429
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2725_ layer 1 -80 -170
pin name B signal _2753_ layer 1 80 70
pin name Y signal _2754_ layer 1 50 -340
cell 1848 OAI21X1_70
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2750_ layer 1 -80 -165
pin name B signal _2754_ layer 1 -40 -70
pin name C signal _2752_ layer 1 80 150
pin name Y signal _2755_ layer 1 25 -50
cell 1849 NOR2X1_245
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2749_ layer 1 -80 -270
pin name B signal _2755_ layer 1 80 -31
pin name Y signal _2756_ layer 1 0 -150
cell 1850 NAND3X1_100
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2736_ layer 1 -120 30
pin name B signal _2742_ layer 1 -20 -50
pin name C signal _2756_ layer 1 40 130
pin name Y signal _2757_ layer 1 -40 340
cell 1851 INVX1_266
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _2758_ layer 1 40 0
cell 1852 INVX1_267
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _2759_ layer 1 40 0
cell 1853 NOR2X1_246
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2699_ layer 1 -80 -270
pin name B signal _2710_ layer 1 80 -31
pin name Y signal _2760_ layer 1 0 -150
cell 1854 NAND2X1_430
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2696_ layer 1 -80 -170
pin name B signal _2760_ layer 1 80 70
pin name Y signal _2761_ layer 1 50 -340
cell 1855 NOR2X1_247
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2697_ layer 1 -80 -270
pin name B signal _2712_ layer 1 80 -31
pin name Y signal _2762_ layer 1 0 -150
cell 1856 NAND2X1_431
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2696_ layer 1 -80 -170
pin name B signal _2762_ layer 1 80 70
pin name Y signal _2763_ layer 1 50 -340
cell 1857 OAI22X1_55
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2763_ layer 1 -120 -165
pin name B signal _2758_ layer 1 -80 -70
pin name C signal _2759_ layer 1 160 -131
pin name D signal _2761_ layer 1 80 -70
pin name Y signal _2764_ layer 1 0 -150
cell 1858 INVX1_268
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _2765_ layer 1 40 0
cell 1859 INVX1_269
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _2766_ layer 1 40 0
cell 1860 NAND2X1_432
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2725_ layer 1 -80 -170
pin name B signal _2760_ layer 1 80 70
pin name Y signal _2767_ layer 1 50 -340
cell 1861 NOR2X1_248
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2734_ layer 1 -80 -270
pin name B signal _2705_ layer 1 80 -31
pin name Y signal _2768_ layer 1 0 -150
cell 1862 NAND2X1_433
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2725_ layer 1 -80 -170
pin name B signal _2768_ layer 1 80 70
pin name Y signal _2769_ layer 1 50 -340
cell 1863 OAI22X1_56
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2765_ layer 1 -120 -165
pin name B signal _2769_ layer 1 -80 -70
pin name C signal _2767_ layer 1 160 -131
pin name D signal _2766_ layer 1 80 -70
pin name Y signal _2770_ layer 1 0 -150
cell 1864 NOR2X1_249
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2770_ layer 1 -80 -270
pin name B signal _2764_ layer 1 80 -31
pin name Y signal _2771_ layer 1 0 -150
cell 1865 NOR3X1_165
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2704_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2772_ layer 1 -106 -335
cell 1866 NAND2X1_434
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _2772_ layer 1 80 70
pin name Y signal _2773_ layer 1 50 -340
cell 1867 NOR3X1_166
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2712_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2774_ layer 1 -106 -335
cell 1868 NAND2X1_435
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _2774_ layer 1 80 70
pin name Y signal _2775_ layer 1 50 -340
cell 1869 NAND2X1_436
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2773_ layer 1 -80 -170
pin name B signal _2775_ layer 1 80 70
pin name Y signal _2776_ layer 1 50 -340
cell 1870 INVX1_270
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _2777_ layer 1 40 0
cell 1871 NAND2X1_437
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2715_ layer 1 -80 -170
pin name B signal _2700_ layer 1 80 70
pin name Y signal _2778_ layer 1 50 -340
cell 1872 NOR3X1_167
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2710_ layer 1 -175 -251
pin name B signal _2712_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2779_ layer 1 -106 -335
cell 1873 NAND2X1_438
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _2779_ layer 1 80 70
pin name Y signal _2780_ layer 1 50 -340
cell 1874 OAI21X1_71
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2777_ layer 1 -80 -165
pin name B signal _2778_ layer 1 -40 -70
pin name C signal _2780_ layer 1 80 150
pin name Y signal _2781_ layer 1 25 -50
cell 1875 NOR2X1_250
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2776_ layer 1 -80 -270
pin name B signal _2781_ layer 1 80 -31
pin name Y signal _2782_ layer 1 0 -150
cell 1876 NAND2X1_439
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2771_ layer 1 -80 -170
pin name B signal _2782_ layer 1 80 70
pin name Y signal _2783_ layer 1 50 -340
cell 1877 NOR3X1_168
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2729_ layer 1 -175 -251
pin name B signal _2783_ layer 1 -100 -150
pin name C signal _2757_ layer 1 -20 -50
pin name Y signal _2784_ layer 1 -106 -335
cell 1878 NAND2X1_440
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2696_ layer 1 -80 -170
pin name B signal _2753_ layer 1 80 70
pin name Y signal _2785_ layer 1 50 -340
cell 1879 INVX1_271
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2785_ layer 1 -40 -270
pin name Y signal _2786_ layer 1 40 0
cell 1880 INVX1_272
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _2787_ layer 1 40 0
cell 1881 NOR3X1_169
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2720_ layer 1 -100 -150
pin name C signal _2699_ layer 1 -20 -50
pin name Y signal _2788_ layer 1 -106 -335
cell 1882 NAND2X1_441
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _2788_ layer 1 80 70
pin name Y signal _2789_ layer 1 50 -340
cell 1883 NAND2X1_442
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2737_ layer 1 -80 -170
pin name B signal _2760_ layer 1 80 70
pin name Y signal _2790_ layer 1 50 -340
cell 1884 OAI21X1_72
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2790_ layer 1 -80 -165
pin name B signal _2787_ layer 1 -40 -70
pin name C signal _2789_ layer 1 80 150
pin name Y signal _2791_ layer 1 25 -50
cell 1885 AOI21X1_50
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _2786_ layer 1 -40 -131
pin name C signal _2791_ layer 1 120 -251
pin name Y signal _2792_ layer 1 40 -340
cell 1886 INVX1_273
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _2793_ layer 1 40 0
cell 1887 INVX1_274
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _2794_ layer 1 40 0
cell 1888 NOR2X1_251
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2740_ layer 1 -80 -270
pin name B signal _2697_ layer 1 80 -31
pin name Y signal _2795_ layer 1 0 -150
cell 1889 NAND2X1_443
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2696_ layer 1 -80 -170
pin name B signal _2795_ layer 1 80 70
pin name Y signal _2796_ layer 1 50 -340
cell 1890 NAND2X1_444
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2737_ layer 1 -80 -170
pin name B signal _2722_ layer 1 80 70
pin name Y signal _2797_ layer 1 50 -340
cell 1891 OAI22X1_57
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2794_ layer 1 -120 -165
pin name B signal _2796_ layer 1 -80 -70
pin name C signal _2797_ layer 1 160 -131
pin name D signal _2793_ layer 1 80 -70
pin name Y signal _2798_ layer 1 0 -150
cell 1892 INVX1_275
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _2799_ layer 1 40 0
cell 1893 INVX1_276
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _2800_ layer 1 40 0
cell 1894 NAND2X1_445
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2696_ layer 1 -80 -170
pin name B signal _2722_ layer 1 80 70
pin name Y signal _2801_ layer 1 50 -340
cell 1895 NAND2X1_446
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2737_ layer 1 -80 -170
pin name B signal _2768_ layer 1 80 70
pin name Y signal _2802_ layer 1 50 -340
cell 1896 OAI22X1_58
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2799_ layer 1 -120 -165
pin name B signal _2802_ layer 1 -80 -70
pin name C signal _2801_ layer 1 160 -131
pin name D signal _2800_ layer 1 80 -70
pin name Y signal _2803_ layer 1 0 -150
cell 1897 NOR2X1_252
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2798_ layer 1 -80 -270
pin name B signal _2803_ layer 1 80 -31
pin name Y signal _2804_ layer 1 0 -150
cell 1898 INVX1_277
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _2805_ layer 1 40 0
cell 1899 NOR3X1_170
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2720_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2699_ layer 1 -20 -50
pin name Y signal _2806_ layer 1 -106 -335
cell 1900 NAND2X1_447
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _2806_ layer 1 80 70
pin name Y signal _2807_ layer 1 50 -340
cell 1901 OR2X2_27
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2732_ layer 1 -120 -270
pin name B signal _2714_ layer 1 -20 -111
pin name Y signal _2808_ layer 1 120 -50
cell 1902 OAI21X1_73
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2805_ layer 1 -80 -165
pin name B signal _2808_ layer 1 -40 -70
pin name C signal _2807_ layer 1 80 150
pin name Y signal _2809_ layer 1 25 -50
cell 1903 INVX1_278
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _2810_ layer 1 40 0
cell 1904 INVX1_279
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _2811_ layer 1 40 0
cell 1905 NOR2X1_253
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2740_ layer 1 -80 -270
pin name B signal _2710_ layer 1 80 -31
pin name Y signal _2812_ layer 1 0 -150
cell 1906 NAND2X1_448
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2696_ layer 1 -80 -170
pin name B signal _2812_ layer 1 80 70
pin name Y signal _2813_ layer 1 50 -340
cell 1907 NAND2X1_449
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2715_ layer 1 -80 -170
pin name B signal _2706_ layer 1 80 70
pin name Y signal _2814_ layer 1 50 -340
cell 1908 OAI22X1_59
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2813_ layer 1 -120 -165
pin name B signal _2811_ layer 1 -80 -70
pin name C signal _2810_ layer 1 160 -131
pin name D signal _2814_ layer 1 80 -70
pin name Y signal _2815_ layer 1 0 -150
cell 1909 NOR2X1_254
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2809_ layer 1 -80 -270
pin name B signal _2815_ layer 1 80 -31
pin name Y signal _2816_ layer 1 0 -150
cell 1910 NAND3X1_101
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2792_ layer 1 -120 30
pin name B signal _2816_ layer 1 -20 -50
pin name C signal _2804_ layer 1 40 130
pin name Y signal _2817_ layer 1 -40 340
cell 1911 NOR3X1_171
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2705_ layer 1 -100 -150
pin name C signal _2720_ layer 1 -20 -50
pin name Y signal _2818_ layer 1 -106 -335
cell 1912 NOR3X1_172
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2714_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2704_ layer 1 -20 -50
pin name Y signal _2819_ layer 1 -106 -335
cell 1913 AOI22X1_323
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _2818_ layer 1 -80 -131
pin name C signal _2819_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _2820_ layer 1 5 -216
cell 1914 NOR3X1_173
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2714_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2710_ layer 1 -20 -50
pin name Y signal _2821_ layer 1 -106 -335
cell 1915 NOR3X1_174
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2714_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2822_ layer 1 -106 -335
cell 1916 AOI22X1_324
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2821_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _2822_ layer 1 70 -90
pin name Y signal _2823_ layer 1 5 -216
cell 1917 NAND2X1_450
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2820_ layer 1 -80 -170
pin name B signal _2823_ layer 1 80 70
pin name Y signal _2824_ layer 1 50 -340
cell 1918 NOR3X1_175
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2712_ layer 1 -175 -251
pin name B signal _2697_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2825_ layer 1 -106 -335
cell 1919 NOR3X1_176
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2704_ layer 1 -175 -251
pin name B signal _2712_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2826_ layer 1 -106 -335
cell 1920 AOI22X1_325
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2825_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _2826_ layer 1 70 -90
pin name Y signal _2827_ layer 1 5 -216
cell 1921 NOR3X1_177
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2695_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2704_ layer 1 -20 -50
pin name Y signal _2828_ layer 1 -106 -335
cell 1922 NOR3X1_178
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2734_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2695_ layer 1 -20 -50
pin name Y signal _2829_ layer 1 -106 -335
cell 1923 AOI22X1_326
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _2829_ layer 1 -80 -131
pin name C signal _2828_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _2830_ layer 1 5 -216
cell 1924 NAND2X1_451
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2830_ layer 1 -80 -170
pin name B signal _2827_ layer 1 80 70
pin name Y signal _2831_ layer 1 50 -340
cell 1925 NOR2X1_255
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2824_ layer 1 -80 -270
pin name B signal _2831_ layer 1 80 -31
pin name Y signal _2832_ layer 1 0 -150
cell 1926 NOR3X1_179
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2720_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2704_ layer 1 -20 -50
pin name Y signal _2833_ layer 1 -106 -335
cell 1927 NOR3X1_180
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2720_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2710_ layer 1 -20 -50
pin name Y signal _2834_ layer 1 -106 -335
cell 1928 AOI22X1_327
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2833_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _2834_ layer 1 70 -90
pin name Y signal _2835_ layer 1 5 -216
cell 1929 NOR3X1_181
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2720_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2836_ layer 1 -106 -335
cell 1930 NOR3X1_182
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2695_ layer 1 -175 -251
pin name B signal _2705_ layer 1 -100 -150
pin name C signal _2710_ layer 1 -20 -50
pin name Y signal _2837_ layer 1 -106 -335
cell 1931 AOI22X1_328
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _2836_ layer 1 -80 -131
pin name C signal _2837_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _2838_ layer 1 5 -216
cell 1932 NAND2X1_452
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2835_ layer 1 -80 -170
pin name B signal _2838_ layer 1 80 70
pin name Y signal _2839_ layer 1 50 -340
cell 1933 NOR3X1_183
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2734_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2720_ layer 1 -20 -50
pin name Y signal _2840_ layer 1 -106 -335
cell 1934 NOR3X1_184
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2710_ layer 1 -175 -251
pin name B signal _2705_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2841_ layer 1 -106 -335
cell 1935 AOI22X1_329
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _2840_ layer 1 -80 -131
pin name C signal _2841_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _2842_ layer 1 5 -216
cell 1936 NOR3X1_185
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2705_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2843_ layer 1 -106 -335
cell 1937 NOR3X1_186
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2844_ layer 1 -106 -335
cell 1938 AOI22X1_330
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2843_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _2844_ layer 1 70 -90
pin name Y signal _2845_ layer 1 5 -216
cell 1939 NAND2X1_453
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2845_ layer 1 -80 -170
pin name B signal _2842_ layer 1 80 70
pin name Y signal _2846_ layer 1 50 -340
cell 1940 NOR2X1_256
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2839_ layer 1 -80 -270
pin name B signal _2846_ layer 1 80 -31
pin name Y signal _2847_ layer 1 0 -150
cell 1941 NAND2X1_454
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2847_ layer 1 -80 -170
pin name B signal _2832_ layer 1 80 70
pin name Y signal _2848_ layer 1 50 -340
cell 1942 NOR3X1_187
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2695_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2849_ layer 1 -106 -335
cell 1943 NOR3X1_188
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2705_ layer 1 -175 -251
pin name B signal _2714_ layer 1 -100 -150
pin name C signal _2710_ layer 1 -20 -50
pin name Y signal _2850_ layer 1 -106 -335
cell 1944 AOI22X1_331
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _2850_ layer 1 -80 -131
pin name C signal _2849_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _2851_ layer 1 5 -216
cell 1945 NOR3X1_189
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2699_ layer 1 -175 -251
pin name B signal _2697_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2852_ layer 1 -106 -335
cell 1946 NOR3X1_190
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2710_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2853_ layer 1 -106 -335
cell 1947 AOI22X1_332
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2852_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _2853_ layer 1 70 -90
pin name Y signal _2854_ layer 1 5 -216
cell 1948 NAND2X1_455
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2851_ layer 1 -80 -170
pin name B signal _2854_ layer 1 80 70
pin name Y signal _2855_ layer 1 50 -340
cell 1949 NOR3X1_191
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2695_ layer 1 -175 -251
pin name B signal _2704_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2856_ layer 1 -106 -335
cell 1950 NAND2X1_456
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _2856_ layer 1 80 70
pin name Y signal _2857_ layer 1 50 -340
cell 1951 NOR3X1_192
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2714_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2699_ layer 1 -20 -50
pin name Y signal _2858_ layer 1 -106 -335
cell 1952 NAND2X1_457
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _2858_ layer 1 80 70
pin name Y signal _2859_ layer 1 50 -340
cell 1953 NOR3X1_193
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2720_ layer 1 -20 -50
pin name Y signal _2860_ layer 1 -106 -335
cell 1954 NOR3X1_194
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2714_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2861_ layer 1 -106 -335
cell 1955 AOI22X1_333
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _2860_ layer 1 -80 -131
pin name C signal _2861_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _2862_ layer 1 5 -216
cell 1956 NAND3X1_102
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2857_ layer 1 -120 30
pin name B signal _2859_ layer 1 -20 -50
pin name C signal _2862_ layer 1 40 130
pin name Y signal _2863_ layer 1 -40 340
cell 1957 NOR2X1_257
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2863_ layer 1 -80 -270
pin name B signal _2855_ layer 1 80 -31
pin name Y signal _2864_ layer 1 0 -150
cell 1958 NOR3X1_195
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2720_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2865_ layer 1 -106 -335
cell 1959 NOR3X1_196
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2699_ layer 1 -175 -251
pin name B signal _2714_ layer 1 -100 -150
pin name C signal _2704_ layer 1 -20 -50
pin name Y signal _2866_ layer 1 -106 -335
cell 1960 AOI22X1_334
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _2865_ layer 1 -80 -131
pin name C signal _2866_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _2867_ layer 1 5 -216
cell 1961 NOR3X1_197
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2699_ layer 1 -175 -251
pin name B signal _2714_ layer 1 -100 -150
pin name C signal _2710_ layer 1 -20 -50
pin name Y signal _2868_ layer 1 -106 -335
cell 1962 NAND2X1_458
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _2868_ layer 1 80 70
pin name Y signal _2869_ layer 1 50 -340
cell 1963 NOR3X1_198
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2704_ layer 1 -175 -251
pin name B signal _2705_ layer 1 -100 -150
pin name C signal _2724_ layer 1 -20 -50
pin name Y signal _2870_ layer 1 -106 -335
cell 1964 NAND2X1_459
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _2870_ layer 1 80 70
pin name Y signal _2871_ layer 1 50 -340
cell 1965 NAND3X1_103
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2869_ layer 1 -120 30
pin name B signal _2871_ layer 1 -20 -50
pin name C signal _2867_ layer 1 40 130
pin name Y signal _2872_ layer 1 -40 340
cell 1966 NOR3X1_199
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2704_ layer 1 -175 -251
pin name B signal _2720_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2873_ layer 1 -106 -335
cell 1967 NOR3X1_200
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2714_ layer 1 -175 -251
pin name B signal _2740_ layer 1 -100 -150
pin name C signal _2697_ layer 1 -20 -50
pin name Y signal _2874_ layer 1 -106 -335
cell 1968 AOI22X1_335
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _2874_ layer 1 -80 -131
pin name C signal _2873_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _2875_ layer 1 5 -216
cell 1969 NOR3X1_201
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2710_ layer 1 -175 -251
pin name B signal _2720_ layer 1 -100 -150
pin name C signal _2712_ layer 1 -20 -50
pin name Y signal _2876_ layer 1 -106 -335
cell 1970 NOR3X1_202
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2714_ layer 1 -175 -251
pin name B signal _2734_ layer 1 -100 -150
pin name C signal _2705_ layer 1 -20 -50
pin name Y signal _2877_ layer 1 -106 -335
cell 1971 AOI22X1_336
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _2877_ layer 1 -80 -131
pin name C signal _2876_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _2878_ layer 1 5 -216
cell 1972 NAND2X1_460
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2875_ layer 1 -80 -170
pin name B signal _2878_ layer 1 80 70
pin name Y signal _2879_ layer 1 50 -340
cell 1973 NOR2X1_258
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2879_ layer 1 -80 -270
pin name B signal _2872_ layer 1 80 -31
pin name Y signal _2880_ layer 1 0 -150
cell 1974 NAND2X1_461
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2864_ layer 1 -80 -170
pin name B signal _2880_ layer 1 80 70
pin name Y signal _2881_ layer 1 50 -340
cell 1975 NOR3X1_203
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2848_ layer 1 -175 -251
pin name B signal _2817_ layer 1 -100 -150
pin name C signal _2881_ layer 1 -20 -50
pin name Y signal _2882_ layer 1 -106 -335
cell 1976 INVX1_280
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<57> layer 1 -40 -270
pin name Y signal _2883_ layer 1 40 0
cell 1977 NAND2X1_462
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<56> layer 1 -80 -170
pin name B signal _2883_ layer 1 80 70
pin name Y signal _2884_ layer 1 50 -340
cell 1978 INVX1_281
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<59> layer 1 -40 -270
pin name Y signal _2885_ layer 1 40 0
cell 1979 NAND2X1_463
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<58> layer 1 -80 -170
pin name B signal _2885_ layer 1 80 70
pin name Y signal _2886_ layer 1 50 -340
cell 1980 NOR2X1_259
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2884_ layer 1 -80 -270
pin name B signal _2886_ layer 1 80 -31
pin name Y signal _2887_ layer 1 0 -150
cell 1981 NOR2X1_260
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<57> layer 1 -80 -270
pin name B signal wSelec<56> layer 1 80 -31
pin name Y signal _2888_ layer 1 0 -150
cell 1982 INVX1_282
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2888_ layer 1 -40 -270
pin name Y signal _2889_ layer 1 40 0
cell 1983 NOR2X1_261
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2886_ layer 1 -80 -270
pin name B signal _2889_ layer 1 80 -31
pin name Y signal _2890_ layer 1 0 -150
cell 1984 AOI22X1_337
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _2887_ layer 1 -80 -131
pin name C signal _2890_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _2891_ layer 1 5 -216
cell 1985 INVX1_283
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<56> layer 1 -40 -270
pin name Y signal _2892_ layer 1 40 0
cell 1986 NAND2X1_464
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<57> layer 1 -80 -170
pin name B signal _2892_ layer 1 80 70
pin name Y signal _2893_ layer 1 50 -340
cell 1987 NOR2X1_262
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2893_ layer 1 -80 -270
pin name B signal _2886_ layer 1 80 -31
pin name Y signal _2894_ layer 1 0 -150
cell 1988 NAND2X1_465
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _2894_ layer 1 80 70
pin name Y signal _2895_ layer 1 50 -340
cell 1989 INVX1_284
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<58> layer 1 -40 -270
pin name Y signal _2896_ layer 1 40 0
cell 1990 NAND2X1_466
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2896_ layer 1 -80 -170
pin name B signal _2885_ layer 1 80 70
pin name Y signal _2897_ layer 1 50 -340
cell 1991 NOR2X1_263
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2884_ layer 1 -80 -270
pin name B signal _2897_ layer 1 80 -31
pin name Y signal _2898_ layer 1 0 -150
cell 1992 NAND2X1_467
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<57> layer 1 -80 -170
pin name B signal wSelec<56> layer 1 80 70
pin name Y signal _2899_ layer 1 50 -340
cell 1993 NOR2X1_264
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2899_ layer 1 -80 -270
pin name B signal _2886_ layer 1 80 -31
pin name Y signal _2900_ layer 1 0 -150
cell 1994 AOI22X1_338
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2900_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _2898_ layer 1 70 -90
pin name Y signal _2901_ layer 1 5 -216
cell 1995 NAND3X1_104
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2895_ layer 1 -120 30
pin name B signal _2901_ layer 1 -20 -50
pin name C signal _2891_ layer 1 40 130
pin name Y signal _2902_ layer 1 -40 340
cell 1996 NAND2X1_468
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<59> layer 1 -80 -170
pin name B signal _2896_ layer 1 80 70
pin name Y signal _2903_ layer 1 50 -340
cell 1997 NOR2X1_265
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2903_ layer 1 -80 -270
pin name B signal _2889_ layer 1 80 -31
pin name Y signal _2904_ layer 1 0 -150
cell 1998 NAND2X1_469
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _2904_ layer 1 80 70
pin name Y signal _2905_ layer 1 50 -340
cell 1999 NAND2X1_470
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<58> layer 1 -80 -170
pin name B signal wSelec<59> layer 1 80 70
pin name Y signal _2906_ layer 1 50 -340
cell 2000 NOR2X1_266
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2906_ layer 1 -80 -270
pin name B signal _2893_ layer 1 80 -31
pin name Y signal _2907_ layer 1 0 -150
cell 2001 NOR2X1_267
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2906_ layer 1 -80 -270
pin name B signal _2884_ layer 1 80 -31
pin name Y signal _2908_ layer 1 0 -150
cell 2002 AOI22X1_339
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2907_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _2908_ layer 1 70 -90
pin name Y signal _2909_ layer 1 5 -216
cell 2003 NOR2X1_268
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2899_ layer 1 -80 -270
pin name B signal _2906_ layer 1 80 -31
pin name Y signal _2910_ layer 1 0 -150
cell 2004 NOR2X1_269
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2899_ layer 1 -80 -270
pin name B signal _2903_ layer 1 80 -31
pin name Y signal _2911_ layer 1 0 -150
cell 2005 AOI22X1_340
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _2910_ layer 1 -80 -131
pin name C signal _2911_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _2912_ layer 1 5 -216
cell 2006 NAND3X1_105
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2905_ layer 1 -120 30
pin name B signal _2912_ layer 1 -20 -50
pin name C signal _2909_ layer 1 40 130
pin name Y signal _2913_ layer 1 -40 340
cell 2007 NOR2X1_270
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2893_ layer 1 -80 -270
pin name B signal _2903_ layer 1 80 -31
pin name Y signal _2914_ layer 1 0 -150
cell 2008 NAND2X1_471
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _2914_ layer 1 80 70
pin name Y signal _2915_ layer 1 50 -340
cell 2009 NOR2X1_271
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2903_ layer 1 -80 -270
pin name B signal _2884_ layer 1 80 -31
pin name Y signal _2916_ layer 1 0 -150
cell 2010 NAND2X1_472
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _2916_ layer 1 80 70
pin name Y signal _2917_ layer 1 50 -340
cell 2011 NOR2X1_272
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2897_ layer 1 -80 -270
pin name B signal _2889_ layer 1 80 -31
pin name Y signal _2918_ layer 1 0 -150
cell 2012 NAND2X1_473
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _2918_ layer 1 80 70
pin name Y signal _2919_ layer 1 50 -340
cell 2013 NAND3X1_106
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2915_ layer 1 -120 30
pin name B signal _2917_ layer 1 -20 -50
pin name C signal _2919_ layer 1 40 130
pin name Y signal _2920_ layer 1 -40 340
cell 2014 INVX1_285
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _2921_ layer 1 40 0
cell 2015 NOR2X1_273
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2896_ layer 1 -80 -270
pin name B signal _2885_ layer 1 80 -31
pin name Y signal _2922_ layer 1 0 -150
cell 2016 NAND2X1_474
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2888_ layer 1 -80 -170
pin name B signal _2922_ layer 1 80 70
pin name Y signal _2923_ layer 1 50 -340
cell 2017 NOR2X1_274
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2893_ layer 1 -80 -270
pin name B signal _2897_ layer 1 80 -31
pin name Y signal _2924_ layer 1 0 -150
cell 2018 NOR2X1_275
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2899_ layer 1 -80 -270
pin name B signal _2897_ layer 1 80 -31
pin name Y signal _2925_ layer 1 0 -150
cell 2019 AOI22X1_341
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2924_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _2925_ layer 1 70 -90
pin name Y signal _2926_ layer 1 5 -216
cell 2020 OAI21X1_74
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2921_ layer 1 -80 -165
pin name B signal _2923_ layer 1 -40 -70
pin name C signal _2926_ layer 1 80 150
pin name Y signal _2927_ layer 1 25 -50
cell 2021 OR2X2_28
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2927_ layer 1 -120 -270
pin name B signal _2920_ layer 1 -20 -111
pin name Y signal _2928_ layer 1 120 -50
cell 2022 NOR3X1_204
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2902_ layer 1 -175 -251
pin name B signal _2913_ layer 1 -100 -150
pin name C signal _2928_ layer 1 -20 -50
pin name Y signal _2929_ layer 1 -106 -335
cell 2023 AND2X2_46
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2929_ layer 1 -120 -131
pin name B signal _2693_ layer 1 -40 -50
pin name Y signal _2930_ layer 1 89 -340
cell 2024 AOI21X1_51
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2784_ layer 1 -80 -35
pin name B signal _2882_ layer 1 -40 -131
pin name C signal _2930_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<0> layer 1 40 -340
cell 2025 INVX1_286
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2801_ layer 1 -40 -270
pin name Y signal _2931_ layer 1 40 0
cell 2026 AOI21X1_52
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _2931_ layer 1 -40 -131
pin name C signal _2693_ layer 1 120 -251
pin name Y signal _2932_ layer 1 40 -340
cell 2027 AOI22X1_342
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _2701_ layer 1 -80 -131
pin name C signal _2717_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _2933_ layer 1 5 -216
cell 2028 AOI22X1_343
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _2721_ layer 1 -80 -131
pin name C signal _2727_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _2934_ layer 1 5 -216
cell 2029 NAND3X1_107
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2932_ layer 1 -120 30
pin name B signal _2933_ layer 1 -20 -50
pin name C signal _2934_ layer 1 40 130
pin name Y signal _2935_ layer 1 -40 340
cell 2030 INVX1_287
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2761_ layer 1 -40 -270
pin name Y signal _2936_ layer 1 40 0
cell 2031 AOI22X1_344
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2786_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _2936_ layer 1 70 -90
pin name Y signal _2937_ layer 1 5 -216
cell 2032 AOI22X1_345
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _2860_ layer 1 -80 -131
pin name C signal _2739_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _2938_ layer 1 5 -216
cell 2033 INVX1_288
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _2939_ layer 1 40 0
cell 2034 INVX1_289
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _2940_ layer 1 40 0
cell 2035 OAI22X1_60
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2939_ layer 1 -120 -165
pin name B signal _2748_ layer 1 -80 -70
pin name C signal _2746_ layer 1 160 -131
pin name D signal _2940_ layer 1 80 -70
pin name Y signal _2941_ layer 1 0 -150
cell 2036 INVX1_290
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _2942_ layer 1 40 0
cell 2037 NAND2X1_475
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _2849_ layer 1 80 70
pin name Y signal _2943_ layer 1 50 -340
cell 2038 OAI21X1_75
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2942_ layer 1 -80 -165
pin name B signal _2754_ layer 1 -40 -70
pin name C signal _2943_ layer 1 80 150
pin name Y signal _2944_ layer 1 25 -50
cell 2039 NOR2X1_276
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2941_ layer 1 -80 -270
pin name B signal _2944_ layer 1 80 -31
pin name Y signal _2945_ layer 1 0 -150
cell 2040 NAND3X1_108
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2937_ layer 1 -120 30
pin name B signal _2938_ layer 1 -20 -50
pin name C signal _2945_ layer 1 40 130
pin name Y signal _2946_ layer 1 -40 340
cell 2041 INVX1_291
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _2947_ layer 1 40 0
cell 2042 NAND2X1_476
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _2733_ layer 1 80 70
pin name Y signal _2948_ layer 1 50 -340
cell 2043 OAI21X1_76
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2947_ layer 1 -80 -165
pin name B signal _2763_ layer 1 -40 -70
pin name C signal _2948_ layer 1 80 150
pin name Y signal _2949_ layer 1 25 -50
cell 2044 INVX1_292
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _2950_ layer 1 40 0
cell 2045 INVX1_293
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _2951_ layer 1 40 0
cell 2046 OAI22X1_61
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2950_ layer 1 -120 -165
pin name B signal _2769_ layer 1 -80 -70
pin name C signal _2767_ layer 1 160 -131
pin name D signal _2951_ layer 1 80 -70
pin name Y signal _2952_ layer 1 0 -150
cell 2047 NOR2X1_277
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2952_ layer 1 -80 -270
pin name B signal _2949_ layer 1 80 -31
pin name Y signal _2953_ layer 1 0 -150
cell 2048 AOI22X1_346
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2853_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _2826_ layer 1 70 -90
pin name Y signal _2954_ layer 1 5 -216
cell 2049 AND2X2_47
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2700_ layer 1 -120 -131
pin name B signal _2715_ layer 1 -40 -50
pin name Y signal _2955_ layer 1 89 -340
cell 2050 AOI22X1_347
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _2825_ layer 1 -80 -131
pin name C signal _2955_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _2956_ layer 1 5 -216
cell 2051 NAND3X1_109
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2954_ layer 1 -120 30
pin name B signal _2956_ layer 1 -20 -50
pin name C signal _2953_ layer 1 40 130
pin name Y signal _2957_ layer 1 -40 340
cell 2052 NOR3X1_205
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2957_ layer 1 -175 -251
pin name B signal _2935_ layer 1 -100 -150
pin name C signal _2946_ layer 1 -20 -50
pin name Y signal _2958_ layer 1 -106 -335
cell 2053 INVX1_294
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _2959_ layer 1 40 0
cell 2054 NAND2X1_477
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _2788_ layer 1 80 70
pin name Y signal _2960_ layer 1 50 -340
cell 2055 OAI21X1_77
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2790_ layer 1 -80 -165
pin name B signal _2959_ layer 1 -40 -70
pin name C signal _2960_ layer 1 80 150
pin name Y signal _2961_ layer 1 25 -50
cell 2056 AOI21X1_53
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _2837_ layer 1 -40 -131
pin name C signal _2961_ layer 1 120 -251
pin name Y signal _2962_ layer 1 40 -340
cell 2057 INVX1_295
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _2963_ layer 1 40 0
cell 2058 INVX1_296
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _2964_ layer 1 40 0
cell 2059 OAI22X1_62
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2964_ layer 1 -120 -165
pin name B signal _2796_ layer 1 -80 -70
pin name C signal _2797_ layer 1 160 -131
pin name D signal _2963_ layer 1 80 -70
pin name Y signal _2965_ layer 1 0 -150
cell 2060 INVX1_297
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _2966_ layer 1 40 0
cell 2061 NAND2X1_478
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _2806_ layer 1 80 70
pin name Y signal _2967_ layer 1 50 -340
cell 2062 OAI21X1_78
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2707_ layer 1 -80 -165
pin name B signal _2966_ layer 1 -40 -70
pin name C signal _2967_ layer 1 80 150
pin name Y signal _2968_ layer 1 25 -50
cell 2063 NOR2X1_278
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2968_ layer 1 -80 -270
pin name B signal _2965_ layer 1 80 -31
pin name Y signal _2969_ layer 1 0 -150
cell 2064 INVX1_298
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _2970_ layer 1 40 0
cell 2065 INVX1_299
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _2971_ layer 1 40 0
cell 2066 OAI22X1_63
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2802_ layer 1 -120 -165
pin name B signal _2971_ layer 1 -80 -70
pin name C signal _2808_ layer 1 160 -131
pin name D signal _2970_ layer 1 80 -70
pin name Y signal _2972_ layer 1 0 -150
cell 2067 INVX1_300
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _2973_ layer 1 40 0
cell 2068 NOR2X1_279
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2973_ layer 1 -80 -270
pin name B signal _2813_ layer 1 80 -31
pin name Y signal _2974_ layer 1 0 -150
cell 2069 INVX1_301
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _2975_ layer 1 40 0
cell 2070 NOR2X1_280
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2975_ layer 1 -80 -270
pin name B signal _2814_ layer 1 80 -31
pin name Y signal _2976_ layer 1 0 -150
cell 2071 NOR3X1_206
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2974_ layer 1 -175 -251
pin name B signal _2972_ layer 1 -100 -150
pin name C signal _2976_ layer 1 -20 -50
pin name Y signal _2977_ layer 1 -106 -335
cell 2072 NAND3X1_110
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2969_ layer 1 -120 30
pin name B signal _2962_ layer 1 -20 -50
pin name C signal _2977_ layer 1 40 130
pin name Y signal _2978_ layer 1 -40 340
cell 2073 AOI22X1_348
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _2818_ layer 1 -80 -131
pin name C signal _2819_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _2979_ layer 1 5 -216
cell 2074 AOI22X1_349
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2821_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _2822_ layer 1 70 -90
pin name Y signal _2980_ layer 1 5 -216
cell 2075 NAND2X1_479
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2979_ layer 1 -80 -170
pin name B signal _2980_ layer 1 80 70
pin name Y signal _2981_ layer 1 50 -340
cell 2076 AOI22X1_350
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _2829_ layer 1 -80 -131
pin name C signal _2828_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _2982_ layer 1 5 -216
cell 2077 AOI22X1_351
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2772_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _2779_ layer 1 70 -90
pin name Y signal _2983_ layer 1 5 -216
cell 2078 NAND2X1_480
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2982_ layer 1 -80 -170
pin name B signal _2983_ layer 1 80 70
pin name Y signal _2984_ layer 1 50 -340
cell 2079 NOR2X1_281
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2981_ layer 1 -80 -270
pin name B signal _2984_ layer 1 80 -31
pin name Y signal _2985_ layer 1 0 -150
cell 2080 AOI22X1_352
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2833_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _2834_ layer 1 70 -90
pin name Y signal _2986_ layer 1 5 -216
cell 2081 AOI22X1_353
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2735_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _2836_ layer 1 70 -90
pin name Y signal _2987_ layer 1 5 -216
cell 2082 NAND2X1_481
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2986_ layer 1 -80 -170
pin name B signal _2987_ layer 1 80 70
pin name Y signal _2988_ layer 1 50 -340
cell 2083 AOI22X1_354
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _2840_ layer 1 -80 -131
pin name C signal _2841_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _2989_ layer 1 5 -216
cell 2084 AOI22X1_355
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2843_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _2844_ layer 1 70 -90
pin name Y signal _2990_ layer 1 5 -216
cell 2085 NAND2X1_482
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2990_ layer 1 -80 -170
pin name B signal _2989_ layer 1 80 70
pin name Y signal _2991_ layer 1 50 -340
cell 2086 NOR2X1_282
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2988_ layer 1 -80 -270
pin name B signal _2991_ layer 1 80 -31
pin name Y signal _2992_ layer 1 0 -150
cell 2087 NAND2X1_483
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2992_ layer 1 -80 -170
pin name B signal _2985_ layer 1 80 70
pin name Y signal _2993_ layer 1 50 -340
cell 2088 AOI22X1_356
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _2850_ layer 1 -80 -131
pin name C signal _2751_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _2994_ layer 1 5 -216
cell 2089 AOI22X1_357
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2774_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _2852_ layer 1 70 -90
pin name Y signal _2995_ layer 1 5 -216
cell 2090 NAND2X1_484
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2994_ layer 1 -80 -170
pin name B signal _2995_ layer 1 80 70
pin name Y signal _2996_ layer 1 50 -340
cell 2091 AOI22X1_358
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _2741_ layer 1 -80 -131
pin name C signal _2861_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _2997_ layer 1 5 -216
cell 2092 NAND2X1_485
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _2856_ layer 1 80 70
pin name Y signal _2998_ layer 1 50 -340
cell 2093 NAND2X1_486
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _2858_ layer 1 80 70
pin name Y signal _2999_ layer 1 50 -340
cell 2094 NAND3X1_111
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2998_ layer 1 -120 30
pin name B signal _2999_ layer 1 -20 -50
pin name C signal _2997_ layer 1 40 130
pin name Y signal _3000_ layer 1 -40 340
cell 2095 NOR2X1_283
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3000_ layer 1 -80 -270
pin name B signal _2996_ layer 1 80 -31
pin name Y signal _3001_ layer 1 0 -150
cell 2096 AOI22X1_359
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _2865_ layer 1 -80 -131
pin name C signal _2866_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _3002_ layer 1 5 -216
cell 2097 NAND2X1_487
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _2868_ layer 1 80 70
pin name Y signal _3003_ layer 1 50 -340
cell 2098 NAND2X1_488
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _2870_ layer 1 80 70
pin name Y signal _3004_ layer 1 50 -340
cell 2099 NAND3X1_112
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3003_ layer 1 -120 30
pin name B signal _3004_ layer 1 -20 -50
pin name C signal _3002_ layer 1 40 130
pin name Y signal _3005_ layer 1 -40 340
cell 2100 AOI22X1_360
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _2874_ layer 1 -80 -131
pin name C signal _2873_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _3006_ layer 1 5 -216
cell 2101 AOI22X1_361
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _2877_ layer 1 -80 -131
pin name C signal _2876_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _3007_ layer 1 5 -216
cell 2102 NAND2X1_489
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3006_ layer 1 -80 -170
pin name B signal _3007_ layer 1 80 70
pin name Y signal _3008_ layer 1 50 -340
cell 2103 NOR2X1_284
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3008_ layer 1 -80 -270
pin name B signal _3005_ layer 1 80 -31
pin name Y signal _3009_ layer 1 0 -150
cell 2104 NAND2X1_490
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3001_ layer 1 -80 -170
pin name B signal _3009_ layer 1 80 70
pin name Y signal _3010_ layer 1 50 -340
cell 2105 NOR3X1_207
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2993_ layer 1 -175 -251
pin name B signal _2978_ layer 1 -100 -150
pin name C signal _3010_ layer 1 -20 -50
pin name Y signal _3011_ layer 1 -106 -335
cell 2106 AOI21X1_54
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _2887_ layer 1 -40 -131
pin name C signal _2692_ layer 1 120 -251
pin name Y signal _3012_ layer 1 40 -340
cell 2107 AOI22X1_362
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2890_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _2918_ layer 1 70 -90
pin name Y signal _3013_ layer 1 5 -216
cell 2108 AOI22X1_363
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2911_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _2894_ layer 1 70 -90
pin name Y signal _3014_ layer 1 5 -216
cell 2109 NAND3X1_113
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3012_ layer 1 -120 30
pin name B signal _3014_ layer 1 -20 -50
pin name C signal _3013_ layer 1 40 130
pin name Y signal _3015_ layer 1 -40 340
cell 2110 NAND3X1_114
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _2888_ layer 1 -20 -50
pin name C signal _2922_ layer 1 40 130
pin name Y signal _3016_ layer 1 -40 340
cell 2111 AOI22X1_364
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _2910_ layer 1 -80 -131
pin name C signal _2898_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _3017_ layer 1 5 -216
cell 2112 AND2X2_48
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3017_ layer 1 -120 -131
pin name B signal _3016_ layer 1 -40 -50
pin name Y signal _3018_ layer 1 89 -340
cell 2113 AOI22X1_365
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2907_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _2914_ layer 1 70 -90
pin name Y signal _3019_ layer 1 5 -216
cell 2114 AOI22X1_366
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _2908_ layer 1 -80 -131
pin name C signal _2904_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _3020_ layer 1 5 -216
cell 2115 AND2X2_49
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3020_ layer 1 -120 -131
pin name B signal _3019_ layer 1 -40 -50
pin name Y signal _3021_ layer 1 89 -340
cell 2116 AOI22X1_367
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2924_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _2925_ layer 1 70 -90
pin name Y signal _3022_ layer 1 5 -216
cell 2117 AOI22X1_368
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2900_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _2916_ layer 1 70 -90
pin name Y signal _3023_ layer 1 5 -216
cell 2118 AND2X2_50
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3022_ layer 1 -120 -131
pin name B signal _3023_ layer 1 -40 -50
pin name Y signal _3024_ layer 1 89 -340
cell 2119 NAND3X1_115
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3018_ layer 1 -120 30
pin name B signal _3024_ layer 1 -20 -50
pin name C signal _3021_ layer 1 40 130
pin name Y signal _3025_ layer 1 -40 340
cell 2120 NOR2X1_285
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3015_ layer 1 -80 -270
pin name B signal _3025_ layer 1 80 -31
pin name Y signal _3026_ layer 1 0 -150
cell 2121 AOI21X1_55
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2958_ layer 1 -80 -35
pin name B signal _3011_ layer 1 -40 -131
pin name C signal _3026_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<1> layer 1 40 -340
cell 2122 AOI21X1_56
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _2931_ layer 1 -40 -131
pin name C signal _2693_ layer 1 120 -251
pin name Y signal _3027_ layer 1 40 -340
cell 2123 INVX1_302
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2790_ layer 1 -40 -270
pin name Y signal _3028_ layer 1 40 0
cell 2124 AOI22X1_369
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _2701_ layer 1 -80 -131
pin name C signal _3028_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _3029_ layer 1 5 -216
cell 2125 INVX1_303
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2802_ layer 1 -40 -270
pin name Y signal _3030_ layer 1 40 0
cell 2126 AOI22X1_370
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _2837_ layer 1 -80 -131
pin name C signal _3030_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _3031_ layer 1 5 -216
cell 2127 NAND3X1_116
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3031_ layer 1 -120 30
pin name B signal _3027_ layer 1 -20 -50
pin name C signal _3029_ layer 1 40 130
pin name Y signal _3032_ layer 1 -40 340
cell 2128 AOI22X1_371
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2786_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _2936_ layer 1 70 -90
pin name Y signal _3033_ layer 1 5 -216
cell 2129 AOI22X1_372
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _2735_ layer 1 -80 -131
pin name C signal _2708_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _3034_ layer 1 5 -216
cell 2130 INVX1_304
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _3035_ layer 1 40 0
cell 2131 NAND2X1_491
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _2825_ layer 1 80 70
pin name Y signal _3036_ layer 1 50 -340
cell 2132 OAI21X1_79
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3035_ layer 1 -80 -165
pin name B signal _2797_ layer 1 -40 -70
pin name C signal _3036_ layer 1 80 150
pin name Y signal _3037_ layer 1 25 -50
cell 2133 INVX1_305
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _3038_ layer 1 40 0
cell 2134 NAND2X1_492
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _2751_ layer 1 80 70
pin name Y signal _3039_ layer 1 50 -340
cell 2135 OAI21X1_80
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3038_ layer 1 -80 -165
pin name B signal _2754_ layer 1 -40 -70
pin name C signal _3039_ layer 1 80 150
pin name Y signal _3040_ layer 1 25 -50
cell 2136 NOR2X1_286
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3037_ layer 1 -80 -270
pin name B signal _3040_ layer 1 80 -31
pin name Y signal _3041_ layer 1 0 -150
cell 2137 NAND3X1_117
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3033_ layer 1 -120 30
pin name B signal _3034_ layer 1 -20 -50
pin name C signal _3041_ layer 1 40 130
pin name Y signal _3042_ layer 1 -40 340
cell 2138 INVX1_306
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _3043_ layer 1 40 0
cell 2139 NAND2X1_493
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _2733_ layer 1 80 70
pin name Y signal _3044_ layer 1 50 -340
cell 2140 OAI21X1_81
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3043_ layer 1 -80 -165
pin name B signal _2763_ layer 1 -40 -70
pin name C signal _3044_ layer 1 80 150
pin name Y signal _3045_ layer 1 25 -50
cell 2141 INVX1_307
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _3046_ layer 1 40 0
cell 2142 INVX1_308
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _3047_ layer 1 40 0
cell 2143 OAI22X1_64
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3046_ layer 1 -120 -165
pin name B signal _2769_ layer 1 -80 -70
pin name C signal _2767_ layer 1 160 -131
pin name D signal _3047_ layer 1 80 -70
pin name Y signal _3048_ layer 1 0 -150
cell 2144 NOR2X1_287
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3048_ layer 1 -80 -270
pin name B signal _3045_ layer 1 80 -31
pin name Y signal _3049_ layer 1 0 -150
cell 2145 AOI22X1_373
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2853_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _2826_ layer 1 70 -90
pin name Y signal _3050_ layer 1 5 -216
cell 2146 AND2X2_51
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2725_ layer 1 -120 -131
pin name B signal _2747_ layer 1 -40 -50
pin name Y signal _3051_ layer 1 89 -340
cell 2147 AOI22X1_374
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _3051_ layer 1 -80 -131
pin name C signal _2955_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _3052_ layer 1 5 -216
cell 2148 NAND3X1_118
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3050_ layer 1 -120 30
pin name B signal _3052_ layer 1 -20 -50
pin name C signal _3049_ layer 1 40 130
pin name Y signal _3053_ layer 1 -40 340
cell 2149 NOR3X1_208
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3053_ layer 1 -175 -251
pin name B signal _3032_ layer 1 -100 -150
pin name C signal _3042_ layer 1 -20 -50
pin name Y signal _3054_ layer 1 -106 -335
cell 2150 INVX1_309
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _3055_ layer 1 40 0
cell 2151 NOR3X1_209
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3055_ layer 1 -175 -251
pin name B signal _2720_ layer 1 -100 -150
pin name C signal _2719_ layer 1 -20 -50
pin name Y signal _3056_ layer 1 -106 -335
cell 2152 AND2X2_52
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2741_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _3057_ layer 1 89 -340
cell 2153 AND2X2_53
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2861_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _3058_ layer 1 89 -340
cell 2154 NOR3X1_210
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3058_ layer 1 -175 -251
pin name B signal _3057_ layer 1 -100 -150
pin name C signal _3056_ layer 1 -20 -50
pin name Y signal _3059_ layer 1 -106 -335
cell 2155 INVX1_310
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _3060_ layer 1 40 0
cell 2156 INVX1_311
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _3061_ layer 1 40 0
cell 2157 OAI22X1_65
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3061_ layer 1 -120 -165
pin name B signal _2796_ layer 1 -80 -70
pin name C signal _2746_ layer 1 160 -131
pin name D signal _3060_ layer 1 80 -70
pin name Y signal _3062_ layer 1 0 -150
cell 2158 INVX1_312
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _3063_ layer 1 40 0
cell 2159 INVX1_313
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _3064_ layer 1 40 0
cell 2160 NAND2X1_494
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2737_ layer 1 -80 -170
pin name B signal _2738_ layer 1 80 70
pin name Y signal _3065_ layer 1 50 -340
cell 2161 OAI22X1_66
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3065_ layer 1 -120 -165
pin name B signal _3064_ layer 1 -80 -70
pin name C signal _3063_ layer 1 160 -131
pin name D signal _2716_ layer 1 80 -70
pin name Y signal _3066_ layer 1 0 -150
cell 2162 NOR2X1_288
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3062_ layer 1 -80 -270
pin name B signal _3066_ layer 1 80 -31
pin name Y signal _3067_ layer 1 0 -150
cell 2163 INVX1_314
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _3068_ layer 1 40 0
cell 2164 NOR3X1_211
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _2697_ layer 1 -175 -251
pin name B signal _2714_ layer 1 -100 -150
pin name C signal _2705_ layer 1 -20 -50
pin name Y signal _3069_ layer 1 -106 -335
cell 2165 NAND2X1_495
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _3069_ layer 1 80 70
pin name Y signal _3070_ layer 1 50 -340
cell 2166 OAI21X1_82
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2726_ layer 1 -80 -165
pin name B signal _3068_ layer 1 -40 -70
pin name C signal _3070_ layer 1 80 150
pin name Y signal _3071_ layer 1 25 -50
cell 2167 INVX1_315
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _3072_ layer 1 40 0
cell 2168 INVX1_316
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _3073_ layer 1 40 0
cell 2169 OAI22X1_67
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2813_ layer 1 -120 -165
pin name B signal _3073_ layer 1 -80 -70
pin name C signal _3072_ layer 1 160 -131
pin name D signal _2814_ layer 1 80 -70
pin name Y signal _3074_ layer 1 0 -150
cell 2170 NOR2X1_289
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3071_ layer 1 -80 -270
pin name B signal _3074_ layer 1 80 -31
pin name Y signal _3075_ layer 1 0 -150
cell 2171 NAND3X1_119
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3059_ layer 1 -120 30
pin name B signal _3075_ layer 1 -20 -50
pin name C signal _3067_ layer 1 40 130
pin name Y signal _3076_ layer 1 -40 340
cell 2172 AOI22X1_375
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _2818_ layer 1 -80 -131
pin name C signal _2819_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _3077_ layer 1 5 -216
cell 2173 AOI22X1_376
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2821_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _2822_ layer 1 70 -90
pin name Y signal _3078_ layer 1 5 -216
cell 2174 NAND2X1_496
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3077_ layer 1 -80 -170
pin name B signal _3078_ layer 1 80 70
pin name Y signal _3079_ layer 1 50 -340
cell 2175 AOI22X1_377
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _2829_ layer 1 -80 -131
pin name C signal _2828_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _3080_ layer 1 5 -216
cell 2176 AOI22X1_378
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2772_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _2779_ layer 1 70 -90
pin name Y signal _3081_ layer 1 5 -216
cell 2177 NAND2X1_497
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3080_ layer 1 -80 -170
pin name B signal _3081_ layer 1 80 70
pin name Y signal _3082_ layer 1 50 -340
cell 2178 NOR2X1_290
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3079_ layer 1 -80 -270
pin name B signal _3082_ layer 1 80 -31
pin name Y signal _3083_ layer 1 0 -150
cell 2179 AOI22X1_379
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2833_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _2834_ layer 1 70 -90
pin name Y signal _3084_ layer 1 5 -216
cell 2180 AOI22X1_380
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _2860_ layer 1 -80 -131
pin name C signal _2836_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _3085_ layer 1 5 -216
cell 2181 NAND2X1_498
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3085_ layer 1 -80 -170
pin name B signal _3084_ layer 1 80 70
pin name Y signal _3086_ layer 1 50 -340
cell 2182 AOI22X1_381
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _2840_ layer 1 -80 -131
pin name C signal _2841_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _3087_ layer 1 5 -216
cell 2183 AOI22X1_382
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2843_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _2844_ layer 1 70 -90
pin name Y signal _3088_ layer 1 5 -216
cell 2184 NAND2X1_499
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3088_ layer 1 -80 -170
pin name B signal _3087_ layer 1 80 70
pin name Y signal _3089_ layer 1 50 -340
cell 2185 NOR2X1_291
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3086_ layer 1 -80 -270
pin name B signal _3089_ layer 1 80 -31
pin name Y signal _3090_ layer 1 0 -150
cell 2186 NAND2X1_500
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3090_ layer 1 -80 -170
pin name B signal _3083_ layer 1 80 70
pin name Y signal _3091_ layer 1 50 -340
cell 2187 AOI22X1_383
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _2850_ layer 1 -80 -131
pin name C signal _2849_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _3092_ layer 1 5 -216
cell 2188 AOI22X1_384
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2774_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _2852_ layer 1 70 -90
pin name Y signal _3093_ layer 1 5 -216
cell 2189 NAND2X1_501
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3092_ layer 1 -80 -170
pin name B signal _3093_ layer 1 80 70
pin name Y signal _3094_ layer 1 50 -340
cell 2190 AOI22X1_385
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _2858_ layer 1 -80 -131
pin name C signal _2856_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _3095_ layer 1 5 -216
cell 2191 AOI22X1_386
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2788_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _2806_ layer 1 70 -90
pin name Y signal _3096_ layer 1 5 -216
cell 2192 NAND2X1_502
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3096_ layer 1 -80 -170
pin name B signal _3095_ layer 1 80 70
pin name Y signal _3097_ layer 1 50 -340
cell 2193 NOR2X1_292
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3097_ layer 1 -80 -270
pin name B signal _3094_ layer 1 80 -31
pin name Y signal _3098_ layer 1 0 -150
cell 2194 AOI22X1_387
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _2865_ layer 1 -80 -131
pin name C signal _2866_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _3099_ layer 1 5 -216
cell 2195 NAND2X1_503
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _2868_ layer 1 80 70
pin name Y signal _3100_ layer 1 50 -340
cell 2196 NAND2X1_504
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _2870_ layer 1 80 70
pin name Y signal _3101_ layer 1 50 -340
cell 2197 NAND3X1_120
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3100_ layer 1 -120 30
pin name B signal _3101_ layer 1 -20 -50
pin name C signal _3099_ layer 1 40 130
pin name Y signal _3102_ layer 1 -40 340
cell 2198 AOI22X1_388
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _2874_ layer 1 -80 -131
pin name C signal _2873_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _3103_ layer 1 5 -216
cell 2199 AOI22X1_389
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _2877_ layer 1 -80 -131
pin name C signal _2876_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _3104_ layer 1 5 -216
cell 2200 NAND2X1_505
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3103_ layer 1 -80 -170
pin name B signal _3104_ layer 1 80 70
pin name Y signal _3105_ layer 1 50 -340
cell 2201 NOR2X1_293
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3105_ layer 1 -80 -270
pin name B signal _3102_ layer 1 80 -31
pin name Y signal _3106_ layer 1 0 -150
cell 2202 NAND2X1_506
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3098_ layer 1 -80 -170
pin name B signal _3106_ layer 1 80 70
pin name Y signal _3107_ layer 1 50 -340
cell 2203 NOR3X1_212
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3091_ layer 1 -175 -251
pin name B signal _3076_ layer 1 -100 -150
pin name C signal _3107_ layer 1 -20 -50
pin name Y signal _3108_ layer 1 -106 -335
cell 2204 AOI22X1_390
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2914_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _2916_ layer 1 70 -90
pin name Y signal _3109_ layer 1 5 -216
cell 2205 AOI22X1_391
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2911_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _2918_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _3110_ layer 1 5 -216
cell 2206 NAND2X1_507
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3109_ layer 1 -80 -170
pin name B signal _3110_ layer 1 80 70
pin name Y signal _3111_ layer 1 50 -340
cell 2207 AOI21X1_57
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _2904_ layer 1 -40 -131
pin name C signal _3111_ layer 1 120 -251
pin name Y signal _3112_ layer 1 40 -340
cell 2208 INVX1_317
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _3113_ layer 1 40 0
cell 2209 AOI22X1_392
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2924_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _2925_ layer 1 70 -90
pin name Y signal _3114_ layer 1 5 -216
cell 2210 OAI21X1_83
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3113_ layer 1 -80 -165
pin name B signal _2923_ layer 1 -40 -70
pin name C signal _3114_ layer 1 80 150
pin name Y signal _3115_ layer 1 25 -50
cell 2211 AOI22X1_393
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2887_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _2890_ layer 1 70 -90
pin name Y signal _3116_ layer 1 5 -216
cell 2212 NAND2X1_508
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _2894_ layer 1 80 70
pin name Y signal _3117_ layer 1 50 -340
cell 2213 AOI22X1_394
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2900_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _2898_ layer 1 70 -90
pin name Y signal _3118_ layer 1 5 -216
cell 2214 NAND3X1_121
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3117_ layer 1 -120 30
pin name B signal _3118_ layer 1 -20 -50
pin name C signal _3116_ layer 1 40 130
pin name Y signal _3119_ layer 1 -40 340
cell 2215 NOR2X1_294
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3115_ layer 1 -80 -270
pin name B signal _3119_ layer 1 80 -31
pin name Y signal _3120_ layer 1 0 -150
cell 2216 NAND2X1_509
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _2907_ layer 1 80 70
pin name Y signal _3121_ layer 1 50 -340
cell 2217 NAND2X1_510
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _2908_ layer 1 80 70
pin name Y signal _3122_ layer 1 50 -340
cell 2218 NAND2X1_511
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3121_ layer 1 -80 -170
pin name B signal _3122_ layer 1 80 70
pin name Y signal _3123_ layer 1 50 -340
cell 2219 AOI21X1_58
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _2910_ layer 1 -40 -131
pin name C signal _3123_ layer 1 120 -251
pin name Y signal _3124_ layer 1 40 -340
cell 2220 NAND3X1_122
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3112_ layer 1 -120 30
pin name B signal _3124_ layer 1 -20 -50
pin name C signal _3120_ layer 1 40 130
pin name Y signal _3125_ layer 1 -40 340
cell 2221 NOR2X1_295
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2692_ layer 1 -80 -270
pin name B signal _3125_ layer 1 80 -31
pin name Y signal _3126_ layer 1 0 -150
cell 2222 AOI21X1_59
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3054_ layer 1 -80 -35
pin name B signal _3108_ layer 1 -40 -131
pin name C signal _3126_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<2> layer 1 40 -340
cell 2223 AOI21X1_60
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _2936_ layer 1 -40 -131
pin name C signal _2693_ layer 1 120 -251
pin name Y signal _3127_ layer 1 40 -340
cell 2224 AOI22X1_395
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2708_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _3028_ layer 1 70 -90
pin name Y signal _3128_ layer 1 5 -216
cell 2225 AOI22X1_396
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _3030_ layer 1 -80 -131
pin name C signal _2786_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _3129_ layer 1 5 -216
cell 2226 NAND3X1_123
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3129_ layer 1 -120 30
pin name B signal _3127_ layer 1 -20 -50
pin name C signal _3128_ layer 1 40 130
pin name Y signal _3130_ layer 1 -40 340
cell 2227 AOI22X1_397
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _2735_ layer 1 -80 -131
pin name C signal _2733_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _3131_ layer 1 5 -216
cell 2228 AOI22X1_398
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _2806_ layer 1 -80 -131
pin name C signal _2931_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _3132_ layer 1 5 -216
cell 2229 INVX1_318
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _3133_ layer 1 40 0
cell 2230 INVX1_319
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _3134_ layer 1 40 0
cell 2231 OAI22X1_68
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3133_ layer 1 -120 -165
pin name B signal _2748_ layer 1 -80 -70
pin name C signal _2797_ layer 1 160 -131
pin name D signal _3134_ layer 1 80 -70
pin name Y signal _3135_ layer 1 0 -150
cell 2232 INVX1_320
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _3136_ layer 1 40 0
cell 2233 NAND2X1_512
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _2849_ layer 1 80 70
pin name Y signal _3137_ layer 1 50 -340
cell 2234 OAI21X1_84
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3136_ layer 1 -80 -165
pin name B signal _2754_ layer 1 -40 -70
pin name C signal _3137_ layer 1 80 150
pin name Y signal _3138_ layer 1 25 -50
cell 2235 NOR2X1_296
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3135_ layer 1 -80 -270
pin name B signal _3138_ layer 1 80 -31
pin name Y signal _3139_ layer 1 0 -150
cell 2236 NAND3X1_124
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3131_ layer 1 -120 30
pin name B signal _3132_ layer 1 -20 -50
pin name C signal _3139_ layer 1 40 130
pin name Y signal _3140_ layer 1 -40 340
cell 2237 AND2X2_54
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2762_ layer 1 -120 -131
pin name B signal _2696_ layer 1 -40 -50
pin name Y signal _3141_ layer 1 89 -340
cell 2238 AOI22X1_399
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2701_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _3141_ layer 1 70 -90
pin name Y signal _3142_ layer 1 5 -216
cell 2239 AND2X2_55
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2760_ layer 1 -120 -131
pin name B signal _2725_ layer 1 -40 -50
pin name Y signal _3143_ layer 1 89 -340
cell 2240 AND2X2_56
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2768_ layer 1 -120 -131
pin name B signal _2725_ layer 1 -40 -50
pin name Y signal _3144_ layer 1 89 -340
cell 2241 AOI22X1_400
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _3144_ layer 1 -80 -131
pin name C signal _3143_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _3145_ layer 1 5 -216
cell 2242 NAND2X1_513
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _2853_ layer 1 80 70
pin name Y signal _3146_ layer 1 50 -340
cell 2243 NAND2X1_514
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _2826_ layer 1 80 70
pin name Y signal _3147_ layer 1 50 -340
cell 2244 NAND2X1_515
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3146_ layer 1 -80 -170
pin name B signal _3147_ layer 1 80 70
pin name Y signal _3148_ layer 1 50 -340
cell 2245 INVX1_321
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _3149_ layer 1 40 0
cell 2246 NAND2X1_516
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _2825_ layer 1 80 70
pin name Y signal _3150_ layer 1 50 -340
cell 2247 OAI21X1_85
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3149_ layer 1 -80 -165
pin name B signal _2778_ layer 1 -40 -70
pin name C signal _3150_ layer 1 80 150
pin name Y signal _3151_ layer 1 25 -50
cell 2248 NOR2X1_297
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3148_ layer 1 -80 -270
pin name B signal _3151_ layer 1 80 -31
pin name Y signal _3152_ layer 1 0 -150
cell 2249 NAND3X1_125
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3142_ layer 1 -120 30
pin name B signal _3145_ layer 1 -20 -50
pin name C signal _3152_ layer 1 40 130
pin name Y signal _3153_ layer 1 -40 340
cell 2250 NOR3X1_213
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3140_ layer 1 -175 -251
pin name B signal _3130_ layer 1 -100 -150
pin name C signal _3153_ layer 1 -20 -50
pin name Y signal _3154_ layer 1 -106 -335
cell 2251 INVX1_322
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _3155_ layer 1 40 0
cell 2252 NAND2X1_517
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _2741_ layer 1 80 70
pin name Y signal _3156_ layer 1 50 -340
cell 2253 OAI21X1_86
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2746_ layer 1 -80 -165
pin name B signal _3155_ layer 1 -40 -70
pin name C signal _3156_ layer 1 80 150
pin name Y signal _3157_ layer 1 25 -50
cell 2254 AOI21X1_61
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _2721_ layer 1 -40 -131
pin name C signal _3157_ layer 1 120 -251
pin name Y signal _3158_ layer 1 40 -340
cell 2255 INVX1_323
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _3159_ layer 1 40 0
cell 2256 INVX1_324
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _3160_ layer 1 40 0
cell 2257 OAI22X1_69
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3065_ layer 1 -120 -165
pin name B signal _3160_ layer 1 -80 -70
pin name C signal _3159_ layer 1 160 -131
pin name D signal _2716_ layer 1 80 -70
pin name Y signal _3161_ layer 1 0 -150
cell 2258 INVX1_325
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _3162_ layer 1 40 0
cell 2259 NAND2X1_518
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _2861_ layer 1 80 70
pin name Y signal _3163_ layer 1 50 -340
cell 2260 OAI21X1_87
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2726_ layer 1 -80 -165
pin name B signal _3162_ layer 1 -40 -70
pin name C signal _3163_ layer 1 80 150
pin name Y signal _3164_ layer 1 25 -50
cell 2261 NOR2X1_298
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3164_ layer 1 -80 -270
pin name B signal _3161_ layer 1 80 -31
pin name Y signal _3165_ layer 1 0 -150
cell 2262 INVX1_326
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _3166_ layer 1 40 0
cell 2263 INVX1_327
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _3167_ layer 1 40 0
cell 2264 OAI22X1_70
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2813_ layer 1 -120 -165
pin name B signal _3167_ layer 1 -80 -70
pin name C signal _3166_ layer 1 160 -131
pin name D signal _2814_ layer 1 80 -70
pin name Y signal _3168_ layer 1 0 -150
cell 2265 INVX1_328
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _3169_ layer 1 40 0
cell 2266 NAND2X1_519
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _2860_ layer 1 80 70
pin name Y signal _3170_ layer 1 50 -340
cell 2267 OAI21X1_88
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3169_ layer 1 -80 -165
pin name B signal _2796_ layer 1 -40 -70
pin name C signal _3170_ layer 1 80 150
pin name Y signal _3171_ layer 1 25 -50
cell 2268 NOR2X1_299
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3171_ layer 1 -80 -270
pin name B signal _3168_ layer 1 80 -31
pin name Y signal _3172_ layer 1 0 -150
cell 2269 NAND3X1_126
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3158_ layer 1 -120 30
pin name B signal _3172_ layer 1 -20 -50
pin name C signal _3165_ layer 1 40 130
pin name Y signal _3173_ layer 1 -40 340
cell 2270 AOI22X1_401
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _2818_ layer 1 -80 -131
pin name C signal _2819_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _3174_ layer 1 5 -216
cell 2271 AOI22X1_402
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2821_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _2822_ layer 1 70 -90
pin name Y signal _3175_ layer 1 5 -216
cell 2272 NAND2X1_520
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3174_ layer 1 -80 -170
pin name B signal _3175_ layer 1 80 70
pin name Y signal _3176_ layer 1 50 -340
cell 2273 AOI22X1_403
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _2829_ layer 1 -80 -131
pin name C signal _2828_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _3177_ layer 1 5 -216
cell 2274 AOI22X1_404
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2772_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _2779_ layer 1 70 -90
pin name Y signal _3178_ layer 1 5 -216
cell 2275 NAND2X1_521
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3177_ layer 1 -80 -170
pin name B signal _3178_ layer 1 80 70
pin name Y signal _3179_ layer 1 50 -340
cell 2276 NOR2X1_300
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3176_ layer 1 -80 -270
pin name B signal _3179_ layer 1 80 -31
pin name Y signal _3180_ layer 1 0 -150
cell 2277 AOI22X1_405
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2833_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _2834_ layer 1 70 -90
pin name Y signal _3181_ layer 1 5 -216
cell 2278 AOI22X1_406
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _3069_ layer 1 -80 -131
pin name C signal _2836_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _3182_ layer 1 5 -216
cell 2279 NAND2X1_522
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3182_ layer 1 -80 -170
pin name B signal _3181_ layer 1 80 70
pin name Y signal _3183_ layer 1 50 -340
cell 2280 AOI22X1_407
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _2840_ layer 1 -80 -131
pin name C signal _2841_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _3184_ layer 1 5 -216
cell 2281 AOI22X1_408
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2843_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _2844_ layer 1 70 -90
pin name Y signal _3185_ layer 1 5 -216
cell 2282 NAND2X1_523
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3185_ layer 1 -80 -170
pin name B signal _3184_ layer 1 80 70
pin name Y signal _3186_ layer 1 50 -340
cell 2283 NOR2X1_301
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3183_ layer 1 -80 -270
pin name B signal _3186_ layer 1 80 -31
pin name Y signal _3187_ layer 1 0 -150
cell 2284 NAND2X1_524
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3187_ layer 1 -80 -170
pin name B signal _3180_ layer 1 80 70
pin name Y signal _3188_ layer 1 50 -340
cell 2285 AOI22X1_409
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _2850_ layer 1 -80 -131
pin name C signal _2751_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _3189_ layer 1 5 -216
cell 2286 AOI22X1_410
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2774_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _2852_ layer 1 70 -90
pin name Y signal _3190_ layer 1 5 -216
cell 2287 NAND2X1_525
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3189_ layer 1 -80 -170
pin name B signal _3190_ layer 1 80 70
pin name Y signal _3191_ layer 1 50 -340
cell 2288 AOI22X1_411
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _2858_ layer 1 -80 -131
pin name C signal _2856_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _3192_ layer 1 5 -216
cell 2289 AOI22X1_412
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _2788_ layer 1 -80 -131
pin name C signal _2837_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _3193_ layer 1 5 -216
cell 2290 NAND2X1_526
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3193_ layer 1 -80 -170
pin name B signal _3192_ layer 1 80 70
pin name Y signal _3194_ layer 1 50 -340
cell 2291 NOR2X1_302
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3194_ layer 1 -80 -270
pin name B signal _3191_ layer 1 80 -31
pin name Y signal _3195_ layer 1 0 -150
cell 2292 AOI22X1_413
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _2865_ layer 1 -80 -131
pin name C signal _2866_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _3196_ layer 1 5 -216
cell 2293 NAND2X1_527
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _2868_ layer 1 80 70
pin name Y signal _3197_ layer 1 50 -340
cell 2294 NAND2X1_528
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _2870_ layer 1 80 70
pin name Y signal _3198_ layer 1 50 -340
cell 2295 NAND3X1_127
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3197_ layer 1 -120 30
pin name B signal _3198_ layer 1 -20 -50
pin name C signal _3196_ layer 1 40 130
pin name Y signal _3199_ layer 1 -40 340
cell 2296 AOI22X1_414
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _2874_ layer 1 -80 -131
pin name C signal _2873_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _3200_ layer 1 5 -216
cell 2297 AOI22X1_415
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _2877_ layer 1 -80 -131
pin name C signal _2876_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _3201_ layer 1 5 -216
cell 2298 NAND2X1_529
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3200_ layer 1 -80 -170
pin name B signal _3201_ layer 1 80 70
pin name Y signal _3202_ layer 1 50 -340
cell 2299 NOR2X1_303
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3202_ layer 1 -80 -270
pin name B signal _3199_ layer 1 80 -31
pin name Y signal _3203_ layer 1 0 -150
cell 2300 NAND2X1_530
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3195_ layer 1 -80 -170
pin name B signal _3203_ layer 1 80 70
pin name Y signal _3204_ layer 1 50 -340
cell 2301 NOR3X1_214
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3188_ layer 1 -175 -251
pin name B signal _3173_ layer 1 -100 -150
pin name C signal _3204_ layer 1 -20 -50
pin name Y signal _3205_ layer 1 -106 -335
cell 2302 NAND2X1_531
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _2907_ layer 1 80 70
pin name Y signal _3206_ layer 1 50 -340
cell 2303 OAI21X1_89
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2691_ layer 1 -80 -165
pin name B signal wBusy_bF$buf1 layer 1 -40 -70
pin name C signal _3206_ layer 1 80 150
pin name Y signal _3207_ layer 1 25 -50
cell 2304 NAND2X1_532
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _2898_ layer 1 80 70
pin name Y signal _3208_ layer 1 50 -340
cell 2305 NAND2X1_533
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _2908_ layer 1 80 70
pin name Y signal _3209_ layer 1 50 -340
cell 2306 AOI22X1_416
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _2910_ layer 1 -80 -131
pin name C signal _2900_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _3210_ layer 1 5 -216
cell 2307 NAND3X1_128
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3208_ layer 1 -120 30
pin name B signal _3209_ layer 1 -20 -50
pin name C signal _3210_ layer 1 40 130
pin name Y signal _3211_ layer 1 -40 340
cell 2308 OR2X2_29
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3211_ layer 1 -120 -270
pin name B signal _3207_ layer 1 -20 -111
pin name Y signal _3212_ layer 1 120 -50
cell 2309 INVX1_329
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _3213_ layer 1 40 0
cell 2310 NAND2X1_534
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _2911_ layer 1 80 70
pin name Y signal _3214_ layer 1 50 -340
cell 2311 OAI21X1_90
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3213_ layer 1 -80 -165
pin name B signal _2923_ layer 1 -40 -70
pin name C signal _3214_ layer 1 80 150
pin name Y signal _3215_ layer 1 25 -50
cell 2312 AOI21X1_62
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _2918_ layer 1 -40 -131
pin name C signal _3215_ layer 1 120 -251
pin name Y signal _3216_ layer 1 40 -340
cell 2313 AOI22X1_417
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2924_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _2925_ layer 1 70 -90
pin name Y signal _3217_ layer 1 5 -216
cell 2314 AOI22X1_418
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _2887_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _2894_ layer 1 70 -90
pin name Y signal _3218_ layer 1 5 -216
cell 2315 AND2X2_57
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3217_ layer 1 -120 -131
pin name B signal _3218_ layer 1 -40 -50
pin name Y signal _3219_ layer 1 89 -340
cell 2316 NAND2X1_535
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _2916_ layer 1 80 70
pin name Y signal _3220_ layer 1 50 -340
cell 2317 NAND2X1_536
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _2914_ layer 1 80 70
pin name Y signal _3221_ layer 1 50 -340
cell 2318 NAND2X1_537
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3220_ layer 1 -80 -170
pin name B signal _3221_ layer 1 80 70
pin name Y signal _3222_ layer 1 50 -340
cell 2319 NAND2X1_538
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _2890_ layer 1 80 70
pin name Y signal _3223_ layer 1 50 -340
cell 2320 NAND2X1_539
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _2904_ layer 1 80 70
pin name Y signal _3224_ layer 1 50 -340
cell 2321 NAND2X1_540
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3223_ layer 1 -80 -170
pin name B signal _3224_ layer 1 80 70
pin name Y signal _3225_ layer 1 50 -340
cell 2322 NOR2X1_304
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3222_ layer 1 -80 -270
pin name B signal _3225_ layer 1 80 -31
pin name Y signal _3226_ layer 1 0 -150
cell 2323 NAND3X1_129
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3219_ layer 1 -120 30
pin name B signal _3216_ layer 1 -20 -50
pin name C signal _3226_ layer 1 40 130
pin name Y signal _3227_ layer 1 -40 340
cell 2324 NOR2X1_305
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3212_ layer 1 -80 -270
pin name B signal _3227_ layer 1 80 -31
pin name Y signal _3228_ layer 1 0 -150
cell 2325 AOI21X1_63
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3154_ layer 1 -80 -35
pin name B signal _3205_ layer 1 -40 -131
pin name C signal _3228_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<3> layer 1 40 -340
cell 2326 INVX1_330
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<66> layer 1 -40 -270
pin name Y signal _3229_ layer 1 40 0
cell 2327 NOR2X1_306
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf0 layer 1 -80 -270
pin name B signal _3229_ layer 1 80 -31
pin name Y signal _3230_ layer 1 0 -150
cell 2328 INVX1_331
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3230_ layer 1 -40 -270
pin name Y signal _3231_ layer 1 40 0
cell 2329 INVX1_332
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<76> layer 1 -40 -270
pin name Y signal _3232_ layer 1 40 0
cell 2330 NAND2X1_541
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<75> layer 1 -80 -170
pin name B signal _3232_ layer 1 80 70
pin name Y signal _3233_ layer 1 50 -340
cell 2331 INVX2_9
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3233_ layer 1 -40 -170
pin name Y signal _3234_ layer 1 40 0
cell 2332 OR2X2_30
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<72> layer 1 -120 -270
pin name B signal wSelec<71> layer 1 -20 -111
pin name Y signal _3235_ layer 1 120 -50
cell 2333 INVX1_333
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<74> layer 1 -40 -270
pin name Y signal _3236_ layer 1 40 0
cell 2334 NAND2X1_542
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<73> layer 1 -80 -170
pin name B signal _3236_ layer 1 80 70
pin name Y signal _3237_ layer 1 50 -340
cell 2335 NOR2X1_307
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3235_ layer 1 -80 -270
pin name B signal _3237_ layer 1 80 -31
pin name Y signal _3238_ layer 1 0 -150
cell 2336 AND2X2_58
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3238_ layer 1 -120 -131
pin name B signal _3234_ layer 1 -40 -50
pin name Y signal _3239_ layer 1 89 -340
cell 2337 AOI21X1_64
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _3239_ layer 1 -40 -131
pin name C signal _3231_ layer 1 120 -251
pin name Y signal _3240_ layer 1 40 -340
cell 2338 INVX1_334
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<72> layer 1 -40 -270
pin name Y signal _3241_ layer 1 40 0
cell 2339 NAND2X1_543
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<71> layer 1 -80 -170
pin name B signal _3241_ layer 1 80 70
pin name Y signal _3242_ layer 1 50 -340
cell 2340 OR2X2_31
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<73> layer 1 -120 -270
pin name B signal wSelec<74> layer 1 -20 -111
pin name Y signal _3243_ layer 1 120 -50
cell 2341 NOR2X1_308
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3243_ layer 1 -80 -270
pin name B signal _3242_ layer 1 80 -31
pin name Y signal _3244_ layer 1 0 -150
cell 2342 NAND2X1_544
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3234_ layer 1 -80 -170
pin name B signal _3244_ layer 1 80 70
pin name Y signal _3245_ layer 1 50 -340
cell 2343 INVX1_335
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3245_ layer 1 -40 -270
pin name Y signal _3246_ layer 1 40 0
cell 2344 INVX1_336
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<71> layer 1 -40 -270
pin name Y signal _3247_ layer 1 40 0
cell 2345 NAND2X1_545
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<72> layer 1 -80 -170
pin name B signal _3247_ layer 1 80 70
pin name Y signal _3248_ layer 1 50 -340
cell 2346 INVX1_337
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<73> layer 1 -40 -270
pin name Y signal _3249_ layer 1 40 0
cell 2347 NAND2X1_546
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<74> layer 1 -80 -170
pin name B signal _3249_ layer 1 80 70
pin name Y signal _3250_ layer 1 50 -340
cell 2348 NOR2X1_309
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3248_ layer 1 -80 -270
pin name B signal _3250_ layer 1 80 -31
pin name Y signal _3251_ layer 1 0 -150
cell 2349 NAND2X1_547
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<75> layer 1 -80 -170
pin name B signal wSelec<76> layer 1 80 70
pin name Y signal _3252_ layer 1 50 -340
cell 2350 INVX1_338
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3252_ layer 1 -40 -270
pin name Y signal _3253_ layer 1 40 0
cell 2351 NAND2X1_548
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3253_ layer 1 -80 -170
pin name B signal _3251_ layer 1 80 70
pin name Y signal _3254_ layer 1 50 -340
cell 2352 INVX1_339
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3254_ layer 1 -40 -270
pin name Y signal _3255_ layer 1 40 0
cell 2353 AOI22X1_419
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3246_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _3255_ layer 1 70 -90
pin name Y signal _3256_ layer 1 5 -216
cell 2354 OR2X2_32
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3242_ layer 1 -120 -270
pin name B signal _3243_ layer 1 -20 -111
pin name Y signal _3257_ layer 1 120 -50
cell 2355 OR2X2_33
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<75> layer 1 -120 -270
pin name B signal wSelec<76> layer 1 -20 -111
pin name Y signal _3258_ layer 1 120 -50
cell 2356 NOR2X1_310
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3258_ layer 1 -80 -270
pin name B signal _3257_ layer 1 80 -31
pin name Y signal _3259_ layer 1 0 -150
cell 2357 NOR2X1_311
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3237_ layer 1 -80 -270
pin name B signal _3242_ layer 1 80 -31
pin name Y signal _3260_ layer 1 0 -150
cell 2358 INVX1_340
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<75> layer 1 -40 -270
pin name Y signal _3261_ layer 1 40 0
cell 2359 NAND2X1_549
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<76> layer 1 -80 -170
pin name B signal _3261_ layer 1 80 70
pin name Y signal _3262_ layer 1 50 -340
cell 2360 INVX2_10
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3262_ layer 1 -40 -170
pin name Y signal _3263_ layer 1 40 0
cell 2361 NAND2X1_550
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3263_ layer 1 -80 -170
pin name B signal _3260_ layer 1 80 70
pin name Y signal _3264_ layer 1 50 -340
cell 2362 INVX1_341
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3264_ layer 1 -40 -270
pin name Y signal _3265_ layer 1 40 0
cell 2363 AOI22X1_420
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _3259_ layer 1 -80 -131
pin name C signal _3265_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _3266_ layer 1 5 -216
cell 2364 NAND3X1_130
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3240_ layer 1 -120 30
pin name B signal _3266_ layer 1 -20 -50
pin name C signal _3256_ layer 1 40 130
pin name Y signal _3267_ layer 1 -40 340
cell 2365 NOR2X1_312
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<72> layer 1 -80 -270
pin name B signal wSelec<71> layer 1 80 -31
pin name Y signal _3268_ layer 1 0 -150
cell 2366 NOR2X1_313
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<73> layer 1 -80 -270
pin name B signal wSelec<74> layer 1 80 -31
pin name Y signal _3269_ layer 1 0 -150
cell 2367 NAND2X1_551
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3268_ layer 1 -80 -170
pin name B signal _3269_ layer 1 80 70
pin name Y signal _3270_ layer 1 50 -340
cell 2368 NOR2X1_314
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3233_ layer 1 -80 -270
pin name B signal _3270_ layer 1 80 -31
pin name Y signal _3271_ layer 1 0 -150
cell 2369 NAND2X1_552
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<72> layer 1 -80 -170
pin name B signal wSelec<71> layer 1 80 70
pin name Y signal _3272_ layer 1 50 -340
cell 2370 NOR3X1_215
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3243_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3233_ layer 1 -20 -50
pin name Y signal _3273_ layer 1 -106 -335
cell 2371 AOI22X1_421
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _3273_ layer 1 -80 -131
pin name C signal _3271_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _3274_ layer 1 5 -216
cell 2372 INVX1_342
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3258_ layer 1 -40 -270
pin name Y signal _3275_ layer 1 40 0
cell 2373 NOR2X1_315
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3243_ layer 1 -80 -270
pin name B signal _3248_ layer 1 80 -31
pin name Y signal _3276_ layer 1 0 -150
cell 2374 AND2X2_59
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3276_ layer 1 -120 -131
pin name B signal _3275_ layer 1 -40 -50
pin name Y signal _3277_ layer 1 89 -340
cell 2375 NAND2X1_553
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<73> layer 1 -80 -170
pin name B signal wSelec<74> layer 1 80 70
pin name Y signal _3278_ layer 1 50 -340
cell 2376 NOR3X1_216
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3252_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3278_ layer 1 -20 -50
pin name Y signal _3279_ layer 1 -106 -335
cell 2377 AOI22X1_422
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _3279_ layer 1 -80 -131
pin name C signal _3277_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _3280_ layer 1 5 -216
cell 2378 INVX1_343
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _3281_ layer 1 40 0
cell 2379 INVX1_344
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _3282_ layer 1 40 0
cell 2380 NOR2X1_316
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3242_ layer 1 -80 -270
pin name B signal _3250_ layer 1 80 -31
pin name Y signal _3283_ layer 1 0 -150
cell 2381 NAND2X1_554
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3253_ layer 1 -80 -170
pin name B signal _3283_ layer 1 80 70
pin name Y signal _3284_ layer 1 50 -340
cell 2382 NOR2X1_317
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3272_ layer 1 -80 -270
pin name B signal _3278_ layer 1 80 -31
pin name Y signal _3285_ layer 1 0 -150
cell 2383 NAND2X1_555
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3285_ layer 1 -80 -170
pin name B signal _3263_ layer 1 80 70
pin name Y signal _3286_ layer 1 50 -340
cell 2384 OAI22X1_71
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3281_ layer 1 -120 -165
pin name B signal _3286_ layer 1 -80 -70
pin name C signal _3284_ layer 1 160 -131
pin name D signal _3282_ layer 1 80 -70
pin name Y signal _3287_ layer 1 0 -150
cell 2385 INVX1_345
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _3288_ layer 1 40 0
cell 2386 NOR3X1_217
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3233_ layer 1 -175 -251
pin name B signal _3248_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3289_ layer 1 -106 -335
cell 2387 NAND2X1_556
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _3289_ layer 1 80 70
pin name Y signal _3290_ layer 1 50 -340
cell 2388 NOR2X1_318
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3272_ layer 1 -80 -270
pin name B signal _3237_ layer 1 80 -31
pin name Y signal _3291_ layer 1 0 -150
cell 2389 NAND2X1_557
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3263_ layer 1 -80 -170
pin name B signal _3291_ layer 1 80 70
pin name Y signal _3292_ layer 1 50 -340
cell 2390 OAI21X1_91
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3288_ layer 1 -80 -165
pin name B signal _3292_ layer 1 -40 -70
pin name C signal _3290_ layer 1 80 150
pin name Y signal _3293_ layer 1 25 -50
cell 2391 NOR2X1_319
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3287_ layer 1 -80 -270
pin name B signal _3293_ layer 1 80 -31
pin name Y signal _3294_ layer 1 0 -150
cell 2392 NAND3X1_131
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3274_ layer 1 -120 30
pin name B signal _3280_ layer 1 -20 -50
pin name C signal _3294_ layer 1 40 130
pin name Y signal _3295_ layer 1 -40 340
cell 2393 INVX1_346
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _3296_ layer 1 40 0
cell 2394 INVX1_347
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _3297_ layer 1 40 0
cell 2395 NOR2X1_320
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3237_ layer 1 -80 -270
pin name B signal _3248_ layer 1 80 -31
pin name Y signal _3298_ layer 1 0 -150
cell 2396 NAND2X1_558
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3234_ layer 1 -80 -170
pin name B signal _3298_ layer 1 80 70
pin name Y signal _3299_ layer 1 50 -340
cell 2397 NOR2X1_321
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3235_ layer 1 -80 -270
pin name B signal _3250_ layer 1 80 -31
pin name Y signal _3300_ layer 1 0 -150
cell 2398 NAND2X1_559
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3234_ layer 1 -80 -170
pin name B signal _3300_ layer 1 80 70
pin name Y signal _3301_ layer 1 50 -340
cell 2399 OAI22X1_72
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3301_ layer 1 -120 -165
pin name B signal _3296_ layer 1 -80 -70
pin name C signal _3297_ layer 1 160 -131
pin name D signal _3299_ layer 1 80 -70
pin name Y signal _3302_ layer 1 0 -150
cell 2400 INVX1_348
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _3303_ layer 1 40 0
cell 2401 INVX1_349
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _3304_ layer 1 40 0
cell 2402 NAND2X1_560
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3263_ layer 1 -80 -170
pin name B signal _3298_ layer 1 80 70
pin name Y signal _3305_ layer 1 50 -340
cell 2403 NOR2X1_322
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3272_ layer 1 -80 -270
pin name B signal _3243_ layer 1 80 -31
pin name Y signal _3306_ layer 1 0 -150
cell 2404 NAND2X1_561
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3263_ layer 1 -80 -170
pin name B signal _3306_ layer 1 80 70
pin name Y signal _3307_ layer 1 50 -340
cell 2405 OAI22X1_73
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3303_ layer 1 -120 -165
pin name B signal _3307_ layer 1 -80 -70
pin name C signal _3305_ layer 1 160 -131
pin name D signal _3304_ layer 1 80 -70
pin name Y signal _3308_ layer 1 0 -150
cell 2406 NOR2X1_323
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3308_ layer 1 -80 -270
pin name B signal _3302_ layer 1 80 -31
pin name Y signal _3309_ layer 1 0 -150
cell 2407 NOR3X1_218
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3242_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3310_ layer 1 -106 -335
cell 2408 NAND2X1_562
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _3310_ layer 1 80 70
pin name Y signal _3311_ layer 1 50 -340
cell 2409 NOR3X1_219
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3250_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3312_ layer 1 -106 -335
cell 2410 NAND2X1_563
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _3312_ layer 1 80 70
pin name Y signal _3313_ layer 1 50 -340
cell 2411 NAND2X1_564
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3311_ layer 1 -80 -170
pin name B signal _3313_ layer 1 80 70
pin name Y signal _3314_ layer 1 50 -340
cell 2412 INVX1_350
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _3315_ layer 1 40 0
cell 2413 NAND2X1_565
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3253_ layer 1 -80 -170
pin name B signal _3238_ layer 1 80 70
pin name Y signal _3316_ layer 1 50 -340
cell 2414 NOR3X1_220
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3248_ layer 1 -175 -251
pin name B signal _3250_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3317_ layer 1 -106 -335
cell 2415 NAND2X1_566
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _3317_ layer 1 80 70
pin name Y signal _3318_ layer 1 50 -340
cell 2416 OAI21X1_92
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3315_ layer 1 -80 -165
pin name B signal _3316_ layer 1 -40 -70
pin name C signal _3318_ layer 1 80 150
pin name Y signal _3319_ layer 1 25 -50
cell 2417 NOR2X1_324
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3314_ layer 1 -80 -270
pin name B signal _3319_ layer 1 80 -31
pin name Y signal _3320_ layer 1 0 -150
cell 2418 NAND2X1_567
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3309_ layer 1 -80 -170
pin name B signal _3320_ layer 1 80 70
pin name Y signal _3321_ layer 1 50 -340
cell 2419 NOR3X1_221
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3267_ layer 1 -175 -251
pin name B signal _3321_ layer 1 -100 -150
pin name C signal _3295_ layer 1 -20 -50
pin name Y signal _3322_ layer 1 -106 -335
cell 2420 NAND2X1_568
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3234_ layer 1 -80 -170
pin name B signal _3291_ layer 1 80 70
pin name Y signal _3323_ layer 1 50 -340
cell 2421 INVX1_351
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3323_ layer 1 -40 -270
pin name Y signal _3324_ layer 1 40 0
cell 2422 INVX1_352
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _3325_ layer 1 40 0
cell 2423 NOR3X1_222
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3258_ layer 1 -100 -150
pin name C signal _3237_ layer 1 -20 -50
pin name Y signal _3326_ layer 1 -106 -335
cell 2424 NAND2X1_569
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _3326_ layer 1 80 70
pin name Y signal _3327_ layer 1 50 -340
cell 2425 NAND2X1_570
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3275_ layer 1 -80 -170
pin name B signal _3298_ layer 1 80 70
pin name Y signal _3328_ layer 1 50 -340
cell 2426 OAI21X1_93
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3328_ layer 1 -80 -165
pin name B signal _3325_ layer 1 -40 -70
pin name C signal _3327_ layer 1 80 150
pin name Y signal _3329_ layer 1 25 -50
cell 2427 AOI21X1_65
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _3324_ layer 1 -40 -131
pin name C signal _3329_ layer 1 120 -251
pin name Y signal _3330_ layer 1 40 -340
cell 2428 INVX1_353
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _3331_ layer 1 40 0
cell 2429 INVX1_354
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _3332_ layer 1 40 0
cell 2430 NOR2X1_325
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3278_ layer 1 -80 -270
pin name B signal _3235_ layer 1 80 -31
pin name Y signal _3333_ layer 1 0 -150
cell 2431 NAND2X1_571
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3234_ layer 1 -80 -170
pin name B signal _3333_ layer 1 80 70
pin name Y signal _3334_ layer 1 50 -340
cell 2432 NAND2X1_572
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3275_ layer 1 -80 -170
pin name B signal _3260_ layer 1 80 70
pin name Y signal _3335_ layer 1 50 -340
cell 2433 OAI22X1_74
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3332_ layer 1 -120 -165
pin name B signal _3334_ layer 1 -80 -70
pin name C signal _3335_ layer 1 160 -131
pin name D signal _3331_ layer 1 80 -70
pin name Y signal _3336_ layer 1 0 -150
cell 2434 INVX1_355
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _3337_ layer 1 40 0
cell 2435 INVX1_356
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _3338_ layer 1 40 0
cell 2436 NAND2X1_573
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3234_ layer 1 -80 -170
pin name B signal _3260_ layer 1 80 70
pin name Y signal _3339_ layer 1 50 -340
cell 2437 NAND2X1_574
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3275_ layer 1 -80 -170
pin name B signal _3306_ layer 1 80 70
pin name Y signal _3340_ layer 1 50 -340
cell 2438 OAI22X1_75
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3337_ layer 1 -120 -165
pin name B signal _3340_ layer 1 -80 -70
pin name C signal _3339_ layer 1 160 -131
pin name D signal _3338_ layer 1 80 -70
pin name Y signal _3341_ layer 1 0 -150
cell 2439 NOR2X1_326
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3336_ layer 1 -80 -270
pin name B signal _3341_ layer 1 80 -31
pin name Y signal _3342_ layer 1 0 -150
cell 2440 INVX1_357
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _3343_ layer 1 40 0
cell 2441 NOR3X1_223
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3258_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3237_ layer 1 -20 -50
pin name Y signal _3344_ layer 1 -106 -335
cell 2442 NAND2X1_575
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _3344_ layer 1 80 70
pin name Y signal _3345_ layer 1 50 -340
cell 2443 OR2X2_34
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3270_ layer 1 -120 -270
pin name B signal _3252_ layer 1 -20 -111
pin name Y signal _3346_ layer 1 120 -50
cell 2444 OAI21X1_94
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3343_ layer 1 -80 -165
pin name B signal _3346_ layer 1 -40 -70
pin name C signal _3345_ layer 1 80 150
pin name Y signal _3347_ layer 1 25 -50
cell 2445 INVX1_358
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _3348_ layer 1 40 0
cell 2446 INVX1_359
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _3349_ layer 1 40 0
cell 2447 NOR2X1_327
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3278_ layer 1 -80 -270
pin name B signal _3248_ layer 1 80 -31
pin name Y signal _3350_ layer 1 0 -150
cell 2448 NAND2X1_576
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3234_ layer 1 -80 -170
pin name B signal _3350_ layer 1 80 70
pin name Y signal _3351_ layer 1 50 -340
cell 2449 NAND2X1_577
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3253_ layer 1 -80 -170
pin name B signal _3244_ layer 1 80 70
pin name Y signal _3352_ layer 1 50 -340
cell 2450 OAI22X1_76
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3351_ layer 1 -120 -165
pin name B signal _3349_ layer 1 -80 -70
pin name C signal _3348_ layer 1 160 -131
pin name D signal _3352_ layer 1 80 -70
pin name Y signal _3353_ layer 1 0 -150
cell 2451 NOR2X1_328
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3347_ layer 1 -80 -270
pin name B signal _3353_ layer 1 80 -31
pin name Y signal _3354_ layer 1 0 -150
cell 2452 NAND3X1_132
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3330_ layer 1 -120 30
pin name B signal _3354_ layer 1 -20 -50
pin name C signal _3342_ layer 1 40 130
pin name Y signal _3355_ layer 1 -40 340
cell 2453 NOR3X1_224
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3243_ layer 1 -100 -150
pin name C signal _3258_ layer 1 -20 -50
pin name Y signal _3356_ layer 1 -106 -335
cell 2454 NOR3X1_225
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3252_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3242_ layer 1 -20 -50
pin name Y signal _3357_ layer 1 -106 -335
cell 2455 AOI22X1_423
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _3356_ layer 1 -80 -131
pin name C signal _3357_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _3358_ layer 1 5 -216
cell 2456 NOR3X1_226
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3252_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3248_ layer 1 -20 -50
pin name Y signal _3359_ layer 1 -106 -335
cell 2457 NOR3X1_227
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3252_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3360_ layer 1 -106 -335
cell 2458 AOI22X1_424
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3359_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _3360_ layer 1 70 -90
pin name Y signal _3361_ layer 1 5 -216
cell 2459 NAND2X1_578
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3358_ layer 1 -80 -170
pin name B signal _3361_ layer 1 80 70
pin name Y signal _3362_ layer 1 50 -340
cell 2460 NOR3X1_228
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3250_ layer 1 -175 -251
pin name B signal _3235_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3363_ layer 1 -106 -335
cell 2461 NOR3X1_229
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3242_ layer 1 -175 -251
pin name B signal _3250_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3364_ layer 1 -106 -335
cell 2462 AOI22X1_425
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3363_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _3364_ layer 1 70 -90
pin name Y signal _3365_ layer 1 5 -216
cell 2463 NOR3X1_230
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3233_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3242_ layer 1 -20 -50
pin name Y signal _3366_ layer 1 -106 -335
cell 2464 NOR3X1_231
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3272_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3233_ layer 1 -20 -50
pin name Y signal _3367_ layer 1 -106 -335
cell 2465 AOI22X1_426
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _3367_ layer 1 -80 -131
pin name C signal _3366_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _3368_ layer 1 5 -216
cell 2466 NAND2X1_579
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3368_ layer 1 -80 -170
pin name B signal _3365_ layer 1 80 70
pin name Y signal _3369_ layer 1 50 -340
cell 2467 NOR2X1_329
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3362_ layer 1 -80 -270
pin name B signal _3369_ layer 1 80 -31
pin name Y signal _3370_ layer 1 0 -150
cell 2468 NOR3X1_232
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3258_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3242_ layer 1 -20 -50
pin name Y signal _3371_ layer 1 -106 -335
cell 2469 NOR3X1_233
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3258_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3248_ layer 1 -20 -50
pin name Y signal _3372_ layer 1 -106 -335
cell 2470 AOI22X1_427
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3371_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _3372_ layer 1 70 -90
pin name Y signal _3373_ layer 1 5 -216
cell 2471 NOR3X1_234
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3258_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3374_ layer 1 -106 -335
cell 2472 NOR3X1_235
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3233_ layer 1 -175 -251
pin name B signal _3243_ layer 1 -100 -150
pin name C signal _3248_ layer 1 -20 -50
pin name Y signal _3375_ layer 1 -106 -335
cell 2473 AOI22X1_428
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _3374_ layer 1 -80 -131
pin name C signal _3375_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _3376_ layer 1 5 -216
cell 2474 NAND2X1_580
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3373_ layer 1 -80 -170
pin name B signal _3376_ layer 1 80 70
pin name Y signal _3377_ layer 1 50 -340
cell 2475 NOR3X1_236
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3272_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3258_ layer 1 -20 -50
pin name Y signal _3378_ layer 1 -106 -335
cell 2476 NOR3X1_237
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3248_ layer 1 -175 -251
pin name B signal _3243_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3379_ layer 1 -106 -335
cell 2477 AOI22X1_429
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _3378_ layer 1 -80 -131
pin name C signal _3379_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _3380_ layer 1 5 -216
cell 2478 NOR3X1_238
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3243_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3381_ layer 1 -106 -335
cell 2479 NOR3X1_239
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3382_ layer 1 -106 -335
cell 2480 AOI22X1_430
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3381_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _3382_ layer 1 70 -90
pin name Y signal _3383_ layer 1 5 -216
cell 2481 NAND2X1_581
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3383_ layer 1 -80 -170
pin name B signal _3380_ layer 1 80 70
pin name Y signal _3384_ layer 1 50 -340
cell 2482 NOR2X1_330
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3377_ layer 1 -80 -270
pin name B signal _3384_ layer 1 80 -31
pin name Y signal _3385_ layer 1 0 -150
cell 2483 NAND2X1_582
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3385_ layer 1 -80 -170
pin name B signal _3370_ layer 1 80 70
pin name Y signal _3386_ layer 1 50 -340
cell 2484 NOR3X1_240
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3233_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3387_ layer 1 -106 -335
cell 2485 NOR3X1_241
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3243_ layer 1 -175 -251
pin name B signal _3252_ layer 1 -100 -150
pin name C signal _3248_ layer 1 -20 -50
pin name Y signal _3388_ layer 1 -106 -335
cell 2486 AOI22X1_431
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _3388_ layer 1 -80 -131
pin name C signal _3387_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _3389_ layer 1 5 -216
cell 2487 NOR3X1_242
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3237_ layer 1 -175 -251
pin name B signal _3235_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3390_ layer 1 -106 -335
cell 2488 NOR3X1_243
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3248_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3391_ layer 1 -106 -335
cell 2489 AOI22X1_432
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3390_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _3391_ layer 1 70 -90
pin name Y signal _3392_ layer 1 5 -216
cell 2490 NAND2X1_583
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3389_ layer 1 -80 -170
pin name B signal _3392_ layer 1 80 70
pin name Y signal _3393_ layer 1 50 -340
cell 2491 NOR3X1_244
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3233_ layer 1 -175 -251
pin name B signal _3242_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3394_ layer 1 -106 -335
cell 2492 NAND2X1_584
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _3394_ layer 1 80 70
pin name Y signal _3395_ layer 1 50 -340
cell 2493 NOR3X1_245
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3252_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3237_ layer 1 -20 -50
pin name Y signal _3396_ layer 1 -106 -335
cell 2494 NAND2X1_585
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _3396_ layer 1 80 70
pin name Y signal _3397_ layer 1 50 -340
cell 2495 NOR3X1_246
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3258_ layer 1 -20 -50
pin name Y signal _3398_ layer 1 -106 -335
cell 2496 NOR3X1_247
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3252_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3399_ layer 1 -106 -335
cell 2497 AOI22X1_433
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _3398_ layer 1 -80 -131
pin name C signal _3399_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _3400_ layer 1 5 -216
cell 2498 NAND3X1_133
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3395_ layer 1 -120 30
pin name B signal _3397_ layer 1 -20 -50
pin name C signal _3400_ layer 1 40 130
pin name Y signal _3401_ layer 1 -40 340
cell 2499 NOR2X1_331
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3401_ layer 1 -80 -270
pin name B signal _3393_ layer 1 80 -31
pin name Y signal _3402_ layer 1 0 -150
cell 2500 NOR3X1_248
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3258_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3403_ layer 1 -106 -335
cell 2501 NOR3X1_249
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3237_ layer 1 -175 -251
pin name B signal _3252_ layer 1 -100 -150
pin name C signal _3242_ layer 1 -20 -50
pin name Y signal _3404_ layer 1 -106 -335
cell 2502 AOI22X1_434
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _3403_ layer 1 -80 -131
pin name C signal _3404_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _3405_ layer 1 5 -216
cell 2503 NOR3X1_250
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3237_ layer 1 -175 -251
pin name B signal _3252_ layer 1 -100 -150
pin name C signal _3248_ layer 1 -20 -50
pin name Y signal _3406_ layer 1 -106 -335
cell 2504 NAND2X1_586
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _3406_ layer 1 80 70
pin name Y signal _3407_ layer 1 50 -340
cell 2505 NOR3X1_251
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3242_ layer 1 -175 -251
pin name B signal _3243_ layer 1 -100 -150
pin name C signal _3262_ layer 1 -20 -50
pin name Y signal _3408_ layer 1 -106 -335
cell 2506 NAND2X1_587
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _3408_ layer 1 80 70
pin name Y signal _3409_ layer 1 50 -340
cell 2507 NAND3X1_134
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3407_ layer 1 -120 30
pin name B signal _3409_ layer 1 -20 -50
pin name C signal _3405_ layer 1 40 130
pin name Y signal _3410_ layer 1 -40 340
cell 2508 NOR3X1_252
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3242_ layer 1 -175 -251
pin name B signal _3258_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3411_ layer 1 -106 -335
cell 2509 NOR3X1_253
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3252_ layer 1 -175 -251
pin name B signal _3278_ layer 1 -100 -150
pin name C signal _3235_ layer 1 -20 -50
pin name Y signal _3412_ layer 1 -106 -335
cell 2510 AOI22X1_435
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _3412_ layer 1 -80 -131
pin name C signal _3411_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _3413_ layer 1 5 -216
cell 2511 NOR3X1_254
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3248_ layer 1 -175 -251
pin name B signal _3258_ layer 1 -100 -150
pin name C signal _3250_ layer 1 -20 -50
pin name Y signal _3414_ layer 1 -106 -335
cell 2512 NOR3X1_255
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3252_ layer 1 -175 -251
pin name B signal _3272_ layer 1 -100 -150
pin name C signal _3243_ layer 1 -20 -50
pin name Y signal _3415_ layer 1 -106 -335
cell 2513 AOI22X1_436
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _3415_ layer 1 -80 -131
pin name C signal _3414_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _3416_ layer 1 5 -216
cell 2514 NAND2X1_588
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3413_ layer 1 -80 -170
pin name B signal _3416_ layer 1 80 70
pin name Y signal _3417_ layer 1 50 -340
cell 2515 NOR2X1_332
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3417_ layer 1 -80 -270
pin name B signal _3410_ layer 1 80 -31
pin name Y signal _3418_ layer 1 0 -150
cell 2516 NAND2X1_589
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3402_ layer 1 -80 -170
pin name B signal _3418_ layer 1 80 70
pin name Y signal _3419_ layer 1 50 -340
cell 2517 NOR3X1_256
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3386_ layer 1 -175 -251
pin name B signal _3355_ layer 1 -100 -150
pin name C signal _3419_ layer 1 -20 -50
pin name Y signal _3420_ layer 1 -106 -335
cell 2518 INVX1_360
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<68> layer 1 -40 -270
pin name Y signal _3421_ layer 1 40 0
cell 2519 NAND2X1_590
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<67> layer 1 -80 -170
pin name B signal _3421_ layer 1 80 70
pin name Y signal _3422_ layer 1 50 -340
cell 2520 INVX1_361
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<70> layer 1 -40 -270
pin name Y signal _3423_ layer 1 40 0
cell 2521 NAND2X1_591
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<69> layer 1 -80 -170
pin name B signal _3423_ layer 1 80 70
pin name Y signal _3424_ layer 1 50 -340
cell 2522 NOR2X1_333
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3422_ layer 1 -80 -270
pin name B signal _3424_ layer 1 80 -31
pin name Y signal _3425_ layer 1 0 -150
cell 2523 NOR2X1_334
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<68> layer 1 -80 -270
pin name B signal wSelec<67> layer 1 80 -31
pin name Y signal _3426_ layer 1 0 -150
cell 2524 INVX1_362
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3426_ layer 1 -40 -270
pin name Y signal _3427_ layer 1 40 0
cell 2525 NOR2X1_335
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3424_ layer 1 -80 -270
pin name B signal _3427_ layer 1 80 -31
pin name Y signal _3428_ layer 1 0 -150
cell 2526 AOI22X1_437
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _3425_ layer 1 -80 -131
pin name C signal _3428_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _3429_ layer 1 5 -216
cell 2527 INVX1_363
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<67> layer 1 -40 -270
pin name Y signal _3430_ layer 1 40 0
cell 2528 NAND2X1_592
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<68> layer 1 -80 -170
pin name B signal _3430_ layer 1 80 70
pin name Y signal _3431_ layer 1 50 -340
cell 2529 NOR2X1_336
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3431_ layer 1 -80 -270
pin name B signal _3424_ layer 1 80 -31
pin name Y signal _3432_ layer 1 0 -150
cell 2530 NAND2X1_593
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _3432_ layer 1 80 70
pin name Y signal _3433_ layer 1 50 -340
cell 2531 INVX1_364
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<69> layer 1 -40 -270
pin name Y signal _3434_ layer 1 40 0
cell 2532 NAND2X1_594
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3434_ layer 1 -80 -170
pin name B signal _3423_ layer 1 80 70
pin name Y signal _3435_ layer 1 50 -340
cell 2533 NOR2X1_337
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3422_ layer 1 -80 -270
pin name B signal _3435_ layer 1 80 -31
pin name Y signal _3436_ layer 1 0 -150
cell 2534 NAND2X1_595
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<68> layer 1 -80 -170
pin name B signal wSelec<67> layer 1 80 70
pin name Y signal _3437_ layer 1 50 -340
cell 2535 NOR2X1_338
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3437_ layer 1 -80 -270
pin name B signal _3424_ layer 1 80 -31
pin name Y signal _3438_ layer 1 0 -150
cell 2536 AOI22X1_438
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3438_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _3436_ layer 1 70 -90
pin name Y signal _3439_ layer 1 5 -216
cell 2537 NAND3X1_135
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3433_ layer 1 -120 30
pin name B signal _3439_ layer 1 -20 -50
pin name C signal _3429_ layer 1 40 130
pin name Y signal _3440_ layer 1 -40 340
cell 2538 NAND2X1_596
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<70> layer 1 -80 -170
pin name B signal _3434_ layer 1 80 70
pin name Y signal _3441_ layer 1 50 -340
cell 2539 NOR2X1_339
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3441_ layer 1 -80 -270
pin name B signal _3427_ layer 1 80 -31
pin name Y signal _3442_ layer 1 0 -150
cell 2540 NAND2X1_597
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _3442_ layer 1 80 70
pin name Y signal _3443_ layer 1 50 -340
cell 2541 NAND2X1_598
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<69> layer 1 -80 -170
pin name B signal wSelec<70> layer 1 80 70
pin name Y signal _3444_ layer 1 50 -340
cell 2542 NOR2X1_340
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3444_ layer 1 -80 -270
pin name B signal _3431_ layer 1 80 -31
pin name Y signal _3445_ layer 1 0 -150
cell 2543 NOR2X1_341
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3444_ layer 1 -80 -270
pin name B signal _3422_ layer 1 80 -31
pin name Y signal _3446_ layer 1 0 -150
cell 2544 AOI22X1_439
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3445_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _3446_ layer 1 70 -90
pin name Y signal _3447_ layer 1 5 -216
cell 2545 NOR2X1_342
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3437_ layer 1 -80 -270
pin name B signal _3444_ layer 1 80 -31
pin name Y signal _3448_ layer 1 0 -150
cell 2546 NOR2X1_343
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3437_ layer 1 -80 -270
pin name B signal _3441_ layer 1 80 -31
pin name Y signal _3449_ layer 1 0 -150
cell 2547 AOI22X1_440
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _3448_ layer 1 -80 -131
pin name C signal _3449_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _3450_ layer 1 5 -216
cell 2548 NAND3X1_136
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3443_ layer 1 -120 30
pin name B signal _3450_ layer 1 -20 -50
pin name C signal _3447_ layer 1 40 130
pin name Y signal _3451_ layer 1 -40 340
cell 2549 NOR2X1_344
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3431_ layer 1 -80 -270
pin name B signal _3441_ layer 1 80 -31
pin name Y signal _3452_ layer 1 0 -150
cell 2550 NAND2X1_599
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _3452_ layer 1 80 70
pin name Y signal _3453_ layer 1 50 -340
cell 2551 NOR2X1_345
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3441_ layer 1 -80 -270
pin name B signal _3422_ layer 1 80 -31
pin name Y signal _3454_ layer 1 0 -150
cell 2552 NAND2X1_600
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _3454_ layer 1 80 70
pin name Y signal _3455_ layer 1 50 -340
cell 2553 NOR2X1_346
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3435_ layer 1 -80 -270
pin name B signal _3427_ layer 1 80 -31
pin name Y signal _3456_ layer 1 0 -150
cell 2554 NAND2X1_601
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _3456_ layer 1 80 70
pin name Y signal _3457_ layer 1 50 -340
cell 2555 NAND3X1_137
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3453_ layer 1 -120 30
pin name B signal _3455_ layer 1 -20 -50
pin name C signal _3457_ layer 1 40 130
pin name Y signal _3458_ layer 1 -40 340
cell 2556 INVX1_365
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _3459_ layer 1 40 0
cell 2557 NOR2X1_347
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3434_ layer 1 -80 -270
pin name B signal _3423_ layer 1 80 -31
pin name Y signal _3460_ layer 1 0 -150
cell 2558 NAND2X1_602
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3426_ layer 1 -80 -170
pin name B signal _3460_ layer 1 80 70
pin name Y signal _3461_ layer 1 50 -340
cell 2559 NOR2X1_348
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3431_ layer 1 -80 -270
pin name B signal _3435_ layer 1 80 -31
pin name Y signal _3462_ layer 1 0 -150
cell 2560 NOR2X1_349
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3437_ layer 1 -80 -270
pin name B signal _3435_ layer 1 80 -31
pin name Y signal _3463_ layer 1 0 -150
cell 2561 AOI22X1_441
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3462_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _3463_ layer 1 70 -90
pin name Y signal _3464_ layer 1 5 -216
cell 2562 OAI21X1_95
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3459_ layer 1 -80 -165
pin name B signal _3461_ layer 1 -40 -70
pin name C signal _3464_ layer 1 80 150
pin name Y signal _3465_ layer 1 25 -50
cell 2563 OR2X2_35
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3465_ layer 1 -120 -270
pin name B signal _3458_ layer 1 -20 -111
pin name Y signal _3466_ layer 1 120 -50
cell 2564 NOR3X1_257
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3440_ layer 1 -175 -251
pin name B signal _3451_ layer 1 -100 -150
pin name C signal _3466_ layer 1 -20 -50
pin name Y signal _3467_ layer 1 -106 -335
cell 2565 AND2X2_60
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3467_ layer 1 -120 -131
pin name B signal _3231_ layer 1 -40 -50
pin name Y signal _3468_ layer 1 89 -340
cell 2566 AOI21X1_66
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3322_ layer 1 -80 -35
pin name B signal _3420_ layer 1 -40 -131
pin name C signal _3468_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<0> layer 1 40 -340
cell 2567 INVX1_366
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3339_ layer 1 -40 -270
pin name Y signal _3469_ layer 1 40 0
cell 2568 AOI21X1_67
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _3469_ layer 1 -40 -131
pin name C signal _3231_ layer 1 120 -251
pin name Y signal _3470_ layer 1 40 -340
cell 2569 AOI22X1_442
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _3239_ layer 1 -80 -131
pin name C signal _3255_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _3471_ layer 1 5 -216
cell 2570 AOI22X1_443
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _3259_ layer 1 -80 -131
pin name C signal _3265_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _3472_ layer 1 5 -216
cell 2571 NAND3X1_138
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3470_ layer 1 -120 30
pin name B signal _3471_ layer 1 -20 -50
pin name C signal _3472_ layer 1 40 130
pin name Y signal _3473_ layer 1 -40 340
cell 2572 INVX1_367
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3299_ layer 1 -40 -270
pin name Y signal _3474_ layer 1 40 0
cell 2573 AOI22X1_444
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3324_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _3474_ layer 1 70 -90
pin name Y signal _3475_ layer 1 5 -216
cell 2574 AOI22X1_445
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _3398_ layer 1 -80 -131
pin name C signal _3277_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _3476_ layer 1 5 -216
cell 2575 INVX1_368
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _3477_ layer 1 40 0
cell 2576 INVX1_369
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _3478_ layer 1 40 0
cell 2577 OAI22X1_77
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3477_ layer 1 -120 -165
pin name B signal _3286_ layer 1 -80 -70
pin name C signal _3284_ layer 1 160 -131
pin name D signal _3478_ layer 1 80 -70
pin name Y signal _3479_ layer 1 0 -150
cell 2578 INVX1_370
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _3480_ layer 1 40 0
cell 2579 NAND2X1_603
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _3387_ layer 1 80 70
pin name Y signal _3481_ layer 1 50 -340
cell 2580 OAI21X1_96
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3480_ layer 1 -80 -165
pin name B signal _3292_ layer 1 -40 -70
pin name C signal _3481_ layer 1 80 150
pin name Y signal _3482_ layer 1 25 -50
cell 2581 NOR2X1_350
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3479_ layer 1 -80 -270
pin name B signal _3482_ layer 1 80 -31
pin name Y signal _3483_ layer 1 0 -150
cell 2582 NAND3X1_139
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3475_ layer 1 -120 30
pin name B signal _3476_ layer 1 -20 -50
pin name C signal _3483_ layer 1 40 130
pin name Y signal _3484_ layer 1 -40 340
cell 2583 INVX1_371
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _3485_ layer 1 40 0
cell 2584 NAND2X1_604
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _3271_ layer 1 80 70
pin name Y signal _3486_ layer 1 50 -340
cell 2585 OAI21X1_97
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3485_ layer 1 -80 -165
pin name B signal _3301_ layer 1 -40 -70
pin name C signal _3486_ layer 1 80 150
pin name Y signal _3487_ layer 1 25 -50
cell 2586 INVX1_372
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _3488_ layer 1 40 0
cell 2587 INVX1_373
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _3489_ layer 1 40 0
cell 2588 OAI22X1_78
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3488_ layer 1 -120 -165
pin name B signal _3307_ layer 1 -80 -70
pin name C signal _3305_ layer 1 160 -131
pin name D signal _3489_ layer 1 80 -70
pin name Y signal _3490_ layer 1 0 -150
cell 2589 NOR2X1_351
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3490_ layer 1 -80 -270
pin name B signal _3487_ layer 1 80 -31
pin name Y signal _3491_ layer 1 0 -150
cell 2590 AOI22X1_446
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3391_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _3364_ layer 1 70 -90
pin name Y signal _3492_ layer 1 5 -216
cell 2591 AND2X2_61
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3238_ layer 1 -120 -131
pin name B signal _3253_ layer 1 -40 -50
pin name Y signal _3493_ layer 1 89 -340
cell 2592 AOI22X1_447
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _3363_ layer 1 -80 -131
pin name C signal _3493_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _3494_ layer 1 5 -216
cell 2593 NAND3X1_140
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3492_ layer 1 -120 30
pin name B signal _3494_ layer 1 -20 -50
pin name C signal _3491_ layer 1 40 130
pin name Y signal _3495_ layer 1 -40 340
cell 2594 NOR3X1_258
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3495_ layer 1 -175 -251
pin name B signal _3473_ layer 1 -100 -150
pin name C signal _3484_ layer 1 -20 -50
pin name Y signal _3496_ layer 1 -106 -335
cell 2595 INVX1_374
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _3497_ layer 1 40 0
cell 2596 NAND2X1_605
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _3326_ layer 1 80 70
pin name Y signal _3498_ layer 1 50 -340
cell 2597 OAI21X1_98
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3328_ layer 1 -80 -165
pin name B signal _3497_ layer 1 -40 -70
pin name C signal _3498_ layer 1 80 150
pin name Y signal _3499_ layer 1 25 -50
cell 2598 AOI21X1_68
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _3375_ layer 1 -40 -131
pin name C signal _3499_ layer 1 120 -251
pin name Y signal _3500_ layer 1 40 -340
cell 2599 INVX1_375
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _3501_ layer 1 40 0
cell 2600 INVX1_376
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _3502_ layer 1 40 0
cell 2601 OAI22X1_79
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3502_ layer 1 -120 -165
pin name B signal _3334_ layer 1 -80 -70
pin name C signal _3335_ layer 1 160 -131
pin name D signal _3501_ layer 1 80 -70
pin name Y signal _3503_ layer 1 0 -150
cell 2602 INVX1_377
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _3504_ layer 1 40 0
cell 2603 NAND2X1_606
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _3344_ layer 1 80 70
pin name Y signal _3505_ layer 1 50 -340
cell 2604 OAI21X1_99
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3245_ layer 1 -80 -165
pin name B signal _3504_ layer 1 -40 -70
pin name C signal _3505_ layer 1 80 150
pin name Y signal _3506_ layer 1 25 -50
cell 2605 NOR2X1_352
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3506_ layer 1 -80 -270
pin name B signal _3503_ layer 1 80 -31
pin name Y signal _3507_ layer 1 0 -150
cell 2606 INVX1_378
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _3508_ layer 1 40 0
cell 2607 INVX1_379
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _3509_ layer 1 40 0
cell 2608 OAI22X1_80
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3340_ layer 1 -120 -165
pin name B signal _3509_ layer 1 -80 -70
pin name C signal _3346_ layer 1 160 -131
pin name D signal _3508_ layer 1 80 -70
pin name Y signal _3510_ layer 1 0 -150
cell 2609 INVX1_380
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _3511_ layer 1 40 0
cell 2610 NOR2X1_353
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3511_ layer 1 -80 -270
pin name B signal _3351_ layer 1 80 -31
pin name Y signal _3512_ layer 1 0 -150
cell 2611 INVX1_381
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _3513_ layer 1 40 0
cell 2612 NOR2X1_354
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3513_ layer 1 -80 -270
pin name B signal _3352_ layer 1 80 -31
pin name Y signal _3514_ layer 1 0 -150
cell 2613 NOR3X1_259
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3512_ layer 1 -175 -251
pin name B signal _3510_ layer 1 -100 -150
pin name C signal _3514_ layer 1 -20 -50
pin name Y signal _3515_ layer 1 -106 -335
cell 2614 NAND3X1_141
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3507_ layer 1 -120 30
pin name B signal _3500_ layer 1 -20 -50
pin name C signal _3515_ layer 1 40 130
pin name Y signal _3516_ layer 1 -40 340
cell 2615 AOI22X1_448
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _3356_ layer 1 -80 -131
pin name C signal _3357_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _3517_ layer 1 5 -216
cell 2616 AOI22X1_449
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3359_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _3360_ layer 1 70 -90
pin name Y signal _3518_ layer 1 5 -216
cell 2617 NAND2X1_607
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3517_ layer 1 -80 -170
pin name B signal _3518_ layer 1 80 70
pin name Y signal _3519_ layer 1 50 -340
cell 2618 AOI22X1_450
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _3367_ layer 1 -80 -131
pin name C signal _3366_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _3520_ layer 1 5 -216
cell 2619 AOI22X1_451
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3310_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _3317_ layer 1 70 -90
pin name Y signal _3521_ layer 1 5 -216
cell 2620 NAND2X1_608
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3520_ layer 1 -80 -170
pin name B signal _3521_ layer 1 80 70
pin name Y signal _3522_ layer 1 50 -340
cell 2621 NOR2X1_355
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3519_ layer 1 -80 -270
pin name B signal _3522_ layer 1 80 -31
pin name Y signal _3523_ layer 1 0 -150
cell 2622 AOI22X1_452
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3371_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _3372_ layer 1 70 -90
pin name Y signal _3524_ layer 1 5 -216
cell 2623 AOI22X1_453
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3273_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _3374_ layer 1 70 -90
pin name Y signal _3525_ layer 1 5 -216
cell 2624 NAND2X1_609
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3524_ layer 1 -80 -170
pin name B signal _3525_ layer 1 80 70
pin name Y signal _3526_ layer 1 50 -340
cell 2625 AOI22X1_454
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _3378_ layer 1 -80 -131
pin name C signal _3379_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _3527_ layer 1 5 -216
cell 2626 AOI22X1_455
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3381_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _3382_ layer 1 70 -90
pin name Y signal _3528_ layer 1 5 -216
cell 2627 NAND2X1_610
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3528_ layer 1 -80 -170
pin name B signal _3527_ layer 1 80 70
pin name Y signal _3529_ layer 1 50 -340
cell 2628 NOR2X1_356
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3526_ layer 1 -80 -270
pin name B signal _3529_ layer 1 80 -31
pin name Y signal _3530_ layer 1 0 -150
cell 2629 NAND2X1_611
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3530_ layer 1 -80 -170
pin name B signal _3523_ layer 1 80 70
pin name Y signal _3531_ layer 1 50 -340
cell 2630 AOI22X1_456
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _3388_ layer 1 -80 -131
pin name C signal _3289_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _3532_ layer 1 5 -216
cell 2631 AOI22X1_457
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3312_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _3390_ layer 1 70 -90
pin name Y signal _3533_ layer 1 5 -216
cell 2632 NAND2X1_612
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3532_ layer 1 -80 -170
pin name B signal _3533_ layer 1 80 70
pin name Y signal _3534_ layer 1 50 -340
cell 2633 AOI22X1_458
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _3279_ layer 1 -80 -131
pin name C signal _3399_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _3535_ layer 1 5 -216
cell 2634 NAND2X1_613
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _3394_ layer 1 80 70
pin name Y signal _3536_ layer 1 50 -340
cell 2635 NAND2X1_614
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _3396_ layer 1 80 70
pin name Y signal _3537_ layer 1 50 -340
cell 2636 NAND3X1_142
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3536_ layer 1 -120 30
pin name B signal _3537_ layer 1 -20 -50
pin name C signal _3535_ layer 1 40 130
pin name Y signal _3538_ layer 1 -40 340
cell 2637 NOR2X1_357
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3538_ layer 1 -80 -270
pin name B signal _3534_ layer 1 80 -31
pin name Y signal _3539_ layer 1 0 -150
cell 2638 AOI22X1_459
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _3403_ layer 1 -80 -131
pin name C signal _3404_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _3540_ layer 1 5 -216
cell 2639 NAND2X1_615
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _3406_ layer 1 80 70
pin name Y signal _3541_ layer 1 50 -340
cell 2640 NAND2X1_616
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _3408_ layer 1 80 70
pin name Y signal _3542_ layer 1 50 -340
cell 2641 NAND3X1_143
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3541_ layer 1 -120 30
pin name B signal _3542_ layer 1 -20 -50
pin name C signal _3540_ layer 1 40 130
pin name Y signal _3543_ layer 1 -40 340
cell 2642 AOI22X1_460
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _3412_ layer 1 -80 -131
pin name C signal _3411_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _3544_ layer 1 5 -216
cell 2643 AOI22X1_461
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _3415_ layer 1 -80 -131
pin name C signal _3414_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _3545_ layer 1 5 -216
cell 2644 NAND2X1_617
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3544_ layer 1 -80 -170
pin name B signal _3545_ layer 1 80 70
pin name Y signal _3546_ layer 1 50 -340
cell 2645 NOR2X1_358
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3546_ layer 1 -80 -270
pin name B signal _3543_ layer 1 80 -31
pin name Y signal _3547_ layer 1 0 -150
cell 2646 NAND2X1_618
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3539_ layer 1 -80 -170
pin name B signal _3547_ layer 1 80 70
pin name Y signal _3548_ layer 1 50 -340
cell 2647 NOR3X1_260
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3531_ layer 1 -175 -251
pin name B signal _3516_ layer 1 -100 -150
pin name C signal _3548_ layer 1 -20 -50
pin name Y signal _3549_ layer 1 -106 -335
cell 2648 AOI21X1_69
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _3425_ layer 1 -40 -131
pin name C signal _3230_ layer 1 120 -251
pin name Y signal _3550_ layer 1 40 -340
cell 2649 AOI22X1_462
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3428_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _3456_ layer 1 70 -90
pin name Y signal _3551_ layer 1 5 -216
cell 2650 AOI22X1_463
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3449_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _3432_ layer 1 70 -90
pin name Y signal _3552_ layer 1 5 -216
cell 2651 NAND3X1_144
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3550_ layer 1 -120 30
pin name B signal _3552_ layer 1 -20 -50
pin name C signal _3551_ layer 1 40 130
pin name Y signal _3553_ layer 1 -40 340
cell 2652 NAND3X1_145
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _3426_ layer 1 -20 -50
pin name C signal _3460_ layer 1 40 130
pin name Y signal _3554_ layer 1 -40 340
cell 2653 AOI22X1_464
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _3448_ layer 1 -80 -131
pin name C signal _3436_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _3555_ layer 1 5 -216
cell 2654 AND2X2_62
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3555_ layer 1 -120 -131
pin name B signal _3554_ layer 1 -40 -50
pin name Y signal _3556_ layer 1 89 -340
cell 2655 AOI22X1_465
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3445_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _3452_ layer 1 70 -90
pin name Y signal _3557_ layer 1 5 -216
cell 2656 AOI22X1_466
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _3446_ layer 1 -80 -131
pin name C signal _3442_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _3558_ layer 1 5 -216
cell 2657 AND2X2_63
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3558_ layer 1 -120 -131
pin name B signal _3557_ layer 1 -40 -50
pin name Y signal _3559_ layer 1 89 -340
cell 2658 AOI22X1_467
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3462_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _3463_ layer 1 70 -90
pin name Y signal _3560_ layer 1 5 -216
cell 2659 AOI22X1_468
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3438_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _3454_ layer 1 70 -90
pin name Y signal _3561_ layer 1 5 -216
cell 2660 AND2X2_64
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3560_ layer 1 -120 -131
pin name B signal _3561_ layer 1 -40 -50
pin name Y signal _3562_ layer 1 89 -340
cell 2661 NAND3X1_146
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3556_ layer 1 -120 30
pin name B signal _3562_ layer 1 -20 -50
pin name C signal _3559_ layer 1 40 130
pin name Y signal _3563_ layer 1 -40 340
cell 2662 NOR2X1_359
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3553_ layer 1 -80 -270
pin name B signal _3563_ layer 1 80 -31
pin name Y signal _3564_ layer 1 0 -150
cell 2663 AOI21X1_70
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3496_ layer 1 -80 -35
pin name B signal _3549_ layer 1 -40 -131
pin name C signal _3564_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<1> layer 1 40 -340
cell 2664 AOI21X1_71
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _3469_ layer 1 -40 -131
pin name C signal _3231_ layer 1 120 -251
pin name Y signal _3565_ layer 1 40 -340
cell 2665 INVX1_382
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3328_ layer 1 -40 -270
pin name Y signal _3566_ layer 1 40 0
cell 2666 AOI22X1_469
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _3239_ layer 1 -80 -131
pin name C signal _3566_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _3567_ layer 1 5 -216
cell 2667 INVX1_383
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3340_ layer 1 -40 -270
pin name Y signal _3568_ layer 1 40 0
cell 2668 AOI22X1_470
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _3375_ layer 1 -80 -131
pin name C signal _3568_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _3569_ layer 1 5 -216
cell 2669 NAND3X1_147
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3569_ layer 1 -120 30
pin name B signal _3565_ layer 1 -20 -50
pin name C signal _3567_ layer 1 40 130
pin name Y signal _3570_ layer 1 -40 340
cell 2670 AOI22X1_471
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3324_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _3474_ layer 1 70 -90
pin name Y signal _3571_ layer 1 5 -216
cell 2671 AOI22X1_472
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _3273_ layer 1 -80 -131
pin name C signal _3246_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _3572_ layer 1 5 -216
cell 2672 INVX1_384
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _3573_ layer 1 40 0
cell 2673 NAND2X1_619
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _3363_ layer 1 80 70
pin name Y signal _3574_ layer 1 50 -340
cell 2674 OAI21X1_100
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3573_ layer 1 -80 -165
pin name B signal _3335_ layer 1 -40 -70
pin name C signal _3574_ layer 1 80 150
pin name Y signal _3575_ layer 1 25 -50
cell 2675 INVX1_385
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _3576_ layer 1 40 0
cell 2676 NAND2X1_620
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _3289_ layer 1 80 70
pin name Y signal _3577_ layer 1 50 -340
cell 2677 OAI21X1_101
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3576_ layer 1 -80 -165
pin name B signal _3292_ layer 1 -40 -70
pin name C signal _3577_ layer 1 80 150
pin name Y signal _3578_ layer 1 25 -50
cell 2678 NOR2X1_360
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3575_ layer 1 -80 -270
pin name B signal _3578_ layer 1 80 -31
pin name Y signal _3579_ layer 1 0 -150
cell 2679 NAND3X1_148
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3571_ layer 1 -120 30
pin name B signal _3572_ layer 1 -20 -50
pin name C signal _3579_ layer 1 40 130
pin name Y signal _3580_ layer 1 -40 340
cell 2680 INVX1_386
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _3581_ layer 1 40 0
cell 2681 NAND2X1_621
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _3271_ layer 1 80 70
pin name Y signal _3582_ layer 1 50 -340
cell 2682 OAI21X1_102
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3581_ layer 1 -80 -165
pin name B signal _3301_ layer 1 -40 -70
pin name C signal _3582_ layer 1 80 150
pin name Y signal _3583_ layer 1 25 -50
cell 2683 INVX1_387
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _3584_ layer 1 40 0
cell 2684 INVX1_388
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _3585_ layer 1 40 0
cell 2685 OAI22X1_81
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3584_ layer 1 -120 -165
pin name B signal _3307_ layer 1 -80 -70
pin name C signal _3305_ layer 1 160 -131
pin name D signal _3585_ layer 1 80 -70
pin name Y signal _3586_ layer 1 0 -150
cell 2686 NOR2X1_361
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3586_ layer 1 -80 -270
pin name B signal _3583_ layer 1 80 -31
pin name Y signal _3587_ layer 1 0 -150
cell 2687 AOI22X1_473
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3391_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _3364_ layer 1 70 -90
pin name Y signal _3588_ layer 1 5 -216
cell 2688 AND2X2_65
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3263_ layer 1 -120 -131
pin name B signal _3285_ layer 1 -40 -50
pin name Y signal _3589_ layer 1 89 -340
cell 2689 AOI22X1_474
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _3589_ layer 1 -80 -131
pin name C signal _3493_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _3590_ layer 1 5 -216
cell 2690 NAND3X1_149
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3588_ layer 1 -120 30
pin name B signal _3590_ layer 1 -20 -50
pin name C signal _3587_ layer 1 40 130
pin name Y signal _3591_ layer 1 -40 340
cell 2691 NOR3X1_261
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3591_ layer 1 -175 -251
pin name B signal _3570_ layer 1 -100 -150
pin name C signal _3580_ layer 1 -20 -50
pin name Y signal _3592_ layer 1 -106 -335
cell 2692 INVX1_389
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _3593_ layer 1 40 0
cell 2693 NOR3X1_262
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3593_ layer 1 -175 -251
pin name B signal _3258_ layer 1 -100 -150
pin name C signal _3257_ layer 1 -20 -50
pin name Y signal _3594_ layer 1 -106 -335
cell 2694 AND2X2_66
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3279_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _3595_ layer 1 89 -340
cell 2695 AND2X2_67
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3399_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _3596_ layer 1 89 -340
cell 2696 NOR3X1_263
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3596_ layer 1 -175 -251
pin name B signal _3595_ layer 1 -100 -150
pin name C signal _3594_ layer 1 -20 -50
pin name Y signal _3597_ layer 1 -106 -335
cell 2697 INVX1_390
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _3598_ layer 1 40 0
cell 2698 INVX1_391
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _3599_ layer 1 40 0
cell 2699 OAI22X1_82
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3599_ layer 1 -120 -165
pin name B signal _3334_ layer 1 -80 -70
pin name C signal _3284_ layer 1 160 -131
pin name D signal _3598_ layer 1 80 -70
pin name Y signal _3600_ layer 1 0 -150
cell 2700 INVX1_392
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _3601_ layer 1 40 0
cell 2701 INVX1_393
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _3602_ layer 1 40 0
cell 2702 NAND2X1_622
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3275_ layer 1 -80 -170
pin name B signal _3276_ layer 1 80 70
pin name Y signal _3603_ layer 1 50 -340
cell 2703 OAI22X1_83
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3603_ layer 1 -120 -165
pin name B signal _3602_ layer 1 -80 -70
pin name C signal _3601_ layer 1 160 -131
pin name D signal _3254_ layer 1 80 -70
pin name Y signal _3604_ layer 1 0 -150
cell 2704 NOR2X1_362
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3600_ layer 1 -80 -270
pin name B signal _3604_ layer 1 80 -31
pin name Y signal _3605_ layer 1 0 -150
cell 2705 INVX1_394
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _3606_ layer 1 40 0
cell 2706 NOR3X1_264
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3235_ layer 1 -175 -251
pin name B signal _3252_ layer 1 -100 -150
pin name C signal _3243_ layer 1 -20 -50
pin name Y signal _3607_ layer 1 -106 -335
cell 2707 NAND2X1_623
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _3607_ layer 1 80 70
pin name Y signal _3608_ layer 1 50 -340
cell 2708 OAI21X1_103
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3264_ layer 1 -80 -165
pin name B signal _3606_ layer 1 -40 -70
pin name C signal _3608_ layer 1 80 150
pin name Y signal _3609_ layer 1 25 -50
cell 2709 INVX1_395
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _3610_ layer 1 40 0
cell 2710 INVX1_396
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _3611_ layer 1 40 0
cell 2711 OAI22X1_84
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3351_ layer 1 -120 -165
pin name B signal _3611_ layer 1 -80 -70
pin name C signal _3610_ layer 1 160 -131
pin name D signal _3352_ layer 1 80 -70
pin name Y signal _3612_ layer 1 0 -150
cell 2712 NOR2X1_363
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3609_ layer 1 -80 -270
pin name B signal _3612_ layer 1 80 -31
pin name Y signal _3613_ layer 1 0 -150
cell 2713 NAND3X1_150
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3597_ layer 1 -120 30
pin name B signal _3613_ layer 1 -20 -50
pin name C signal _3605_ layer 1 40 130
pin name Y signal _3614_ layer 1 -40 340
cell 2714 AOI22X1_475
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _3356_ layer 1 -80 -131
pin name C signal _3357_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _3615_ layer 1 5 -216
cell 2715 AOI22X1_476
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3359_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _3360_ layer 1 70 -90
pin name Y signal _3616_ layer 1 5 -216
cell 2716 NAND2X1_624
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3615_ layer 1 -80 -170
pin name B signal _3616_ layer 1 80 70
pin name Y signal _3617_ layer 1 50 -340
cell 2717 AOI22X1_477
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _3367_ layer 1 -80 -131
pin name C signal _3366_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _3618_ layer 1 5 -216
cell 2718 AOI22X1_478
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3310_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _3317_ layer 1 70 -90
pin name Y signal _3619_ layer 1 5 -216
cell 2719 NAND2X1_625
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3618_ layer 1 -80 -170
pin name B signal _3619_ layer 1 80 70
pin name Y signal _3620_ layer 1 50 -340
cell 2720 NOR2X1_364
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3617_ layer 1 -80 -270
pin name B signal _3620_ layer 1 80 -31
pin name Y signal _3621_ layer 1 0 -150
cell 2721 AOI22X1_479
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3371_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _3372_ layer 1 70 -90
pin name Y signal _3622_ layer 1 5 -216
cell 2722 AOI22X1_480
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _3398_ layer 1 -80 -131
pin name C signal _3374_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _3623_ layer 1 5 -216
cell 2723 NAND2X1_626
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3623_ layer 1 -80 -170
pin name B signal _3622_ layer 1 80 70
pin name Y signal _3624_ layer 1 50 -340
cell 2724 AOI22X1_481
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _3378_ layer 1 -80 -131
pin name C signal _3379_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _3625_ layer 1 5 -216
cell 2725 AOI22X1_482
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3381_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _3382_ layer 1 70 -90
pin name Y signal _3626_ layer 1 5 -216
cell 2726 NAND2X1_627
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3626_ layer 1 -80 -170
pin name B signal _3625_ layer 1 80 70
pin name Y signal _3627_ layer 1 50 -340
cell 2727 NOR2X1_365
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3624_ layer 1 -80 -270
pin name B signal _3627_ layer 1 80 -31
pin name Y signal _3628_ layer 1 0 -150
cell 2728 NAND2X1_628
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3628_ layer 1 -80 -170
pin name B signal _3621_ layer 1 80 70
pin name Y signal _3629_ layer 1 50 -340
cell 2729 AOI22X1_483
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _3388_ layer 1 -80 -131
pin name C signal _3387_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _3630_ layer 1 5 -216
cell 2730 AOI22X1_484
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3312_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _3390_ layer 1 70 -90
pin name Y signal _3631_ layer 1 5 -216
cell 2731 NAND2X1_629
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3630_ layer 1 -80 -170
pin name B signal _3631_ layer 1 80 70
pin name Y signal _3632_ layer 1 50 -340
cell 2732 AOI22X1_485
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _3396_ layer 1 -80 -131
pin name C signal _3394_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _3633_ layer 1 5 -216
cell 2733 AOI22X1_486
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3326_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _3344_ layer 1 70 -90
pin name Y signal _3634_ layer 1 5 -216
cell 2734 NAND2X1_630
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3634_ layer 1 -80 -170
pin name B signal _3633_ layer 1 80 70
pin name Y signal _3635_ layer 1 50 -340
cell 2735 NOR2X1_366
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3635_ layer 1 -80 -270
pin name B signal _3632_ layer 1 80 -31
pin name Y signal _3636_ layer 1 0 -150
cell 2736 AOI22X1_487
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _3403_ layer 1 -80 -131
pin name C signal _3404_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _3637_ layer 1 5 -216
cell 2737 NAND2X1_631
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _3406_ layer 1 80 70
pin name Y signal _3638_ layer 1 50 -340
cell 2738 NAND2X1_632
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _3408_ layer 1 80 70
pin name Y signal _3639_ layer 1 50 -340
cell 2739 NAND3X1_151
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3638_ layer 1 -120 30
pin name B signal _3639_ layer 1 -20 -50
pin name C signal _3637_ layer 1 40 130
pin name Y signal _3640_ layer 1 -40 340
cell 2740 AOI22X1_488
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _3412_ layer 1 -80 -131
pin name C signal _3411_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _3641_ layer 1 5 -216
cell 2741 AOI22X1_489
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _3415_ layer 1 -80 -131
pin name C signal _3414_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _3642_ layer 1 5 -216
cell 2742 NAND2X1_633
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3641_ layer 1 -80 -170
pin name B signal _3642_ layer 1 80 70
pin name Y signal _3643_ layer 1 50 -340
cell 2743 NOR2X1_367
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3643_ layer 1 -80 -270
pin name B signal _3640_ layer 1 80 -31
pin name Y signal _3644_ layer 1 0 -150
cell 2744 NAND2X1_634
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3636_ layer 1 -80 -170
pin name B signal _3644_ layer 1 80 70
pin name Y signal _3645_ layer 1 50 -340
cell 2745 NOR3X1_265
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3629_ layer 1 -175 -251
pin name B signal _3614_ layer 1 -100 -150
pin name C signal _3645_ layer 1 -20 -50
pin name Y signal _3646_ layer 1 -106 -335
cell 2746 AOI22X1_490
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3452_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _3454_ layer 1 70 -90
pin name Y signal _3647_ layer 1 5 -216
cell 2747 AOI22X1_491
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3449_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _3456_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _3648_ layer 1 5 -216
cell 2748 NAND2X1_635
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3647_ layer 1 -80 -170
pin name B signal _3648_ layer 1 80 70
pin name Y signal _3649_ layer 1 50 -340
cell 2749 AOI21X1_72
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _3442_ layer 1 -40 -131
pin name C signal _3649_ layer 1 120 -251
pin name Y signal _3650_ layer 1 40 -340
cell 2750 INVX1_397
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _3651_ layer 1 40 0
cell 2751 AOI22X1_492
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3462_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _3463_ layer 1 70 -90
pin name Y signal _3652_ layer 1 5 -216
cell 2752 OAI21X1_104
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3651_ layer 1 -80 -165
pin name B signal _3461_ layer 1 -40 -70
pin name C signal _3652_ layer 1 80 150
pin name Y signal _3653_ layer 1 25 -50
cell 2753 AOI22X1_493
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3425_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _3428_ layer 1 70 -90
pin name Y signal _3654_ layer 1 5 -216
cell 2754 NAND2X1_636
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _3432_ layer 1 80 70
pin name Y signal _3655_ layer 1 50 -340
cell 2755 AOI22X1_494
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3438_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _3436_ layer 1 70 -90
pin name Y signal _3656_ layer 1 5 -216
cell 2756 NAND3X1_152
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3655_ layer 1 -120 30
pin name B signal _3656_ layer 1 -20 -50
pin name C signal _3654_ layer 1 40 130
pin name Y signal _3657_ layer 1 -40 340
cell 2757 NOR2X1_368
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3653_ layer 1 -80 -270
pin name B signal _3657_ layer 1 80 -31
pin name Y signal _3658_ layer 1 0 -150
cell 2758 NAND2X1_637
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _3445_ layer 1 80 70
pin name Y signal _3659_ layer 1 50 -340
cell 2759 NAND2X1_638
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _3446_ layer 1 80 70
pin name Y signal _3660_ layer 1 50 -340
cell 2760 NAND2X1_639
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3659_ layer 1 -80 -170
pin name B signal _3660_ layer 1 80 70
pin name Y signal _3661_ layer 1 50 -340
cell 2761 AOI21X1_73
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _3448_ layer 1 -40 -131
pin name C signal _3661_ layer 1 120 -251
pin name Y signal _3662_ layer 1 40 -340
cell 2762 NAND3X1_153
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3650_ layer 1 -120 30
pin name B signal _3662_ layer 1 -20 -50
pin name C signal _3658_ layer 1 40 130
pin name Y signal _3663_ layer 1 -40 340
cell 2763 NOR2X1_369
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3230_ layer 1 -80 -270
pin name B signal _3663_ layer 1 80 -31
pin name Y signal _3664_ layer 1 0 -150
cell 2764 AOI21X1_74
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3592_ layer 1 -80 -35
pin name B signal _3646_ layer 1 -40 -131
pin name C signal _3664_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<2> layer 1 40 -340
cell 2765 AOI21X1_75
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _3474_ layer 1 -40 -131
pin name C signal _3231_ layer 1 120 -251
pin name Y signal _3665_ layer 1 40 -340
cell 2766 AOI22X1_495
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3246_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _3566_ layer 1 70 -90
pin name Y signal _3666_ layer 1 5 -216
cell 2767 AOI22X1_496
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _3568_ layer 1 -80 -131
pin name C signal _3324_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _3667_ layer 1 5 -216
cell 2768 NAND3X1_154
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3667_ layer 1 -120 30
pin name B signal _3665_ layer 1 -20 -50
pin name C signal _3666_ layer 1 40 130
pin name Y signal _3668_ layer 1 -40 340
cell 2769 AOI22X1_497
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _3273_ layer 1 -80 -131
pin name C signal _3271_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _3669_ layer 1 5 -216
cell 2770 AOI22X1_498
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _3344_ layer 1 -80 -131
pin name C signal _3469_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _3670_ layer 1 5 -216
cell 2771 INVX1_398
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _3671_ layer 1 40 0
cell 2772 INVX1_399
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _3672_ layer 1 40 0
cell 2773 OAI22X1_85
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3671_ layer 1 -120 -165
pin name B signal _3286_ layer 1 -80 -70
pin name C signal _3335_ layer 1 160 -131
pin name D signal _3672_ layer 1 80 -70
pin name Y signal _3673_ layer 1 0 -150
cell 2774 INVX1_400
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _3674_ layer 1 40 0
cell 2775 NAND2X1_640
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _3387_ layer 1 80 70
pin name Y signal _3675_ layer 1 50 -340
cell 2776 OAI21X1_105
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3674_ layer 1 -80 -165
pin name B signal _3292_ layer 1 -40 -70
pin name C signal _3675_ layer 1 80 150
pin name Y signal _3676_ layer 1 25 -50
cell 2777 NOR2X1_370
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3673_ layer 1 -80 -270
pin name B signal _3676_ layer 1 80 -31
pin name Y signal _3677_ layer 1 0 -150
cell 2778 NAND3X1_155
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3669_ layer 1 -120 30
pin name B signal _3670_ layer 1 -20 -50
pin name C signal _3677_ layer 1 40 130
pin name Y signal _3678_ layer 1 -40 340
cell 2779 AND2X2_68
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3300_ layer 1 -120 -131
pin name B signal _3234_ layer 1 -40 -50
pin name Y signal _3679_ layer 1 89 -340
cell 2780 AOI22X1_499
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3239_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _3679_ layer 1 70 -90
pin name Y signal _3680_ layer 1 5 -216
cell 2781 AND2X2_69
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3298_ layer 1 -120 -131
pin name B signal _3263_ layer 1 -40 -50
pin name Y signal _3681_ layer 1 89 -340
cell 2782 AND2X2_70
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3306_ layer 1 -120 -131
pin name B signal _3263_ layer 1 -40 -50
pin name Y signal _3682_ layer 1 89 -340
cell 2783 AOI22X1_500
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _3682_ layer 1 -80 -131
pin name C signal _3681_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _3683_ layer 1 5 -216
cell 2784 NAND2X1_641
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _3391_ layer 1 80 70
pin name Y signal _3684_ layer 1 50 -340
cell 2785 NAND2X1_642
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _3364_ layer 1 80 70
pin name Y signal _3685_ layer 1 50 -340
cell 2786 NAND2X1_643
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3684_ layer 1 -80 -170
pin name B signal _3685_ layer 1 80 70
pin name Y signal _3686_ layer 1 50 -340
cell 2787 INVX1_401
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _3687_ layer 1 40 0
cell 2788 NAND2X1_644
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _3363_ layer 1 80 70
pin name Y signal _3688_ layer 1 50 -340
cell 2789 OAI21X1_106
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3687_ layer 1 -80 -165
pin name B signal _3316_ layer 1 -40 -70
pin name C signal _3688_ layer 1 80 150
pin name Y signal _3689_ layer 1 25 -50
cell 2790 NOR2X1_371
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3686_ layer 1 -80 -270
pin name B signal _3689_ layer 1 80 -31
pin name Y signal _3690_ layer 1 0 -150
cell 2791 NAND3X1_156
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3680_ layer 1 -120 30
pin name B signal _3683_ layer 1 -20 -50
pin name C signal _3690_ layer 1 40 130
pin name Y signal _3691_ layer 1 -40 340
cell 2792 NOR3X1_266
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3678_ layer 1 -175 -251
pin name B signal _3668_ layer 1 -100 -150
pin name C signal _3691_ layer 1 -20 -50
pin name Y signal _3692_ layer 1 -106 -335
cell 2793 INVX1_402
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _3693_ layer 1 40 0
cell 2794 NAND2X1_645
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _3279_ layer 1 80 70
pin name Y signal _3694_ layer 1 50 -340
cell 2795 OAI21X1_107
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3284_ layer 1 -80 -165
pin name B signal _3693_ layer 1 -40 -70
pin name C signal _3694_ layer 1 80 150
pin name Y signal _3695_ layer 1 25 -50
cell 2796 AOI21X1_76
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _3259_ layer 1 -40 -131
pin name C signal _3695_ layer 1 120 -251
pin name Y signal _3696_ layer 1 40 -340
cell 2797 INVX1_403
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _3697_ layer 1 40 0
cell 2798 INVX1_404
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _3698_ layer 1 40 0
cell 2799 OAI22X1_86
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3603_ layer 1 -120 -165
pin name B signal _3698_ layer 1 -80 -70
pin name C signal _3697_ layer 1 160 -131
pin name D signal _3254_ layer 1 80 -70
pin name Y signal _3699_ layer 1 0 -150
cell 2800 INVX1_405
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _3700_ layer 1 40 0
cell 2801 NAND2X1_646
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _3399_ layer 1 80 70
pin name Y signal _3701_ layer 1 50 -340
cell 2802 OAI21X1_108
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3264_ layer 1 -80 -165
pin name B signal _3700_ layer 1 -40 -70
pin name C signal _3701_ layer 1 80 150
pin name Y signal _3702_ layer 1 25 -50
cell 2803 NOR2X1_372
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3702_ layer 1 -80 -270
pin name B signal _3699_ layer 1 80 -31
pin name Y signal _3703_ layer 1 0 -150
cell 2804 INVX1_406
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _3704_ layer 1 40 0
cell 2805 INVX1_407
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _3705_ layer 1 40 0
cell 2806 OAI22X1_87
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3351_ layer 1 -120 -165
pin name B signal _3705_ layer 1 -80 -70
pin name C signal _3704_ layer 1 160 -131
pin name D signal _3352_ layer 1 80 -70
pin name Y signal _3706_ layer 1 0 -150
cell 2807 INVX1_408
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _3707_ layer 1 40 0
cell 2808 NAND2X1_647
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _3398_ layer 1 80 70
pin name Y signal _3708_ layer 1 50 -340
cell 2809 OAI21X1_109
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3707_ layer 1 -80 -165
pin name B signal _3334_ layer 1 -40 -70
pin name C signal _3708_ layer 1 80 150
pin name Y signal _3709_ layer 1 25 -50
cell 2810 NOR2X1_373
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3709_ layer 1 -80 -270
pin name B signal _3706_ layer 1 80 -31
pin name Y signal _3710_ layer 1 0 -150
cell 2811 NAND3X1_157
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3696_ layer 1 -120 30
pin name B signal _3710_ layer 1 -20 -50
pin name C signal _3703_ layer 1 40 130
pin name Y signal _3711_ layer 1 -40 340
cell 2812 AOI22X1_501
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _3356_ layer 1 -80 -131
pin name C signal _3357_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _3712_ layer 1 5 -216
cell 2813 AOI22X1_502
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3359_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _3360_ layer 1 70 -90
pin name Y signal _3713_ layer 1 5 -216
cell 2814 NAND2X1_648
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3712_ layer 1 -80 -170
pin name B signal _3713_ layer 1 80 70
pin name Y signal _3714_ layer 1 50 -340
cell 2815 AOI22X1_503
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _3367_ layer 1 -80 -131
pin name C signal _3366_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _3715_ layer 1 5 -216
cell 2816 AOI22X1_504
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3310_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _3317_ layer 1 70 -90
pin name Y signal _3716_ layer 1 5 -216
cell 2817 NAND2X1_649
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3715_ layer 1 -80 -170
pin name B signal _3716_ layer 1 80 70
pin name Y signal _3717_ layer 1 50 -340
cell 2818 NOR2X1_374
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3714_ layer 1 -80 -270
pin name B signal _3717_ layer 1 80 -31
pin name Y signal _3718_ layer 1 0 -150
cell 2819 AOI22X1_505
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3371_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _3372_ layer 1 70 -90
pin name Y signal _3719_ layer 1 5 -216
cell 2820 AOI22X1_506
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _3607_ layer 1 -80 -131
pin name C signal _3374_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _3720_ layer 1 5 -216
cell 2821 NAND2X1_650
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3720_ layer 1 -80 -170
pin name B signal _3719_ layer 1 80 70
pin name Y signal _3721_ layer 1 50 -340
cell 2822 AOI22X1_507
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _3378_ layer 1 -80 -131
pin name C signal _3379_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _3722_ layer 1 5 -216
cell 2823 AOI22X1_508
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3381_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _3382_ layer 1 70 -90
pin name Y signal _3723_ layer 1 5 -216
cell 2824 NAND2X1_651
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3723_ layer 1 -80 -170
pin name B signal _3722_ layer 1 80 70
pin name Y signal _3724_ layer 1 50 -340
cell 2825 NOR2X1_375
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3721_ layer 1 -80 -270
pin name B signal _3724_ layer 1 80 -31
pin name Y signal _3725_ layer 1 0 -150
cell 2826 NAND2X1_652
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3725_ layer 1 -80 -170
pin name B signal _3718_ layer 1 80 70
pin name Y signal _3726_ layer 1 50 -340
cell 2827 AOI22X1_509
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _3388_ layer 1 -80 -131
pin name C signal _3289_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _3727_ layer 1 5 -216
cell 2828 AOI22X1_510
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3312_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _3390_ layer 1 70 -90
pin name Y signal _3728_ layer 1 5 -216
cell 2829 NAND2X1_653
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3727_ layer 1 -80 -170
pin name B signal _3728_ layer 1 80 70
pin name Y signal _3729_ layer 1 50 -340
cell 2830 AOI22X1_511
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _3396_ layer 1 -80 -131
pin name C signal _3394_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _3730_ layer 1 5 -216
cell 2831 AOI22X1_512
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _3326_ layer 1 -80 -131
pin name C signal _3375_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _3731_ layer 1 5 -216
cell 2832 NAND2X1_654
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3731_ layer 1 -80 -170
pin name B signal _3730_ layer 1 80 70
pin name Y signal _3732_ layer 1 50 -340
cell 2833 NOR2X1_376
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3732_ layer 1 -80 -270
pin name B signal _3729_ layer 1 80 -31
pin name Y signal _3733_ layer 1 0 -150
cell 2834 AOI22X1_513
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _3403_ layer 1 -80 -131
pin name C signal _3404_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _3734_ layer 1 5 -216
cell 2835 NAND2X1_655
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _3406_ layer 1 80 70
pin name Y signal _3735_ layer 1 50 -340
cell 2836 NAND2X1_656
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _3408_ layer 1 80 70
pin name Y signal _3736_ layer 1 50 -340
cell 2837 NAND3X1_158
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3735_ layer 1 -120 30
pin name B signal _3736_ layer 1 -20 -50
pin name C signal _3734_ layer 1 40 130
pin name Y signal _3737_ layer 1 -40 340
cell 2838 AOI22X1_514
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _3412_ layer 1 -80 -131
pin name C signal _3411_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _3738_ layer 1 5 -216
cell 2839 AOI22X1_515
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _3415_ layer 1 -80 -131
pin name C signal _3414_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _3739_ layer 1 5 -216
cell 2840 NAND2X1_657
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3738_ layer 1 -80 -170
pin name B signal _3739_ layer 1 80 70
pin name Y signal _3740_ layer 1 50 -340
cell 2841 NOR2X1_377
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3740_ layer 1 -80 -270
pin name B signal _3737_ layer 1 80 -31
pin name Y signal _3741_ layer 1 0 -150
cell 2842 NAND2X1_658
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3733_ layer 1 -80 -170
pin name B signal _3741_ layer 1 80 70
pin name Y signal _3742_ layer 1 50 -340
cell 2843 NOR3X1_267
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3726_ layer 1 -175 -251
pin name B signal _3711_ layer 1 -100 -150
pin name C signal _3742_ layer 1 -20 -50
pin name Y signal _3743_ layer 1 -106 -335
cell 2844 NAND2X1_659
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _3445_ layer 1 80 70
pin name Y signal _3744_ layer 1 50 -340
cell 2845 OAI21X1_110
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3229_ layer 1 -80 -165
pin name B signal wBusy_bF$buf4 layer 1 -40 -70
pin name C signal _3744_ layer 1 80 150
pin name Y signal _3745_ layer 1 25 -50
cell 2846 NAND2X1_660
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _3436_ layer 1 80 70
pin name Y signal _3746_ layer 1 50 -340
cell 2847 NAND2X1_661
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _3446_ layer 1 80 70
pin name Y signal _3747_ layer 1 50 -340
cell 2848 AOI22X1_516
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _3448_ layer 1 -80 -131
pin name C signal _3438_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _3748_ layer 1 5 -216
cell 2849 NAND3X1_159
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3746_ layer 1 -120 30
pin name B signal _3747_ layer 1 -20 -50
pin name C signal _3748_ layer 1 40 130
pin name Y signal _3749_ layer 1 -40 340
cell 2850 OR2X2_36
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3749_ layer 1 -120 -270
pin name B signal _3745_ layer 1 -20 -111
pin name Y signal _3750_ layer 1 120 -50
cell 2851 INVX1_409
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _3751_ layer 1 40 0
cell 2852 NAND2X1_662
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _3449_ layer 1 80 70
pin name Y signal _3752_ layer 1 50 -340
cell 2853 OAI21X1_111
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3751_ layer 1 -80 -165
pin name B signal _3461_ layer 1 -40 -70
pin name C signal _3752_ layer 1 80 150
pin name Y signal _3753_ layer 1 25 -50
cell 2854 AOI21X1_77
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _3456_ layer 1 -40 -131
pin name C signal _3753_ layer 1 120 -251
pin name Y signal _3754_ layer 1 40 -340
cell 2855 AOI22X1_517
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3462_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _3463_ layer 1 70 -90
pin name Y signal _3755_ layer 1 5 -216
cell 2856 AOI22X1_518
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3425_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _3432_ layer 1 70 -90
pin name Y signal _3756_ layer 1 5 -216
cell 2857 AND2X2_71
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3755_ layer 1 -120 -131
pin name B signal _3756_ layer 1 -40 -50
pin name Y signal _3757_ layer 1 89 -340
cell 2858 NAND2X1_663
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _3454_ layer 1 80 70
pin name Y signal _3758_ layer 1 50 -340
cell 2859 NAND2X1_664
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _3452_ layer 1 80 70
pin name Y signal _3759_ layer 1 50 -340
cell 2860 NAND2X1_665
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3758_ layer 1 -80 -170
pin name B signal _3759_ layer 1 80 70
pin name Y signal _3760_ layer 1 50 -340
cell 2861 NAND2X1_666
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _3428_ layer 1 80 70
pin name Y signal _3761_ layer 1 50 -340
cell 2862 NAND2X1_667
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _3442_ layer 1 80 70
pin name Y signal _3762_ layer 1 50 -340
cell 2863 NAND2X1_668
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3761_ layer 1 -80 -170
pin name B signal _3762_ layer 1 80 70
pin name Y signal _3763_ layer 1 50 -340
cell 2864 NOR2X1_378
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3760_ layer 1 -80 -270
pin name B signal _3763_ layer 1 80 -31
pin name Y signal _3764_ layer 1 0 -150
cell 2865 NAND3X1_160
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3757_ layer 1 -120 30
pin name B signal _3754_ layer 1 -20 -50
pin name C signal _3764_ layer 1 40 130
pin name Y signal _3765_ layer 1 -40 340
cell 2866 NOR2X1_379
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3750_ layer 1 -80 -270
pin name B signal _3765_ layer 1 80 -31
pin name Y signal _3766_ layer 1 0 -150
cell 2867 AOI21X1_78
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3692_ layer 1 -80 -35
pin name B signal _3743_ layer 1 -40 -131
pin name C signal _3766_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<3> layer 1 40 -340
cell 2868 INVX1_410
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<77> layer 1 -40 -270
pin name Y signal _3767_ layer 1 40 0
cell 2869 NOR2X1_380
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf3 layer 1 -80 -270
pin name B signal _3767_ layer 1 80 -31
pin name Y signal _3768_ layer 1 0 -150
cell 2870 INVX1_411
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3768_ layer 1 -40 -270
pin name Y signal _3769_ layer 1 40 0
cell 2871 INVX1_412
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<87> layer 1 -40 -270
pin name Y signal _3770_ layer 1 40 0
cell 2872 NAND2X1_669
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<86> layer 1 -80 -170
pin name B signal _3770_ layer 1 80 70
pin name Y signal _3771_ layer 1 50 -340
cell 2873 INVX2_11
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3771_ layer 1 -40 -170
pin name Y signal _3772_ layer 1 40 0
cell 2874 OR2X2_37
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<83> layer 1 -120 -270
pin name B signal wSelec<82> layer 1 -20 -111
pin name Y signal _3773_ layer 1 120 -50
cell 2875 INVX1_413
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<85> layer 1 -40 -270
pin name Y signal _3774_ layer 1 40 0
cell 2876 NAND2X1_670
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<84> layer 1 -80 -170
pin name B signal _3774_ layer 1 80 70
pin name Y signal _3775_ layer 1 50 -340
cell 2877 NOR2X1_381
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3773_ layer 1 -80 -270
pin name B signal _3775_ layer 1 80 -31
pin name Y signal _3776_ layer 1 0 -150
cell 2878 AND2X2_72
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3776_ layer 1 -120 -131
pin name B signal _3772_ layer 1 -40 -50
pin name Y signal _3777_ layer 1 89 -340
cell 2879 AOI21X1_79
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _3777_ layer 1 -40 -131
pin name C signal _3769_ layer 1 120 -251
pin name Y signal _3778_ layer 1 40 -340
cell 2880 INVX1_414
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<83> layer 1 -40 -270
pin name Y signal _3779_ layer 1 40 0
cell 2881 NAND2X1_671
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<82> layer 1 -80 -170
pin name B signal _3779_ layer 1 80 70
pin name Y signal _3780_ layer 1 50 -340
cell 2882 OR2X2_38
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<84> layer 1 -120 -270
pin name B signal wSelec<85> layer 1 -20 -111
pin name Y signal _3781_ layer 1 120 -50
cell 2883 NOR2X1_382
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3781_ layer 1 -80 -270
pin name B signal _3780_ layer 1 80 -31
pin name Y signal _3782_ layer 1 0 -150
cell 2884 NAND2X1_672
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3772_ layer 1 -80 -170
pin name B signal _3782_ layer 1 80 70
pin name Y signal _3783_ layer 1 50 -340
cell 2885 INVX1_415
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3783_ layer 1 -40 -270
pin name Y signal _3784_ layer 1 40 0
cell 2886 INVX1_416
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<82> layer 1 -40 -270
pin name Y signal _3785_ layer 1 40 0
cell 2887 NAND2X1_673
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<83> layer 1 -80 -170
pin name B signal _3785_ layer 1 80 70
pin name Y signal _3786_ layer 1 50 -340
cell 2888 INVX1_417
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<84> layer 1 -40 -270
pin name Y signal _3787_ layer 1 40 0
cell 2889 NAND2X1_674
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<85> layer 1 -80 -170
pin name B signal _3787_ layer 1 80 70
pin name Y signal _3788_ layer 1 50 -340
cell 2890 NOR2X1_383
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3786_ layer 1 -80 -270
pin name B signal _3788_ layer 1 80 -31
pin name Y signal _3789_ layer 1 0 -150
cell 2891 NAND2X1_675
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<86> layer 1 -80 -170
pin name B signal wSelec<87> layer 1 80 70
pin name Y signal _3790_ layer 1 50 -340
cell 2892 INVX1_418
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3790_ layer 1 -40 -270
pin name Y signal _3791_ layer 1 40 0
cell 2893 NAND2X1_676
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3791_ layer 1 -80 -170
pin name B signal _3789_ layer 1 80 70
pin name Y signal _3792_ layer 1 50 -340
cell 2894 INVX1_419
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3792_ layer 1 -40 -270
pin name Y signal _3793_ layer 1 40 0
cell 2895 AOI22X1_519
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3784_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _3793_ layer 1 70 -90
pin name Y signal _3794_ layer 1 5 -216
cell 2896 OR2X2_39
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3780_ layer 1 -120 -270
pin name B signal _3781_ layer 1 -20 -111
pin name Y signal _3795_ layer 1 120 -50
cell 2897 OR2X2_40
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<86> layer 1 -120 -270
pin name B signal wSelec<87> layer 1 -20 -111
pin name Y signal _3796_ layer 1 120 -50
cell 2898 NOR2X1_384
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3796_ layer 1 -80 -270
pin name B signal _3795_ layer 1 80 -31
pin name Y signal _3797_ layer 1 0 -150
cell 2899 NOR2X1_385
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3775_ layer 1 -80 -270
pin name B signal _3780_ layer 1 80 -31
pin name Y signal _3798_ layer 1 0 -150
cell 2900 INVX1_420
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<86> layer 1 -40 -270
pin name Y signal _3799_ layer 1 40 0
cell 2901 NAND2X1_677
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<87> layer 1 -80 -170
pin name B signal _3799_ layer 1 80 70
pin name Y signal _3800_ layer 1 50 -340
cell 2902 INVX2_12
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3800_ layer 1 -40 -170
pin name Y signal _3801_ layer 1 40 0
cell 2903 NAND2X1_678
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3801_ layer 1 -80 -170
pin name B signal _3798_ layer 1 80 70
pin name Y signal _3802_ layer 1 50 -340
cell 2904 INVX1_421
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3802_ layer 1 -40 -270
pin name Y signal _3803_ layer 1 40 0
cell 2905 AOI22X1_520
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _3797_ layer 1 -80 -131
pin name C signal _3803_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _3804_ layer 1 5 -216
cell 2906 NAND3X1_161
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3778_ layer 1 -120 30
pin name B signal _3804_ layer 1 -20 -50
pin name C signal _3794_ layer 1 40 130
pin name Y signal _3805_ layer 1 -40 340
cell 2907 NOR2X1_386
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<83> layer 1 -80 -270
pin name B signal wSelec<82> layer 1 80 -31
pin name Y signal _3806_ layer 1 0 -150
cell 2908 NOR2X1_387
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<84> layer 1 -80 -270
pin name B signal wSelec<85> layer 1 80 -31
pin name Y signal _3807_ layer 1 0 -150
cell 2909 NAND2X1_679
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3806_ layer 1 -80 -170
pin name B signal _3807_ layer 1 80 70
pin name Y signal _3808_ layer 1 50 -340
cell 2910 NOR2X1_388
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3771_ layer 1 -80 -270
pin name B signal _3808_ layer 1 80 -31
pin name Y signal _3809_ layer 1 0 -150
cell 2911 NAND2X1_680
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<83> layer 1 -80 -170
pin name B signal wSelec<82> layer 1 80 70
pin name Y signal _3810_ layer 1 50 -340
cell 2912 NOR3X1_268
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3781_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3771_ layer 1 -20 -50
pin name Y signal _3811_ layer 1 -106 -335
cell 2913 AOI22X1_521
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _3811_ layer 1 -80 -131
pin name C signal _3809_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _3812_ layer 1 5 -216
cell 2914 INVX1_422
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3796_ layer 1 -40 -270
pin name Y signal _3813_ layer 1 40 0
cell 2915 NOR2X1_389
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3781_ layer 1 -80 -270
pin name B signal _3786_ layer 1 80 -31
pin name Y signal _3814_ layer 1 0 -150
cell 2916 AND2X2_73
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3814_ layer 1 -120 -131
pin name B signal _3813_ layer 1 -40 -50
pin name Y signal _3815_ layer 1 89 -340
cell 2917 NAND2X1_681
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<84> layer 1 -80 -170
pin name B signal wSelec<85> layer 1 80 70
pin name Y signal _3816_ layer 1 50 -340
cell 2918 NOR3X1_269
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3790_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3816_ layer 1 -20 -50
pin name Y signal _3817_ layer 1 -106 -335
cell 2919 AOI22X1_522
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _3817_ layer 1 -80 -131
pin name C signal _3815_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _3818_ layer 1 5 -216
cell 2920 INVX1_423
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _3819_ layer 1 40 0
cell 2921 INVX1_424
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _3820_ layer 1 40 0
cell 2922 NOR2X1_390
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3780_ layer 1 -80 -270
pin name B signal _3788_ layer 1 80 -31
pin name Y signal _3821_ layer 1 0 -150
cell 2923 NAND2X1_682
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3791_ layer 1 -80 -170
pin name B signal _3821_ layer 1 80 70
pin name Y signal _3822_ layer 1 50 -340
cell 2924 NOR2X1_391
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3810_ layer 1 -80 -270
pin name B signal _3816_ layer 1 80 -31
pin name Y signal _3823_ layer 1 0 -150
cell 2925 NAND2X1_683
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3823_ layer 1 -80 -170
pin name B signal _3801_ layer 1 80 70
pin name Y signal _3824_ layer 1 50 -340
cell 2926 OAI22X1_88
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3819_ layer 1 -120 -165
pin name B signal _3824_ layer 1 -80 -70
pin name C signal _3822_ layer 1 160 -131
pin name D signal _3820_ layer 1 80 -70
pin name Y signal _3825_ layer 1 0 -150
cell 2927 INVX1_425
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _3826_ layer 1 40 0
cell 2928 NOR3X1_270
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3771_ layer 1 -175 -251
pin name B signal _3786_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3827_ layer 1 -106 -335
cell 2929 NAND2X1_684
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _3827_ layer 1 80 70
pin name Y signal _3828_ layer 1 50 -340
cell 2930 NOR2X1_392
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3810_ layer 1 -80 -270
pin name B signal _3775_ layer 1 80 -31
pin name Y signal _3829_ layer 1 0 -150
cell 2931 NAND2X1_685
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3801_ layer 1 -80 -170
pin name B signal _3829_ layer 1 80 70
pin name Y signal _3830_ layer 1 50 -340
cell 2932 OAI21X1_112
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3826_ layer 1 -80 -165
pin name B signal _3830_ layer 1 -40 -70
pin name C signal _3828_ layer 1 80 150
pin name Y signal _3831_ layer 1 25 -50
cell 2933 NOR2X1_393
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3825_ layer 1 -80 -270
pin name B signal _3831_ layer 1 80 -31
pin name Y signal _3832_ layer 1 0 -150
cell 2934 NAND3X1_162
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3812_ layer 1 -120 30
pin name B signal _3818_ layer 1 -20 -50
pin name C signal _3832_ layer 1 40 130
pin name Y signal _3833_ layer 1 -40 340
cell 2935 INVX1_426
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _3834_ layer 1 40 0
cell 2936 INVX1_427
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _3835_ layer 1 40 0
cell 2937 NOR2X1_394
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3775_ layer 1 -80 -270
pin name B signal _3786_ layer 1 80 -31
pin name Y signal _3836_ layer 1 0 -150
cell 2938 NAND2X1_686
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3772_ layer 1 -80 -170
pin name B signal _3836_ layer 1 80 70
pin name Y signal _3837_ layer 1 50 -340
cell 2939 NOR2X1_395
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3773_ layer 1 -80 -270
pin name B signal _3788_ layer 1 80 -31
pin name Y signal _3838_ layer 1 0 -150
cell 2940 NAND2X1_687
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3772_ layer 1 -80 -170
pin name B signal _3838_ layer 1 80 70
pin name Y signal _3839_ layer 1 50 -340
cell 2941 OAI22X1_89
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3839_ layer 1 -120 -165
pin name B signal _3834_ layer 1 -80 -70
pin name C signal _3835_ layer 1 160 -131
pin name D signal _3837_ layer 1 80 -70
pin name Y signal _3840_ layer 1 0 -150
cell 2942 INVX1_428
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _3841_ layer 1 40 0
cell 2943 INVX1_429
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _3842_ layer 1 40 0
cell 2944 NAND2X1_688
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3801_ layer 1 -80 -170
pin name B signal _3836_ layer 1 80 70
pin name Y signal _3843_ layer 1 50 -340
cell 2945 NOR2X1_396
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3810_ layer 1 -80 -270
pin name B signal _3781_ layer 1 80 -31
pin name Y signal _3844_ layer 1 0 -150
cell 2946 NAND2X1_689
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3801_ layer 1 -80 -170
pin name B signal _3844_ layer 1 80 70
pin name Y signal _3845_ layer 1 50 -340
cell 2947 OAI22X1_90
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3841_ layer 1 -120 -165
pin name B signal _3845_ layer 1 -80 -70
pin name C signal _3843_ layer 1 160 -131
pin name D signal _3842_ layer 1 80 -70
pin name Y signal _3846_ layer 1 0 -150
cell 2948 NOR2X1_397
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3846_ layer 1 -80 -270
pin name B signal _3840_ layer 1 80 -31
pin name Y signal _3847_ layer 1 0 -150
cell 2949 NOR3X1_271
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3780_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3848_ layer 1 -106 -335
cell 2950 NAND2X1_690
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _3848_ layer 1 80 70
pin name Y signal _3849_ layer 1 50 -340
cell 2951 NOR3X1_272
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3788_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3850_ layer 1 -106 -335
cell 2952 NAND2X1_691
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _3850_ layer 1 80 70
pin name Y signal _3851_ layer 1 50 -340
cell 2953 NAND2X1_692
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3849_ layer 1 -80 -170
pin name B signal _3851_ layer 1 80 70
pin name Y signal _3852_ layer 1 50 -340
cell 2954 INVX1_430
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _3853_ layer 1 40 0
cell 2955 NAND2X1_693
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3791_ layer 1 -80 -170
pin name B signal _3776_ layer 1 80 70
pin name Y signal _3854_ layer 1 50 -340
cell 2956 NOR3X1_273
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3786_ layer 1 -175 -251
pin name B signal _3788_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3855_ layer 1 -106 -335
cell 2957 NAND2X1_694
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _3855_ layer 1 80 70
pin name Y signal _3856_ layer 1 50 -340
cell 2958 OAI21X1_113
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3853_ layer 1 -80 -165
pin name B signal _3854_ layer 1 -40 -70
pin name C signal _3856_ layer 1 80 150
pin name Y signal _3857_ layer 1 25 -50
cell 2959 NOR2X1_398
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3852_ layer 1 -80 -270
pin name B signal _3857_ layer 1 80 -31
pin name Y signal _3858_ layer 1 0 -150
cell 2960 NAND2X1_695
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3847_ layer 1 -80 -170
pin name B signal _3858_ layer 1 80 70
pin name Y signal _3859_ layer 1 50 -340
cell 2961 NOR3X1_274
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3805_ layer 1 -175 -251
pin name B signal _3859_ layer 1 -100 -150
pin name C signal _3833_ layer 1 -20 -50
pin name Y signal _3860_ layer 1 -106 -335
cell 2962 NAND2X1_696
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3772_ layer 1 -80 -170
pin name B signal _3829_ layer 1 80 70
pin name Y signal _3861_ layer 1 50 -340
cell 2963 INVX1_431
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3861_ layer 1 -40 -270
pin name Y signal _3862_ layer 1 40 0
cell 2964 INVX1_432
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _3863_ layer 1 40 0
cell 2965 NOR3X1_275
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3796_ layer 1 -100 -150
pin name C signal _3775_ layer 1 -20 -50
pin name Y signal _3864_ layer 1 -106 -335
cell 2966 NAND2X1_697
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _3864_ layer 1 80 70
pin name Y signal _3865_ layer 1 50 -340
cell 2967 NAND2X1_698
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3813_ layer 1 -80 -170
pin name B signal _3836_ layer 1 80 70
pin name Y signal _3866_ layer 1 50 -340
cell 2968 OAI21X1_114
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3866_ layer 1 -80 -165
pin name B signal _3863_ layer 1 -40 -70
pin name C signal _3865_ layer 1 80 150
pin name Y signal _3867_ layer 1 25 -50
cell 2969 AOI21X1_80
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _3862_ layer 1 -40 -131
pin name C signal _3867_ layer 1 120 -251
pin name Y signal _3868_ layer 1 40 -340
cell 2970 INVX1_433
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _3869_ layer 1 40 0
cell 2971 INVX1_434
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _3870_ layer 1 40 0
cell 2972 NOR2X1_399
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3816_ layer 1 -80 -270
pin name B signal _3773_ layer 1 80 -31
pin name Y signal _3871_ layer 1 0 -150
cell 2973 NAND2X1_699
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3772_ layer 1 -80 -170
pin name B signal _3871_ layer 1 80 70
pin name Y signal _3872_ layer 1 50 -340
cell 2974 NAND2X1_700
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3813_ layer 1 -80 -170
pin name B signal _3798_ layer 1 80 70
pin name Y signal _3873_ layer 1 50 -340
cell 2975 OAI22X1_91
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3870_ layer 1 -120 -165
pin name B signal _3872_ layer 1 -80 -70
pin name C signal _3873_ layer 1 160 -131
pin name D signal _3869_ layer 1 80 -70
pin name Y signal _3874_ layer 1 0 -150
cell 2976 INVX1_435
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _3875_ layer 1 40 0
cell 2977 INVX1_436
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _3876_ layer 1 40 0
cell 2978 NAND2X1_701
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3772_ layer 1 -80 -170
pin name B signal _3798_ layer 1 80 70
pin name Y signal _3877_ layer 1 50 -340
cell 2979 NAND2X1_702
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3813_ layer 1 -80 -170
pin name B signal _3844_ layer 1 80 70
pin name Y signal _3878_ layer 1 50 -340
cell 2980 OAI22X1_92
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3875_ layer 1 -120 -165
pin name B signal _3878_ layer 1 -80 -70
pin name C signal _3877_ layer 1 160 -131
pin name D signal _3876_ layer 1 80 -70
pin name Y signal _3879_ layer 1 0 -150
cell 2981 NOR2X1_400
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3874_ layer 1 -80 -270
pin name B signal _3879_ layer 1 80 -31
pin name Y signal _3880_ layer 1 0 -150
cell 2982 INVX1_437
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _3881_ layer 1 40 0
cell 2983 NOR3X1_276
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3796_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3775_ layer 1 -20 -50
pin name Y signal _3882_ layer 1 -106 -335
cell 2984 NAND2X1_703
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _3882_ layer 1 80 70
pin name Y signal _3883_ layer 1 50 -340
cell 2985 OR2X2_41
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3808_ layer 1 -120 -270
pin name B signal _3790_ layer 1 -20 -111
pin name Y signal _3884_ layer 1 120 -50
cell 2986 OAI21X1_115
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3881_ layer 1 -80 -165
pin name B signal _3884_ layer 1 -40 -70
pin name C signal _3883_ layer 1 80 150
pin name Y signal _3885_ layer 1 25 -50
cell 2987 INVX1_438
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _3886_ layer 1 40 0
cell 2988 INVX1_439
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _3887_ layer 1 40 0
cell 2989 NOR2X1_401
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3816_ layer 1 -80 -270
pin name B signal _3786_ layer 1 80 -31
pin name Y signal _3888_ layer 1 0 -150
cell 2990 NAND2X1_704
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3772_ layer 1 -80 -170
pin name B signal _3888_ layer 1 80 70
pin name Y signal _3889_ layer 1 50 -340
cell 2991 NAND2X1_705
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3791_ layer 1 -80 -170
pin name B signal _3782_ layer 1 80 70
pin name Y signal _3890_ layer 1 50 -340
cell 2992 OAI22X1_93
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3889_ layer 1 -120 -165
pin name B signal _3887_ layer 1 -80 -70
pin name C signal _3886_ layer 1 160 -131
pin name D signal _3890_ layer 1 80 -70
pin name Y signal _3891_ layer 1 0 -150
cell 2993 NOR2X1_402
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3885_ layer 1 -80 -270
pin name B signal _3891_ layer 1 80 -31
pin name Y signal _3892_ layer 1 0 -150
cell 2994 NAND3X1_163
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3868_ layer 1 -120 30
pin name B signal _3892_ layer 1 -20 -50
pin name C signal _3880_ layer 1 40 130
pin name Y signal _3893_ layer 1 -40 340
cell 2995 NOR3X1_277
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3781_ layer 1 -100 -150
pin name C signal _3796_ layer 1 -20 -50
pin name Y signal _3894_ layer 1 -106 -335
cell 2996 NOR3X1_278
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3790_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3780_ layer 1 -20 -50
pin name Y signal _3895_ layer 1 -106 -335
cell 2997 AOI22X1_523
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _3894_ layer 1 -80 -131
pin name C signal _3895_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _3896_ layer 1 5 -216
cell 2998 NOR3X1_279
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3790_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3786_ layer 1 -20 -50
pin name Y signal _3897_ layer 1 -106 -335
cell 2999 NOR3X1_280
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3790_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3898_ layer 1 -106 -335
cell 3000 AOI22X1_524
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3897_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _3898_ layer 1 70 -90
pin name Y signal _3899_ layer 1 5 -216
cell 3001 NAND2X1_706
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3896_ layer 1 -80 -170
pin name B signal _3899_ layer 1 80 70
pin name Y signal _3900_ layer 1 50 -340
cell 3002 NOR3X1_281
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3788_ layer 1 -175 -251
pin name B signal _3773_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3901_ layer 1 -106 -335
cell 3003 NOR3X1_282
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3780_ layer 1 -175 -251
pin name B signal _3788_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3902_ layer 1 -106 -335
cell 3004 AOI22X1_525
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3901_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _3902_ layer 1 70 -90
pin name Y signal _3903_ layer 1 5 -216
cell 3005 NOR3X1_283
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3771_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3780_ layer 1 -20 -50
pin name Y signal _3904_ layer 1 -106 -335
cell 3006 NOR3X1_284
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3810_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3771_ layer 1 -20 -50
pin name Y signal _3905_ layer 1 -106 -335
cell 3007 AOI22X1_526
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _3905_ layer 1 -80 -131
pin name C signal _3904_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _3906_ layer 1 5 -216
cell 3008 NAND2X1_707
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3906_ layer 1 -80 -170
pin name B signal _3903_ layer 1 80 70
pin name Y signal _3907_ layer 1 50 -340
cell 3009 NOR2X1_403
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3900_ layer 1 -80 -270
pin name B signal _3907_ layer 1 80 -31
pin name Y signal _3908_ layer 1 0 -150
cell 3010 NOR3X1_285
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3796_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3780_ layer 1 -20 -50
pin name Y signal _3909_ layer 1 -106 -335
cell 3011 NOR3X1_286
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3796_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3786_ layer 1 -20 -50
pin name Y signal _3910_ layer 1 -106 -335
cell 3012 AOI22X1_527
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3909_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _3910_ layer 1 70 -90
pin name Y signal _3911_ layer 1 5 -216
cell 3013 NOR3X1_287
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3796_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3912_ layer 1 -106 -335
cell 3014 NOR3X1_288
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3771_ layer 1 -175 -251
pin name B signal _3781_ layer 1 -100 -150
pin name C signal _3786_ layer 1 -20 -50
pin name Y signal _3913_ layer 1 -106 -335
cell 3015 AOI22X1_528
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _3912_ layer 1 -80 -131
pin name C signal _3913_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _3914_ layer 1 5 -216
cell 3016 NAND2X1_708
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3911_ layer 1 -80 -170
pin name B signal _3914_ layer 1 80 70
pin name Y signal _3915_ layer 1 50 -340
cell 3017 NOR3X1_289
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3810_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3796_ layer 1 -20 -50
pin name Y signal _3916_ layer 1 -106 -335
cell 3018 NOR3X1_290
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3786_ layer 1 -175 -251
pin name B signal _3781_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3917_ layer 1 -106 -335
cell 3019 AOI22X1_529
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _3916_ layer 1 -80 -131
pin name C signal _3917_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _3918_ layer 1 5 -216
cell 3020 NOR3X1_291
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3781_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3919_ layer 1 -106 -335
cell 3021 NOR3X1_292
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3920_ layer 1 -106 -335
cell 3022 AOI22X1_530
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3919_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _3920_ layer 1 70 -90
pin name Y signal _3921_ layer 1 5 -216
cell 3023 NAND2X1_709
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3921_ layer 1 -80 -170
pin name B signal _3918_ layer 1 80 70
pin name Y signal _3922_ layer 1 50 -340
cell 3024 NOR2X1_404
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3915_ layer 1 -80 -270
pin name B signal _3922_ layer 1 80 -31
pin name Y signal _3923_ layer 1 0 -150
cell 3025 NAND2X1_710
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3923_ layer 1 -80 -170
pin name B signal _3908_ layer 1 80 70
pin name Y signal _3924_ layer 1 50 -340
cell 3026 NOR3X1_293
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3771_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3925_ layer 1 -106 -335
cell 3027 NOR3X1_294
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3781_ layer 1 -175 -251
pin name B signal _3790_ layer 1 -100 -150
pin name C signal _3786_ layer 1 -20 -50
pin name Y signal _3926_ layer 1 -106 -335
cell 3028 AOI22X1_531
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _3926_ layer 1 -80 -131
pin name C signal _3925_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _3927_ layer 1 5 -216
cell 3029 NOR3X1_295
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3775_ layer 1 -175 -251
pin name B signal _3773_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3928_ layer 1 -106 -335
cell 3030 NOR3X1_296
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3786_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3929_ layer 1 -106 -335
cell 3031 AOI22X1_532
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3928_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _3929_ layer 1 70 -90
pin name Y signal _3930_ layer 1 5 -216
cell 3032 NAND2X1_711
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3927_ layer 1 -80 -170
pin name B signal _3930_ layer 1 80 70
pin name Y signal _3931_ layer 1 50 -340
cell 3033 NOR3X1_297
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3771_ layer 1 -175 -251
pin name B signal _3780_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3932_ layer 1 -106 -335
cell 3034 NAND2X1_712
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _3932_ layer 1 80 70
pin name Y signal _3933_ layer 1 50 -340
cell 3035 NOR3X1_298
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3790_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3775_ layer 1 -20 -50
pin name Y signal _3934_ layer 1 -106 -335
cell 3036 NAND2X1_713
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _3934_ layer 1 80 70
pin name Y signal _3935_ layer 1 50 -340
cell 3037 NOR3X1_299
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3796_ layer 1 -20 -50
pin name Y signal _3936_ layer 1 -106 -335
cell 3038 NOR3X1_300
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3790_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3937_ layer 1 -106 -335
cell 3039 AOI22X1_533
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _3936_ layer 1 -80 -131
pin name C signal _3937_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _3938_ layer 1 5 -216
cell 3040 NAND3X1_164
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3933_ layer 1 -120 30
pin name B signal _3935_ layer 1 -20 -50
pin name C signal _3938_ layer 1 40 130
pin name Y signal _3939_ layer 1 -40 340
cell 3041 NOR2X1_405
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3939_ layer 1 -80 -270
pin name B signal _3931_ layer 1 80 -31
pin name Y signal _3940_ layer 1 0 -150
cell 3042 NOR3X1_301
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3796_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3941_ layer 1 -106 -335
cell 3043 NOR3X1_302
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3775_ layer 1 -175 -251
pin name B signal _3790_ layer 1 -100 -150
pin name C signal _3780_ layer 1 -20 -50
pin name Y signal _3942_ layer 1 -106 -335
cell 3044 AOI22X1_534
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _3941_ layer 1 -80 -131
pin name C signal _3942_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _3943_ layer 1 5 -216
cell 3045 NOR3X1_303
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3775_ layer 1 -175 -251
pin name B signal _3790_ layer 1 -100 -150
pin name C signal _3786_ layer 1 -20 -50
pin name Y signal _3944_ layer 1 -106 -335
cell 3046 NAND2X1_714
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _3944_ layer 1 80 70
pin name Y signal _3945_ layer 1 50 -340
cell 3047 NOR3X1_304
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3780_ layer 1 -175 -251
pin name B signal _3781_ layer 1 -100 -150
pin name C signal _3800_ layer 1 -20 -50
pin name Y signal _3946_ layer 1 -106 -335
cell 3048 NAND2X1_715
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _3946_ layer 1 80 70
pin name Y signal _3947_ layer 1 50 -340
cell 3049 NAND3X1_165
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3945_ layer 1 -120 30
pin name B signal _3947_ layer 1 -20 -50
pin name C signal _3943_ layer 1 40 130
pin name Y signal _3948_ layer 1 -40 340
cell 3050 NOR3X1_305
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3780_ layer 1 -175 -251
pin name B signal _3796_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3949_ layer 1 -106 -335
cell 3051 NOR3X1_306
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3790_ layer 1 -175 -251
pin name B signal _3816_ layer 1 -100 -150
pin name C signal _3773_ layer 1 -20 -50
pin name Y signal _3950_ layer 1 -106 -335
cell 3052 AOI22X1_535
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _3950_ layer 1 -80 -131
pin name C signal _3949_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _3951_ layer 1 5 -216
cell 3053 NOR3X1_307
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3786_ layer 1 -175 -251
pin name B signal _3796_ layer 1 -100 -150
pin name C signal _3788_ layer 1 -20 -50
pin name Y signal _3952_ layer 1 -106 -335
cell 3054 NOR3X1_308
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3790_ layer 1 -175 -251
pin name B signal _3810_ layer 1 -100 -150
pin name C signal _3781_ layer 1 -20 -50
pin name Y signal _3953_ layer 1 -106 -335
cell 3055 AOI22X1_536
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _3953_ layer 1 -80 -131
pin name C signal _3952_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _3954_ layer 1 5 -216
cell 3056 NAND2X1_716
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3951_ layer 1 -80 -170
pin name B signal _3954_ layer 1 80 70
pin name Y signal _3955_ layer 1 50 -340
cell 3057 NOR2X1_406
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3955_ layer 1 -80 -270
pin name B signal _3948_ layer 1 80 -31
pin name Y signal _3956_ layer 1 0 -150
cell 3058 NAND2X1_717
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3940_ layer 1 -80 -170
pin name B signal _3956_ layer 1 80 70
pin name Y signal _3957_ layer 1 50 -340
cell 3059 NOR3X1_309
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3924_ layer 1 -175 -251
pin name B signal _3893_ layer 1 -100 -150
pin name C signal _3957_ layer 1 -20 -50
pin name Y signal _3958_ layer 1 -106 -335
cell 3060 INVX1_440
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<79> layer 1 -40 -270
pin name Y signal _3959_ layer 1 40 0
cell 3061 NAND2X1_718
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<78> layer 1 -80 -170
pin name B signal _3959_ layer 1 80 70
pin name Y signal _3960_ layer 1 50 -340
cell 3062 INVX1_441
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<81> layer 1 -40 -270
pin name Y signal _3961_ layer 1 40 0
cell 3063 NAND2X1_719
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<80> layer 1 -80 -170
pin name B signal _3961_ layer 1 80 70
pin name Y signal _3962_ layer 1 50 -340
cell 3064 NOR2X1_407
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3960_ layer 1 -80 -270
pin name B signal _3962_ layer 1 80 -31
pin name Y signal _3963_ layer 1 0 -150
cell 3065 NOR2X1_408
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<79> layer 1 -80 -270
pin name B signal wSelec<78> layer 1 80 -31
pin name Y signal _3964_ layer 1 0 -150
cell 3066 INVX1_442
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3964_ layer 1 -40 -270
pin name Y signal _3965_ layer 1 40 0
cell 3067 NOR2X1_409
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3962_ layer 1 -80 -270
pin name B signal _3965_ layer 1 80 -31
pin name Y signal _3966_ layer 1 0 -150
cell 3068 AOI22X1_537
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _3963_ layer 1 -80 -131
pin name C signal _3966_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _3967_ layer 1 5 -216
cell 3069 INVX1_443
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<78> layer 1 -40 -270
pin name Y signal _3968_ layer 1 40 0
cell 3070 NAND2X1_720
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<79> layer 1 -80 -170
pin name B signal _3968_ layer 1 80 70
pin name Y signal _3969_ layer 1 50 -340
cell 3071 NOR2X1_410
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3969_ layer 1 -80 -270
pin name B signal _3962_ layer 1 80 -31
pin name Y signal _3970_ layer 1 0 -150
cell 3072 NAND2X1_721
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _3970_ layer 1 80 70
pin name Y signal _3971_ layer 1 50 -340
cell 3073 INVX1_444
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<80> layer 1 -40 -270
pin name Y signal _3972_ layer 1 40 0
cell 3074 NAND2X1_722
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3972_ layer 1 -80 -170
pin name B signal _3961_ layer 1 80 70
pin name Y signal _3973_ layer 1 50 -340
cell 3075 NOR2X1_411
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3960_ layer 1 -80 -270
pin name B signal _3973_ layer 1 80 -31
pin name Y signal _3974_ layer 1 0 -150
cell 3076 NAND2X1_723
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<79> layer 1 -80 -170
pin name B signal wSelec<78> layer 1 80 70
pin name Y signal _3975_ layer 1 50 -340
cell 3077 NOR2X1_412
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3975_ layer 1 -80 -270
pin name B signal _3962_ layer 1 80 -31
pin name Y signal _3976_ layer 1 0 -150
cell 3078 AOI22X1_538
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3976_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _3974_ layer 1 70 -90
pin name Y signal _3977_ layer 1 5 -216
cell 3079 NAND3X1_166
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3971_ layer 1 -120 30
pin name B signal _3977_ layer 1 -20 -50
pin name C signal _3967_ layer 1 40 130
pin name Y signal _3978_ layer 1 -40 340
cell 3080 NAND2X1_724
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<81> layer 1 -80 -170
pin name B signal _3972_ layer 1 80 70
pin name Y signal _3979_ layer 1 50 -340
cell 3081 NOR2X1_413
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3979_ layer 1 -80 -270
pin name B signal _3965_ layer 1 80 -31
pin name Y signal _3980_ layer 1 0 -150
cell 3082 NAND2X1_725
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _3980_ layer 1 80 70
pin name Y signal _3981_ layer 1 50 -340
cell 3083 NAND2X1_726
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<80> layer 1 -80 -170
pin name B signal wSelec<81> layer 1 80 70
pin name Y signal _3982_ layer 1 50 -340
cell 3084 NOR2X1_414
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3982_ layer 1 -80 -270
pin name B signal _3969_ layer 1 80 -31
pin name Y signal _3983_ layer 1 0 -150
cell 3085 NOR2X1_415
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3982_ layer 1 -80 -270
pin name B signal _3960_ layer 1 80 -31
pin name Y signal _3984_ layer 1 0 -150
cell 3086 AOI22X1_539
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3983_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _3984_ layer 1 70 -90
pin name Y signal _3985_ layer 1 5 -216
cell 3087 NOR2X1_416
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3975_ layer 1 -80 -270
pin name B signal _3982_ layer 1 80 -31
pin name Y signal _3986_ layer 1 0 -150
cell 3088 NOR2X1_417
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3975_ layer 1 -80 -270
pin name B signal _3979_ layer 1 80 -31
pin name Y signal _3987_ layer 1 0 -150
cell 3089 AOI22X1_540
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _3986_ layer 1 -80 -131
pin name C signal _3987_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _3988_ layer 1 5 -216
cell 3090 NAND3X1_167
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3981_ layer 1 -120 30
pin name B signal _3988_ layer 1 -20 -50
pin name C signal _3985_ layer 1 40 130
pin name Y signal _3989_ layer 1 -40 340
cell 3091 NOR2X1_418
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3969_ layer 1 -80 -270
pin name B signal _3979_ layer 1 80 -31
pin name Y signal _3990_ layer 1 0 -150
cell 3092 NAND2X1_727
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _3990_ layer 1 80 70
pin name Y signal _3991_ layer 1 50 -340
cell 3093 NOR2X1_419
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3979_ layer 1 -80 -270
pin name B signal _3960_ layer 1 80 -31
pin name Y signal _3992_ layer 1 0 -150
cell 3094 NAND2X1_728
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _3992_ layer 1 80 70
pin name Y signal _3993_ layer 1 50 -340
cell 3095 NOR2X1_420
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3973_ layer 1 -80 -270
pin name B signal _3965_ layer 1 80 -31
pin name Y signal _3994_ layer 1 0 -150
cell 3096 NAND2X1_729
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _3994_ layer 1 80 70
pin name Y signal _3995_ layer 1 50 -340
cell 3097 NAND3X1_168
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3991_ layer 1 -120 30
pin name B signal _3993_ layer 1 -20 -50
pin name C signal _3995_ layer 1 40 130
pin name Y signal _3996_ layer 1 -40 340
cell 3098 INVX1_445
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _3997_ layer 1 40 0
cell 3099 NOR2X1_421
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3972_ layer 1 -80 -270
pin name B signal _3961_ layer 1 80 -31
pin name Y signal _3998_ layer 1 0 -150
cell 3100 NAND2X1_730
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3964_ layer 1 -80 -170
pin name B signal _3998_ layer 1 80 70
pin name Y signal _3999_ layer 1 50 -340
cell 3101 NOR2X1_422
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3969_ layer 1 -80 -270
pin name B signal _3973_ layer 1 80 -31
pin name Y signal _4000_ layer 1 0 -150
cell 3102 NOR2X1_423
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3975_ layer 1 -80 -270
pin name B signal _3973_ layer 1 80 -31
pin name Y signal _4001_ layer 1 0 -150
cell 3103 AOI22X1_541
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4000_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _4001_ layer 1 70 -90
pin name Y signal _4002_ layer 1 5 -216
cell 3104 OAI21X1_116
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3997_ layer 1 -80 -165
pin name B signal _3999_ layer 1 -40 -70
pin name C signal _4002_ layer 1 80 150
pin name Y signal _4003_ layer 1 25 -50
cell 3105 OR2X2_42
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4003_ layer 1 -120 -270
pin name B signal _3996_ layer 1 -20 -111
pin name Y signal _4004_ layer 1 120 -50
cell 3106 NOR3X1_310
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3978_ layer 1 -175 -251
pin name B signal _3989_ layer 1 -100 -150
pin name C signal _4004_ layer 1 -20 -50
pin name Y signal _4005_ layer 1 -106 -335
cell 3107 AND2X2_74
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4005_ layer 1 -120 -131
pin name B signal _3769_ layer 1 -40 -50
pin name Y signal _4006_ layer 1 89 -340
cell 3108 AOI21X1_81
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3860_ layer 1 -80 -35
pin name B signal _3958_ layer 1 -40 -131
pin name C signal _4006_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<0> layer 1 40 -340
cell 3109 INVX1_446
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3877_ layer 1 -40 -270
pin name Y signal _4007_ layer 1 40 0
cell 3110 AOI21X1_82
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _4007_ layer 1 -40 -131
pin name C signal _3769_ layer 1 120 -251
pin name Y signal _4008_ layer 1 40 -340
cell 3111 AOI22X1_542
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _3777_ layer 1 -80 -131
pin name C signal _3793_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _4009_ layer 1 5 -216
cell 3112 AOI22X1_543
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _3797_ layer 1 -80 -131
pin name C signal _3803_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _4010_ layer 1 5 -216
cell 3113 NAND3X1_169
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4008_ layer 1 -120 30
pin name B signal _4009_ layer 1 -20 -50
pin name C signal _4010_ layer 1 40 130
pin name Y signal _4011_ layer 1 -40 340
cell 3114 INVX1_447
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3837_ layer 1 -40 -270
pin name Y signal _4012_ layer 1 40 0
cell 3115 AOI22X1_544
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3862_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _4012_ layer 1 70 -90
pin name Y signal _4013_ layer 1 5 -216
cell 3116 AOI22X1_545
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _3936_ layer 1 -80 -131
pin name C signal _3815_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _4014_ layer 1 5 -216
cell 3117 INVX1_448
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _4015_ layer 1 40 0
cell 3118 INVX1_449
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _4016_ layer 1 40 0
cell 3119 OAI22X1_94
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4015_ layer 1 -120 -165
pin name B signal _3824_ layer 1 -80 -70
pin name C signal _3822_ layer 1 160 -131
pin name D signal _4016_ layer 1 80 -70
pin name Y signal _4017_ layer 1 0 -150
cell 3120 INVX1_450
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _4018_ layer 1 40 0
cell 3121 NAND2X1_731
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _3925_ layer 1 80 70
pin name Y signal _4019_ layer 1 50 -340
cell 3122 OAI21X1_117
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4018_ layer 1 -80 -165
pin name B signal _3830_ layer 1 -40 -70
pin name C signal _4019_ layer 1 80 150
pin name Y signal _4020_ layer 1 25 -50
cell 3123 NOR2X1_424
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4017_ layer 1 -80 -270
pin name B signal _4020_ layer 1 80 -31
pin name Y signal _4021_ layer 1 0 -150
cell 3124 NAND3X1_170
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4013_ layer 1 -120 30
pin name B signal _4014_ layer 1 -20 -50
pin name C signal _4021_ layer 1 40 130
pin name Y signal _4022_ layer 1 -40 340
cell 3125 INVX1_451
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _4023_ layer 1 40 0
cell 3126 NAND2X1_732
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _3809_ layer 1 80 70
pin name Y signal _4024_ layer 1 50 -340
cell 3127 OAI21X1_118
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4023_ layer 1 -80 -165
pin name B signal _3839_ layer 1 -40 -70
pin name C signal _4024_ layer 1 80 150
pin name Y signal _4025_ layer 1 25 -50
cell 3128 INVX1_452
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _4026_ layer 1 40 0
cell 3129 INVX1_453
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _4027_ layer 1 40 0
cell 3130 OAI22X1_95
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4026_ layer 1 -120 -165
pin name B signal _3845_ layer 1 -80 -70
pin name C signal _3843_ layer 1 160 -131
pin name D signal _4027_ layer 1 80 -70
pin name Y signal _4028_ layer 1 0 -150
cell 3131 NOR2X1_425
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4028_ layer 1 -80 -270
pin name B signal _4025_ layer 1 80 -31
pin name Y signal _4029_ layer 1 0 -150
cell 3132 AOI22X1_546
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3929_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _3902_ layer 1 70 -90
pin name Y signal _4030_ layer 1 5 -216
cell 3133 AND2X2_75
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3776_ layer 1 -120 -131
pin name B signal _3791_ layer 1 -40 -50
pin name Y signal _4031_ layer 1 89 -340
cell 3134 AOI22X1_547
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _3901_ layer 1 -80 -131
pin name C signal _4031_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _4032_ layer 1 5 -216
cell 3135 NAND3X1_171
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4030_ layer 1 -120 30
pin name B signal _4032_ layer 1 -20 -50
pin name C signal _4029_ layer 1 40 130
pin name Y signal _4033_ layer 1 -40 340
cell 3136 NOR3X1_311
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4033_ layer 1 -175 -251
pin name B signal _4011_ layer 1 -100 -150
pin name C signal _4022_ layer 1 -20 -50
pin name Y signal _4034_ layer 1 -106 -335
cell 3137 INVX1_454
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _4035_ layer 1 40 0
cell 3138 NAND2X1_733
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _3864_ layer 1 80 70
pin name Y signal _4036_ layer 1 50 -340
cell 3139 OAI21X1_119
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3866_ layer 1 -80 -165
pin name B signal _4035_ layer 1 -40 -70
pin name C signal _4036_ layer 1 80 150
pin name Y signal _4037_ layer 1 25 -50
cell 3140 AOI21X1_83
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _3913_ layer 1 -40 -131
pin name C signal _4037_ layer 1 120 -251
pin name Y signal _4038_ layer 1 40 -340
cell 3141 INVX1_455
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _4039_ layer 1 40 0
cell 3142 INVX1_456
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _4040_ layer 1 40 0
cell 3143 OAI22X1_96
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4040_ layer 1 -120 -165
pin name B signal _3872_ layer 1 -80 -70
pin name C signal _3873_ layer 1 160 -131
pin name D signal _4039_ layer 1 80 -70
pin name Y signal _4041_ layer 1 0 -150
cell 3144 INVX1_457
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _4042_ layer 1 40 0
cell 3145 NAND2X1_734
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _3882_ layer 1 80 70
pin name Y signal _4043_ layer 1 50 -340
cell 3146 OAI21X1_120
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3783_ layer 1 -80 -165
pin name B signal _4042_ layer 1 -40 -70
pin name C signal _4043_ layer 1 80 150
pin name Y signal _4044_ layer 1 25 -50
cell 3147 NOR2X1_426
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4044_ layer 1 -80 -270
pin name B signal _4041_ layer 1 80 -31
pin name Y signal _4045_ layer 1 0 -150
cell 3148 INVX1_458
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _4046_ layer 1 40 0
cell 3149 INVX1_459
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _4047_ layer 1 40 0
cell 3150 OAI22X1_97
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3878_ layer 1 -120 -165
pin name B signal _4047_ layer 1 -80 -70
pin name C signal _3884_ layer 1 160 -131
pin name D signal _4046_ layer 1 80 -70
pin name Y signal _4048_ layer 1 0 -150
cell 3151 INVX1_460
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _4049_ layer 1 40 0
cell 3152 NOR2X1_427
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4049_ layer 1 -80 -270
pin name B signal _3889_ layer 1 80 -31
pin name Y signal _4050_ layer 1 0 -150
cell 3153 INVX1_461
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _4051_ layer 1 40 0
cell 3154 NOR2X1_428
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4051_ layer 1 -80 -270
pin name B signal _3890_ layer 1 80 -31
pin name Y signal _4052_ layer 1 0 -150
cell 3155 NOR3X1_312
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4050_ layer 1 -175 -251
pin name B signal _4048_ layer 1 -100 -150
pin name C signal _4052_ layer 1 -20 -50
pin name Y signal _4053_ layer 1 -106 -335
cell 3156 NAND3X1_172
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4045_ layer 1 -120 30
pin name B signal _4038_ layer 1 -20 -50
pin name C signal _4053_ layer 1 40 130
pin name Y signal _4054_ layer 1 -40 340
cell 3157 AOI22X1_548
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _3894_ layer 1 -80 -131
pin name C signal _3895_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _4055_ layer 1 5 -216
cell 3158 AOI22X1_549
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3897_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _3898_ layer 1 70 -90
pin name Y signal _4056_ layer 1 5 -216
cell 3159 NAND2X1_735
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4055_ layer 1 -80 -170
pin name B signal _4056_ layer 1 80 70
pin name Y signal _4057_ layer 1 50 -340
cell 3160 AOI22X1_550
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _3905_ layer 1 -80 -131
pin name C signal _3904_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _4058_ layer 1 5 -216
cell 3161 AOI22X1_551
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3848_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _3855_ layer 1 70 -90
pin name Y signal _4059_ layer 1 5 -216
cell 3162 NAND2X1_736
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4058_ layer 1 -80 -170
pin name B signal _4059_ layer 1 80 70
pin name Y signal _4060_ layer 1 50 -340
cell 3163 NOR2X1_429
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4057_ layer 1 -80 -270
pin name B signal _4060_ layer 1 80 -31
pin name Y signal _4061_ layer 1 0 -150
cell 3164 AOI22X1_552
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3909_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _3910_ layer 1 70 -90
pin name Y signal _4062_ layer 1 5 -216
cell 3165 AOI22X1_553
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3811_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _3912_ layer 1 70 -90
pin name Y signal _4063_ layer 1 5 -216
cell 3166 NAND2X1_737
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4062_ layer 1 -80 -170
pin name B signal _4063_ layer 1 80 70
pin name Y signal _4064_ layer 1 50 -340
cell 3167 AOI22X1_554
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _3916_ layer 1 -80 -131
pin name C signal _3917_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _4065_ layer 1 5 -216
cell 3168 AOI22X1_555
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3919_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _3920_ layer 1 70 -90
pin name Y signal _4066_ layer 1 5 -216
cell 3169 NAND2X1_738
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4066_ layer 1 -80 -170
pin name B signal _4065_ layer 1 80 70
pin name Y signal _4067_ layer 1 50 -340
cell 3170 NOR2X1_430
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4064_ layer 1 -80 -270
pin name B signal _4067_ layer 1 80 -31
pin name Y signal _4068_ layer 1 0 -150
cell 3171 NAND2X1_739
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4068_ layer 1 -80 -170
pin name B signal _4061_ layer 1 80 70
pin name Y signal _4069_ layer 1 50 -340
cell 3172 AOI22X1_556
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _3926_ layer 1 -80 -131
pin name C signal _3827_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _4070_ layer 1 5 -216
cell 3173 AOI22X1_557
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3850_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _3928_ layer 1 70 -90
pin name Y signal _4071_ layer 1 5 -216
cell 3174 NAND2X1_740
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4070_ layer 1 -80 -170
pin name B signal _4071_ layer 1 80 70
pin name Y signal _4072_ layer 1 50 -340
cell 3175 AOI22X1_558
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _3817_ layer 1 -80 -131
pin name C signal _3937_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _4073_ layer 1 5 -216
cell 3176 NAND2X1_741
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _3932_ layer 1 80 70
pin name Y signal _4074_ layer 1 50 -340
cell 3177 NAND2X1_742
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _3934_ layer 1 80 70
pin name Y signal _4075_ layer 1 50 -340
cell 3178 NAND3X1_173
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4074_ layer 1 -120 30
pin name B signal _4075_ layer 1 -20 -50
pin name C signal _4073_ layer 1 40 130
pin name Y signal _4076_ layer 1 -40 340
cell 3179 NOR2X1_431
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4076_ layer 1 -80 -270
pin name B signal _4072_ layer 1 80 -31
pin name Y signal _4077_ layer 1 0 -150
cell 3180 AOI22X1_559
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _3941_ layer 1 -80 -131
pin name C signal _3942_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _4078_ layer 1 5 -216
cell 3181 NAND2X1_743
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _3944_ layer 1 80 70
pin name Y signal _4079_ layer 1 50 -340
cell 3182 NAND2X1_744
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _3946_ layer 1 80 70
pin name Y signal _4080_ layer 1 50 -340
cell 3183 NAND3X1_174
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4079_ layer 1 -120 30
pin name B signal _4080_ layer 1 -20 -50
pin name C signal _4078_ layer 1 40 130
pin name Y signal _4081_ layer 1 -40 340
cell 3184 AOI22X1_560
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _3950_ layer 1 -80 -131
pin name C signal _3949_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _4082_ layer 1 5 -216
cell 3185 AOI22X1_561
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _3953_ layer 1 -80 -131
pin name C signal _3952_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _4083_ layer 1 5 -216
cell 3186 NAND2X1_745
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4082_ layer 1 -80 -170
pin name B signal _4083_ layer 1 80 70
pin name Y signal _4084_ layer 1 50 -340
cell 3187 NOR2X1_432
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4084_ layer 1 -80 -270
pin name B signal _4081_ layer 1 80 -31
pin name Y signal _4085_ layer 1 0 -150
cell 3188 NAND2X1_746
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4077_ layer 1 -80 -170
pin name B signal _4085_ layer 1 80 70
pin name Y signal _4086_ layer 1 50 -340
cell 3189 NOR3X1_313
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4069_ layer 1 -175 -251
pin name B signal _4054_ layer 1 -100 -150
pin name C signal _4086_ layer 1 -20 -50
pin name Y signal _4087_ layer 1 -106 -335
cell 3190 AOI21X1_84
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _3963_ layer 1 -40 -131
pin name C signal _3768_ layer 1 120 -251
pin name Y signal _4088_ layer 1 40 -340
cell 3191 AOI22X1_562
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3966_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _3994_ layer 1 70 -90
pin name Y signal _4089_ layer 1 5 -216
cell 3192 AOI22X1_563
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3987_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _3970_ layer 1 70 -90
pin name Y signal _4090_ layer 1 5 -216
cell 3193 NAND3X1_175
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4088_ layer 1 -120 30
pin name B signal _4090_ layer 1 -20 -50
pin name C signal _4089_ layer 1 40 130
pin name Y signal _4091_ layer 1 -40 340
cell 3194 NAND3X1_176
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _3964_ layer 1 -20 -50
pin name C signal _3998_ layer 1 40 130
pin name Y signal _4092_ layer 1 -40 340
cell 3195 AOI22X1_564
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _3986_ layer 1 -80 -131
pin name C signal _3974_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _4093_ layer 1 5 -216
cell 3196 AND2X2_76
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4093_ layer 1 -120 -131
pin name B signal _4092_ layer 1 -40 -50
pin name Y signal _4094_ layer 1 89 -340
cell 3197 AOI22X1_565
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3983_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _3990_ layer 1 70 -90
pin name Y signal _4095_ layer 1 5 -216
cell 3198 AOI22X1_566
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _3984_ layer 1 -80 -131
pin name C signal _3980_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _4096_ layer 1 5 -216
cell 3199 AND2X2_77
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4096_ layer 1 -120 -131
pin name B signal _4095_ layer 1 -40 -50
pin name Y signal _4097_ layer 1 89 -340
cell 3200 AOI22X1_567
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4000_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _4001_ layer 1 70 -90
pin name Y signal _4098_ layer 1 5 -216
cell 3201 AOI22X1_568
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3976_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _3992_ layer 1 70 -90
pin name Y signal _4099_ layer 1 5 -216
cell 3202 AND2X2_78
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4098_ layer 1 -120 -131
pin name B signal _4099_ layer 1 -40 -50
pin name Y signal _4100_ layer 1 89 -340
cell 3203 NAND3X1_177
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4094_ layer 1 -120 30
pin name B signal _4100_ layer 1 -20 -50
pin name C signal _4097_ layer 1 40 130
pin name Y signal _4101_ layer 1 -40 340
cell 3204 NOR2X1_433
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4091_ layer 1 -80 -270
pin name B signal _4101_ layer 1 80 -31
pin name Y signal _4102_ layer 1 0 -150
cell 3205 AOI21X1_85
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4034_ layer 1 -80 -35
pin name B signal _4087_ layer 1 -40 -131
pin name C signal _4102_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<1> layer 1 40 -340
cell 3206 AOI21X1_86
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _4007_ layer 1 -40 -131
pin name C signal _3769_ layer 1 120 -251
pin name Y signal _4103_ layer 1 40 -340
cell 3207 INVX1_462
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3866_ layer 1 -40 -270
pin name Y signal _4104_ layer 1 40 0
cell 3208 AOI22X1_569
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _3777_ layer 1 -80 -131
pin name C signal _4104_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _4105_ layer 1 5 -216
cell 3209 INVX1_463
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _3878_ layer 1 -40 -270
pin name Y signal _4106_ layer 1 40 0
cell 3210 AOI22X1_570
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _3913_ layer 1 -80 -131
pin name C signal _4106_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _4107_ layer 1 5 -216
cell 3211 NAND3X1_178
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4107_ layer 1 -120 30
pin name B signal _4103_ layer 1 -20 -50
pin name C signal _4105_ layer 1 40 130
pin name Y signal _4108_ layer 1 -40 340
cell 3212 AOI22X1_571
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3862_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _4012_ layer 1 70 -90
pin name Y signal _4109_ layer 1 5 -216
cell 3213 AOI22X1_572
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _3811_ layer 1 -80 -131
pin name C signal _3784_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _4110_ layer 1 5 -216
cell 3214 INVX1_464
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _4111_ layer 1 40 0
cell 3215 NAND2X1_747
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _3901_ layer 1 80 70
pin name Y signal _4112_ layer 1 50 -340
cell 3216 OAI21X1_121
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4111_ layer 1 -80 -165
pin name B signal _3873_ layer 1 -40 -70
pin name C signal _4112_ layer 1 80 150
pin name Y signal _4113_ layer 1 25 -50
cell 3217 INVX1_465
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _4114_ layer 1 40 0
cell 3218 NAND2X1_748
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _3827_ layer 1 80 70
pin name Y signal _4115_ layer 1 50 -340
cell 3219 OAI21X1_122
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4114_ layer 1 -80 -165
pin name B signal _3830_ layer 1 -40 -70
pin name C signal _4115_ layer 1 80 150
pin name Y signal _4116_ layer 1 25 -50
cell 3220 NOR2X1_434
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4113_ layer 1 -80 -270
pin name B signal _4116_ layer 1 80 -31
pin name Y signal _4117_ layer 1 0 -150
cell 3221 NAND3X1_179
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4109_ layer 1 -120 30
pin name B signal _4110_ layer 1 -20 -50
pin name C signal _4117_ layer 1 40 130
pin name Y signal _4118_ layer 1 -40 340
cell 3222 INVX1_466
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _4119_ layer 1 40 0
cell 3223 NAND2X1_749
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _3809_ layer 1 80 70
pin name Y signal _4120_ layer 1 50 -340
cell 3224 OAI21X1_123
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4119_ layer 1 -80 -165
pin name B signal _3839_ layer 1 -40 -70
pin name C signal _4120_ layer 1 80 150
pin name Y signal _4121_ layer 1 25 -50
cell 3225 INVX1_467
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _4122_ layer 1 40 0
cell 3226 INVX1_468
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _4123_ layer 1 40 0
cell 3227 OAI22X1_98
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4122_ layer 1 -120 -165
pin name B signal _3845_ layer 1 -80 -70
pin name C signal _3843_ layer 1 160 -131
pin name D signal _4123_ layer 1 80 -70
pin name Y signal _4124_ layer 1 0 -150
cell 3228 NOR2X1_435
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4124_ layer 1 -80 -270
pin name B signal _4121_ layer 1 80 -31
pin name Y signal _4125_ layer 1 0 -150
cell 3229 AOI22X1_573
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3929_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _3902_ layer 1 70 -90
pin name Y signal _4126_ layer 1 5 -216
cell 3230 AND2X2_79
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3801_ layer 1 -120 -131
pin name B signal _3823_ layer 1 -40 -50
pin name Y signal _4127_ layer 1 89 -340
cell 3231 AOI22X1_574
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _4127_ layer 1 -80 -131
pin name C signal _4031_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _4128_ layer 1 5 -216
cell 3232 NAND3X1_180
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4126_ layer 1 -120 30
pin name B signal _4128_ layer 1 -20 -50
pin name C signal _4125_ layer 1 40 130
pin name Y signal _4129_ layer 1 -40 340
cell 3233 NOR3X1_314
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4129_ layer 1 -175 -251
pin name B signal _4108_ layer 1 -100 -150
pin name C signal _4118_ layer 1 -20 -50
pin name Y signal _4130_ layer 1 -106 -335
cell 3234 INVX1_469
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _4131_ layer 1 40 0
cell 3235 NOR3X1_315
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4131_ layer 1 -175 -251
pin name B signal _3796_ layer 1 -100 -150
pin name C signal _3795_ layer 1 -20 -50
pin name Y signal _4132_ layer 1 -106 -335
cell 3236 AND2X2_80
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3817_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _4133_ layer 1 89 -340
cell 3237 AND2X2_81
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3937_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _4134_ layer 1 89 -340
cell 3238 NOR3X1_316
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4134_ layer 1 -175 -251
pin name B signal _4133_ layer 1 -100 -150
pin name C signal _4132_ layer 1 -20 -50
pin name Y signal _4135_ layer 1 -106 -335
cell 3239 INVX1_470
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _4136_ layer 1 40 0
cell 3240 INVX1_471
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _4137_ layer 1 40 0
cell 3241 OAI22X1_99
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4137_ layer 1 -120 -165
pin name B signal _3872_ layer 1 -80 -70
pin name C signal _3822_ layer 1 160 -131
pin name D signal _4136_ layer 1 80 -70
pin name Y signal _4138_ layer 1 0 -150
cell 3242 INVX1_472
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _4139_ layer 1 40 0
cell 3243 INVX1_473
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _4140_ layer 1 40 0
cell 3244 NAND2X1_750
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3813_ layer 1 -80 -170
pin name B signal _3814_ layer 1 80 70
pin name Y signal _4141_ layer 1 50 -340
cell 3245 OAI22X1_100
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4141_ layer 1 -120 -165
pin name B signal _4140_ layer 1 -80 -70
pin name C signal _4139_ layer 1 160 -131
pin name D signal _3792_ layer 1 80 -70
pin name Y signal _4142_ layer 1 0 -150
cell 3246 NOR2X1_436
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4138_ layer 1 -80 -270
pin name B signal _4142_ layer 1 80 -31
pin name Y signal _4143_ layer 1 0 -150
cell 3247 INVX1_474
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _4144_ layer 1 40 0
cell 3248 NOR3X1_317
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _3773_ layer 1 -175 -251
pin name B signal _3790_ layer 1 -100 -150
pin name C signal _3781_ layer 1 -20 -50
pin name Y signal _4145_ layer 1 -106 -335
cell 3249 NAND2X1_751
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _4145_ layer 1 80 70
pin name Y signal _4146_ layer 1 50 -340
cell 3250 OAI21X1_124
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3802_ layer 1 -80 -165
pin name B signal _4144_ layer 1 -40 -70
pin name C signal _4146_ layer 1 80 150
pin name Y signal _4147_ layer 1 25 -50
cell 3251 INVX1_475
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _4148_ layer 1 40 0
cell 3252 INVX1_476
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _4149_ layer 1 40 0
cell 3253 OAI22X1_101
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3889_ layer 1 -120 -165
pin name B signal _4149_ layer 1 -80 -70
pin name C signal _4148_ layer 1 160 -131
pin name D signal _3890_ layer 1 80 -70
pin name Y signal _4150_ layer 1 0 -150
cell 3254 NOR2X1_437
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4147_ layer 1 -80 -270
pin name B signal _4150_ layer 1 80 -31
pin name Y signal _4151_ layer 1 0 -150
cell 3255 NAND3X1_181
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4135_ layer 1 -120 30
pin name B signal _4151_ layer 1 -20 -50
pin name C signal _4143_ layer 1 40 130
pin name Y signal _4152_ layer 1 -40 340
cell 3256 AOI22X1_575
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _3894_ layer 1 -80 -131
pin name C signal _3895_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _4153_ layer 1 5 -216
cell 3257 AOI22X1_576
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3897_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _3898_ layer 1 70 -90
pin name Y signal _4154_ layer 1 5 -216
cell 3258 NAND2X1_752
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4153_ layer 1 -80 -170
pin name B signal _4154_ layer 1 80 70
pin name Y signal _4155_ layer 1 50 -340
cell 3259 AOI22X1_577
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _3905_ layer 1 -80 -131
pin name C signal _3904_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _4156_ layer 1 5 -216
cell 3260 AOI22X1_578
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3848_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _3855_ layer 1 70 -90
pin name Y signal _4157_ layer 1 5 -216
cell 3261 NAND2X1_753
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4156_ layer 1 -80 -170
pin name B signal _4157_ layer 1 80 70
pin name Y signal _4158_ layer 1 50 -340
cell 3262 NOR2X1_438
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4155_ layer 1 -80 -270
pin name B signal _4158_ layer 1 80 -31
pin name Y signal _4159_ layer 1 0 -150
cell 3263 AOI22X1_579
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3909_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _3910_ layer 1 70 -90
pin name Y signal _4160_ layer 1 5 -216
cell 3264 AOI22X1_580
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _3936_ layer 1 -80 -131
pin name C signal _3912_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _4161_ layer 1 5 -216
cell 3265 NAND2X1_754
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4161_ layer 1 -80 -170
pin name B signal _4160_ layer 1 80 70
pin name Y signal _4162_ layer 1 50 -340
cell 3266 AOI22X1_581
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _3916_ layer 1 -80 -131
pin name C signal _3917_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _4163_ layer 1 5 -216
cell 3267 AOI22X1_582
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3919_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _3920_ layer 1 70 -90
pin name Y signal _4164_ layer 1 5 -216
cell 3268 NAND2X1_755
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4164_ layer 1 -80 -170
pin name B signal _4163_ layer 1 80 70
pin name Y signal _4165_ layer 1 50 -340
cell 3269 NOR2X1_439
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4162_ layer 1 -80 -270
pin name B signal _4165_ layer 1 80 -31
pin name Y signal _4166_ layer 1 0 -150
cell 3270 NAND2X1_756
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4166_ layer 1 -80 -170
pin name B signal _4159_ layer 1 80 70
pin name Y signal _4167_ layer 1 50 -340
cell 3271 AOI22X1_583
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _3926_ layer 1 -80 -131
pin name C signal _3925_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _4168_ layer 1 5 -216
cell 3272 AOI22X1_584
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3850_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _3928_ layer 1 70 -90
pin name Y signal _4169_ layer 1 5 -216
cell 3273 NAND2X1_757
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4168_ layer 1 -80 -170
pin name B signal _4169_ layer 1 80 70
pin name Y signal _4170_ layer 1 50 -340
cell 3274 AOI22X1_585
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _3934_ layer 1 -80 -131
pin name C signal _3932_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _4171_ layer 1 5 -216
cell 3275 AOI22X1_586
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3864_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _3882_ layer 1 70 -90
pin name Y signal _4172_ layer 1 5 -216
cell 3276 NAND2X1_758
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4172_ layer 1 -80 -170
pin name B signal _4171_ layer 1 80 70
pin name Y signal _4173_ layer 1 50 -340
cell 3277 NOR2X1_440
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4173_ layer 1 -80 -270
pin name B signal _4170_ layer 1 80 -31
pin name Y signal _4174_ layer 1 0 -150
cell 3278 AOI22X1_587
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _3941_ layer 1 -80 -131
pin name C signal _3942_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _4175_ layer 1 5 -216
cell 3279 NAND2X1_759
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _3944_ layer 1 80 70
pin name Y signal _4176_ layer 1 50 -340
cell 3280 NAND2X1_760
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _3946_ layer 1 80 70
pin name Y signal _4177_ layer 1 50 -340
cell 3281 NAND3X1_182
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4176_ layer 1 -120 30
pin name B signal _4177_ layer 1 -20 -50
pin name C signal _4175_ layer 1 40 130
pin name Y signal _4178_ layer 1 -40 340
cell 3282 AOI22X1_588
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _3950_ layer 1 -80 -131
pin name C signal _3949_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _4179_ layer 1 5 -216
cell 3283 AOI22X1_589
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _3953_ layer 1 -80 -131
pin name C signal _3952_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _4180_ layer 1 5 -216
cell 3284 NAND2X1_761
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4179_ layer 1 -80 -170
pin name B signal _4180_ layer 1 80 70
pin name Y signal _4181_ layer 1 50 -340
cell 3285 NOR2X1_441
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4181_ layer 1 -80 -270
pin name B signal _4178_ layer 1 80 -31
pin name Y signal _4182_ layer 1 0 -150
cell 3286 NAND2X1_762
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4174_ layer 1 -80 -170
pin name B signal _4182_ layer 1 80 70
pin name Y signal _4183_ layer 1 50 -340
cell 3287 NOR3X1_318
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4167_ layer 1 -175 -251
pin name B signal _4152_ layer 1 -100 -150
pin name C signal _4183_ layer 1 -20 -50
pin name Y signal _4184_ layer 1 -106 -335
cell 3288 AOI22X1_590
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3990_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _3992_ layer 1 70 -90
pin name Y signal _4185_ layer 1 5 -216
cell 3289 AOI22X1_591
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3987_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _3994_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _4186_ layer 1 5 -216
cell 3290 NAND2X1_763
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4185_ layer 1 -80 -170
pin name B signal _4186_ layer 1 80 70
pin name Y signal _4187_ layer 1 50 -340
cell 3291 AOI21X1_87
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _3980_ layer 1 -40 -131
pin name C signal _4187_ layer 1 120 -251
pin name Y signal _4188_ layer 1 40 -340
cell 3292 INVX1_477
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _4189_ layer 1 40 0
cell 3293 AOI22X1_592
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4000_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _4001_ layer 1 70 -90
pin name Y signal _4190_ layer 1 5 -216
cell 3294 OAI21X1_125
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4189_ layer 1 -80 -165
pin name B signal _3999_ layer 1 -40 -70
pin name C signal _4190_ layer 1 80 150
pin name Y signal _4191_ layer 1 25 -50
cell 3295 AOI22X1_593
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3963_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _3966_ layer 1 70 -90
pin name Y signal _4192_ layer 1 5 -216
cell 3296 NAND2X1_764
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _3970_ layer 1 80 70
pin name Y signal _4193_ layer 1 50 -340
cell 3297 AOI22X1_594
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3976_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _3974_ layer 1 70 -90
pin name Y signal _4194_ layer 1 5 -216
cell 3298 NAND3X1_183
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4193_ layer 1 -120 30
pin name B signal _4194_ layer 1 -20 -50
pin name C signal _4192_ layer 1 40 130
pin name Y signal _4195_ layer 1 -40 340
cell 3299 NOR2X1_442
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4191_ layer 1 -80 -270
pin name B signal _4195_ layer 1 80 -31
pin name Y signal _4196_ layer 1 0 -150
cell 3300 NAND2X1_765
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _3983_ layer 1 80 70
pin name Y signal _4197_ layer 1 50 -340
cell 3301 NAND2X1_766
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _3984_ layer 1 80 70
pin name Y signal _4198_ layer 1 50 -340
cell 3302 NAND2X1_767
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4197_ layer 1 -80 -170
pin name B signal _4198_ layer 1 80 70
pin name Y signal _4199_ layer 1 50 -340
cell 3303 AOI21X1_88
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _3986_ layer 1 -40 -131
pin name C signal _4199_ layer 1 120 -251
pin name Y signal _4200_ layer 1 40 -340
cell 3304 NAND3X1_184
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4188_ layer 1 -120 30
pin name B signal _4200_ layer 1 -20 -50
pin name C signal _4196_ layer 1 40 130
pin name Y signal _4201_ layer 1 -40 340
cell 3305 NOR2X1_443
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _3768_ layer 1 -80 -270
pin name B signal _4201_ layer 1 80 -31
pin name Y signal _4202_ layer 1 0 -150
cell 3306 AOI21X1_89
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4130_ layer 1 -80 -35
pin name B signal _4184_ layer 1 -40 -131
pin name C signal _4202_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<2> layer 1 40 -340
cell 3307 AOI21X1_90
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _4012_ layer 1 -40 -131
pin name C signal _3769_ layer 1 120 -251
pin name Y signal _4203_ layer 1 40 -340
cell 3308 AOI22X1_595
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3784_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _4104_ layer 1 70 -90
pin name Y signal _4204_ layer 1 5 -216
cell 3309 AOI22X1_596
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _4106_ layer 1 -80 -131
pin name C signal _3862_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _4205_ layer 1 5 -216
cell 3310 NAND3X1_185
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4205_ layer 1 -120 30
pin name B signal _4203_ layer 1 -20 -50
pin name C signal _4204_ layer 1 40 130
pin name Y signal _4206_ layer 1 -40 340
cell 3311 AOI22X1_597
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _3811_ layer 1 -80 -131
pin name C signal _3809_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _4207_ layer 1 5 -216
cell 3312 AOI22X1_598
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _3882_ layer 1 -80 -131
pin name C signal _4007_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _4208_ layer 1 5 -216
cell 3313 INVX1_478
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _4209_ layer 1 40 0
cell 3314 INVX1_479
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _4210_ layer 1 40 0
cell 3315 OAI22X1_102
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4209_ layer 1 -120 -165
pin name B signal _3824_ layer 1 -80 -70
pin name C signal _3873_ layer 1 160 -131
pin name D signal _4210_ layer 1 80 -70
pin name Y signal _4211_ layer 1 0 -150
cell 3316 INVX1_480
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _4212_ layer 1 40 0
cell 3317 NAND2X1_768
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _3925_ layer 1 80 70
pin name Y signal _4213_ layer 1 50 -340
cell 3318 OAI21X1_126
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4212_ layer 1 -80 -165
pin name B signal _3830_ layer 1 -40 -70
pin name C signal _4213_ layer 1 80 150
pin name Y signal _4214_ layer 1 25 -50
cell 3319 NOR2X1_444
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4211_ layer 1 -80 -270
pin name B signal _4214_ layer 1 80 -31
pin name Y signal _4215_ layer 1 0 -150
cell 3320 NAND3X1_186
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4207_ layer 1 -120 30
pin name B signal _4208_ layer 1 -20 -50
pin name C signal _4215_ layer 1 40 130
pin name Y signal _4216_ layer 1 -40 340
cell 3321 AND2X2_82
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3838_ layer 1 -120 -131
pin name B signal _3772_ layer 1 -40 -50
pin name Y signal _4217_ layer 1 89 -340
cell 3322 AOI22X1_599
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3777_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _4217_ layer 1 70 -90
pin name Y signal _4218_ layer 1 5 -216
cell 3323 AND2X2_83
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3836_ layer 1 -120 -131
pin name B signal _3801_ layer 1 -40 -50
pin name Y signal _4219_ layer 1 89 -340
cell 3324 AND2X2_84
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3844_ layer 1 -120 -131
pin name B signal _3801_ layer 1 -40 -50
pin name Y signal _4220_ layer 1 89 -340
cell 3325 AOI22X1_600
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _4220_ layer 1 -80 -131
pin name C signal _4219_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _4221_ layer 1 5 -216
cell 3326 NAND2X1_769
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _3929_ layer 1 80 70
pin name Y signal _4222_ layer 1 50 -340
cell 3327 NAND2X1_770
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _3902_ layer 1 80 70
pin name Y signal _4223_ layer 1 50 -340
cell 3328 NAND2X1_771
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4222_ layer 1 -80 -170
pin name B signal _4223_ layer 1 80 70
pin name Y signal _4224_ layer 1 50 -340
cell 3329 INVX1_481
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _4225_ layer 1 40 0
cell 3330 NAND2X1_772
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _3901_ layer 1 80 70
pin name Y signal _4226_ layer 1 50 -340
cell 3331 OAI21X1_127
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4225_ layer 1 -80 -165
pin name B signal _3854_ layer 1 -40 -70
pin name C signal _4226_ layer 1 80 150
pin name Y signal _4227_ layer 1 25 -50
cell 3332 NOR2X1_445
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4224_ layer 1 -80 -270
pin name B signal _4227_ layer 1 80 -31
pin name Y signal _4228_ layer 1 0 -150
cell 3333 NAND3X1_187
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4218_ layer 1 -120 30
pin name B signal _4221_ layer 1 -20 -50
pin name C signal _4228_ layer 1 40 130
pin name Y signal _4229_ layer 1 -40 340
cell 3334 NOR3X1_319
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4216_ layer 1 -175 -251
pin name B signal _4206_ layer 1 -100 -150
pin name C signal _4229_ layer 1 -20 -50
pin name Y signal _4230_ layer 1 -106 -335
cell 3335 INVX1_482
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _4231_ layer 1 40 0
cell 3336 NAND2X1_773
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _3817_ layer 1 80 70
pin name Y signal _4232_ layer 1 50 -340
cell 3337 OAI21X1_128
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3822_ layer 1 -80 -165
pin name B signal _4231_ layer 1 -40 -70
pin name C signal _4232_ layer 1 80 150
pin name Y signal _4233_ layer 1 25 -50
cell 3338 AOI21X1_91
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _3797_ layer 1 -40 -131
pin name C signal _4233_ layer 1 120 -251
pin name Y signal _4234_ layer 1 40 -340
cell 3339 INVX1_483
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _4235_ layer 1 40 0
cell 3340 INVX1_484
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _4236_ layer 1 40 0
cell 3341 OAI22X1_103
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4141_ layer 1 -120 -165
pin name B signal _4236_ layer 1 -80 -70
pin name C signal _4235_ layer 1 160 -131
pin name D signal _3792_ layer 1 80 -70
pin name Y signal _4237_ layer 1 0 -150
cell 3342 INVX1_485
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _4238_ layer 1 40 0
cell 3343 NAND2X1_774
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _3937_ layer 1 80 70
pin name Y signal _4239_ layer 1 50 -340
cell 3344 OAI21X1_129
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3802_ layer 1 -80 -165
pin name B signal _4238_ layer 1 -40 -70
pin name C signal _4239_ layer 1 80 150
pin name Y signal _4240_ layer 1 25 -50
cell 3345 NOR2X1_446
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4240_ layer 1 -80 -270
pin name B signal _4237_ layer 1 80 -31
pin name Y signal _4241_ layer 1 0 -150
cell 3346 INVX1_486
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _4242_ layer 1 40 0
cell 3347 INVX1_487
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _4243_ layer 1 40 0
cell 3348 OAI22X1_104
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3889_ layer 1 -120 -165
pin name B signal _4243_ layer 1 -80 -70
pin name C signal _4242_ layer 1 160 -131
pin name D signal _3890_ layer 1 80 -70
pin name Y signal _4244_ layer 1 0 -150
cell 3349 INVX1_488
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _4245_ layer 1 40 0
cell 3350 NAND2X1_775
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _3936_ layer 1 80 70
pin name Y signal _4246_ layer 1 50 -340
cell 3351 OAI21X1_130
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4245_ layer 1 -80 -165
pin name B signal _3872_ layer 1 -40 -70
pin name C signal _4246_ layer 1 80 150
pin name Y signal _4247_ layer 1 25 -50
cell 3352 NOR2X1_447
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4247_ layer 1 -80 -270
pin name B signal _4244_ layer 1 80 -31
pin name Y signal _4248_ layer 1 0 -150
cell 3353 NAND3X1_188
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4234_ layer 1 -120 30
pin name B signal _4248_ layer 1 -20 -50
pin name C signal _4241_ layer 1 40 130
pin name Y signal _4249_ layer 1 -40 340
cell 3354 AOI22X1_601
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _3894_ layer 1 -80 -131
pin name C signal _3895_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _4250_ layer 1 5 -216
cell 3355 AOI22X1_602
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3897_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _3898_ layer 1 70 -90
pin name Y signal _4251_ layer 1 5 -216
cell 3356 NAND2X1_776
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4250_ layer 1 -80 -170
pin name B signal _4251_ layer 1 80 70
pin name Y signal _4252_ layer 1 50 -340
cell 3357 AOI22X1_603
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _3905_ layer 1 -80 -131
pin name C signal _3904_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _4253_ layer 1 5 -216
cell 3358 AOI22X1_604
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3848_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _3855_ layer 1 70 -90
pin name Y signal _4254_ layer 1 5 -216
cell 3359 NAND2X1_777
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4253_ layer 1 -80 -170
pin name B signal _4254_ layer 1 80 70
pin name Y signal _4255_ layer 1 50 -340
cell 3360 NOR2X1_448
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4252_ layer 1 -80 -270
pin name B signal _4255_ layer 1 80 -31
pin name Y signal _4256_ layer 1 0 -150
cell 3361 AOI22X1_605
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3909_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _3910_ layer 1 70 -90
pin name Y signal _4257_ layer 1 5 -216
cell 3362 AOI22X1_606
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _4145_ layer 1 -80 -131
pin name C signal _3912_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _4258_ layer 1 5 -216
cell 3363 NAND2X1_778
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4258_ layer 1 -80 -170
pin name B signal _4257_ layer 1 80 70
pin name Y signal _4259_ layer 1 50 -340
cell 3364 AOI22X1_607
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _3916_ layer 1 -80 -131
pin name C signal _3917_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _4260_ layer 1 5 -216
cell 3365 AOI22X1_608
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3919_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _3920_ layer 1 70 -90
pin name Y signal _4261_ layer 1 5 -216
cell 3366 NAND2X1_779
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4261_ layer 1 -80 -170
pin name B signal _4260_ layer 1 80 70
pin name Y signal _4262_ layer 1 50 -340
cell 3367 NOR2X1_449
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4259_ layer 1 -80 -270
pin name B signal _4262_ layer 1 80 -31
pin name Y signal _4263_ layer 1 0 -150
cell 3368 NAND2X1_780
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4263_ layer 1 -80 -170
pin name B signal _4256_ layer 1 80 70
pin name Y signal _4264_ layer 1 50 -340
cell 3369 AOI22X1_609
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _3926_ layer 1 -80 -131
pin name C signal _3827_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _4265_ layer 1 5 -216
cell 3370 AOI22X1_610
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3850_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _3928_ layer 1 70 -90
pin name Y signal _4266_ layer 1 5 -216
cell 3371 NAND2X1_781
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4265_ layer 1 -80 -170
pin name B signal _4266_ layer 1 80 70
pin name Y signal _4267_ layer 1 50 -340
cell 3372 AOI22X1_611
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _3934_ layer 1 -80 -131
pin name C signal _3932_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _4268_ layer 1 5 -216
cell 3373 AOI22X1_612
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _3864_ layer 1 -80 -131
pin name C signal _3913_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _4269_ layer 1 5 -216
cell 3374 NAND2X1_782
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4269_ layer 1 -80 -170
pin name B signal _4268_ layer 1 80 70
pin name Y signal _4270_ layer 1 50 -340
cell 3375 NOR2X1_450
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4270_ layer 1 -80 -270
pin name B signal _4267_ layer 1 80 -31
pin name Y signal _4271_ layer 1 0 -150
cell 3376 AOI22X1_613
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _3941_ layer 1 -80 -131
pin name C signal _3942_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _4272_ layer 1 5 -216
cell 3377 NAND2X1_783
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _3944_ layer 1 80 70
pin name Y signal _4273_ layer 1 50 -340
cell 3378 NAND2X1_784
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _3946_ layer 1 80 70
pin name Y signal _4274_ layer 1 50 -340
cell 3379 NAND3X1_189
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4273_ layer 1 -120 30
pin name B signal _4274_ layer 1 -20 -50
pin name C signal _4272_ layer 1 40 130
pin name Y signal _4275_ layer 1 -40 340
cell 3380 AOI22X1_614
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _3950_ layer 1 -80 -131
pin name C signal _3949_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _4276_ layer 1 5 -216
cell 3381 AOI22X1_615
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _3953_ layer 1 -80 -131
pin name C signal _3952_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _4277_ layer 1 5 -216
cell 3382 NAND2X1_785
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4276_ layer 1 -80 -170
pin name B signal _4277_ layer 1 80 70
pin name Y signal _4278_ layer 1 50 -340
cell 3383 NOR2X1_451
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4278_ layer 1 -80 -270
pin name B signal _4275_ layer 1 80 -31
pin name Y signal _4279_ layer 1 0 -150
cell 3384 NAND2X1_786
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4271_ layer 1 -80 -170
pin name B signal _4279_ layer 1 80 70
pin name Y signal _4280_ layer 1 50 -340
cell 3385 NOR3X1_320
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4264_ layer 1 -175 -251
pin name B signal _4249_ layer 1 -100 -150
pin name C signal _4280_ layer 1 -20 -50
pin name Y signal _4281_ layer 1 -106 -335
cell 3386 NAND2X1_787
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _3983_ layer 1 80 70
pin name Y signal _4282_ layer 1 50 -340
cell 3387 OAI21X1_131
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3767_ layer 1 -80 -165
pin name B signal wBusy_bF$buf2 layer 1 -40 -70
pin name C signal _4282_ layer 1 80 150
pin name Y signal _4283_ layer 1 25 -50
cell 3388 NAND2X1_788
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _3974_ layer 1 80 70
pin name Y signal _4284_ layer 1 50 -340
cell 3389 NAND2X1_789
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _3984_ layer 1 80 70
pin name Y signal _4285_ layer 1 50 -340
cell 3390 AOI22X1_616
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _3986_ layer 1 -80 -131
pin name C signal _3976_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _4286_ layer 1 5 -216
cell 3391 NAND3X1_190
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4284_ layer 1 -120 30
pin name B signal _4285_ layer 1 -20 -50
pin name C signal _4286_ layer 1 40 130
pin name Y signal _4287_ layer 1 -40 340
cell 3392 OR2X2_43
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4287_ layer 1 -120 -270
pin name B signal _4283_ layer 1 -20 -111
pin name Y signal _4288_ layer 1 120 -50
cell 3393 INVX1_489
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _4289_ layer 1 40 0
cell 3394 NAND2X1_790
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _3987_ layer 1 80 70
pin name Y signal _4290_ layer 1 50 -340
cell 3395 OAI21X1_132
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4289_ layer 1 -80 -165
pin name B signal _3999_ layer 1 -40 -70
pin name C signal _4290_ layer 1 80 150
pin name Y signal _4291_ layer 1 25 -50
cell 3396 AOI21X1_92
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _3994_ layer 1 -40 -131
pin name C signal _4291_ layer 1 120 -251
pin name Y signal _4292_ layer 1 40 -340
cell 3397 AOI22X1_617
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4000_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _4001_ layer 1 70 -90
pin name Y signal _4293_ layer 1 5 -216
cell 3398 AOI22X1_618
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _3963_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _3970_ layer 1 70 -90
pin name Y signal _4294_ layer 1 5 -216
cell 3399 AND2X2_85
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4293_ layer 1 -120 -131
pin name B signal _4294_ layer 1 -40 -50
pin name Y signal _4295_ layer 1 89 -340
cell 3400 NAND2X1_791
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _3992_ layer 1 80 70
pin name Y signal _4296_ layer 1 50 -340
cell 3401 NAND2X1_792
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _3990_ layer 1 80 70
pin name Y signal _4297_ layer 1 50 -340
cell 3402 NAND2X1_793
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4296_ layer 1 -80 -170
pin name B signal _4297_ layer 1 80 70
pin name Y signal _4298_ layer 1 50 -340
cell 3403 NAND2X1_794
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _3966_ layer 1 80 70
pin name Y signal _4299_ layer 1 50 -340
cell 3404 NAND2X1_795
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _3980_ layer 1 80 70
pin name Y signal _4300_ layer 1 50 -340
cell 3405 NAND2X1_796
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4299_ layer 1 -80 -170
pin name B signal _4300_ layer 1 80 70
pin name Y signal _4301_ layer 1 50 -340
cell 3406 NOR2X1_452
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4298_ layer 1 -80 -270
pin name B signal _4301_ layer 1 80 -31
pin name Y signal _4302_ layer 1 0 -150
cell 3407 NAND3X1_191
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4295_ layer 1 -120 30
pin name B signal _4292_ layer 1 -20 -50
pin name C signal _4302_ layer 1 40 130
pin name Y signal _4303_ layer 1 -40 340
cell 3408 NOR2X1_453
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4288_ layer 1 -80 -270
pin name B signal _4303_ layer 1 80 -31
pin name Y signal _4304_ layer 1 0 -150
cell 3409 AOI21X1_93
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4230_ layer 1 -80 -35
pin name B signal _4281_ layer 1 -40 -131
pin name C signal _4304_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<3> layer 1 40 -340
cell 3410 INVX1_490
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<88> layer 1 -40 -270
pin name Y signal _4305_ layer 1 40 0
cell 3411 NOR2X1_454
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf1 layer 1 -80 -270
pin name B signal _4305_ layer 1 80 -31
pin name Y signal _4306_ layer 1 0 -150
cell 3412 INVX1_491
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4306_ layer 1 -40 -270
pin name Y signal _4307_ layer 1 40 0
cell 3413 INVX1_492
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<98> layer 1 -40 -270
pin name Y signal _4308_ layer 1 40 0
cell 3414 NAND2X1_797
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<97> layer 1 -80 -170
pin name B signal _4308_ layer 1 80 70
pin name Y signal _4309_ layer 1 50 -340
cell 3415 INVX2_13
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4309_ layer 1 -40 -170
pin name Y signal _4310_ layer 1 40 0
cell 3416 OR2X2_44
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<94> layer 1 -120 -270
pin name B signal wSelec<93> layer 1 -20 -111
pin name Y signal _4311_ layer 1 120 -50
cell 3417 INVX1_493
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<96> layer 1 -40 -270
pin name Y signal _4312_ layer 1 40 0
cell 3418 NAND2X1_798
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<95> layer 1 -80 -170
pin name B signal _4312_ layer 1 80 70
pin name Y signal _4313_ layer 1 50 -340
cell 3419 NOR2X1_455
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4311_ layer 1 -80 -270
pin name B signal _4313_ layer 1 80 -31
pin name Y signal _4314_ layer 1 0 -150
cell 3420 AND2X2_86
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4314_ layer 1 -120 -131
pin name B signal _4310_ layer 1 -40 -50
pin name Y signal _4315_ layer 1 89 -340
cell 3421 AOI21X1_94
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _4315_ layer 1 -40 -131
pin name C signal _4307_ layer 1 120 -251
pin name Y signal _4316_ layer 1 40 -340
cell 3422 INVX1_494
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<94> layer 1 -40 -270
pin name Y signal _4317_ layer 1 40 0
cell 3423 NAND2X1_799
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<93> layer 1 -80 -170
pin name B signal _4317_ layer 1 80 70
pin name Y signal _4318_ layer 1 50 -340
cell 3424 OR2X2_45
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<95> layer 1 -120 -270
pin name B signal wSelec<96> layer 1 -20 -111
pin name Y signal _4319_ layer 1 120 -50
cell 3425 NOR2X1_456
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4319_ layer 1 -80 -270
pin name B signal _4318_ layer 1 80 -31
pin name Y signal _4320_ layer 1 0 -150
cell 3426 NAND2X1_800
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4310_ layer 1 -80 -170
pin name B signal _4320_ layer 1 80 70
pin name Y signal _4321_ layer 1 50 -340
cell 3427 INVX1_495
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4321_ layer 1 -40 -270
pin name Y signal _4322_ layer 1 40 0
cell 3428 INVX1_496
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<93> layer 1 -40 -270
pin name Y signal _4323_ layer 1 40 0
cell 3429 NAND2X1_801
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<94> layer 1 -80 -170
pin name B signal _4323_ layer 1 80 70
pin name Y signal _4324_ layer 1 50 -340
cell 3430 INVX1_497
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<95> layer 1 -40 -270
pin name Y signal _4325_ layer 1 40 0
cell 3431 NAND2X1_802
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<96> layer 1 -80 -170
pin name B signal _4325_ layer 1 80 70
pin name Y signal _4326_ layer 1 50 -340
cell 3432 NOR2X1_457
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4324_ layer 1 -80 -270
pin name B signal _4326_ layer 1 80 -31
pin name Y signal _4327_ layer 1 0 -150
cell 3433 NAND2X1_803
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<97> layer 1 -80 -170
pin name B signal wSelec<98> layer 1 80 70
pin name Y signal _4328_ layer 1 50 -340
cell 3434 INVX1_498
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4328_ layer 1 -40 -270
pin name Y signal _4329_ layer 1 40 0
cell 3435 NAND2X1_804
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4329_ layer 1 -80 -170
pin name B signal _4327_ layer 1 80 70
pin name Y signal _4330_ layer 1 50 -340
cell 3436 INVX1_499
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4330_ layer 1 -40 -270
pin name Y signal _4331_ layer 1 40 0
cell 3437 AOI22X1_619
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4322_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _4331_ layer 1 70 -90
pin name Y signal _4332_ layer 1 5 -216
cell 3438 OR2X2_46
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4318_ layer 1 -120 -270
pin name B signal _4319_ layer 1 -20 -111
pin name Y signal _4333_ layer 1 120 -50
cell 3439 OR2X2_47
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<97> layer 1 -120 -270
pin name B signal wSelec<98> layer 1 -20 -111
pin name Y signal _4334_ layer 1 120 -50
cell 3440 NOR2X1_458
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4334_ layer 1 -80 -270
pin name B signal _4333_ layer 1 80 -31
pin name Y signal _4335_ layer 1 0 -150
cell 3441 NOR2X1_459
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4313_ layer 1 -80 -270
pin name B signal _4318_ layer 1 80 -31
pin name Y signal _4336_ layer 1 0 -150
cell 3442 INVX1_500
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<97> layer 1 -40 -270
pin name Y signal _4337_ layer 1 40 0
cell 3443 NAND2X1_805
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<98> layer 1 -80 -170
pin name B signal _4337_ layer 1 80 70
pin name Y signal _4338_ layer 1 50 -340
cell 3444 INVX2_14
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4338_ layer 1 -40 -170
pin name Y signal _4339_ layer 1 40 0
cell 3445 NAND2X1_806
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4339_ layer 1 -80 -170
pin name B signal _4336_ layer 1 80 70
pin name Y signal _4340_ layer 1 50 -340
cell 3446 INVX1_501
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4340_ layer 1 -40 -270
pin name Y signal _4341_ layer 1 40 0
cell 3447 AOI22X1_620
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _4335_ layer 1 -80 -131
pin name C signal _4341_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _4342_ layer 1 5 -216
cell 3448 NAND3X1_192
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4316_ layer 1 -120 30
pin name B signal _4342_ layer 1 -20 -50
pin name C signal _4332_ layer 1 40 130
pin name Y signal _4343_ layer 1 -40 340
cell 3449 NOR2X1_460
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<94> layer 1 -80 -270
pin name B signal wSelec<93> layer 1 80 -31
pin name Y signal _4344_ layer 1 0 -150
cell 3450 NOR2X1_461
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<95> layer 1 -80 -270
pin name B signal wSelec<96> layer 1 80 -31
pin name Y signal _4345_ layer 1 0 -150
cell 3451 NAND2X1_807
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4344_ layer 1 -80 -170
pin name B signal _4345_ layer 1 80 70
pin name Y signal _4346_ layer 1 50 -340
cell 3452 NOR2X1_462
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4309_ layer 1 -80 -270
pin name B signal _4346_ layer 1 80 -31
pin name Y signal _4347_ layer 1 0 -150
cell 3453 NAND2X1_808
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<94> layer 1 -80 -170
pin name B signal wSelec<93> layer 1 80 70
pin name Y signal _4348_ layer 1 50 -340
cell 3454 NOR3X1_321
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4319_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4309_ layer 1 -20 -50
pin name Y signal _4349_ layer 1 -106 -335
cell 3455 AOI22X1_621
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _4349_ layer 1 -80 -131
pin name C signal _4347_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _4350_ layer 1 5 -216
cell 3456 INVX1_502
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4334_ layer 1 -40 -270
pin name Y signal _4351_ layer 1 40 0
cell 3457 NOR2X1_463
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4319_ layer 1 -80 -270
pin name B signal _4324_ layer 1 80 -31
pin name Y signal _4352_ layer 1 0 -150
cell 3458 AND2X2_87
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4352_ layer 1 -120 -131
pin name B signal _4351_ layer 1 -40 -50
pin name Y signal _4353_ layer 1 89 -340
cell 3459 NAND2X1_809
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<95> layer 1 -80 -170
pin name B signal wSelec<96> layer 1 80 70
pin name Y signal _4354_ layer 1 50 -340
cell 3460 NOR3X1_322
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4328_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4354_ layer 1 -20 -50
pin name Y signal _4355_ layer 1 -106 -335
cell 3461 AOI22X1_622
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _4355_ layer 1 -80 -131
pin name C signal _4353_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _4356_ layer 1 5 -216
cell 3462 INVX1_503
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _4357_ layer 1 40 0
cell 3463 INVX1_504
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _4358_ layer 1 40 0
cell 3464 NOR2X1_464
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4318_ layer 1 -80 -270
pin name B signal _4326_ layer 1 80 -31
pin name Y signal _4359_ layer 1 0 -150
cell 3465 NAND2X1_810
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4329_ layer 1 -80 -170
pin name B signal _4359_ layer 1 80 70
pin name Y signal _4360_ layer 1 50 -340
cell 3466 NOR2X1_465
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4348_ layer 1 -80 -270
pin name B signal _4354_ layer 1 80 -31
pin name Y signal _4361_ layer 1 0 -150
cell 3467 NAND2X1_811
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4361_ layer 1 -80 -170
pin name B signal _4339_ layer 1 80 70
pin name Y signal _4362_ layer 1 50 -340
cell 3468 OAI22X1_105
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4357_ layer 1 -120 -165
pin name B signal _4362_ layer 1 -80 -70
pin name C signal _4360_ layer 1 160 -131
pin name D signal _4358_ layer 1 80 -70
pin name Y signal _4363_ layer 1 0 -150
cell 3469 INVX1_505
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _4364_ layer 1 40 0
cell 3470 NOR3X1_323
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4309_ layer 1 -175 -251
pin name B signal _4324_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4365_ layer 1 -106 -335
cell 3471 NAND2X1_812
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _4365_ layer 1 80 70
pin name Y signal _4366_ layer 1 50 -340
cell 3472 NOR2X1_466
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4348_ layer 1 -80 -270
pin name B signal _4313_ layer 1 80 -31
pin name Y signal _4367_ layer 1 0 -150
cell 3473 NAND2X1_813
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4339_ layer 1 -80 -170
pin name B signal _4367_ layer 1 80 70
pin name Y signal _4368_ layer 1 50 -340
cell 3474 OAI21X1_133
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4364_ layer 1 -80 -165
pin name B signal _4368_ layer 1 -40 -70
pin name C signal _4366_ layer 1 80 150
pin name Y signal _4369_ layer 1 25 -50
cell 3475 NOR2X1_467
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4363_ layer 1 -80 -270
pin name B signal _4369_ layer 1 80 -31
pin name Y signal _4370_ layer 1 0 -150
cell 3476 NAND3X1_193
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4350_ layer 1 -120 30
pin name B signal _4356_ layer 1 -20 -50
pin name C signal _4370_ layer 1 40 130
pin name Y signal _4371_ layer 1 -40 340
cell 3477 INVX1_506
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _4372_ layer 1 40 0
cell 3478 INVX1_507
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _4373_ layer 1 40 0
cell 3479 NOR2X1_468
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4313_ layer 1 -80 -270
pin name B signal _4324_ layer 1 80 -31
pin name Y signal _4374_ layer 1 0 -150
cell 3480 NAND2X1_814
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4310_ layer 1 -80 -170
pin name B signal _4374_ layer 1 80 70
pin name Y signal _4375_ layer 1 50 -340
cell 3481 NOR2X1_469
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4311_ layer 1 -80 -270
pin name B signal _4326_ layer 1 80 -31
pin name Y signal _4376_ layer 1 0 -150
cell 3482 NAND2X1_815
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4310_ layer 1 -80 -170
pin name B signal _4376_ layer 1 80 70
pin name Y signal _4377_ layer 1 50 -340
cell 3483 OAI22X1_106
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4377_ layer 1 -120 -165
pin name B signal _4372_ layer 1 -80 -70
pin name C signal _4373_ layer 1 160 -131
pin name D signal _4375_ layer 1 80 -70
pin name Y signal _4378_ layer 1 0 -150
cell 3484 INVX1_508
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _4379_ layer 1 40 0
cell 3485 INVX1_509
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _4380_ layer 1 40 0
cell 3486 NAND2X1_816
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4339_ layer 1 -80 -170
pin name B signal _4374_ layer 1 80 70
pin name Y signal _4381_ layer 1 50 -340
cell 3487 NOR2X1_470
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4348_ layer 1 -80 -270
pin name B signal _4319_ layer 1 80 -31
pin name Y signal _4382_ layer 1 0 -150
cell 3488 NAND2X1_817
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4339_ layer 1 -80 -170
pin name B signal _4382_ layer 1 80 70
pin name Y signal _4383_ layer 1 50 -340
cell 3489 OAI22X1_107
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4379_ layer 1 -120 -165
pin name B signal _4383_ layer 1 -80 -70
pin name C signal _4381_ layer 1 160 -131
pin name D signal _4380_ layer 1 80 -70
pin name Y signal _4384_ layer 1 0 -150
cell 3490 NOR2X1_471
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4384_ layer 1 -80 -270
pin name B signal _4378_ layer 1 80 -31
pin name Y signal _4385_ layer 1 0 -150
cell 3491 NOR3X1_324
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4318_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4386_ layer 1 -106 -335
cell 3492 NAND2X1_818
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _4386_ layer 1 80 70
pin name Y signal _4387_ layer 1 50 -340
cell 3493 NOR3X1_325
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4326_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4388_ layer 1 -106 -335
cell 3494 NAND2X1_819
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _4388_ layer 1 80 70
pin name Y signal _4389_ layer 1 50 -340
cell 3495 NAND2X1_820
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4387_ layer 1 -80 -170
pin name B signal _4389_ layer 1 80 70
pin name Y signal _4390_ layer 1 50 -340
cell 3496 INVX1_510
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _4391_ layer 1 40 0
cell 3497 NAND2X1_821
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4329_ layer 1 -80 -170
pin name B signal _4314_ layer 1 80 70
pin name Y signal _4392_ layer 1 50 -340
cell 3498 NOR3X1_326
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4324_ layer 1 -175 -251
pin name B signal _4326_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4393_ layer 1 -106 -335
cell 3499 NAND2X1_822
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _4393_ layer 1 80 70
pin name Y signal _4394_ layer 1 50 -340
cell 3500 OAI21X1_134
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4391_ layer 1 -80 -165
pin name B signal _4392_ layer 1 -40 -70
pin name C signal _4394_ layer 1 80 150
pin name Y signal _4395_ layer 1 25 -50
cell 3501 NOR2X1_472
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4390_ layer 1 -80 -270
pin name B signal _4395_ layer 1 80 -31
pin name Y signal _4396_ layer 1 0 -150
cell 3502 NAND2X1_823
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4385_ layer 1 -80 -170
pin name B signal _4396_ layer 1 80 70
pin name Y signal _4397_ layer 1 50 -340
cell 3503 NOR3X1_327
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4343_ layer 1 -175 -251
pin name B signal _4397_ layer 1 -100 -150
pin name C signal _4371_ layer 1 -20 -50
pin name Y signal _4398_ layer 1 -106 -335
cell 3504 NAND2X1_824
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4310_ layer 1 -80 -170
pin name B signal _4367_ layer 1 80 70
pin name Y signal _4399_ layer 1 50 -340
cell 3505 INVX1_511
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4399_ layer 1 -40 -270
pin name Y signal _4400_ layer 1 40 0
cell 3506 INVX1_512
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _4401_ layer 1 40 0
cell 3507 NOR3X1_328
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4334_ layer 1 -100 -150
pin name C signal _4313_ layer 1 -20 -50
pin name Y signal _4402_ layer 1 -106 -335
cell 3508 NAND2X1_825
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _4402_ layer 1 80 70
pin name Y signal _4403_ layer 1 50 -340
cell 3509 NAND2X1_826
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4351_ layer 1 -80 -170
pin name B signal _4374_ layer 1 80 70
pin name Y signal _4404_ layer 1 50 -340
cell 3510 OAI21X1_135
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4404_ layer 1 -80 -165
pin name B signal _4401_ layer 1 -40 -70
pin name C signal _4403_ layer 1 80 150
pin name Y signal _4405_ layer 1 25 -50
cell 3511 AOI21X1_95
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _4400_ layer 1 -40 -131
pin name C signal _4405_ layer 1 120 -251
pin name Y signal _4406_ layer 1 40 -340
cell 3512 INVX1_513
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _4407_ layer 1 40 0
cell 3513 INVX1_514
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _4408_ layer 1 40 0
cell 3514 NOR2X1_473
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4354_ layer 1 -80 -270
pin name B signal _4311_ layer 1 80 -31
pin name Y signal _4409_ layer 1 0 -150
cell 3515 NAND2X1_827
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4310_ layer 1 -80 -170
pin name B signal _4409_ layer 1 80 70
pin name Y signal _4410_ layer 1 50 -340
cell 3516 NAND2X1_828
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4351_ layer 1 -80 -170
pin name B signal _4336_ layer 1 80 70
pin name Y signal _4411_ layer 1 50 -340
cell 3517 OAI22X1_108
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4408_ layer 1 -120 -165
pin name B signal _4410_ layer 1 -80 -70
pin name C signal _4411_ layer 1 160 -131
pin name D signal _4407_ layer 1 80 -70
pin name Y signal _4412_ layer 1 0 -150
cell 3518 INVX1_515
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _4413_ layer 1 40 0
cell 3519 INVX1_516
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _4414_ layer 1 40 0
cell 3520 NAND2X1_829
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4310_ layer 1 -80 -170
pin name B signal _4336_ layer 1 80 70
pin name Y signal _4415_ layer 1 50 -340
cell 3521 NAND2X1_830
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4351_ layer 1 -80 -170
pin name B signal _4382_ layer 1 80 70
pin name Y signal _4416_ layer 1 50 -340
cell 3522 OAI22X1_109
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4413_ layer 1 -120 -165
pin name B signal _4416_ layer 1 -80 -70
pin name C signal _4415_ layer 1 160 -131
pin name D signal _4414_ layer 1 80 -70
pin name Y signal _4417_ layer 1 0 -150
cell 3523 NOR2X1_474
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4412_ layer 1 -80 -270
pin name B signal _4417_ layer 1 80 -31
pin name Y signal _4418_ layer 1 0 -150
cell 3524 INVX1_517
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _4419_ layer 1 40 0
cell 3525 NOR3X1_329
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4334_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4313_ layer 1 -20 -50
pin name Y signal _4420_ layer 1 -106 -335
cell 3526 NAND2X1_831
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _4420_ layer 1 80 70
pin name Y signal _4421_ layer 1 50 -340
cell 3527 OR2X2_48
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4346_ layer 1 -120 -270
pin name B signal _4328_ layer 1 -20 -111
pin name Y signal _4422_ layer 1 120 -50
cell 3528 OAI21X1_136
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4419_ layer 1 -80 -165
pin name B signal _4422_ layer 1 -40 -70
pin name C signal _4421_ layer 1 80 150
pin name Y signal _4423_ layer 1 25 -50
cell 3529 INVX1_518
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _4424_ layer 1 40 0
cell 3530 INVX1_519
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _4425_ layer 1 40 0
cell 3531 NOR2X1_475
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4354_ layer 1 -80 -270
pin name B signal _4324_ layer 1 80 -31
pin name Y signal _4426_ layer 1 0 -150
cell 3532 NAND2X1_832
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4310_ layer 1 -80 -170
pin name B signal _4426_ layer 1 80 70
pin name Y signal _4427_ layer 1 50 -340
cell 3533 NAND2X1_833
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4329_ layer 1 -80 -170
pin name B signal _4320_ layer 1 80 70
pin name Y signal _4428_ layer 1 50 -340
cell 3534 OAI22X1_110
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4427_ layer 1 -120 -165
pin name B signal _4425_ layer 1 -80 -70
pin name C signal _4424_ layer 1 160 -131
pin name D signal _4428_ layer 1 80 -70
pin name Y signal _4429_ layer 1 0 -150
cell 3535 NOR2X1_476
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4423_ layer 1 -80 -270
pin name B signal _4429_ layer 1 80 -31
pin name Y signal _4430_ layer 1 0 -150
cell 3536 NAND3X1_194
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4406_ layer 1 -120 30
pin name B signal _4430_ layer 1 -20 -50
pin name C signal _4418_ layer 1 40 130
pin name Y signal _4431_ layer 1 -40 340
cell 3537 NOR3X1_330
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4319_ layer 1 -100 -150
pin name C signal _4334_ layer 1 -20 -50
pin name Y signal _4432_ layer 1 -106 -335
cell 3538 NOR3X1_331
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4328_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4318_ layer 1 -20 -50
pin name Y signal _4433_ layer 1 -106 -335
cell 3539 AOI22X1_623
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _4432_ layer 1 -80 -131
pin name C signal _4433_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _4434_ layer 1 5 -216
cell 3540 NOR3X1_332
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4328_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4324_ layer 1 -20 -50
pin name Y signal _4435_ layer 1 -106 -335
cell 3541 NOR3X1_333
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4328_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4436_ layer 1 -106 -335
cell 3542 AOI22X1_624
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4435_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _4436_ layer 1 70 -90
pin name Y signal _4437_ layer 1 5 -216
cell 3543 NAND2X1_834
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4434_ layer 1 -80 -170
pin name B signal _4437_ layer 1 80 70
pin name Y signal _4438_ layer 1 50 -340
cell 3544 NOR3X1_334
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4326_ layer 1 -175 -251
pin name B signal _4311_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4439_ layer 1 -106 -335
cell 3545 NOR3X1_335
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4318_ layer 1 -175 -251
pin name B signal _4326_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4440_ layer 1 -106 -335
cell 3546 AOI22X1_625
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4439_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _4440_ layer 1 70 -90
pin name Y signal _4441_ layer 1 5 -216
cell 3547 NOR3X1_336
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4309_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4318_ layer 1 -20 -50
pin name Y signal _4442_ layer 1 -106 -335
cell 3548 NOR3X1_337
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4348_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4309_ layer 1 -20 -50
pin name Y signal _4443_ layer 1 -106 -335
cell 3549 AOI22X1_626
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _4443_ layer 1 -80 -131
pin name C signal _4442_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _4444_ layer 1 5 -216
cell 3550 NAND2X1_835
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4444_ layer 1 -80 -170
pin name B signal _4441_ layer 1 80 70
pin name Y signal _4445_ layer 1 50 -340
cell 3551 NOR2X1_477
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4438_ layer 1 -80 -270
pin name B signal _4445_ layer 1 80 -31
pin name Y signal _4446_ layer 1 0 -150
cell 3552 NOR3X1_338
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4334_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4318_ layer 1 -20 -50
pin name Y signal _4447_ layer 1 -106 -335
cell 3553 NOR3X1_339
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4334_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4324_ layer 1 -20 -50
pin name Y signal _4448_ layer 1 -106 -335
cell 3554 AOI22X1_627
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4447_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _4448_ layer 1 70 -90
pin name Y signal _4449_ layer 1 5 -216
cell 3555 NOR3X1_340
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4334_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4450_ layer 1 -106 -335
cell 3556 NOR3X1_341
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4309_ layer 1 -175 -251
pin name B signal _4319_ layer 1 -100 -150
pin name C signal _4324_ layer 1 -20 -50
pin name Y signal _4451_ layer 1 -106 -335
cell 3557 AOI22X1_628
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _4450_ layer 1 -80 -131
pin name C signal _4451_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _4452_ layer 1 5 -216
cell 3558 NAND2X1_836
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4449_ layer 1 -80 -170
pin name B signal _4452_ layer 1 80 70
pin name Y signal _4453_ layer 1 50 -340
cell 3559 NOR3X1_342
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4348_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4334_ layer 1 -20 -50
pin name Y signal _4454_ layer 1 -106 -335
cell 3560 NOR3X1_343
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4324_ layer 1 -175 -251
pin name B signal _4319_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4455_ layer 1 -106 -335
cell 3561 AOI22X1_629
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _4454_ layer 1 -80 -131
pin name C signal _4455_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _4456_ layer 1 5 -216
cell 3562 NOR3X1_344
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4319_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4457_ layer 1 -106 -335
cell 3563 NOR3X1_345
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4458_ layer 1 -106 -335
cell 3564 AOI22X1_630
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4457_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _4458_ layer 1 70 -90
pin name Y signal _4459_ layer 1 5 -216
cell 3565 NAND2X1_837
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4459_ layer 1 -80 -170
pin name B signal _4456_ layer 1 80 70
pin name Y signal _4460_ layer 1 50 -340
cell 3566 NOR2X1_478
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4453_ layer 1 -80 -270
pin name B signal _4460_ layer 1 80 -31
pin name Y signal _4461_ layer 1 0 -150
cell 3567 NAND2X1_838
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4461_ layer 1 -80 -170
pin name B signal _4446_ layer 1 80 70
pin name Y signal _4462_ layer 1 50 -340
cell 3568 NOR3X1_346
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4309_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4463_ layer 1 -106 -335
cell 3569 NOR3X1_347
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4319_ layer 1 -175 -251
pin name B signal _4328_ layer 1 -100 -150
pin name C signal _4324_ layer 1 -20 -50
pin name Y signal _4464_ layer 1 -106 -335
cell 3570 AOI22X1_631
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _4464_ layer 1 -80 -131
pin name C signal _4463_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _4465_ layer 1 5 -216
cell 3571 NOR3X1_348
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4313_ layer 1 -175 -251
pin name B signal _4311_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4466_ layer 1 -106 -335
cell 3572 NOR3X1_349
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4324_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4467_ layer 1 -106 -335
cell 3573 AOI22X1_632
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4466_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _4467_ layer 1 70 -90
pin name Y signal _4468_ layer 1 5 -216
cell 3574 NAND2X1_839
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4465_ layer 1 -80 -170
pin name B signal _4468_ layer 1 80 70
pin name Y signal _4469_ layer 1 50 -340
cell 3575 NOR3X1_350
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4309_ layer 1 -175 -251
pin name B signal _4318_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4470_ layer 1 -106 -335
cell 3576 NAND2X1_840
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _4470_ layer 1 80 70
pin name Y signal _4471_ layer 1 50 -340
cell 3577 NOR3X1_351
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4328_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4313_ layer 1 -20 -50
pin name Y signal _4472_ layer 1 -106 -335
cell 3578 NAND2X1_841
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _4472_ layer 1 80 70
pin name Y signal _4473_ layer 1 50 -340
cell 3579 NOR3X1_352
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4334_ layer 1 -20 -50
pin name Y signal _4474_ layer 1 -106 -335
cell 3580 NOR3X1_353
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4328_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4475_ layer 1 -106 -335
cell 3581 AOI22X1_633
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _4474_ layer 1 -80 -131
pin name C signal _4475_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _4476_ layer 1 5 -216
cell 3582 NAND3X1_195
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4471_ layer 1 -120 30
pin name B signal _4473_ layer 1 -20 -50
pin name C signal _4476_ layer 1 40 130
pin name Y signal _4477_ layer 1 -40 340
cell 3583 NOR2X1_479
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4477_ layer 1 -80 -270
pin name B signal _4469_ layer 1 80 -31
pin name Y signal _4478_ layer 1 0 -150
cell 3584 NOR3X1_354
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4334_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4479_ layer 1 -106 -335
cell 3585 NOR3X1_355
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4313_ layer 1 -175 -251
pin name B signal _4328_ layer 1 -100 -150
pin name C signal _4318_ layer 1 -20 -50
pin name Y signal _4480_ layer 1 -106 -335
cell 3586 AOI22X1_634
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _4479_ layer 1 -80 -131
pin name C signal _4480_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _4481_ layer 1 5 -216
cell 3587 NOR3X1_356
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4313_ layer 1 -175 -251
pin name B signal _4328_ layer 1 -100 -150
pin name C signal _4324_ layer 1 -20 -50
pin name Y signal _4482_ layer 1 -106 -335
cell 3588 NAND2X1_842
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _4482_ layer 1 80 70
pin name Y signal _4483_ layer 1 50 -340
cell 3589 NOR3X1_357
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4318_ layer 1 -175 -251
pin name B signal _4319_ layer 1 -100 -150
pin name C signal _4338_ layer 1 -20 -50
pin name Y signal _4484_ layer 1 -106 -335
cell 3590 NAND2X1_843
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _4484_ layer 1 80 70
pin name Y signal _4485_ layer 1 50 -340
cell 3591 NAND3X1_196
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4483_ layer 1 -120 30
pin name B signal _4485_ layer 1 -20 -50
pin name C signal _4481_ layer 1 40 130
pin name Y signal _4486_ layer 1 -40 340
cell 3592 NOR3X1_358
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4318_ layer 1 -175 -251
pin name B signal _4334_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4487_ layer 1 -106 -335
cell 3593 NOR3X1_359
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4328_ layer 1 -175 -251
pin name B signal _4354_ layer 1 -100 -150
pin name C signal _4311_ layer 1 -20 -50
pin name Y signal _4488_ layer 1 -106 -335
cell 3594 AOI22X1_635
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _4488_ layer 1 -80 -131
pin name C signal _4487_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _4489_ layer 1 5 -216
cell 3595 NOR3X1_360
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4324_ layer 1 -175 -251
pin name B signal _4334_ layer 1 -100 -150
pin name C signal _4326_ layer 1 -20 -50
pin name Y signal _4490_ layer 1 -106 -335
cell 3596 NOR3X1_361
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4328_ layer 1 -175 -251
pin name B signal _4348_ layer 1 -100 -150
pin name C signal _4319_ layer 1 -20 -50
pin name Y signal _4491_ layer 1 -106 -335
cell 3597 AOI22X1_636
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _4491_ layer 1 -80 -131
pin name C signal _4490_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _4492_ layer 1 5 -216
cell 3598 NAND2X1_844
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4489_ layer 1 -80 -170
pin name B signal _4492_ layer 1 80 70
pin name Y signal _4493_ layer 1 50 -340
cell 3599 NOR2X1_480
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4493_ layer 1 -80 -270
pin name B signal _4486_ layer 1 80 -31
pin name Y signal _4494_ layer 1 0 -150
cell 3600 NAND2X1_845
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4478_ layer 1 -80 -170
pin name B signal _4494_ layer 1 80 70
pin name Y signal _4495_ layer 1 50 -340
cell 3601 NOR3X1_362
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4462_ layer 1 -175 -251
pin name B signal _4431_ layer 1 -100 -150
pin name C signal _4495_ layer 1 -20 -50
pin name Y signal _4496_ layer 1 -106 -335
cell 3602 INVX1_520
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<90> layer 1 -40 -270
pin name Y signal _4497_ layer 1 40 0
cell 3603 NAND2X1_846
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<89> layer 1 -80 -170
pin name B signal _4497_ layer 1 80 70
pin name Y signal _4498_ layer 1 50 -340
cell 3604 INVX1_521
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<92> layer 1 -40 -270
pin name Y signal _4499_ layer 1 40 0
cell 3605 NAND2X1_847
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<91> layer 1 -80 -170
pin name B signal _4499_ layer 1 80 70
pin name Y signal _4500_ layer 1 50 -340
cell 3606 NOR2X1_481
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4498_ layer 1 -80 -270
pin name B signal _4500_ layer 1 80 -31
pin name Y signal _4501_ layer 1 0 -150
cell 3607 NOR2X1_482
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<90> layer 1 -80 -270
pin name B signal wSelec<89> layer 1 80 -31
pin name Y signal _4502_ layer 1 0 -150
cell 3608 INVX1_522
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4502_ layer 1 -40 -270
pin name Y signal _4503_ layer 1 40 0
cell 3609 NOR2X1_483
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4500_ layer 1 -80 -270
pin name B signal _4503_ layer 1 80 -31
pin name Y signal _4504_ layer 1 0 -150
cell 3610 AOI22X1_637
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _4501_ layer 1 -80 -131
pin name C signal _4504_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _4505_ layer 1 5 -216
cell 3611 INVX1_523
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<89> layer 1 -40 -270
pin name Y signal _4506_ layer 1 40 0
cell 3612 NAND2X1_848
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<90> layer 1 -80 -170
pin name B signal _4506_ layer 1 80 70
pin name Y signal _4507_ layer 1 50 -340
cell 3613 NOR2X1_484
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4507_ layer 1 -80 -270
pin name B signal _4500_ layer 1 80 -31
pin name Y signal _4508_ layer 1 0 -150
cell 3614 NAND2X1_849
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _4508_ layer 1 80 70
pin name Y signal _4509_ layer 1 50 -340
cell 3615 INVX1_524
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<91> layer 1 -40 -270
pin name Y signal _4510_ layer 1 40 0
cell 3616 NAND2X1_850
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4510_ layer 1 -80 -170
pin name B signal _4499_ layer 1 80 70
pin name Y signal _4511_ layer 1 50 -340
cell 3617 NOR2X1_485
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4498_ layer 1 -80 -270
pin name B signal _4511_ layer 1 80 -31
pin name Y signal _4512_ layer 1 0 -150
cell 3618 NAND2X1_851
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<90> layer 1 -80 -170
pin name B signal wSelec<89> layer 1 80 70
pin name Y signal _4513_ layer 1 50 -340
cell 3619 NOR2X1_486
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4513_ layer 1 -80 -270
pin name B signal _4500_ layer 1 80 -31
pin name Y signal _4514_ layer 1 0 -150
cell 3620 AOI22X1_638
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4514_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _4512_ layer 1 70 -90
pin name Y signal _4515_ layer 1 5 -216
cell 3621 NAND3X1_197
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4509_ layer 1 -120 30
pin name B signal _4515_ layer 1 -20 -50
pin name C signal _4505_ layer 1 40 130
pin name Y signal _4516_ layer 1 -40 340
cell 3622 NAND2X1_852
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<92> layer 1 -80 -170
pin name B signal _4510_ layer 1 80 70
pin name Y signal _4517_ layer 1 50 -340
cell 3623 NOR2X1_487
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4517_ layer 1 -80 -270
pin name B signal _4503_ layer 1 80 -31
pin name Y signal _4518_ layer 1 0 -150
cell 3624 NAND2X1_853
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _4518_ layer 1 80 70
pin name Y signal _4519_ layer 1 50 -340
cell 3625 NAND2X1_854
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<91> layer 1 -80 -170
pin name B signal wSelec<92> layer 1 80 70
pin name Y signal _4520_ layer 1 50 -340
cell 3626 NOR2X1_488
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4520_ layer 1 -80 -270
pin name B signal _4507_ layer 1 80 -31
pin name Y signal _4521_ layer 1 0 -150
cell 3627 NOR2X1_489
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4520_ layer 1 -80 -270
pin name B signal _4498_ layer 1 80 -31
pin name Y signal _4522_ layer 1 0 -150
cell 3628 AOI22X1_639
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4521_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _4522_ layer 1 70 -90
pin name Y signal _4523_ layer 1 5 -216
cell 3629 NOR2X1_490
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4513_ layer 1 -80 -270
pin name B signal _4520_ layer 1 80 -31
pin name Y signal _4524_ layer 1 0 -150
cell 3630 NOR2X1_491
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4513_ layer 1 -80 -270
pin name B signal _4517_ layer 1 80 -31
pin name Y signal _4525_ layer 1 0 -150
cell 3631 AOI22X1_640
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _4524_ layer 1 -80 -131
pin name C signal _4525_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _4526_ layer 1 5 -216
cell 3632 NAND3X1_198
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4519_ layer 1 -120 30
pin name B signal _4526_ layer 1 -20 -50
pin name C signal _4523_ layer 1 40 130
pin name Y signal _4527_ layer 1 -40 340
cell 3633 NOR2X1_492
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4507_ layer 1 -80 -270
pin name B signal _4517_ layer 1 80 -31
pin name Y signal _4528_ layer 1 0 -150
cell 3634 NAND2X1_855
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _4528_ layer 1 80 70
pin name Y signal _4529_ layer 1 50 -340
cell 3635 NOR2X1_493
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4517_ layer 1 -80 -270
pin name B signal _4498_ layer 1 80 -31
pin name Y signal _4530_ layer 1 0 -150
cell 3636 NAND2X1_856
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _4530_ layer 1 80 70
pin name Y signal _4531_ layer 1 50 -340
cell 3637 NOR2X1_494
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4511_ layer 1 -80 -270
pin name B signal _4503_ layer 1 80 -31
pin name Y signal _4532_ layer 1 0 -150
cell 3638 NAND2X1_857
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _4532_ layer 1 80 70
pin name Y signal _4533_ layer 1 50 -340
cell 3639 NAND3X1_199
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4529_ layer 1 -120 30
pin name B signal _4531_ layer 1 -20 -50
pin name C signal _4533_ layer 1 40 130
pin name Y signal _4534_ layer 1 -40 340
cell 3640 INVX1_525
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _4535_ layer 1 40 0
cell 3641 NOR2X1_495
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4510_ layer 1 -80 -270
pin name B signal _4499_ layer 1 80 -31
pin name Y signal _4536_ layer 1 0 -150
cell 3642 NAND2X1_858
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4502_ layer 1 -80 -170
pin name B signal _4536_ layer 1 80 70
pin name Y signal _4537_ layer 1 50 -340
cell 3643 NOR2X1_496
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4507_ layer 1 -80 -270
pin name B signal _4511_ layer 1 80 -31
pin name Y signal _4538_ layer 1 0 -150
cell 3644 NOR2X1_497
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4513_ layer 1 -80 -270
pin name B signal _4511_ layer 1 80 -31
pin name Y signal _4539_ layer 1 0 -150
cell 3645 AOI22X1_641
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4538_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _4539_ layer 1 70 -90
pin name Y signal _4540_ layer 1 5 -216
cell 3646 OAI21X1_137
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4535_ layer 1 -80 -165
pin name B signal _4537_ layer 1 -40 -70
pin name C signal _4540_ layer 1 80 150
pin name Y signal _4541_ layer 1 25 -50
cell 3647 OR2X2_49
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4541_ layer 1 -120 -270
pin name B signal _4534_ layer 1 -20 -111
pin name Y signal _4542_ layer 1 120 -50
cell 3648 NOR3X1_363
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4516_ layer 1 -175 -251
pin name B signal _4527_ layer 1 -100 -150
pin name C signal _4542_ layer 1 -20 -50
pin name Y signal _4543_ layer 1 -106 -335
cell 3649 AND2X2_88
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4543_ layer 1 -120 -131
pin name B signal _4307_ layer 1 -40 -50
pin name Y signal _4544_ layer 1 89 -340
cell 3650 AOI21X1_96
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4398_ layer 1 -80 -35
pin name B signal _4496_ layer 1 -40 -131
pin name C signal _4544_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<0> layer 1 40 -340
cell 3651 INVX1_526
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4415_ layer 1 -40 -270
pin name Y signal _4545_ layer 1 40 0
cell 3652 AOI21X1_97
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _4545_ layer 1 -40 -131
pin name C signal _4307_ layer 1 120 -251
pin name Y signal _4546_ layer 1 40 -340
cell 3653 AOI22X1_642
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _4315_ layer 1 -80 -131
pin name C signal _4331_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _4547_ layer 1 5 -216
cell 3654 AOI22X1_643
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _4335_ layer 1 -80 -131
pin name C signal _4341_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _4548_ layer 1 5 -216
cell 3655 NAND3X1_200
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4546_ layer 1 -120 30
pin name B signal _4547_ layer 1 -20 -50
pin name C signal _4548_ layer 1 40 130
pin name Y signal _4549_ layer 1 -40 340
cell 3656 INVX1_527
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4375_ layer 1 -40 -270
pin name Y signal _4550_ layer 1 40 0
cell 3657 AOI22X1_644
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4400_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _4550_ layer 1 70 -90
pin name Y signal _4551_ layer 1 5 -216
cell 3658 AOI22X1_645
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _4474_ layer 1 -80 -131
pin name C signal _4353_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _4552_ layer 1 5 -216
cell 3659 INVX1_528
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _4553_ layer 1 40 0
cell 3660 INVX1_529
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _4554_ layer 1 40 0
cell 3661 OAI22X1_111
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4553_ layer 1 -120 -165
pin name B signal _4362_ layer 1 -80 -70
pin name C signal _4360_ layer 1 160 -131
pin name D signal _4554_ layer 1 80 -70
pin name Y signal _4555_ layer 1 0 -150
cell 3662 INVX1_530
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _4556_ layer 1 40 0
cell 3663 NAND2X1_859
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _4463_ layer 1 80 70
pin name Y signal _4557_ layer 1 50 -340
cell 3664 OAI21X1_138
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4556_ layer 1 -80 -165
pin name B signal _4368_ layer 1 -40 -70
pin name C signal _4557_ layer 1 80 150
pin name Y signal _4558_ layer 1 25 -50
cell 3665 NOR2X1_498
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4555_ layer 1 -80 -270
pin name B signal _4558_ layer 1 80 -31
pin name Y signal _4559_ layer 1 0 -150
cell 3666 NAND3X1_201
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4551_ layer 1 -120 30
pin name B signal _4552_ layer 1 -20 -50
pin name C signal _4559_ layer 1 40 130
pin name Y signal _4560_ layer 1 -40 340
cell 3667 INVX1_531
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _4561_ layer 1 40 0
cell 3668 NAND2X1_860
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _4347_ layer 1 80 70
pin name Y signal _4562_ layer 1 50 -340
cell 3669 OAI21X1_139
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4561_ layer 1 -80 -165
pin name B signal _4377_ layer 1 -40 -70
pin name C signal _4562_ layer 1 80 150
pin name Y signal _4563_ layer 1 25 -50
cell 3670 INVX1_532
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _4564_ layer 1 40 0
cell 3671 INVX1_533
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _4565_ layer 1 40 0
cell 3672 OAI22X1_112
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4564_ layer 1 -120 -165
pin name B signal _4383_ layer 1 -80 -70
pin name C signal _4381_ layer 1 160 -131
pin name D signal _4565_ layer 1 80 -70
pin name Y signal _4566_ layer 1 0 -150
cell 3673 NOR2X1_499
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4566_ layer 1 -80 -270
pin name B signal _4563_ layer 1 80 -31
pin name Y signal _4567_ layer 1 0 -150
cell 3674 AOI22X1_646
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4467_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _4440_ layer 1 70 -90
pin name Y signal _4568_ layer 1 5 -216
cell 3675 AND2X2_89
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4314_ layer 1 -120 -131
pin name B signal _4329_ layer 1 -40 -50
pin name Y signal _4569_ layer 1 89 -340
cell 3676 AOI22X1_647
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _4439_ layer 1 -80 -131
pin name C signal _4569_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _4570_ layer 1 5 -216
cell 3677 NAND3X1_202
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4568_ layer 1 -120 30
pin name B signal _4570_ layer 1 -20 -50
pin name C signal _4567_ layer 1 40 130
pin name Y signal _4571_ layer 1 -40 340
cell 3678 NOR3X1_364
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4571_ layer 1 -175 -251
pin name B signal _4549_ layer 1 -100 -150
pin name C signal _4560_ layer 1 -20 -50
pin name Y signal _4572_ layer 1 -106 -335
cell 3679 INVX1_534
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _4573_ layer 1 40 0
cell 3680 NAND2X1_861
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _4402_ layer 1 80 70
pin name Y signal _4574_ layer 1 50 -340
cell 3681 OAI21X1_140
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4404_ layer 1 -80 -165
pin name B signal _4573_ layer 1 -40 -70
pin name C signal _4574_ layer 1 80 150
pin name Y signal _4575_ layer 1 25 -50
cell 3682 AOI21X1_98
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _4451_ layer 1 -40 -131
pin name C signal _4575_ layer 1 120 -251
pin name Y signal _4576_ layer 1 40 -340
cell 3683 INVX1_535
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _4577_ layer 1 40 0
cell 3684 INVX1_536
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _4578_ layer 1 40 0
cell 3685 OAI22X1_113
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4578_ layer 1 -120 -165
pin name B signal _4410_ layer 1 -80 -70
pin name C signal _4411_ layer 1 160 -131
pin name D signal _4577_ layer 1 80 -70
pin name Y signal _4579_ layer 1 0 -150
cell 3686 INVX1_537
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _4580_ layer 1 40 0
cell 3687 NAND2X1_862
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _4420_ layer 1 80 70
pin name Y signal _4581_ layer 1 50 -340
cell 3688 OAI21X1_141
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4321_ layer 1 -80 -165
pin name B signal _4580_ layer 1 -40 -70
pin name C signal _4581_ layer 1 80 150
pin name Y signal _4582_ layer 1 25 -50
cell 3689 NOR2X1_500
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4582_ layer 1 -80 -270
pin name B signal _4579_ layer 1 80 -31
pin name Y signal _4583_ layer 1 0 -150
cell 3690 INVX1_538
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _4584_ layer 1 40 0
cell 3691 INVX1_539
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _4585_ layer 1 40 0
cell 3692 OAI22X1_114
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4416_ layer 1 -120 -165
pin name B signal _4585_ layer 1 -80 -70
pin name C signal _4422_ layer 1 160 -131
pin name D signal _4584_ layer 1 80 -70
pin name Y signal _4586_ layer 1 0 -150
cell 3693 INVX1_540
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _4587_ layer 1 40 0
cell 3694 NOR2X1_501
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4587_ layer 1 -80 -270
pin name B signal _4427_ layer 1 80 -31
pin name Y signal _4588_ layer 1 0 -150
cell 3695 INVX1_541
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _4589_ layer 1 40 0
cell 3696 NOR2X1_502
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4589_ layer 1 -80 -270
pin name B signal _4428_ layer 1 80 -31
pin name Y signal _4590_ layer 1 0 -150
cell 3697 NOR3X1_365
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4588_ layer 1 -175 -251
pin name B signal _4586_ layer 1 -100 -150
pin name C signal _4590_ layer 1 -20 -50
pin name Y signal _4591_ layer 1 -106 -335
cell 3698 NAND3X1_203
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4583_ layer 1 -120 30
pin name B signal _4576_ layer 1 -20 -50
pin name C signal _4591_ layer 1 40 130
pin name Y signal _4592_ layer 1 -40 340
cell 3699 AOI22X1_648
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _4432_ layer 1 -80 -131
pin name C signal _4433_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _4593_ layer 1 5 -216
cell 3700 AOI22X1_649
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4435_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _4436_ layer 1 70 -90
pin name Y signal _4594_ layer 1 5 -216
cell 3701 NAND2X1_863
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4593_ layer 1 -80 -170
pin name B signal _4594_ layer 1 80 70
pin name Y signal _4595_ layer 1 50 -340
cell 3702 AOI22X1_650
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _4443_ layer 1 -80 -131
pin name C signal _4442_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _4596_ layer 1 5 -216
cell 3703 AOI22X1_651
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4386_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _4393_ layer 1 70 -90
pin name Y signal _4597_ layer 1 5 -216
cell 3704 NAND2X1_864
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4596_ layer 1 -80 -170
pin name B signal _4597_ layer 1 80 70
pin name Y signal _4598_ layer 1 50 -340
cell 3705 NOR2X1_503
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4595_ layer 1 -80 -270
pin name B signal _4598_ layer 1 80 -31
pin name Y signal _4599_ layer 1 0 -150
cell 3706 AOI22X1_652
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4447_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _4448_ layer 1 70 -90
pin name Y signal _4600_ layer 1 5 -216
cell 3707 AOI22X1_653
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4349_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _4450_ layer 1 70 -90
pin name Y signal _4601_ layer 1 5 -216
cell 3708 NAND2X1_865
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4600_ layer 1 -80 -170
pin name B signal _4601_ layer 1 80 70
pin name Y signal _4602_ layer 1 50 -340
cell 3709 AOI22X1_654
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _4454_ layer 1 -80 -131
pin name C signal _4455_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _4603_ layer 1 5 -216
cell 3710 AOI22X1_655
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4457_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _4458_ layer 1 70 -90
pin name Y signal _4604_ layer 1 5 -216
cell 3711 NAND2X1_866
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4604_ layer 1 -80 -170
pin name B signal _4603_ layer 1 80 70
pin name Y signal _4605_ layer 1 50 -340
cell 3712 NOR2X1_504
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4602_ layer 1 -80 -270
pin name B signal _4605_ layer 1 80 -31
pin name Y signal _4606_ layer 1 0 -150
cell 3713 NAND2X1_867
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4606_ layer 1 -80 -170
pin name B signal _4599_ layer 1 80 70
pin name Y signal _4607_ layer 1 50 -340
cell 3714 AOI22X1_656
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _4464_ layer 1 -80 -131
pin name C signal _4365_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _4608_ layer 1 5 -216
cell 3715 AOI22X1_657
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4388_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _4466_ layer 1 70 -90
pin name Y signal _4609_ layer 1 5 -216
cell 3716 NAND2X1_868
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4608_ layer 1 -80 -170
pin name B signal _4609_ layer 1 80 70
pin name Y signal _4610_ layer 1 50 -340
cell 3717 AOI22X1_658
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _4355_ layer 1 -80 -131
pin name C signal _4475_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _4611_ layer 1 5 -216
cell 3718 NAND2X1_869
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _4470_ layer 1 80 70
pin name Y signal _4612_ layer 1 50 -340
cell 3719 NAND2X1_870
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _4472_ layer 1 80 70
pin name Y signal _4613_ layer 1 50 -340
cell 3720 NAND3X1_204
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4612_ layer 1 -120 30
pin name B signal _4613_ layer 1 -20 -50
pin name C signal _4611_ layer 1 40 130
pin name Y signal _4614_ layer 1 -40 340
cell 3721 NOR2X1_505
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4614_ layer 1 -80 -270
pin name B signal _4610_ layer 1 80 -31
pin name Y signal _4615_ layer 1 0 -150
cell 3722 AOI22X1_659
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _4479_ layer 1 -80 -131
pin name C signal _4480_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _4616_ layer 1 5 -216
cell 3723 NAND2X1_871
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _4482_ layer 1 80 70
pin name Y signal _4617_ layer 1 50 -340
cell 3724 NAND2X1_872
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _4484_ layer 1 80 70
pin name Y signal _4618_ layer 1 50 -340
cell 3725 NAND3X1_205
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4617_ layer 1 -120 30
pin name B signal _4618_ layer 1 -20 -50
pin name C signal _4616_ layer 1 40 130
pin name Y signal _4619_ layer 1 -40 340
cell 3726 AOI22X1_660
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _4488_ layer 1 -80 -131
pin name C signal _4487_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _4620_ layer 1 5 -216
cell 3727 AOI22X1_661
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _4491_ layer 1 -80 -131
pin name C signal _4490_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _4621_ layer 1 5 -216
cell 3728 NAND2X1_873
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4620_ layer 1 -80 -170
pin name B signal _4621_ layer 1 80 70
pin name Y signal _4622_ layer 1 50 -340
cell 3729 NOR2X1_506
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4622_ layer 1 -80 -270
pin name B signal _4619_ layer 1 80 -31
pin name Y signal _4623_ layer 1 0 -150
cell 3730 NAND2X1_874
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4615_ layer 1 -80 -170
pin name B signal _4623_ layer 1 80 70
pin name Y signal _4624_ layer 1 50 -340
cell 3731 NOR3X1_366
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4607_ layer 1 -175 -251
pin name B signal _4592_ layer 1 -100 -150
pin name C signal _4624_ layer 1 -20 -50
pin name Y signal _4625_ layer 1 -106 -335
cell 3732 AOI21X1_99
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _4501_ layer 1 -40 -131
pin name C signal _4306_ layer 1 120 -251
pin name Y signal _4626_ layer 1 40 -340
cell 3733 AOI22X1_662
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4504_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _4532_ layer 1 70 -90
pin name Y signal _4627_ layer 1 5 -216
cell 3734 AOI22X1_663
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4525_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _4508_ layer 1 70 -90
pin name Y signal _4628_ layer 1 5 -216
cell 3735 NAND3X1_206
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4626_ layer 1 -120 30
pin name B signal _4628_ layer 1 -20 -50
pin name C signal _4627_ layer 1 40 130
pin name Y signal _4629_ layer 1 -40 340
cell 3736 NAND3X1_207
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _4502_ layer 1 -20 -50
pin name C signal _4536_ layer 1 40 130
pin name Y signal _4630_ layer 1 -40 340
cell 3737 AOI22X1_664
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _4524_ layer 1 -80 -131
pin name C signal _4512_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _4631_ layer 1 5 -216
cell 3738 AND2X2_90
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4631_ layer 1 -120 -131
pin name B signal _4630_ layer 1 -40 -50
pin name Y signal _4632_ layer 1 89 -340
cell 3739 AOI22X1_665
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4521_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _4528_ layer 1 70 -90
pin name Y signal _4633_ layer 1 5 -216
cell 3740 AOI22X1_666
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _4522_ layer 1 -80 -131
pin name C signal _4518_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _4634_ layer 1 5 -216
cell 3741 AND2X2_91
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4634_ layer 1 -120 -131
pin name B signal _4633_ layer 1 -40 -50
pin name Y signal _4635_ layer 1 89 -340
cell 3742 AOI22X1_667
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4538_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _4539_ layer 1 70 -90
pin name Y signal _4636_ layer 1 5 -216
cell 3743 AOI22X1_668
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4514_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _4530_ layer 1 70 -90
pin name Y signal _4637_ layer 1 5 -216
cell 3744 AND2X2_92
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4636_ layer 1 -120 -131
pin name B signal _4637_ layer 1 -40 -50
pin name Y signal _4638_ layer 1 89 -340
cell 3745 NAND3X1_208
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4632_ layer 1 -120 30
pin name B signal _4638_ layer 1 -20 -50
pin name C signal _4635_ layer 1 40 130
pin name Y signal _4639_ layer 1 -40 340
cell 3746 NOR2X1_507
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4629_ layer 1 -80 -270
pin name B signal _4639_ layer 1 80 -31
pin name Y signal _4640_ layer 1 0 -150
cell 3747 AOI21X1_100
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4572_ layer 1 -80 -35
pin name B signal _4625_ layer 1 -40 -131
pin name C signal _4640_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<1> layer 1 40 -340
cell 3748 AOI21X1_101
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _4545_ layer 1 -40 -131
pin name C signal _4307_ layer 1 120 -251
pin name Y signal _4641_ layer 1 40 -340
cell 3749 INVX1_542
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4404_ layer 1 -40 -270
pin name Y signal _4642_ layer 1 40 0
cell 3750 AOI22X1_669
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _4315_ layer 1 -80 -131
pin name C signal _4642_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _4643_ layer 1 5 -216
cell 3751 INVX1_543
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4416_ layer 1 -40 -270
pin name Y signal _4644_ layer 1 40 0
cell 3752 AOI22X1_670
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _4451_ layer 1 -80 -131
pin name C signal _4644_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _4645_ layer 1 5 -216
cell 3753 NAND3X1_209
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4645_ layer 1 -120 30
pin name B signal _4641_ layer 1 -20 -50
pin name C signal _4643_ layer 1 40 130
pin name Y signal _4646_ layer 1 -40 340
cell 3754 AOI22X1_671
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4400_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _4550_ layer 1 70 -90
pin name Y signal _4647_ layer 1 5 -216
cell 3755 AOI22X1_672
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _4349_ layer 1 -80 -131
pin name C signal _4322_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _4648_ layer 1 5 -216
cell 3756 INVX1_544
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _4649_ layer 1 40 0
cell 3757 NAND2X1_875
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _4439_ layer 1 80 70
pin name Y signal _4650_ layer 1 50 -340
cell 3758 OAI21X1_142
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4649_ layer 1 -80 -165
pin name B signal _4411_ layer 1 -40 -70
pin name C signal _4650_ layer 1 80 150
pin name Y signal _4651_ layer 1 25 -50
cell 3759 INVX1_545
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _4652_ layer 1 40 0
cell 3760 NAND2X1_876
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _4365_ layer 1 80 70
pin name Y signal _4653_ layer 1 50 -340
cell 3761 OAI21X1_143
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4652_ layer 1 -80 -165
pin name B signal _4368_ layer 1 -40 -70
pin name C signal _4653_ layer 1 80 150
pin name Y signal _4654_ layer 1 25 -50
cell 3762 NOR2X1_508
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4651_ layer 1 -80 -270
pin name B signal _4654_ layer 1 80 -31
pin name Y signal _4655_ layer 1 0 -150
cell 3763 NAND3X1_210
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4647_ layer 1 -120 30
pin name B signal _4648_ layer 1 -20 -50
pin name C signal _4655_ layer 1 40 130
pin name Y signal _4656_ layer 1 -40 340
cell 3764 INVX1_546
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _4657_ layer 1 40 0
cell 3765 NAND2X1_877
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _4347_ layer 1 80 70
pin name Y signal _4658_ layer 1 50 -340
cell 3766 OAI21X1_144
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4657_ layer 1 -80 -165
pin name B signal _4377_ layer 1 -40 -70
pin name C signal _4658_ layer 1 80 150
pin name Y signal _4659_ layer 1 25 -50
cell 3767 INVX1_547
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _4660_ layer 1 40 0
cell 3768 INVX1_548
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _4661_ layer 1 40 0
cell 3769 OAI22X1_115
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4660_ layer 1 -120 -165
pin name B signal _4383_ layer 1 -80 -70
pin name C signal _4381_ layer 1 160 -131
pin name D signal _4661_ layer 1 80 -70
pin name Y signal _4662_ layer 1 0 -150
cell 3770 NOR2X1_509
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4662_ layer 1 -80 -270
pin name B signal _4659_ layer 1 80 -31
pin name Y signal _4663_ layer 1 0 -150
cell 3771 AOI22X1_673
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4467_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _4440_ layer 1 70 -90
pin name Y signal _4664_ layer 1 5 -216
cell 3772 AND2X2_93
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4339_ layer 1 -120 -131
pin name B signal _4361_ layer 1 -40 -50
pin name Y signal _4665_ layer 1 89 -340
cell 3773 AOI22X1_674
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _4665_ layer 1 -80 -131
pin name C signal _4569_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _4666_ layer 1 5 -216
cell 3774 NAND3X1_211
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4664_ layer 1 -120 30
pin name B signal _4666_ layer 1 -20 -50
pin name C signal _4663_ layer 1 40 130
pin name Y signal _4667_ layer 1 -40 340
cell 3775 NOR3X1_367
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4667_ layer 1 -175 -251
pin name B signal _4646_ layer 1 -100 -150
pin name C signal _4656_ layer 1 -20 -50
pin name Y signal _4668_ layer 1 -106 -335
cell 3776 INVX1_549
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _4669_ layer 1 40 0
cell 3777 NOR3X1_368
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4669_ layer 1 -175 -251
pin name B signal _4334_ layer 1 -100 -150
pin name C signal _4333_ layer 1 -20 -50
pin name Y signal _4670_ layer 1 -106 -335
cell 3778 AND2X2_94
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4355_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _4671_ layer 1 89 -340
cell 3779 AND2X2_95
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4475_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _4672_ layer 1 89 -340
cell 3780 NOR3X1_369
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4672_ layer 1 -175 -251
pin name B signal _4671_ layer 1 -100 -150
pin name C signal _4670_ layer 1 -20 -50
pin name Y signal _4673_ layer 1 -106 -335
cell 3781 INVX1_550
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _4674_ layer 1 40 0
cell 3782 INVX1_551
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _4675_ layer 1 40 0
cell 3783 OAI22X1_116
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4675_ layer 1 -120 -165
pin name B signal _4410_ layer 1 -80 -70
pin name C signal _4360_ layer 1 160 -131
pin name D signal _4674_ layer 1 80 -70
pin name Y signal _4676_ layer 1 0 -150
cell 3784 INVX1_552
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _4677_ layer 1 40 0
cell 3785 INVX1_553
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _4678_ layer 1 40 0
cell 3786 NAND2X1_878
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4351_ layer 1 -80 -170
pin name B signal _4352_ layer 1 80 70
pin name Y signal _4679_ layer 1 50 -340
cell 3787 OAI22X1_117
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4679_ layer 1 -120 -165
pin name B signal _4678_ layer 1 -80 -70
pin name C signal _4677_ layer 1 160 -131
pin name D signal _4330_ layer 1 80 -70
pin name Y signal _4680_ layer 1 0 -150
cell 3788 NOR2X1_510
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4676_ layer 1 -80 -270
pin name B signal _4680_ layer 1 80 -31
pin name Y signal _4681_ layer 1 0 -150
cell 3789 INVX1_554
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _4682_ layer 1 40 0
cell 3790 NOR3X1_370
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4311_ layer 1 -175 -251
pin name B signal _4328_ layer 1 -100 -150
pin name C signal _4319_ layer 1 -20 -50
pin name Y signal _4683_ layer 1 -106 -335
cell 3791 NAND2X1_879
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _4683_ layer 1 80 70
pin name Y signal _4684_ layer 1 50 -340
cell 3792 OAI21X1_145
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4340_ layer 1 -80 -165
pin name B signal _4682_ layer 1 -40 -70
pin name C signal _4684_ layer 1 80 150
pin name Y signal _4685_ layer 1 25 -50
cell 3793 INVX1_555
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _4686_ layer 1 40 0
cell 3794 INVX1_556
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _4687_ layer 1 40 0
cell 3795 OAI22X1_118
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4427_ layer 1 -120 -165
pin name B signal _4687_ layer 1 -80 -70
pin name C signal _4686_ layer 1 160 -131
pin name D signal _4428_ layer 1 80 -70
pin name Y signal _4688_ layer 1 0 -150
cell 3796 NOR2X1_511
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4685_ layer 1 -80 -270
pin name B signal _4688_ layer 1 80 -31
pin name Y signal _4689_ layer 1 0 -150
cell 3797 NAND3X1_212
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4673_ layer 1 -120 30
pin name B signal _4689_ layer 1 -20 -50
pin name C signal _4681_ layer 1 40 130
pin name Y signal _4690_ layer 1 -40 340
cell 3798 AOI22X1_675
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _4432_ layer 1 -80 -131
pin name C signal _4433_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _4691_ layer 1 5 -216
cell 3799 AOI22X1_676
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4435_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _4436_ layer 1 70 -90
pin name Y signal _4692_ layer 1 5 -216
cell 3800 NAND2X1_880
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4691_ layer 1 -80 -170
pin name B signal _4692_ layer 1 80 70
pin name Y signal _4693_ layer 1 50 -340
cell 3801 AOI22X1_677
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _4443_ layer 1 -80 -131
pin name C signal _4442_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _4694_ layer 1 5 -216
cell 3802 AOI22X1_678
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4386_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _4393_ layer 1 70 -90
pin name Y signal _4695_ layer 1 5 -216
cell 3803 NAND2X1_881
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4694_ layer 1 -80 -170
pin name B signal _4695_ layer 1 80 70
pin name Y signal _4696_ layer 1 50 -340
cell 3804 NOR2X1_512
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4693_ layer 1 -80 -270
pin name B signal _4696_ layer 1 80 -31
pin name Y signal _4697_ layer 1 0 -150
cell 3805 AOI22X1_679
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4447_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _4448_ layer 1 70 -90
pin name Y signal _4698_ layer 1 5 -216
cell 3806 AOI22X1_680
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _4474_ layer 1 -80 -131
pin name C signal _4450_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _4699_ layer 1 5 -216
cell 3807 NAND2X1_882
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4699_ layer 1 -80 -170
pin name B signal _4698_ layer 1 80 70
pin name Y signal _4700_ layer 1 50 -340
cell 3808 AOI22X1_681
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _4454_ layer 1 -80 -131
pin name C signal _4455_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _4701_ layer 1 5 -216
cell 3809 AOI22X1_682
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4457_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _4458_ layer 1 70 -90
pin name Y signal _4702_ layer 1 5 -216
cell 3810 NAND2X1_883
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4702_ layer 1 -80 -170
pin name B signal _4701_ layer 1 80 70
pin name Y signal _4703_ layer 1 50 -340
cell 3811 NOR2X1_513
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4700_ layer 1 -80 -270
pin name B signal _4703_ layer 1 80 -31
pin name Y signal _4704_ layer 1 0 -150
cell 3812 NAND2X1_884
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4704_ layer 1 -80 -170
pin name B signal _4697_ layer 1 80 70
pin name Y signal _4705_ layer 1 50 -340
cell 3813 AOI22X1_683
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _4464_ layer 1 -80 -131
pin name C signal _4463_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _4706_ layer 1 5 -216
cell 3814 AOI22X1_684
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4388_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _4466_ layer 1 70 -90
pin name Y signal _4707_ layer 1 5 -216
cell 3815 NAND2X1_885
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4706_ layer 1 -80 -170
pin name B signal _4707_ layer 1 80 70
pin name Y signal _4708_ layer 1 50 -340
cell 3816 AOI22X1_685
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _4472_ layer 1 -80 -131
pin name C signal _4470_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _4709_ layer 1 5 -216
cell 3817 AOI22X1_686
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4402_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _4420_ layer 1 70 -90
pin name Y signal _4710_ layer 1 5 -216
cell 3818 NAND2X1_886
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4710_ layer 1 -80 -170
pin name B signal _4709_ layer 1 80 70
pin name Y signal _4711_ layer 1 50 -340
cell 3819 NOR2X1_514
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4711_ layer 1 -80 -270
pin name B signal _4708_ layer 1 80 -31
pin name Y signal _4712_ layer 1 0 -150
cell 3820 AOI22X1_687
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _4479_ layer 1 -80 -131
pin name C signal _4480_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _4713_ layer 1 5 -216
cell 3821 NAND2X1_887
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _4482_ layer 1 80 70
pin name Y signal _4714_ layer 1 50 -340
cell 3822 NAND2X1_888
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _4484_ layer 1 80 70
pin name Y signal _4715_ layer 1 50 -340
cell 3823 NAND3X1_213
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4714_ layer 1 -120 30
pin name B signal _4715_ layer 1 -20 -50
pin name C signal _4713_ layer 1 40 130
pin name Y signal _4716_ layer 1 -40 340
cell 3824 AOI22X1_688
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _4488_ layer 1 -80 -131
pin name C signal _4487_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _4717_ layer 1 5 -216
cell 3825 AOI22X1_689
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _4491_ layer 1 -80 -131
pin name C signal _4490_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _4718_ layer 1 5 -216
cell 3826 NAND2X1_889
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4717_ layer 1 -80 -170
pin name B signal _4718_ layer 1 80 70
pin name Y signal _4719_ layer 1 50 -340
cell 3827 NOR2X1_515
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4719_ layer 1 -80 -270
pin name B signal _4716_ layer 1 80 -31
pin name Y signal _4720_ layer 1 0 -150
cell 3828 NAND2X1_890
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4712_ layer 1 -80 -170
pin name B signal _4720_ layer 1 80 70
pin name Y signal _4721_ layer 1 50 -340
cell 3829 NOR3X1_371
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4705_ layer 1 -175 -251
pin name B signal _4690_ layer 1 -100 -150
pin name C signal _4721_ layer 1 -20 -50
pin name Y signal _4722_ layer 1 -106 -335
cell 3830 AOI22X1_690
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4528_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _4530_ layer 1 70 -90
pin name Y signal _4723_ layer 1 5 -216
cell 3831 AOI22X1_691
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4525_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _4532_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _4724_ layer 1 5 -216
cell 3832 NAND2X1_891
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4723_ layer 1 -80 -170
pin name B signal _4724_ layer 1 80 70
pin name Y signal _4725_ layer 1 50 -340
cell 3833 AOI21X1_102
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _4518_ layer 1 -40 -131
pin name C signal _4725_ layer 1 120 -251
pin name Y signal _4726_ layer 1 40 -340
cell 3834 INVX1_557
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _4727_ layer 1 40 0
cell 3835 AOI22X1_692
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4538_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _4539_ layer 1 70 -90
pin name Y signal _4728_ layer 1 5 -216
cell 3836 OAI21X1_146
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4727_ layer 1 -80 -165
pin name B signal _4537_ layer 1 -40 -70
pin name C signal _4728_ layer 1 80 150
pin name Y signal _4729_ layer 1 25 -50
cell 3837 AOI22X1_693
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4501_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _4504_ layer 1 70 -90
pin name Y signal _4730_ layer 1 5 -216
cell 3838 NAND2X1_892
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _4508_ layer 1 80 70
pin name Y signal _4731_ layer 1 50 -340
cell 3839 AOI22X1_694
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4514_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _4512_ layer 1 70 -90
pin name Y signal _4732_ layer 1 5 -216
cell 3840 NAND3X1_214
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4731_ layer 1 -120 30
pin name B signal _4732_ layer 1 -20 -50
pin name C signal _4730_ layer 1 40 130
pin name Y signal _4733_ layer 1 -40 340
cell 3841 NOR2X1_516
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4729_ layer 1 -80 -270
pin name B signal _4733_ layer 1 80 -31
pin name Y signal _4734_ layer 1 0 -150
cell 3842 NAND2X1_893
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _4521_ layer 1 80 70
pin name Y signal _4735_ layer 1 50 -340
cell 3843 NAND2X1_894
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _4522_ layer 1 80 70
pin name Y signal _4736_ layer 1 50 -340
cell 3844 NAND2X1_895
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4735_ layer 1 -80 -170
pin name B signal _4736_ layer 1 80 70
pin name Y signal _4737_ layer 1 50 -340
cell 3845 AOI21X1_103
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _4524_ layer 1 -40 -131
pin name C signal _4737_ layer 1 120 -251
pin name Y signal _4738_ layer 1 40 -340
cell 3846 NAND3X1_215
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4726_ layer 1 -120 30
pin name B signal _4738_ layer 1 -20 -50
pin name C signal _4734_ layer 1 40 130
pin name Y signal _4739_ layer 1 -40 340
cell 3847 NOR2X1_517
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4306_ layer 1 -80 -270
pin name B signal _4739_ layer 1 80 -31
pin name Y signal _4740_ layer 1 0 -150
cell 3848 AOI21X1_104
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4668_ layer 1 -80 -35
pin name B signal _4722_ layer 1 -40 -131
pin name C signal _4740_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<2> layer 1 40 -340
cell 3849 AOI21X1_105
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _4550_ layer 1 -40 -131
pin name C signal _4307_ layer 1 120 -251
pin name Y signal _4741_ layer 1 40 -340
cell 3850 AOI22X1_695
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4322_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _4642_ layer 1 70 -90
pin name Y signal _4742_ layer 1 5 -216
cell 3851 AOI22X1_696
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _4644_ layer 1 -80 -131
pin name C signal _4400_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _4743_ layer 1 5 -216
cell 3852 NAND3X1_216
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4743_ layer 1 -120 30
pin name B signal _4741_ layer 1 -20 -50
pin name C signal _4742_ layer 1 40 130
pin name Y signal _4744_ layer 1 -40 340
cell 3853 AOI22X1_697
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _4349_ layer 1 -80 -131
pin name C signal _4347_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _4745_ layer 1 5 -216
cell 3854 AOI22X1_698
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _4420_ layer 1 -80 -131
pin name C signal _4545_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _4746_ layer 1 5 -216
cell 3855 INVX1_558
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _4747_ layer 1 40 0
cell 3856 INVX1_559
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _4748_ layer 1 40 0
cell 3857 OAI22X1_119
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4747_ layer 1 -120 -165
pin name B signal _4362_ layer 1 -80 -70
pin name C signal _4411_ layer 1 160 -131
pin name D signal _4748_ layer 1 80 -70
pin name Y signal _4749_ layer 1 0 -150
cell 3858 INVX1_560
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _4750_ layer 1 40 0
cell 3859 NAND2X1_896
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _4463_ layer 1 80 70
pin name Y signal _4751_ layer 1 50 -340
cell 3860 OAI21X1_147
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4750_ layer 1 -80 -165
pin name B signal _4368_ layer 1 -40 -70
pin name C signal _4751_ layer 1 80 150
pin name Y signal _4752_ layer 1 25 -50
cell 3861 NOR2X1_518
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4749_ layer 1 -80 -270
pin name B signal _4752_ layer 1 80 -31
pin name Y signal _4753_ layer 1 0 -150
cell 3862 NAND3X1_217
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4745_ layer 1 -120 30
pin name B signal _4746_ layer 1 -20 -50
pin name C signal _4753_ layer 1 40 130
pin name Y signal _4754_ layer 1 -40 340
cell 3863 AND2X2_96
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4376_ layer 1 -120 -131
pin name B signal _4310_ layer 1 -40 -50
pin name Y signal _4755_ layer 1 89 -340
cell 3864 AOI22X1_699
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4315_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _4755_ layer 1 70 -90
pin name Y signal _4756_ layer 1 5 -216
cell 3865 AND2X2_97
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4374_ layer 1 -120 -131
pin name B signal _4339_ layer 1 -40 -50
pin name Y signal _4757_ layer 1 89 -340
cell 3866 AND2X2_98
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4382_ layer 1 -120 -131
pin name B signal _4339_ layer 1 -40 -50
pin name Y signal _4758_ layer 1 89 -340
cell 3867 AOI22X1_700
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _4758_ layer 1 -80 -131
pin name C signal _4757_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _4759_ layer 1 5 -216
cell 3868 NAND2X1_897
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _4467_ layer 1 80 70
pin name Y signal _4760_ layer 1 50 -340
cell 3869 NAND2X1_898
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _4440_ layer 1 80 70
pin name Y signal _4761_ layer 1 50 -340
cell 3870 NAND2X1_899
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4760_ layer 1 -80 -170
pin name B signal _4761_ layer 1 80 70
pin name Y signal _4762_ layer 1 50 -340
cell 3871 INVX1_561
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _4763_ layer 1 40 0
cell 3872 NAND2X1_900
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _4439_ layer 1 80 70
pin name Y signal _4764_ layer 1 50 -340
cell 3873 OAI21X1_148
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4763_ layer 1 -80 -165
pin name B signal _4392_ layer 1 -40 -70
pin name C signal _4764_ layer 1 80 150
pin name Y signal _4765_ layer 1 25 -50
cell 3874 NOR2X1_519
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4762_ layer 1 -80 -270
pin name B signal _4765_ layer 1 80 -31
pin name Y signal _4766_ layer 1 0 -150
cell 3875 NAND3X1_218
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4756_ layer 1 -120 30
pin name B signal _4759_ layer 1 -20 -50
pin name C signal _4766_ layer 1 40 130
pin name Y signal _4767_ layer 1 -40 340
cell 3876 NOR3X1_372
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4754_ layer 1 -175 -251
pin name B signal _4744_ layer 1 -100 -150
pin name C signal _4767_ layer 1 -20 -50
pin name Y signal _4768_ layer 1 -106 -335
cell 3877 INVX1_562
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _4769_ layer 1 40 0
cell 3878 NAND2X1_901
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _4355_ layer 1 80 70
pin name Y signal _4770_ layer 1 50 -340
cell 3879 OAI21X1_149
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4360_ layer 1 -80 -165
pin name B signal _4769_ layer 1 -40 -70
pin name C signal _4770_ layer 1 80 150
pin name Y signal _4771_ layer 1 25 -50
cell 3880 AOI21X1_106
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _4335_ layer 1 -40 -131
pin name C signal _4771_ layer 1 120 -251
pin name Y signal _4772_ layer 1 40 -340
cell 3881 INVX1_563
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _4773_ layer 1 40 0
cell 3882 INVX1_564
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _4774_ layer 1 40 0
cell 3883 OAI22X1_120
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4679_ layer 1 -120 -165
pin name B signal _4774_ layer 1 -80 -70
pin name C signal _4773_ layer 1 160 -131
pin name D signal _4330_ layer 1 80 -70
pin name Y signal _4775_ layer 1 0 -150
cell 3884 INVX1_565
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _4776_ layer 1 40 0
cell 3885 NAND2X1_902
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _4475_ layer 1 80 70
pin name Y signal _4777_ layer 1 50 -340
cell 3886 OAI21X1_150
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4340_ layer 1 -80 -165
pin name B signal _4776_ layer 1 -40 -70
pin name C signal _4777_ layer 1 80 150
pin name Y signal _4778_ layer 1 25 -50
cell 3887 NOR2X1_520
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4778_ layer 1 -80 -270
pin name B signal _4775_ layer 1 80 -31
pin name Y signal _4779_ layer 1 0 -150
cell 3888 INVX1_566
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _4780_ layer 1 40 0
cell 3889 INVX1_567
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _4781_ layer 1 40 0
cell 3890 OAI22X1_121
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4427_ layer 1 -120 -165
pin name B signal _4781_ layer 1 -80 -70
pin name C signal _4780_ layer 1 160 -131
pin name D signal _4428_ layer 1 80 -70
pin name Y signal _4782_ layer 1 0 -150
cell 3891 INVX1_568
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _4783_ layer 1 40 0
cell 3892 NAND2X1_903
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _4474_ layer 1 80 70
pin name Y signal _4784_ layer 1 50 -340
cell 3893 OAI21X1_151
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4783_ layer 1 -80 -165
pin name B signal _4410_ layer 1 -40 -70
pin name C signal _4784_ layer 1 80 150
pin name Y signal _4785_ layer 1 25 -50
cell 3894 NOR2X1_521
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4785_ layer 1 -80 -270
pin name B signal _4782_ layer 1 80 -31
pin name Y signal _4786_ layer 1 0 -150
cell 3895 NAND3X1_219
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4772_ layer 1 -120 30
pin name B signal _4786_ layer 1 -20 -50
pin name C signal _4779_ layer 1 40 130
pin name Y signal _4787_ layer 1 -40 340
cell 3896 AOI22X1_701
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _4432_ layer 1 -80 -131
pin name C signal _4433_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _4788_ layer 1 5 -216
cell 3897 AOI22X1_702
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4435_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _4436_ layer 1 70 -90
pin name Y signal _4789_ layer 1 5 -216
cell 3898 NAND2X1_904
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4788_ layer 1 -80 -170
pin name B signal _4789_ layer 1 80 70
pin name Y signal _4790_ layer 1 50 -340
cell 3899 AOI22X1_703
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _4443_ layer 1 -80 -131
pin name C signal _4442_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _4791_ layer 1 5 -216
cell 3900 AOI22X1_704
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4386_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _4393_ layer 1 70 -90
pin name Y signal _4792_ layer 1 5 -216
cell 3901 NAND2X1_905
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4791_ layer 1 -80 -170
pin name B signal _4792_ layer 1 80 70
pin name Y signal _4793_ layer 1 50 -340
cell 3902 NOR2X1_522
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4790_ layer 1 -80 -270
pin name B signal _4793_ layer 1 80 -31
pin name Y signal _4794_ layer 1 0 -150
cell 3903 AOI22X1_705
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4447_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _4448_ layer 1 70 -90
pin name Y signal _4795_ layer 1 5 -216
cell 3904 AOI22X1_706
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _4683_ layer 1 -80 -131
pin name C signal _4450_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _4796_ layer 1 5 -216
cell 3905 NAND2X1_906
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4796_ layer 1 -80 -170
pin name B signal _4795_ layer 1 80 70
pin name Y signal _4797_ layer 1 50 -340
cell 3906 AOI22X1_707
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _4454_ layer 1 -80 -131
pin name C signal _4455_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _4798_ layer 1 5 -216
cell 3907 AOI22X1_708
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4457_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _4458_ layer 1 70 -90
pin name Y signal _4799_ layer 1 5 -216
cell 3908 NAND2X1_907
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4799_ layer 1 -80 -170
pin name B signal _4798_ layer 1 80 70
pin name Y signal _4800_ layer 1 50 -340
cell 3909 NOR2X1_523
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4797_ layer 1 -80 -270
pin name B signal _4800_ layer 1 80 -31
pin name Y signal _4801_ layer 1 0 -150
cell 3910 NAND2X1_908
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4801_ layer 1 -80 -170
pin name B signal _4794_ layer 1 80 70
pin name Y signal _4802_ layer 1 50 -340
cell 3911 AOI22X1_709
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _4464_ layer 1 -80 -131
pin name C signal _4365_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _4803_ layer 1 5 -216
cell 3912 AOI22X1_710
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4388_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _4466_ layer 1 70 -90
pin name Y signal _4804_ layer 1 5 -216
cell 3913 NAND2X1_909
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4803_ layer 1 -80 -170
pin name B signal _4804_ layer 1 80 70
pin name Y signal _4805_ layer 1 50 -340
cell 3914 AOI22X1_711
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _4472_ layer 1 -80 -131
pin name C signal _4470_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _4806_ layer 1 5 -216
cell 3915 AOI22X1_712
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _4402_ layer 1 -80 -131
pin name C signal _4451_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _4807_ layer 1 5 -216
cell 3916 NAND2X1_910
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4807_ layer 1 -80 -170
pin name B signal _4806_ layer 1 80 70
pin name Y signal _4808_ layer 1 50 -340
cell 3917 NOR2X1_524
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4808_ layer 1 -80 -270
pin name B signal _4805_ layer 1 80 -31
pin name Y signal _4809_ layer 1 0 -150
cell 3918 AOI22X1_713
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _4479_ layer 1 -80 -131
pin name C signal _4480_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _4810_ layer 1 5 -216
cell 3919 NAND2X1_911
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _4482_ layer 1 80 70
pin name Y signal _4811_ layer 1 50 -340
cell 3920 NAND2X1_912
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _4484_ layer 1 80 70
pin name Y signal _4812_ layer 1 50 -340
cell 3921 NAND3X1_220
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4811_ layer 1 -120 30
pin name B signal _4812_ layer 1 -20 -50
pin name C signal _4810_ layer 1 40 130
pin name Y signal _4813_ layer 1 -40 340
cell 3922 AOI22X1_714
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _4488_ layer 1 -80 -131
pin name C signal _4487_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _4814_ layer 1 5 -216
cell 3923 AOI22X1_715
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _4491_ layer 1 -80 -131
pin name C signal _4490_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _4815_ layer 1 5 -216
cell 3924 NAND2X1_913
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4814_ layer 1 -80 -170
pin name B signal _4815_ layer 1 80 70
pin name Y signal _4816_ layer 1 50 -340
cell 3925 NOR2X1_525
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4816_ layer 1 -80 -270
pin name B signal _4813_ layer 1 80 -31
pin name Y signal _4817_ layer 1 0 -150
cell 3926 NAND2X1_914
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4809_ layer 1 -80 -170
pin name B signal _4817_ layer 1 80 70
pin name Y signal _4818_ layer 1 50 -340
cell 3927 NOR3X1_373
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4802_ layer 1 -175 -251
pin name B signal _4787_ layer 1 -100 -150
pin name C signal _4818_ layer 1 -20 -50
pin name Y signal _4819_ layer 1 -106 -335
cell 3928 NAND2X1_915
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _4521_ layer 1 80 70
pin name Y signal _4820_ layer 1 50 -340
cell 3929 OAI21X1_152
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4305_ layer 1 -80 -165
pin name B signal wBusy_bF$buf0 layer 1 -40 -70
pin name C signal _4820_ layer 1 80 150
pin name Y signal _4821_ layer 1 25 -50
cell 3930 NAND2X1_916
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _4512_ layer 1 80 70
pin name Y signal _4822_ layer 1 50 -340
cell 3931 NAND2X1_917
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _4522_ layer 1 80 70
pin name Y signal _4823_ layer 1 50 -340
cell 3932 AOI22X1_716
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _4524_ layer 1 -80 -131
pin name C signal _4514_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _4824_ layer 1 5 -216
cell 3933 NAND3X1_221
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4822_ layer 1 -120 30
pin name B signal _4823_ layer 1 -20 -50
pin name C signal _4824_ layer 1 40 130
pin name Y signal _4825_ layer 1 -40 340
cell 3934 OR2X2_50
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4825_ layer 1 -120 -270
pin name B signal _4821_ layer 1 -20 -111
pin name Y signal _4826_ layer 1 120 -50
cell 3935 INVX1_569
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _4827_ layer 1 40 0
cell 3936 NAND2X1_918
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _4525_ layer 1 80 70
pin name Y signal _4828_ layer 1 50 -340
cell 3937 OAI21X1_153
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4827_ layer 1 -80 -165
pin name B signal _4537_ layer 1 -40 -70
pin name C signal _4828_ layer 1 80 150
pin name Y signal _4829_ layer 1 25 -50
cell 3938 AOI21X1_107
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _4532_ layer 1 -40 -131
pin name C signal _4829_ layer 1 120 -251
pin name Y signal _4830_ layer 1 40 -340
cell 3939 AOI22X1_717
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4538_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _4539_ layer 1 70 -90
pin name Y signal _4831_ layer 1 5 -216
cell 3940 AOI22X1_718
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4501_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _4508_ layer 1 70 -90
pin name Y signal _4832_ layer 1 5 -216
cell 3941 AND2X2_99
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4831_ layer 1 -120 -131
pin name B signal _4832_ layer 1 -40 -50
pin name Y signal _4833_ layer 1 89 -340
cell 3942 NAND2X1_919
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _4530_ layer 1 80 70
pin name Y signal _4834_ layer 1 50 -340
cell 3943 NAND2X1_920
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _4528_ layer 1 80 70
pin name Y signal _4835_ layer 1 50 -340
cell 3944 NAND2X1_921
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4834_ layer 1 -80 -170
pin name B signal _4835_ layer 1 80 70
pin name Y signal _4836_ layer 1 50 -340
cell 3945 NAND2X1_922
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _4504_ layer 1 80 70
pin name Y signal _4837_ layer 1 50 -340
cell 3946 NAND2X1_923
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _4518_ layer 1 80 70
pin name Y signal _4838_ layer 1 50 -340
cell 3947 NAND2X1_924
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4837_ layer 1 -80 -170
pin name B signal _4838_ layer 1 80 70
pin name Y signal _4839_ layer 1 50 -340
cell 3948 NOR2X1_526
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4836_ layer 1 -80 -270
pin name B signal _4839_ layer 1 80 -31
pin name Y signal _4840_ layer 1 0 -150
cell 3949 NAND3X1_222
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4833_ layer 1 -120 30
pin name B signal _4830_ layer 1 -20 -50
pin name C signal _4840_ layer 1 40 130
pin name Y signal _4841_ layer 1 -40 340
cell 3950 NOR2X1_527
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4826_ layer 1 -80 -270
pin name B signal _4841_ layer 1 80 -31
pin name Y signal _4842_ layer 1 0 -150
cell 3951 AOI21X1_108
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4768_ layer 1 -80 -35
pin name B signal _4819_ layer 1 -40 -131
pin name C signal _4842_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<3> layer 1 40 -340
cell 3952 INVX1_570
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<99> layer 1 -40 -270
pin name Y signal _4843_ layer 1 40 0
cell 3953 NOR2X1_528
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf4 layer 1 -80 -270
pin name B signal _4843_ layer 1 80 -31
pin name Y signal _4844_ layer 1 0 -150
cell 3954 INVX1_571
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4844_ layer 1 -40 -270
pin name Y signal _4845_ layer 1 40 0
cell 3955 INVX1_572
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<109> layer 1 -40 -270
pin name Y signal _4846_ layer 1 40 0
cell 3956 NAND2X1_925
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<108> layer 1 -80 -170
pin name B signal _4846_ layer 1 80 70
pin name Y signal _4847_ layer 1 50 -340
cell 3957 INVX2_15
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4847_ layer 1 -40 -170
pin name Y signal _4848_ layer 1 40 0
cell 3958 OR2X2_51
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<105> layer 1 -120 -270
pin name B signal wSelec<104> layer 1 -20 -111
pin name Y signal _4849_ layer 1 120 -50
cell 3959 INVX1_573
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<107> layer 1 -40 -270
pin name Y signal _4850_ layer 1 40 0
cell 3960 NAND2X1_926
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<106> layer 1 -80 -170
pin name B signal _4850_ layer 1 80 70
pin name Y signal _4851_ layer 1 50 -340
cell 3961 NOR2X1_529
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4849_ layer 1 -80 -270
pin name B signal _4851_ layer 1 80 -31
pin name Y signal _4852_ layer 1 0 -150
cell 3962 AND2X2_100
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4852_ layer 1 -120 -131
pin name B signal _4848_ layer 1 -40 -50
pin name Y signal _4853_ layer 1 89 -340
cell 3963 AOI21X1_109
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _4853_ layer 1 -40 -131
pin name C signal _4845_ layer 1 120 -251
pin name Y signal _4854_ layer 1 40 -340
cell 3964 INVX1_574
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<105> layer 1 -40 -270
pin name Y signal _4855_ layer 1 40 0
cell 3965 NAND2X1_927
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<104> layer 1 -80 -170
pin name B signal _4855_ layer 1 80 70
pin name Y signal _4856_ layer 1 50 -340
cell 3966 OR2X2_52
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<106> layer 1 -120 -270
pin name B signal wSelec<107> layer 1 -20 -111
pin name Y signal _4857_ layer 1 120 -50
cell 3967 NOR2X1_530
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4857_ layer 1 -80 -270
pin name B signal _4856_ layer 1 80 -31
pin name Y signal _4858_ layer 1 0 -150
cell 3968 NAND2X1_928
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4848_ layer 1 -80 -170
pin name B signal _4858_ layer 1 80 70
pin name Y signal _4859_ layer 1 50 -340
cell 3969 INVX1_575
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4859_ layer 1 -40 -270
pin name Y signal _4860_ layer 1 40 0
cell 3970 INVX1_576
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<104> layer 1 -40 -270
pin name Y signal _4861_ layer 1 40 0
cell 3971 NAND2X1_929
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<105> layer 1 -80 -170
pin name B signal _4861_ layer 1 80 70
pin name Y signal _4862_ layer 1 50 -340
cell 3972 INVX1_577
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<106> layer 1 -40 -270
pin name Y signal _4863_ layer 1 40 0
cell 3973 NAND2X1_930
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<107> layer 1 -80 -170
pin name B signal _4863_ layer 1 80 70
pin name Y signal _4864_ layer 1 50 -340
cell 3974 NOR2X1_531
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4862_ layer 1 -80 -270
pin name B signal _4864_ layer 1 80 -31
pin name Y signal _4865_ layer 1 0 -150
cell 3975 NAND2X1_931
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<108> layer 1 -80 -170
pin name B signal wSelec<109> layer 1 80 70
pin name Y signal _4866_ layer 1 50 -340
cell 3976 INVX1_578
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4866_ layer 1 -40 -270
pin name Y signal _4867_ layer 1 40 0
cell 3977 NAND2X1_932
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4867_ layer 1 -80 -170
pin name B signal _4865_ layer 1 80 70
pin name Y signal _4868_ layer 1 50 -340
cell 3978 INVX1_579
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4868_ layer 1 -40 -270
pin name Y signal _4869_ layer 1 40 0
cell 3979 AOI22X1_719
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4860_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _4869_ layer 1 70 -90
pin name Y signal _4870_ layer 1 5 -216
cell 3980 OR2X2_53
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4856_ layer 1 -120 -270
pin name B signal _4857_ layer 1 -20 -111
pin name Y signal _4871_ layer 1 120 -50
cell 3981 OR2X2_54
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<108> layer 1 -120 -270
pin name B signal wSelec<109> layer 1 -20 -111
pin name Y signal _4872_ layer 1 120 -50
cell 3982 NOR2X1_532
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4872_ layer 1 -80 -270
pin name B signal _4871_ layer 1 80 -31
pin name Y signal _4873_ layer 1 0 -150
cell 3983 NOR2X1_533
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4851_ layer 1 -80 -270
pin name B signal _4856_ layer 1 80 -31
pin name Y signal _4874_ layer 1 0 -150
cell 3984 INVX1_580
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<108> layer 1 -40 -270
pin name Y signal _4875_ layer 1 40 0
cell 3985 NAND2X1_933
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<109> layer 1 -80 -170
pin name B signal _4875_ layer 1 80 70
pin name Y signal _4876_ layer 1 50 -340
cell 3986 INVX2_16
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4876_ layer 1 -40 -170
pin name Y signal _4877_ layer 1 40 0
cell 3987 NAND2X1_934
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4877_ layer 1 -80 -170
pin name B signal _4874_ layer 1 80 70
pin name Y signal _4878_ layer 1 50 -340
cell 3988 INVX1_581
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4878_ layer 1 -40 -270
pin name Y signal _4879_ layer 1 40 0
cell 3989 AOI22X1_720
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _4873_ layer 1 -80 -131
pin name C signal _4879_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _4880_ layer 1 5 -216
cell 3990 NAND3X1_223
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4854_ layer 1 -120 30
pin name B signal _4880_ layer 1 -20 -50
pin name C signal _4870_ layer 1 40 130
pin name Y signal _4881_ layer 1 -40 340
cell 3991 NOR2X1_534
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<105> layer 1 -80 -270
pin name B signal wSelec<104> layer 1 80 -31
pin name Y signal _4882_ layer 1 0 -150
cell 3992 NOR2X1_535
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<106> layer 1 -80 -270
pin name B signal wSelec<107> layer 1 80 -31
pin name Y signal _4883_ layer 1 0 -150
cell 3993 NAND2X1_935
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4882_ layer 1 -80 -170
pin name B signal _4883_ layer 1 80 70
pin name Y signal _4884_ layer 1 50 -340
cell 3994 NOR2X1_536
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4847_ layer 1 -80 -270
pin name B signal _4884_ layer 1 80 -31
pin name Y signal _4885_ layer 1 0 -150
cell 3995 NAND2X1_936
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<105> layer 1 -80 -170
pin name B signal wSelec<104> layer 1 80 70
pin name Y signal _4886_ layer 1 50 -340
cell 3996 NOR3X1_374
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4857_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4847_ layer 1 -20 -50
pin name Y signal _4887_ layer 1 -106 -335
cell 3997 AOI22X1_721
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _4887_ layer 1 -80 -131
pin name C signal _4885_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _4888_ layer 1 5 -216
cell 3998 INVX1_582
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4872_ layer 1 -40 -270
pin name Y signal _4889_ layer 1 40 0
cell 3999 NOR2X1_537
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4857_ layer 1 -80 -270
pin name B signal _4862_ layer 1 80 -31
pin name Y signal _4890_ layer 1 0 -150
cell 4000 AND2X2_101
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4890_ layer 1 -120 -131
pin name B signal _4889_ layer 1 -40 -50
pin name Y signal _4891_ layer 1 89 -340
cell 4001 NAND2X1_937
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<106> layer 1 -80 -170
pin name B signal wSelec<107> layer 1 80 70
pin name Y signal _4892_ layer 1 50 -340
cell 4002 NOR3X1_375
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4866_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4892_ layer 1 -20 -50
pin name Y signal _4893_ layer 1 -106 -335
cell 4003 AOI22X1_722
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _4893_ layer 1 -80 -131
pin name C signal _4891_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _4894_ layer 1 5 -216
cell 4004 INVX1_583
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _4895_ layer 1 40 0
cell 4005 INVX1_584
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _4896_ layer 1 40 0
cell 4006 NOR2X1_538
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4856_ layer 1 -80 -270
pin name B signal _4864_ layer 1 80 -31
pin name Y signal _4897_ layer 1 0 -150
cell 4007 NAND2X1_938
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4867_ layer 1 -80 -170
pin name B signal _4897_ layer 1 80 70
pin name Y signal _4898_ layer 1 50 -340
cell 4008 NOR2X1_539
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4886_ layer 1 -80 -270
pin name B signal _4892_ layer 1 80 -31
pin name Y signal _4899_ layer 1 0 -150
cell 4009 NAND2X1_939
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4899_ layer 1 -80 -170
pin name B signal _4877_ layer 1 80 70
pin name Y signal _4900_ layer 1 50 -340
cell 4010 OAI22X1_122
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4895_ layer 1 -120 -165
pin name B signal _4900_ layer 1 -80 -70
pin name C signal _4898_ layer 1 160 -131
pin name D signal _4896_ layer 1 80 -70
pin name Y signal _4901_ layer 1 0 -150
cell 4011 INVX1_585
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _4902_ layer 1 40 0
cell 4012 NOR3X1_376
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4847_ layer 1 -175 -251
pin name B signal _4862_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _4903_ layer 1 -106 -335
cell 4013 NAND2X1_940
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _4903_ layer 1 80 70
pin name Y signal _4904_ layer 1 50 -340
cell 4014 NOR2X1_540
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4886_ layer 1 -80 -270
pin name B signal _4851_ layer 1 80 -31
pin name Y signal _4905_ layer 1 0 -150
cell 4015 NAND2X1_941
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4877_ layer 1 -80 -170
pin name B signal _4905_ layer 1 80 70
pin name Y signal _4906_ layer 1 50 -340
cell 4016 OAI21X1_154
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4902_ layer 1 -80 -165
pin name B signal _4906_ layer 1 -40 -70
pin name C signal _4904_ layer 1 80 150
pin name Y signal _4907_ layer 1 25 -50
cell 4017 NOR2X1_541
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4901_ layer 1 -80 -270
pin name B signal _4907_ layer 1 80 -31
pin name Y signal _4908_ layer 1 0 -150
cell 4018 NAND3X1_224
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4888_ layer 1 -120 30
pin name B signal _4894_ layer 1 -20 -50
pin name C signal _4908_ layer 1 40 130
pin name Y signal _4909_ layer 1 -40 340
cell 4019 INVX1_586
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _4910_ layer 1 40 0
cell 4020 INVX1_587
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _4911_ layer 1 40 0
cell 4021 NOR2X1_542
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4851_ layer 1 -80 -270
pin name B signal _4862_ layer 1 80 -31
pin name Y signal _4912_ layer 1 0 -150
cell 4022 NAND2X1_942
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4848_ layer 1 -80 -170
pin name B signal _4912_ layer 1 80 70
pin name Y signal _4913_ layer 1 50 -340
cell 4023 NOR2X1_543
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4849_ layer 1 -80 -270
pin name B signal _4864_ layer 1 80 -31
pin name Y signal _4914_ layer 1 0 -150
cell 4024 NAND2X1_943
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4848_ layer 1 -80 -170
pin name B signal _4914_ layer 1 80 70
pin name Y signal _4915_ layer 1 50 -340
cell 4025 OAI22X1_123
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4915_ layer 1 -120 -165
pin name B signal _4910_ layer 1 -80 -70
pin name C signal _4911_ layer 1 160 -131
pin name D signal _4913_ layer 1 80 -70
pin name Y signal _4916_ layer 1 0 -150
cell 4026 INVX1_588
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _4917_ layer 1 40 0
cell 4027 INVX1_589
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _4918_ layer 1 40 0
cell 4028 NAND2X1_944
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4877_ layer 1 -80 -170
pin name B signal _4912_ layer 1 80 70
pin name Y signal _4919_ layer 1 50 -340
cell 4029 NOR2X1_544
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4886_ layer 1 -80 -270
pin name B signal _4857_ layer 1 80 -31
pin name Y signal _4920_ layer 1 0 -150
cell 4030 NAND2X1_945
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4877_ layer 1 -80 -170
pin name B signal _4920_ layer 1 80 70
pin name Y signal _4921_ layer 1 50 -340
cell 4031 OAI22X1_124
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4917_ layer 1 -120 -165
pin name B signal _4921_ layer 1 -80 -70
pin name C signal _4919_ layer 1 160 -131
pin name D signal _4918_ layer 1 80 -70
pin name Y signal _4922_ layer 1 0 -150
cell 4032 NOR2X1_545
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4922_ layer 1 -80 -270
pin name B signal _4916_ layer 1 80 -31
pin name Y signal _4923_ layer 1 0 -150
cell 4033 NOR3X1_377
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4856_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4924_ layer 1 -106 -335
cell 4034 NAND2X1_946
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _4924_ layer 1 80 70
pin name Y signal _4925_ layer 1 50 -340
cell 4035 NOR3X1_378
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4864_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4926_ layer 1 -106 -335
cell 4036 NAND2X1_947
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _4926_ layer 1 80 70
pin name Y signal _4927_ layer 1 50 -340
cell 4037 NAND2X1_948
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4925_ layer 1 -80 -170
pin name B signal _4927_ layer 1 80 70
pin name Y signal _4928_ layer 1 50 -340
cell 4038 INVX1_590
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _4929_ layer 1 40 0
cell 4039 NAND2X1_949
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4867_ layer 1 -80 -170
pin name B signal _4852_ layer 1 80 70
pin name Y signal _4930_ layer 1 50 -340
cell 4040 NOR3X1_379
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4862_ layer 1 -175 -251
pin name B signal _4864_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4931_ layer 1 -106 -335
cell 4041 NAND2X1_950
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _4931_ layer 1 80 70
pin name Y signal _4932_ layer 1 50 -340
cell 4042 OAI21X1_155
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4929_ layer 1 -80 -165
pin name B signal _4930_ layer 1 -40 -70
pin name C signal _4932_ layer 1 80 150
pin name Y signal _4933_ layer 1 25 -50
cell 4043 NOR2X1_546
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4928_ layer 1 -80 -270
pin name B signal _4933_ layer 1 80 -31
pin name Y signal _4934_ layer 1 0 -150
cell 4044 NAND2X1_951
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4923_ layer 1 -80 -170
pin name B signal _4934_ layer 1 80 70
pin name Y signal _4935_ layer 1 50 -340
cell 4045 NOR3X1_380
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4881_ layer 1 -175 -251
pin name B signal _4935_ layer 1 -100 -150
pin name C signal _4909_ layer 1 -20 -50
pin name Y signal _4936_ layer 1 -106 -335
cell 4046 NAND2X1_952
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4848_ layer 1 -80 -170
pin name B signal _4905_ layer 1 80 70
pin name Y signal _4937_ layer 1 50 -340
cell 4047 INVX1_591
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4937_ layer 1 -40 -270
pin name Y signal _4938_ layer 1 40 0
cell 4048 INVX1_592
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _4939_ layer 1 40 0
cell 4049 NOR3X1_381
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4872_ layer 1 -100 -150
pin name C signal _4851_ layer 1 -20 -50
pin name Y signal _4940_ layer 1 -106 -335
cell 4050 NAND2X1_953
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _4940_ layer 1 80 70
pin name Y signal _4941_ layer 1 50 -340
cell 4051 NAND2X1_954
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4889_ layer 1 -80 -170
pin name B signal _4912_ layer 1 80 70
pin name Y signal _4942_ layer 1 50 -340
cell 4052 OAI21X1_156
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4942_ layer 1 -80 -165
pin name B signal _4939_ layer 1 -40 -70
pin name C signal _4941_ layer 1 80 150
pin name Y signal _4943_ layer 1 25 -50
cell 4053 AOI21X1_110
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _4938_ layer 1 -40 -131
pin name C signal _4943_ layer 1 120 -251
pin name Y signal _4944_ layer 1 40 -340
cell 4054 INVX1_593
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _4945_ layer 1 40 0
cell 4055 INVX1_594
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _4946_ layer 1 40 0
cell 4056 NOR2X1_547
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4892_ layer 1 -80 -270
pin name B signal _4849_ layer 1 80 -31
pin name Y signal _4947_ layer 1 0 -150
cell 4057 NAND2X1_955
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4848_ layer 1 -80 -170
pin name B signal _4947_ layer 1 80 70
pin name Y signal _4948_ layer 1 50 -340
cell 4058 NAND2X1_956
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4889_ layer 1 -80 -170
pin name B signal _4874_ layer 1 80 70
pin name Y signal _4949_ layer 1 50 -340
cell 4059 OAI22X1_125
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4946_ layer 1 -120 -165
pin name B signal _4948_ layer 1 -80 -70
pin name C signal _4949_ layer 1 160 -131
pin name D signal _4945_ layer 1 80 -70
pin name Y signal _4950_ layer 1 0 -150
cell 4060 INVX1_595
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _4951_ layer 1 40 0
cell 4061 INVX1_596
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _4952_ layer 1 40 0
cell 4062 NAND2X1_957
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4848_ layer 1 -80 -170
pin name B signal _4874_ layer 1 80 70
pin name Y signal _4953_ layer 1 50 -340
cell 4063 NAND2X1_958
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4889_ layer 1 -80 -170
pin name B signal _4920_ layer 1 80 70
pin name Y signal _4954_ layer 1 50 -340
cell 4064 OAI22X1_126
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4951_ layer 1 -120 -165
pin name B signal _4954_ layer 1 -80 -70
pin name C signal _4953_ layer 1 160 -131
pin name D signal _4952_ layer 1 80 -70
pin name Y signal _4955_ layer 1 0 -150
cell 4065 NOR2X1_548
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4950_ layer 1 -80 -270
pin name B signal _4955_ layer 1 80 -31
pin name Y signal _4956_ layer 1 0 -150
cell 4066 INVX1_597
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _4957_ layer 1 40 0
cell 4067 NOR3X1_382
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4872_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4851_ layer 1 -20 -50
pin name Y signal _4958_ layer 1 -106 -335
cell 4068 NAND2X1_959
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _4958_ layer 1 80 70
pin name Y signal _4959_ layer 1 50 -340
cell 4069 OR2X2_55
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4884_ layer 1 -120 -270
pin name B signal _4866_ layer 1 -20 -111
pin name Y signal _4960_ layer 1 120 -50
cell 4070 OAI21X1_157
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4957_ layer 1 -80 -165
pin name B signal _4960_ layer 1 -40 -70
pin name C signal _4959_ layer 1 80 150
pin name Y signal _4961_ layer 1 25 -50
cell 4071 INVX1_598
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _4962_ layer 1 40 0
cell 4072 INVX1_599
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _4963_ layer 1 40 0
cell 4073 NOR2X1_549
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4892_ layer 1 -80 -270
pin name B signal _4862_ layer 1 80 -31
pin name Y signal _4964_ layer 1 0 -150
cell 4074 NAND2X1_960
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4848_ layer 1 -80 -170
pin name B signal _4964_ layer 1 80 70
pin name Y signal _4965_ layer 1 50 -340
cell 4075 NAND2X1_961
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4867_ layer 1 -80 -170
pin name B signal _4858_ layer 1 80 70
pin name Y signal _4966_ layer 1 50 -340
cell 4076 OAI22X1_127
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4965_ layer 1 -120 -165
pin name B signal _4963_ layer 1 -80 -70
pin name C signal _4962_ layer 1 160 -131
pin name D signal _4966_ layer 1 80 -70
pin name Y signal _4967_ layer 1 0 -150
cell 4077 NOR2X1_550
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4961_ layer 1 -80 -270
pin name B signal _4967_ layer 1 80 -31
pin name Y signal _4968_ layer 1 0 -150
cell 4078 NAND3X1_225
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4944_ layer 1 -120 30
pin name B signal _4968_ layer 1 -20 -50
pin name C signal _4956_ layer 1 40 130
pin name Y signal _4969_ layer 1 -40 340
cell 4079 NOR3X1_383
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4857_ layer 1 -100 -150
pin name C signal _4872_ layer 1 -20 -50
pin name Y signal _4970_ layer 1 -106 -335
cell 4080 NOR3X1_384
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4866_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4856_ layer 1 -20 -50
pin name Y signal _4971_ layer 1 -106 -335
cell 4081 AOI22X1_723
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _4970_ layer 1 -80 -131
pin name C signal _4971_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _4972_ layer 1 5 -216
cell 4082 NOR3X1_385
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4866_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4862_ layer 1 -20 -50
pin name Y signal _4973_ layer 1 -106 -335
cell 4083 NOR3X1_386
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4866_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _4974_ layer 1 -106 -335
cell 4084 AOI22X1_724
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4973_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _4974_ layer 1 70 -90
pin name Y signal _4975_ layer 1 5 -216
cell 4085 NAND2X1_962
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4972_ layer 1 -80 -170
pin name B signal _4975_ layer 1 80 70
pin name Y signal _4976_ layer 1 50 -340
cell 4086 NOR3X1_387
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4864_ layer 1 -175 -251
pin name B signal _4849_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4977_ layer 1 -106 -335
cell 4087 NOR3X1_388
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4856_ layer 1 -175 -251
pin name B signal _4864_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4978_ layer 1 -106 -335
cell 4088 AOI22X1_725
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4977_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _4978_ layer 1 70 -90
pin name Y signal _4979_ layer 1 5 -216
cell 4089 NOR3X1_389
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4847_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4856_ layer 1 -20 -50
pin name Y signal _4980_ layer 1 -106 -335
cell 4090 NOR3X1_390
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4886_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4847_ layer 1 -20 -50
pin name Y signal _4981_ layer 1 -106 -335
cell 4091 AOI22X1_726
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _4981_ layer 1 -80 -131
pin name C signal _4980_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _4982_ layer 1 5 -216
cell 4092 NAND2X1_963
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4982_ layer 1 -80 -170
pin name B signal _4979_ layer 1 80 70
pin name Y signal _4983_ layer 1 50 -340
cell 4093 NOR2X1_551
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4976_ layer 1 -80 -270
pin name B signal _4983_ layer 1 80 -31
pin name Y signal _4984_ layer 1 0 -150
cell 4094 NOR3X1_391
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4872_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4856_ layer 1 -20 -50
pin name Y signal _4985_ layer 1 -106 -335
cell 4095 NOR3X1_392
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4872_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4862_ layer 1 -20 -50
pin name Y signal _4986_ layer 1 -106 -335
cell 4096 AOI22X1_727
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4985_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _4986_ layer 1 70 -90
pin name Y signal _4987_ layer 1 5 -216
cell 4097 NOR3X1_393
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4872_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _4988_ layer 1 -106 -335
cell 4098 NOR3X1_394
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4847_ layer 1 -175 -251
pin name B signal _4857_ layer 1 -100 -150
pin name C signal _4862_ layer 1 -20 -50
pin name Y signal _4989_ layer 1 -106 -335
cell 4099 AOI22X1_728
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _4988_ layer 1 -80 -131
pin name C signal _4989_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _4990_ layer 1 5 -216
cell 4100 NAND2X1_964
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4987_ layer 1 -80 -170
pin name B signal _4990_ layer 1 80 70
pin name Y signal _4991_ layer 1 50 -340
cell 4101 NOR3X1_395
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4886_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4872_ layer 1 -20 -50
pin name Y signal _4992_ layer 1 -106 -335
cell 4102 NOR3X1_396
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4862_ layer 1 -175 -251
pin name B signal _4857_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4993_ layer 1 -106 -335
cell 4103 AOI22X1_729
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _4992_ layer 1 -80 -131
pin name C signal _4993_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _4994_ layer 1 5 -216
cell 4104 NOR3X1_397
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4857_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4995_ layer 1 -106 -335
cell 4105 NOR3X1_398
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _4996_ layer 1 -106 -335
cell 4106 AOI22X1_730
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4995_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _4996_ layer 1 70 -90
pin name Y signal _4997_ layer 1 5 -216
cell 4107 NAND2X1_965
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4997_ layer 1 -80 -170
pin name B signal _4994_ layer 1 80 70
pin name Y signal _4998_ layer 1 50 -340
cell 4108 NOR2X1_552
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4991_ layer 1 -80 -270
pin name B signal _4998_ layer 1 80 -31
pin name Y signal _4999_ layer 1 0 -150
cell 4109 NAND2X1_966
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4999_ layer 1 -80 -170
pin name B signal _4984_ layer 1 80 70
pin name Y signal _5000_ layer 1 50 -340
cell 4110 NOR3X1_399
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4847_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _5001_ layer 1 -106 -335
cell 4111 NOR3X1_400
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4857_ layer 1 -175 -251
pin name B signal _4866_ layer 1 -100 -150
pin name C signal _4862_ layer 1 -20 -50
pin name Y signal _5002_ layer 1 -106 -335
cell 4112 AOI22X1_731
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _5002_ layer 1 -80 -131
pin name C signal _5001_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _5003_ layer 1 5 -216
cell 4113 NOR3X1_401
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4851_ layer 1 -175 -251
pin name B signal _4849_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _5004_ layer 1 -106 -335
cell 4114 NOR3X1_402
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4862_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _5005_ layer 1 -106 -335
cell 4115 AOI22X1_732
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5004_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _5005_ layer 1 70 -90
pin name Y signal _5006_ layer 1 5 -216
cell 4116 NAND2X1_967
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5003_ layer 1 -80 -170
pin name B signal _5006_ layer 1 80 70
pin name Y signal _5007_ layer 1 50 -340
cell 4117 NOR3X1_403
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4847_ layer 1 -175 -251
pin name B signal _4856_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _5008_ layer 1 -106 -335
cell 4118 NAND2X1_968
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _5008_ layer 1 80 70
pin name Y signal _5009_ layer 1 50 -340
cell 4119 NOR3X1_404
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4866_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4851_ layer 1 -20 -50
pin name Y signal _5010_ layer 1 -106 -335
cell 4120 NAND2X1_969
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _5010_ layer 1 80 70
pin name Y signal _5011_ layer 1 50 -340
cell 4121 NOR3X1_405
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4872_ layer 1 -20 -50
pin name Y signal _5012_ layer 1 -106 -335
cell 4122 NOR3X1_406
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4866_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _5013_ layer 1 -106 -335
cell 4123 AOI22X1_733
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _5012_ layer 1 -80 -131
pin name C signal _5013_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _5014_ layer 1 5 -216
cell 4124 NAND3X1_226
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5009_ layer 1 -120 30
pin name B signal _5011_ layer 1 -20 -50
pin name C signal _5014_ layer 1 40 130
pin name Y signal _5015_ layer 1 -40 340
cell 4125 NOR2X1_553
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5015_ layer 1 -80 -270
pin name B signal _5007_ layer 1 80 -31
pin name Y signal _5016_ layer 1 0 -150
cell 4126 NOR3X1_407
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4872_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _5017_ layer 1 -106 -335
cell 4127 NOR3X1_408
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4851_ layer 1 -175 -251
pin name B signal _4866_ layer 1 -100 -150
pin name C signal _4856_ layer 1 -20 -50
pin name Y signal _5018_ layer 1 -106 -335
cell 4128 AOI22X1_734
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _5017_ layer 1 -80 -131
pin name C signal _5018_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _5019_ layer 1 5 -216
cell 4129 NOR3X1_409
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4851_ layer 1 -175 -251
pin name B signal _4866_ layer 1 -100 -150
pin name C signal _4862_ layer 1 -20 -50
pin name Y signal _5020_ layer 1 -106 -335
cell 4130 NAND2X1_970
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _5020_ layer 1 80 70
pin name Y signal _5021_ layer 1 50 -340
cell 4131 NOR3X1_410
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4856_ layer 1 -175 -251
pin name B signal _4857_ layer 1 -100 -150
pin name C signal _4876_ layer 1 -20 -50
pin name Y signal _5022_ layer 1 -106 -335
cell 4132 NAND2X1_971
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _5022_ layer 1 80 70
pin name Y signal _5023_ layer 1 50 -340
cell 4133 NAND3X1_227
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5021_ layer 1 -120 30
pin name B signal _5023_ layer 1 -20 -50
pin name C signal _5019_ layer 1 40 130
pin name Y signal _5024_ layer 1 -40 340
cell 4134 NOR3X1_411
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4856_ layer 1 -175 -251
pin name B signal _4872_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _5025_ layer 1 -106 -335
cell 4135 NOR3X1_412
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4866_ layer 1 -175 -251
pin name B signal _4892_ layer 1 -100 -150
pin name C signal _4849_ layer 1 -20 -50
pin name Y signal _5026_ layer 1 -106 -335
cell 4136 AOI22X1_735
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _5026_ layer 1 -80 -131
pin name C signal _5025_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _5027_ layer 1 5 -216
cell 4137 NOR3X1_413
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4862_ layer 1 -175 -251
pin name B signal _4872_ layer 1 -100 -150
pin name C signal _4864_ layer 1 -20 -50
pin name Y signal _5028_ layer 1 -106 -335
cell 4138 NOR3X1_414
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4866_ layer 1 -175 -251
pin name B signal _4886_ layer 1 -100 -150
pin name C signal _4857_ layer 1 -20 -50
pin name Y signal _5029_ layer 1 -106 -335
cell 4139 AOI22X1_736
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _5029_ layer 1 -80 -131
pin name C signal _5028_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _5030_ layer 1 5 -216
cell 4140 NAND2X1_972
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5027_ layer 1 -80 -170
pin name B signal _5030_ layer 1 80 70
pin name Y signal _5031_ layer 1 50 -340
cell 4141 NOR2X1_554
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5031_ layer 1 -80 -270
pin name B signal _5024_ layer 1 80 -31
pin name Y signal _5032_ layer 1 0 -150
cell 4142 NAND2X1_973
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5016_ layer 1 -80 -170
pin name B signal _5032_ layer 1 80 70
pin name Y signal _5033_ layer 1 50 -340
cell 4143 NOR3X1_415
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5000_ layer 1 -175 -251
pin name B signal _4969_ layer 1 -100 -150
pin name C signal _5033_ layer 1 -20 -50
pin name Y signal _5034_ layer 1 -106 -335
cell 4144 INVX1_600
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<101> layer 1 -40 -270
pin name Y signal _5035_ layer 1 40 0
cell 4145 NAND2X1_974
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<100> layer 1 -80 -170
pin name B signal _5035_ layer 1 80 70
pin name Y signal _5036_ layer 1 50 -340
cell 4146 INVX1_601
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<103> layer 1 -40 -270
pin name Y signal _5037_ layer 1 40 0
cell 4147 NAND2X1_975
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<102> layer 1 -80 -170
pin name B signal _5037_ layer 1 80 70
pin name Y signal _5038_ layer 1 50 -340
cell 4148 NOR2X1_555
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5036_ layer 1 -80 -270
pin name B signal _5038_ layer 1 80 -31
pin name Y signal _5039_ layer 1 0 -150
cell 4149 NOR2X1_556
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<101> layer 1 -80 -270
pin name B signal wSelec<100> layer 1 80 -31
pin name Y signal _5040_ layer 1 0 -150
cell 4150 INVX1_602
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5040_ layer 1 -40 -270
pin name Y signal _5041_ layer 1 40 0
cell 4151 NOR2X1_557
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5038_ layer 1 -80 -270
pin name B signal _5041_ layer 1 80 -31
pin name Y signal _5042_ layer 1 0 -150
cell 4152 AOI22X1_737
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _5039_ layer 1 -80 -131
pin name C signal _5042_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _5043_ layer 1 5 -216
cell 4153 INVX1_603
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<100> layer 1 -40 -270
pin name Y signal _5044_ layer 1 40 0
cell 4154 NAND2X1_976
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<101> layer 1 -80 -170
pin name B signal _5044_ layer 1 80 70
pin name Y signal _5045_ layer 1 50 -340
cell 4155 NOR2X1_558
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5045_ layer 1 -80 -270
pin name B signal _5038_ layer 1 80 -31
pin name Y signal _5046_ layer 1 0 -150
cell 4156 NAND2X1_977
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _5046_ layer 1 80 70
pin name Y signal _5047_ layer 1 50 -340
cell 4157 INVX1_604
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<102> layer 1 -40 -270
pin name Y signal _5048_ layer 1 40 0
cell 4158 NAND2X1_978
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5048_ layer 1 -80 -170
pin name B signal _5037_ layer 1 80 70
pin name Y signal _5049_ layer 1 50 -340
cell 4159 NOR2X1_559
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5036_ layer 1 -80 -270
pin name B signal _5049_ layer 1 80 -31
pin name Y signal _5050_ layer 1 0 -150
cell 4160 NAND2X1_979
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<101> layer 1 -80 -170
pin name B signal wSelec<100> layer 1 80 70
pin name Y signal _5051_ layer 1 50 -340
cell 4161 NOR2X1_560
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5051_ layer 1 -80 -270
pin name B signal _5038_ layer 1 80 -31
pin name Y signal _5052_ layer 1 0 -150
cell 4162 AOI22X1_738
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5052_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _5050_ layer 1 70 -90
pin name Y signal _5053_ layer 1 5 -216
cell 4163 NAND3X1_228
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5047_ layer 1 -120 30
pin name B signal _5053_ layer 1 -20 -50
pin name C signal _5043_ layer 1 40 130
pin name Y signal _5054_ layer 1 -40 340
cell 4164 NAND2X1_980
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<103> layer 1 -80 -170
pin name B signal _5048_ layer 1 80 70
pin name Y signal _5055_ layer 1 50 -340
cell 4165 NOR2X1_561
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5055_ layer 1 -80 -270
pin name B signal _5041_ layer 1 80 -31
pin name Y signal _5056_ layer 1 0 -150
cell 4166 NAND2X1_981
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _5056_ layer 1 80 70
pin name Y signal _5057_ layer 1 50 -340
cell 4167 NAND2X1_982
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<102> layer 1 -80 -170
pin name B signal wSelec<103> layer 1 80 70
pin name Y signal _5058_ layer 1 50 -340
cell 4168 NOR2X1_562
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5058_ layer 1 -80 -270
pin name B signal _5045_ layer 1 80 -31
pin name Y signal _5059_ layer 1 0 -150
cell 4169 NOR2X1_563
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5058_ layer 1 -80 -270
pin name B signal _5036_ layer 1 80 -31
pin name Y signal _5060_ layer 1 0 -150
cell 4170 AOI22X1_739
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5059_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _5060_ layer 1 70 -90
pin name Y signal _5061_ layer 1 5 -216
cell 4171 NOR2X1_564
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5051_ layer 1 -80 -270
pin name B signal _5058_ layer 1 80 -31
pin name Y signal _5062_ layer 1 0 -150
cell 4172 NOR2X1_565
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5051_ layer 1 -80 -270
pin name B signal _5055_ layer 1 80 -31
pin name Y signal _5063_ layer 1 0 -150
cell 4173 AOI22X1_740
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _5062_ layer 1 -80 -131
pin name C signal _5063_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _5064_ layer 1 5 -216
cell 4174 NAND3X1_229
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5057_ layer 1 -120 30
pin name B signal _5064_ layer 1 -20 -50
pin name C signal _5061_ layer 1 40 130
pin name Y signal _5065_ layer 1 -40 340
cell 4175 NOR2X1_566
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5045_ layer 1 -80 -270
pin name B signal _5055_ layer 1 80 -31
pin name Y signal _5066_ layer 1 0 -150
cell 4176 NAND2X1_983
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _5066_ layer 1 80 70
pin name Y signal _5067_ layer 1 50 -340
cell 4177 NOR2X1_567
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5055_ layer 1 -80 -270
pin name B signal _5036_ layer 1 80 -31
pin name Y signal _5068_ layer 1 0 -150
cell 4178 NAND2X1_984
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _5068_ layer 1 80 70
pin name Y signal _5069_ layer 1 50 -340
cell 4179 NOR2X1_568
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5049_ layer 1 -80 -270
pin name B signal _5041_ layer 1 80 -31
pin name Y signal _5070_ layer 1 0 -150
cell 4180 NAND2X1_985
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _5070_ layer 1 80 70
pin name Y signal _5071_ layer 1 50 -340
cell 4181 NAND3X1_230
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5067_ layer 1 -120 30
pin name B signal _5069_ layer 1 -20 -50
pin name C signal _5071_ layer 1 40 130
pin name Y signal _5072_ layer 1 -40 340
cell 4182 INVX1_605
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _5073_ layer 1 40 0
cell 4183 NOR2X1_569
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5048_ layer 1 -80 -270
pin name B signal _5037_ layer 1 80 -31
pin name Y signal _5074_ layer 1 0 -150
cell 4184 NAND2X1_986
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5040_ layer 1 -80 -170
pin name B signal _5074_ layer 1 80 70
pin name Y signal _5075_ layer 1 50 -340
cell 4185 NOR2X1_570
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5045_ layer 1 -80 -270
pin name B signal _5049_ layer 1 80 -31
pin name Y signal _5076_ layer 1 0 -150
cell 4186 NOR2X1_571
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5051_ layer 1 -80 -270
pin name B signal _5049_ layer 1 80 -31
pin name Y signal _5077_ layer 1 0 -150
cell 4187 AOI22X1_741
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5076_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _5077_ layer 1 70 -90
pin name Y signal _5078_ layer 1 5 -216
cell 4188 OAI21X1_158
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5073_ layer 1 -80 -165
pin name B signal _5075_ layer 1 -40 -70
pin name C signal _5078_ layer 1 80 150
pin name Y signal _5079_ layer 1 25 -50
cell 4189 OR2X2_56
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5079_ layer 1 -120 -270
pin name B signal _5072_ layer 1 -20 -111
pin name Y signal _5080_ layer 1 120 -50
cell 4190 NOR3X1_416
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5054_ layer 1 -175 -251
pin name B signal _5065_ layer 1 -100 -150
pin name C signal _5080_ layer 1 -20 -50
pin name Y signal _5081_ layer 1 -106 -335
cell 4191 AND2X2_102
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5081_ layer 1 -120 -131
pin name B signal _4845_ layer 1 -40 -50
pin name Y signal _5082_ layer 1 89 -340
cell 4192 AOI21X1_111
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4936_ layer 1 -80 -35
pin name B signal _5034_ layer 1 -40 -131
pin name C signal _5082_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<0> layer 1 40 -340
cell 4193 INVX1_606
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4953_ layer 1 -40 -270
pin name Y signal _5083_ layer 1 40 0
cell 4194 AOI21X1_112
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _5083_ layer 1 -40 -131
pin name C signal _4845_ layer 1 120 -251
pin name Y signal _5084_ layer 1 40 -340
cell 4195 AOI22X1_742
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _4853_ layer 1 -80 -131
pin name C signal _4869_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _5085_ layer 1 5 -216
cell 4196 AOI22X1_743
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _4873_ layer 1 -80 -131
pin name C signal _4879_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _5086_ layer 1 5 -216
cell 4197 NAND3X1_231
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5084_ layer 1 -120 30
pin name B signal _5085_ layer 1 -20 -50
pin name C signal _5086_ layer 1 40 130
pin name Y signal _5087_ layer 1 -40 340
cell 4198 INVX1_607
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4913_ layer 1 -40 -270
pin name Y signal _5088_ layer 1 40 0
cell 4199 AOI22X1_744
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4938_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _5088_ layer 1 70 -90
pin name Y signal _5089_ layer 1 5 -216
cell 4200 AOI22X1_745
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _5012_ layer 1 -80 -131
pin name C signal _4891_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _5090_ layer 1 5 -216
cell 4201 INVX1_608
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _5091_ layer 1 40 0
cell 4202 INVX1_609
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _5092_ layer 1 40 0
cell 4203 OAI22X1_128
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5091_ layer 1 -120 -165
pin name B signal _4900_ layer 1 -80 -70
pin name C signal _4898_ layer 1 160 -131
pin name D signal _5092_ layer 1 80 -70
pin name Y signal _5093_ layer 1 0 -150
cell 4204 INVX1_610
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _5094_ layer 1 40 0
cell 4205 NAND2X1_987
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _5001_ layer 1 80 70
pin name Y signal _5095_ layer 1 50 -340
cell 4206 OAI21X1_159
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5094_ layer 1 -80 -165
pin name B signal _4906_ layer 1 -40 -70
pin name C signal _5095_ layer 1 80 150
pin name Y signal _5096_ layer 1 25 -50
cell 4207 NOR2X1_572
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5093_ layer 1 -80 -270
pin name B signal _5096_ layer 1 80 -31
pin name Y signal _5097_ layer 1 0 -150
cell 4208 NAND3X1_232
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5089_ layer 1 -120 30
pin name B signal _5090_ layer 1 -20 -50
pin name C signal _5097_ layer 1 40 130
pin name Y signal _5098_ layer 1 -40 340
cell 4209 INVX1_611
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _5099_ layer 1 40 0
cell 4210 NAND2X1_988
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _4885_ layer 1 80 70
pin name Y signal _5100_ layer 1 50 -340
cell 4211 OAI21X1_160
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5099_ layer 1 -80 -165
pin name B signal _4915_ layer 1 -40 -70
pin name C signal _5100_ layer 1 80 150
pin name Y signal _5101_ layer 1 25 -50
cell 4212 INVX1_612
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _5102_ layer 1 40 0
cell 4213 INVX1_613
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _5103_ layer 1 40 0
cell 4214 OAI22X1_129
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5102_ layer 1 -120 -165
pin name B signal _4921_ layer 1 -80 -70
pin name C signal _4919_ layer 1 160 -131
pin name D signal _5103_ layer 1 80 -70
pin name Y signal _5104_ layer 1 0 -150
cell 4215 NOR2X1_573
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5104_ layer 1 -80 -270
pin name B signal _5101_ layer 1 80 -31
pin name Y signal _5105_ layer 1 0 -150
cell 4216 AOI22X1_746
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5005_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _4978_ layer 1 70 -90
pin name Y signal _5106_ layer 1 5 -216
cell 4217 AND2X2_103
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4852_ layer 1 -120 -131
pin name B signal _4867_ layer 1 -40 -50
pin name Y signal _5107_ layer 1 89 -340
cell 4218 AOI22X1_747
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _4977_ layer 1 -80 -131
pin name C signal _5107_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _5108_ layer 1 5 -216
cell 4219 NAND3X1_233
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5106_ layer 1 -120 30
pin name B signal _5108_ layer 1 -20 -50
pin name C signal _5105_ layer 1 40 130
pin name Y signal _5109_ layer 1 -40 340
cell 4220 NOR3X1_417
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5109_ layer 1 -175 -251
pin name B signal _5087_ layer 1 -100 -150
pin name C signal _5098_ layer 1 -20 -50
pin name Y signal _5110_ layer 1 -106 -335
cell 4221 INVX1_614
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _5111_ layer 1 40 0
cell 4222 NAND2X1_989
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _4940_ layer 1 80 70
pin name Y signal _5112_ layer 1 50 -340
cell 4223 OAI21X1_161
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4942_ layer 1 -80 -165
pin name B signal _5111_ layer 1 -40 -70
pin name C signal _5112_ layer 1 80 150
pin name Y signal _5113_ layer 1 25 -50
cell 4224 AOI21X1_113
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _4989_ layer 1 -40 -131
pin name C signal _5113_ layer 1 120 -251
pin name Y signal _5114_ layer 1 40 -340
cell 4225 INVX1_615
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _5115_ layer 1 40 0
cell 4226 INVX1_616
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _5116_ layer 1 40 0
cell 4227 OAI22X1_130
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5116_ layer 1 -120 -165
pin name B signal _4948_ layer 1 -80 -70
pin name C signal _4949_ layer 1 160 -131
pin name D signal _5115_ layer 1 80 -70
pin name Y signal _5117_ layer 1 0 -150
cell 4228 INVX1_617
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _5118_ layer 1 40 0
cell 4229 NAND2X1_990
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _4958_ layer 1 80 70
pin name Y signal _5119_ layer 1 50 -340
cell 4230 OAI21X1_162
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4859_ layer 1 -80 -165
pin name B signal _5118_ layer 1 -40 -70
pin name C signal _5119_ layer 1 80 150
pin name Y signal _5120_ layer 1 25 -50
cell 4231 NOR2X1_574
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5120_ layer 1 -80 -270
pin name B signal _5117_ layer 1 80 -31
pin name Y signal _5121_ layer 1 0 -150
cell 4232 INVX1_618
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _5122_ layer 1 40 0
cell 4233 INVX1_619
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _5123_ layer 1 40 0
cell 4234 OAI22X1_131
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4954_ layer 1 -120 -165
pin name B signal _5123_ layer 1 -80 -70
pin name C signal _4960_ layer 1 160 -131
pin name D signal _5122_ layer 1 80 -70
pin name Y signal _5124_ layer 1 0 -150
cell 4235 INVX1_620
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _5125_ layer 1 40 0
cell 4236 NOR2X1_575
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5125_ layer 1 -80 -270
pin name B signal _4965_ layer 1 80 -31
pin name Y signal _5126_ layer 1 0 -150
cell 4237 INVX1_621
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _5127_ layer 1 40 0
cell 4238 NOR2X1_576
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5127_ layer 1 -80 -270
pin name B signal _4966_ layer 1 80 -31
pin name Y signal _5128_ layer 1 0 -150
cell 4239 NOR3X1_418
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5126_ layer 1 -175 -251
pin name B signal _5124_ layer 1 -100 -150
pin name C signal _5128_ layer 1 -20 -50
pin name Y signal _5129_ layer 1 -106 -335
cell 4240 NAND3X1_234
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5121_ layer 1 -120 30
pin name B signal _5114_ layer 1 -20 -50
pin name C signal _5129_ layer 1 40 130
pin name Y signal _5130_ layer 1 -40 340
cell 4241 AOI22X1_748
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _4970_ layer 1 -80 -131
pin name C signal _4971_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _5131_ layer 1 5 -216
cell 4242 AOI22X1_749
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4973_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _4974_ layer 1 70 -90
pin name Y signal _5132_ layer 1 5 -216
cell 4243 NAND2X1_991
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5131_ layer 1 -80 -170
pin name B signal _5132_ layer 1 80 70
pin name Y signal _5133_ layer 1 50 -340
cell 4244 AOI22X1_750
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _4981_ layer 1 -80 -131
pin name C signal _4980_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _5134_ layer 1 5 -216
cell 4245 AOI22X1_751
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4924_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _4931_ layer 1 70 -90
pin name Y signal _5135_ layer 1 5 -216
cell 4246 NAND2X1_992
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5134_ layer 1 -80 -170
pin name B signal _5135_ layer 1 80 70
pin name Y signal _5136_ layer 1 50 -340
cell 4247 NOR2X1_577
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5133_ layer 1 -80 -270
pin name B signal _5136_ layer 1 80 -31
pin name Y signal _5137_ layer 1 0 -150
cell 4248 AOI22X1_752
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4985_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _4986_ layer 1 70 -90
pin name Y signal _5138_ layer 1 5 -216
cell 4249 AOI22X1_753
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4887_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _4988_ layer 1 70 -90
pin name Y signal _5139_ layer 1 5 -216
cell 4250 NAND2X1_993
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5138_ layer 1 -80 -170
pin name B signal _5139_ layer 1 80 70
pin name Y signal _5140_ layer 1 50 -340
cell 4251 AOI22X1_754
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _4992_ layer 1 -80 -131
pin name C signal _4993_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _5141_ layer 1 5 -216
cell 4252 AOI22X1_755
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4995_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _4996_ layer 1 70 -90
pin name Y signal _5142_ layer 1 5 -216
cell 4253 NAND2X1_994
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5142_ layer 1 -80 -170
pin name B signal _5141_ layer 1 80 70
pin name Y signal _5143_ layer 1 50 -340
cell 4254 NOR2X1_578
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5140_ layer 1 -80 -270
pin name B signal _5143_ layer 1 80 -31
pin name Y signal _5144_ layer 1 0 -150
cell 4255 NAND2X1_995
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5144_ layer 1 -80 -170
pin name B signal _5137_ layer 1 80 70
pin name Y signal _5145_ layer 1 50 -340
cell 4256 AOI22X1_756
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _5002_ layer 1 -80 -131
pin name C signal _4903_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _5146_ layer 1 5 -216
cell 4257 AOI22X1_757
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4926_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _5004_ layer 1 70 -90
pin name Y signal _5147_ layer 1 5 -216
cell 4258 NAND2X1_996
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5146_ layer 1 -80 -170
pin name B signal _5147_ layer 1 80 70
pin name Y signal _5148_ layer 1 50 -340
cell 4259 AOI22X1_758
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _4893_ layer 1 -80 -131
pin name C signal _5013_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _5149_ layer 1 5 -216
cell 4260 NAND2X1_997
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _5008_ layer 1 80 70
pin name Y signal _5150_ layer 1 50 -340
cell 4261 NAND2X1_998
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _5010_ layer 1 80 70
pin name Y signal _5151_ layer 1 50 -340
cell 4262 NAND3X1_235
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5150_ layer 1 -120 30
pin name B signal _5151_ layer 1 -20 -50
pin name C signal _5149_ layer 1 40 130
pin name Y signal _5152_ layer 1 -40 340
cell 4263 NOR2X1_579
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5152_ layer 1 -80 -270
pin name B signal _5148_ layer 1 80 -31
pin name Y signal _5153_ layer 1 0 -150
cell 4264 AOI22X1_759
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _5017_ layer 1 -80 -131
pin name C signal _5018_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _5154_ layer 1 5 -216
cell 4265 NAND2X1_999
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _5020_ layer 1 80 70
pin name Y signal _5155_ layer 1 50 -340
cell 4266 NAND2X1_1000
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _5022_ layer 1 80 70
pin name Y signal _5156_ layer 1 50 -340
cell 4267 NAND3X1_236
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5155_ layer 1 -120 30
pin name B signal _5156_ layer 1 -20 -50
pin name C signal _5154_ layer 1 40 130
pin name Y signal _5157_ layer 1 -40 340
cell 4268 AOI22X1_760
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _5026_ layer 1 -80 -131
pin name C signal _5025_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _5158_ layer 1 5 -216
cell 4269 AOI22X1_761
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _5029_ layer 1 -80 -131
pin name C signal _5028_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _5159_ layer 1 5 -216
cell 4270 NAND2X1_1001
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5158_ layer 1 -80 -170
pin name B signal _5159_ layer 1 80 70
pin name Y signal _5160_ layer 1 50 -340
cell 4271 NOR2X1_580
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5160_ layer 1 -80 -270
pin name B signal _5157_ layer 1 80 -31
pin name Y signal _5161_ layer 1 0 -150
cell 4272 NAND2X1_1002
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5153_ layer 1 -80 -170
pin name B signal _5161_ layer 1 80 70
pin name Y signal _5162_ layer 1 50 -340
cell 4273 NOR3X1_419
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5145_ layer 1 -175 -251
pin name B signal _5130_ layer 1 -100 -150
pin name C signal _5162_ layer 1 -20 -50
pin name Y signal _5163_ layer 1 -106 -335
cell 4274 AOI21X1_114
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _5039_ layer 1 -40 -131
pin name C signal _4844_ layer 1 120 -251
pin name Y signal _5164_ layer 1 40 -340
cell 4275 AOI22X1_762
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5042_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _5070_ layer 1 70 -90
pin name Y signal _5165_ layer 1 5 -216
cell 4276 AOI22X1_763
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5063_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _5046_ layer 1 70 -90
pin name Y signal _5166_ layer 1 5 -216
cell 4277 NAND3X1_237
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5164_ layer 1 -120 30
pin name B signal _5166_ layer 1 -20 -50
pin name C signal _5165_ layer 1 40 130
pin name Y signal _5167_ layer 1 -40 340
cell 4278 NAND3X1_238
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _5040_ layer 1 -20 -50
pin name C signal _5074_ layer 1 40 130
pin name Y signal _5168_ layer 1 -40 340
cell 4279 AOI22X1_764
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _5062_ layer 1 -80 -131
pin name C signal _5050_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _5169_ layer 1 5 -216
cell 4280 AND2X2_104
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5169_ layer 1 -120 -131
pin name B signal _5168_ layer 1 -40 -50
pin name Y signal _5170_ layer 1 89 -340
cell 4281 AOI22X1_765
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5059_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _5066_ layer 1 70 -90
pin name Y signal _5171_ layer 1 5 -216
cell 4282 AOI22X1_766
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _5060_ layer 1 -80 -131
pin name C signal _5056_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _5172_ layer 1 5 -216
cell 4283 AND2X2_105
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5172_ layer 1 -120 -131
pin name B signal _5171_ layer 1 -40 -50
pin name Y signal _5173_ layer 1 89 -340
cell 4284 AOI22X1_767
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5076_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _5077_ layer 1 70 -90
pin name Y signal _5174_ layer 1 5 -216
cell 4285 AOI22X1_768
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5052_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _5068_ layer 1 70 -90
pin name Y signal _5175_ layer 1 5 -216
cell 4286 AND2X2_106
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5174_ layer 1 -120 -131
pin name B signal _5175_ layer 1 -40 -50
pin name Y signal _5176_ layer 1 89 -340
cell 4287 NAND3X1_239
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5170_ layer 1 -120 30
pin name B signal _5176_ layer 1 -20 -50
pin name C signal _5173_ layer 1 40 130
pin name Y signal _5177_ layer 1 -40 340
cell 4288 NOR2X1_581
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5167_ layer 1 -80 -270
pin name B signal _5177_ layer 1 80 -31
pin name Y signal _5178_ layer 1 0 -150
cell 4289 AOI21X1_115
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5110_ layer 1 -80 -35
pin name B signal _5163_ layer 1 -40 -131
pin name C signal _5178_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<1> layer 1 40 -340
cell 4290 AOI21X1_116
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _5083_ layer 1 -40 -131
pin name C signal _4845_ layer 1 120 -251
pin name Y signal _5179_ layer 1 40 -340
cell 4291 INVX1_622
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4942_ layer 1 -40 -270
pin name Y signal _5180_ layer 1 40 0
cell 4292 AOI22X1_769
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _4853_ layer 1 -80 -131
pin name C signal _5180_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _5181_ layer 1 5 -216
cell 4293 INVX1_623
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _4954_ layer 1 -40 -270
pin name Y signal _5182_ layer 1 40 0
cell 4294 AOI22X1_770
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _4989_ layer 1 -80 -131
pin name C signal _5182_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _5183_ layer 1 5 -216
cell 4295 NAND3X1_240
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5183_ layer 1 -120 30
pin name B signal _5179_ layer 1 -20 -50
pin name C signal _5181_ layer 1 40 130
pin name Y signal _5184_ layer 1 -40 340
cell 4296 AOI22X1_771
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4938_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _5088_ layer 1 70 -90
pin name Y signal _5185_ layer 1 5 -216
cell 4297 AOI22X1_772
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _4887_ layer 1 -80 -131
pin name C signal _4860_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _5186_ layer 1 5 -216
cell 4298 INVX1_624
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _5187_ layer 1 40 0
cell 4299 NAND2X1_1003
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _4977_ layer 1 80 70
pin name Y signal _5188_ layer 1 50 -340
cell 4300 OAI21X1_163
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5187_ layer 1 -80 -165
pin name B signal _4949_ layer 1 -40 -70
pin name C signal _5188_ layer 1 80 150
pin name Y signal _5189_ layer 1 25 -50
cell 4301 INVX1_625
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _5190_ layer 1 40 0
cell 4302 NAND2X1_1004
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _4903_ layer 1 80 70
pin name Y signal _5191_ layer 1 50 -340
cell 4303 OAI21X1_164
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5190_ layer 1 -80 -165
pin name B signal _4906_ layer 1 -40 -70
pin name C signal _5191_ layer 1 80 150
pin name Y signal _5192_ layer 1 25 -50
cell 4304 NOR2X1_582
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5189_ layer 1 -80 -270
pin name B signal _5192_ layer 1 80 -31
pin name Y signal _5193_ layer 1 0 -150
cell 4305 NAND3X1_241
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5185_ layer 1 -120 30
pin name B signal _5186_ layer 1 -20 -50
pin name C signal _5193_ layer 1 40 130
pin name Y signal _5194_ layer 1 -40 340
cell 4306 INVX1_626
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _5195_ layer 1 40 0
cell 4307 NAND2X1_1005
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _4885_ layer 1 80 70
pin name Y signal _5196_ layer 1 50 -340
cell 4308 OAI21X1_165
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5195_ layer 1 -80 -165
pin name B signal _4915_ layer 1 -40 -70
pin name C signal _5196_ layer 1 80 150
pin name Y signal _5197_ layer 1 25 -50
cell 4309 INVX1_627
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _5198_ layer 1 40 0
cell 4310 INVX1_628
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _5199_ layer 1 40 0
cell 4311 OAI22X1_132
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5198_ layer 1 -120 -165
pin name B signal _4921_ layer 1 -80 -70
pin name C signal _4919_ layer 1 160 -131
pin name D signal _5199_ layer 1 80 -70
pin name Y signal _5200_ layer 1 0 -150
cell 4312 NOR2X1_583
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5200_ layer 1 -80 -270
pin name B signal _5197_ layer 1 80 -31
pin name Y signal _5201_ layer 1 0 -150
cell 4313 AOI22X1_773
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5005_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _4978_ layer 1 70 -90
pin name Y signal _5202_ layer 1 5 -216
cell 4314 AND2X2_107
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4877_ layer 1 -120 -131
pin name B signal _4899_ layer 1 -40 -50
pin name Y signal _5203_ layer 1 89 -340
cell 4315 AOI22X1_774
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _5203_ layer 1 -80 -131
pin name C signal _5107_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _5204_ layer 1 5 -216
cell 4316 NAND3X1_242
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5202_ layer 1 -120 30
pin name B signal _5204_ layer 1 -20 -50
pin name C signal _5201_ layer 1 40 130
pin name Y signal _5205_ layer 1 -40 340
cell 4317 NOR3X1_420
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5205_ layer 1 -175 -251
pin name B signal _5184_ layer 1 -100 -150
pin name C signal _5194_ layer 1 -20 -50
pin name Y signal _5206_ layer 1 -106 -335
cell 4318 INVX1_629
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _5207_ layer 1 40 0
cell 4319 NOR3X1_421
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5207_ layer 1 -175 -251
pin name B signal _4872_ layer 1 -100 -150
pin name C signal _4871_ layer 1 -20 -50
pin name Y signal _5208_ layer 1 -106 -335
cell 4320 AND2X2_108
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4893_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _5209_ layer 1 89 -340
cell 4321 AND2X2_109
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5013_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _5210_ layer 1 89 -340
cell 4322 NOR3X1_422
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5210_ layer 1 -175 -251
pin name B signal _5209_ layer 1 -100 -150
pin name C signal _5208_ layer 1 -20 -50
pin name Y signal _5211_ layer 1 -106 -335
cell 4323 INVX1_630
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _5212_ layer 1 40 0
cell 4324 INVX1_631
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _5213_ layer 1 40 0
cell 4325 OAI22X1_133
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5213_ layer 1 -120 -165
pin name B signal _4948_ layer 1 -80 -70
pin name C signal _4898_ layer 1 160 -131
pin name D signal _5212_ layer 1 80 -70
pin name Y signal _5214_ layer 1 0 -150
cell 4326 INVX1_632
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _5215_ layer 1 40 0
cell 4327 INVX1_633
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _5216_ layer 1 40 0
cell 4328 NAND2X1_1006
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4889_ layer 1 -80 -170
pin name B signal _4890_ layer 1 80 70
pin name Y signal _5217_ layer 1 50 -340
cell 4329 OAI22X1_134
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5217_ layer 1 -120 -165
pin name B signal _5216_ layer 1 -80 -70
pin name C signal _5215_ layer 1 160 -131
pin name D signal _4868_ layer 1 80 -70
pin name Y signal _5218_ layer 1 0 -150
cell 4330 NOR2X1_584
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5214_ layer 1 -80 -270
pin name B signal _5218_ layer 1 80 -31
pin name Y signal _5219_ layer 1 0 -150
cell 4331 INVX1_634
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _5220_ layer 1 40 0
cell 4332 NOR3X1_423
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _4849_ layer 1 -175 -251
pin name B signal _4866_ layer 1 -100 -150
pin name C signal _4857_ layer 1 -20 -50
pin name Y signal _5221_ layer 1 -106 -335
cell 4333 NAND2X1_1007
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _5221_ layer 1 80 70
pin name Y signal _5222_ layer 1 50 -340
cell 4334 OAI21X1_166
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4878_ layer 1 -80 -165
pin name B signal _5220_ layer 1 -40 -70
pin name C signal _5222_ layer 1 80 150
pin name Y signal _5223_ layer 1 25 -50
cell 4335 INVX1_635
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _5224_ layer 1 40 0
cell 4336 INVX1_636
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _5225_ layer 1 40 0
cell 4337 OAI22X1_135
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4965_ layer 1 -120 -165
pin name B signal _5225_ layer 1 -80 -70
pin name C signal _5224_ layer 1 160 -131
pin name D signal _4966_ layer 1 80 -70
pin name Y signal _5226_ layer 1 0 -150
cell 4338 NOR2X1_585
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5223_ layer 1 -80 -270
pin name B signal _5226_ layer 1 80 -31
pin name Y signal _5227_ layer 1 0 -150
cell 4339 NAND3X1_243
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5211_ layer 1 -120 30
pin name B signal _5227_ layer 1 -20 -50
pin name C signal _5219_ layer 1 40 130
pin name Y signal _5228_ layer 1 -40 340
cell 4340 AOI22X1_775
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _4970_ layer 1 -80 -131
pin name C signal _4971_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _5229_ layer 1 5 -216
cell 4341 AOI22X1_776
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4973_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _4974_ layer 1 70 -90
pin name Y signal _5230_ layer 1 5 -216
cell 4342 NAND2X1_1008
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5229_ layer 1 -80 -170
pin name B signal _5230_ layer 1 80 70
pin name Y signal _5231_ layer 1 50 -340
cell 4343 AOI22X1_777
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _4981_ layer 1 -80 -131
pin name C signal _4980_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _5232_ layer 1 5 -216
cell 4344 AOI22X1_778
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4924_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _4931_ layer 1 70 -90
pin name Y signal _5233_ layer 1 5 -216
cell 4345 NAND2X1_1009
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5232_ layer 1 -80 -170
pin name B signal _5233_ layer 1 80 70
pin name Y signal _5234_ layer 1 50 -340
cell 4346 NOR2X1_586
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5231_ layer 1 -80 -270
pin name B signal _5234_ layer 1 80 -31
pin name Y signal _5235_ layer 1 0 -150
cell 4347 AOI22X1_779
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4985_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _4986_ layer 1 70 -90
pin name Y signal _5236_ layer 1 5 -216
cell 4348 AOI22X1_780
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _5012_ layer 1 -80 -131
pin name C signal _4988_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _5237_ layer 1 5 -216
cell 4349 NAND2X1_1010
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5237_ layer 1 -80 -170
pin name B signal _5236_ layer 1 80 70
pin name Y signal _5238_ layer 1 50 -340
cell 4350 AOI22X1_781
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _4992_ layer 1 -80 -131
pin name C signal _4993_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _5239_ layer 1 5 -216
cell 4351 AOI22X1_782
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4995_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _4996_ layer 1 70 -90
pin name Y signal _5240_ layer 1 5 -216
cell 4352 NAND2X1_1011
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5240_ layer 1 -80 -170
pin name B signal _5239_ layer 1 80 70
pin name Y signal _5241_ layer 1 50 -340
cell 4353 NOR2X1_587
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5238_ layer 1 -80 -270
pin name B signal _5241_ layer 1 80 -31
pin name Y signal _5242_ layer 1 0 -150
cell 4354 NAND2X1_1012
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5242_ layer 1 -80 -170
pin name B signal _5235_ layer 1 80 70
pin name Y signal _5243_ layer 1 50 -340
cell 4355 AOI22X1_783
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _5002_ layer 1 -80 -131
pin name C signal _5001_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _5244_ layer 1 5 -216
cell 4356 AOI22X1_784
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4926_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _5004_ layer 1 70 -90
pin name Y signal _5245_ layer 1 5 -216
cell 4357 NAND2X1_1013
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5244_ layer 1 -80 -170
pin name B signal _5245_ layer 1 80 70
pin name Y signal _5246_ layer 1 50 -340
cell 4358 AOI22X1_785
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _5010_ layer 1 -80 -131
pin name C signal _5008_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _5247_ layer 1 5 -216
cell 4359 AOI22X1_786
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4940_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _4958_ layer 1 70 -90
pin name Y signal _5248_ layer 1 5 -216
cell 4360 NAND2X1_1014
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5248_ layer 1 -80 -170
pin name B signal _5247_ layer 1 80 70
pin name Y signal _5249_ layer 1 50 -340
cell 4361 NOR2X1_588
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5249_ layer 1 -80 -270
pin name B signal _5246_ layer 1 80 -31
pin name Y signal _5250_ layer 1 0 -150
cell 4362 AOI22X1_787
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _5017_ layer 1 -80 -131
pin name C signal _5018_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _5251_ layer 1 5 -216
cell 4363 NAND2X1_1015
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _5020_ layer 1 80 70
pin name Y signal _5252_ layer 1 50 -340
cell 4364 NAND2X1_1016
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _5022_ layer 1 80 70
pin name Y signal _5253_ layer 1 50 -340
cell 4365 NAND3X1_244
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5252_ layer 1 -120 30
pin name B signal _5253_ layer 1 -20 -50
pin name C signal _5251_ layer 1 40 130
pin name Y signal _5254_ layer 1 -40 340
cell 4366 AOI22X1_788
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _5026_ layer 1 -80 -131
pin name C signal _5025_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _5255_ layer 1 5 -216
cell 4367 AOI22X1_789
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _5029_ layer 1 -80 -131
pin name C signal _5028_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _5256_ layer 1 5 -216
cell 4368 NAND2X1_1017
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5255_ layer 1 -80 -170
pin name B signal _5256_ layer 1 80 70
pin name Y signal _5257_ layer 1 50 -340
cell 4369 NOR2X1_589
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5257_ layer 1 -80 -270
pin name B signal _5254_ layer 1 80 -31
pin name Y signal _5258_ layer 1 0 -150
cell 4370 NAND2X1_1018
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5250_ layer 1 -80 -170
pin name B signal _5258_ layer 1 80 70
pin name Y signal _5259_ layer 1 50 -340
cell 4371 NOR3X1_424
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5243_ layer 1 -175 -251
pin name B signal _5228_ layer 1 -100 -150
pin name C signal _5259_ layer 1 -20 -50
pin name Y signal _5260_ layer 1 -106 -335
cell 4372 AOI22X1_790
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5066_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _5068_ layer 1 70 -90
pin name Y signal _5261_ layer 1 5 -216
cell 4373 AOI22X1_791
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5063_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _5070_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _5262_ layer 1 5 -216
cell 4374 NAND2X1_1019
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5261_ layer 1 -80 -170
pin name B signal _5262_ layer 1 80 70
pin name Y signal _5263_ layer 1 50 -340
cell 4375 AOI21X1_117
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _5056_ layer 1 -40 -131
pin name C signal _5263_ layer 1 120 -251
pin name Y signal _5264_ layer 1 40 -340
cell 4376 INVX1_637
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _5265_ layer 1 40 0
cell 4377 AOI22X1_792
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5076_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _5077_ layer 1 70 -90
pin name Y signal _5266_ layer 1 5 -216
cell 4378 OAI21X1_167
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5265_ layer 1 -80 -165
pin name B signal _5075_ layer 1 -40 -70
pin name C signal _5266_ layer 1 80 150
pin name Y signal _5267_ layer 1 25 -50
cell 4379 AOI22X1_793
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5039_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _5042_ layer 1 70 -90
pin name Y signal _5268_ layer 1 5 -216
cell 4380 NAND2X1_1020
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _5046_ layer 1 80 70
pin name Y signal _5269_ layer 1 50 -340
cell 4381 AOI22X1_794
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5052_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _5050_ layer 1 70 -90
pin name Y signal _5270_ layer 1 5 -216
cell 4382 NAND3X1_245
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5269_ layer 1 -120 30
pin name B signal _5270_ layer 1 -20 -50
pin name C signal _5268_ layer 1 40 130
pin name Y signal _5271_ layer 1 -40 340
cell 4383 NOR2X1_590
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5267_ layer 1 -80 -270
pin name B signal _5271_ layer 1 80 -31
pin name Y signal _5272_ layer 1 0 -150
cell 4384 NAND2X1_1021
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _5059_ layer 1 80 70
pin name Y signal _5273_ layer 1 50 -340
cell 4385 NAND2X1_1022
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _5060_ layer 1 80 70
pin name Y signal _5274_ layer 1 50 -340
cell 4386 NAND2X1_1023
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5273_ layer 1 -80 -170
pin name B signal _5274_ layer 1 80 70
pin name Y signal _5275_ layer 1 50 -340
cell 4387 AOI21X1_118
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _5062_ layer 1 -40 -131
pin name C signal _5275_ layer 1 120 -251
pin name Y signal _5276_ layer 1 40 -340
cell 4388 NAND3X1_246
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5264_ layer 1 -120 30
pin name B signal _5276_ layer 1 -20 -50
pin name C signal _5272_ layer 1 40 130
pin name Y signal _5277_ layer 1 -40 340
cell 4389 NOR2X1_591
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _4844_ layer 1 -80 -270
pin name B signal _5277_ layer 1 80 -31
pin name Y signal _5278_ layer 1 0 -150
cell 4390 AOI21X1_119
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5206_ layer 1 -80 -35
pin name B signal _5260_ layer 1 -40 -131
pin name C signal _5278_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<2> layer 1 40 -340
cell 4391 AOI21X1_120
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _5088_ layer 1 -40 -131
pin name C signal _4845_ layer 1 120 -251
pin name Y signal _5279_ layer 1 40 -340
cell 4392 AOI22X1_795
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4860_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _5180_ layer 1 70 -90
pin name Y signal _5280_ layer 1 5 -216
cell 4393 AOI22X1_796
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _5182_ layer 1 -80 -131
pin name C signal _4938_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _5281_ layer 1 5 -216
cell 4394 NAND3X1_247
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5281_ layer 1 -120 30
pin name B signal _5279_ layer 1 -20 -50
pin name C signal _5280_ layer 1 40 130
pin name Y signal _5282_ layer 1 -40 340
cell 4395 AOI22X1_797
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _4887_ layer 1 -80 -131
pin name C signal _4885_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _5283_ layer 1 5 -216
cell 4396 AOI22X1_798
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _4958_ layer 1 -80 -131
pin name C signal _5083_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _5284_ layer 1 5 -216
cell 4397 INVX1_638
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _5285_ layer 1 40 0
cell 4398 INVX1_639
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _5286_ layer 1 40 0
cell 4399 OAI22X1_136
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5285_ layer 1 -120 -165
pin name B signal _4900_ layer 1 -80 -70
pin name C signal _4949_ layer 1 160 -131
pin name D signal _5286_ layer 1 80 -70
pin name Y signal _5287_ layer 1 0 -150
cell 4400 INVX1_640
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _5288_ layer 1 40 0
cell 4401 NAND2X1_1024
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _5001_ layer 1 80 70
pin name Y signal _5289_ layer 1 50 -340
cell 4402 OAI21X1_168
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5288_ layer 1 -80 -165
pin name B signal _4906_ layer 1 -40 -70
pin name C signal _5289_ layer 1 80 150
pin name Y signal _5290_ layer 1 25 -50
cell 4403 NOR2X1_592
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5287_ layer 1 -80 -270
pin name B signal _5290_ layer 1 80 -31
pin name Y signal _5291_ layer 1 0 -150
cell 4404 NAND3X1_248
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5283_ layer 1 -120 30
pin name B signal _5284_ layer 1 -20 -50
pin name C signal _5291_ layer 1 40 130
pin name Y signal _5292_ layer 1 -40 340
cell 4405 AND2X2_110
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4914_ layer 1 -120 -131
pin name B signal _4848_ layer 1 -40 -50
pin name Y signal _5293_ layer 1 89 -340
cell 4406 AOI22X1_799
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4853_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _5293_ layer 1 70 -90
pin name Y signal _5294_ layer 1 5 -216
cell 4407 AND2X2_111
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4912_ layer 1 -120 -131
pin name B signal _4877_ layer 1 -40 -50
pin name Y signal _5295_ layer 1 89 -340
cell 4408 AND2X2_112
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4920_ layer 1 -120 -131
pin name B signal _4877_ layer 1 -40 -50
pin name Y signal _5296_ layer 1 89 -340
cell 4409 AOI22X1_800
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _5296_ layer 1 -80 -131
pin name C signal _5295_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _5297_ layer 1 5 -216
cell 4410 NAND2X1_1025
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _5005_ layer 1 80 70
pin name Y signal _5298_ layer 1 50 -340
cell 4411 NAND2X1_1026
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _4978_ layer 1 80 70
pin name Y signal _5299_ layer 1 50 -340
cell 4412 NAND2X1_1027
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5298_ layer 1 -80 -170
pin name B signal _5299_ layer 1 80 70
pin name Y signal _5300_ layer 1 50 -340
cell 4413 INVX1_641
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _5301_ layer 1 40 0
cell 4414 NAND2X1_1028
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _4977_ layer 1 80 70
pin name Y signal _5302_ layer 1 50 -340
cell 4415 OAI21X1_169
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5301_ layer 1 -80 -165
pin name B signal _4930_ layer 1 -40 -70
pin name C signal _5302_ layer 1 80 150
pin name Y signal _5303_ layer 1 25 -50
cell 4416 NOR2X1_593
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5300_ layer 1 -80 -270
pin name B signal _5303_ layer 1 80 -31
pin name Y signal _5304_ layer 1 0 -150
cell 4417 NAND3X1_249
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5294_ layer 1 -120 30
pin name B signal _5297_ layer 1 -20 -50
pin name C signal _5304_ layer 1 40 130
pin name Y signal _5305_ layer 1 -40 340
cell 4418 NOR3X1_425
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5292_ layer 1 -175 -251
pin name B signal _5282_ layer 1 -100 -150
pin name C signal _5305_ layer 1 -20 -50
pin name Y signal _5306_ layer 1 -106 -335
cell 4419 INVX1_642
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _5307_ layer 1 40 0
cell 4420 NAND2X1_1029
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _4893_ layer 1 80 70
pin name Y signal _5308_ layer 1 50 -340
cell 4421 OAI21X1_170
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4898_ layer 1 -80 -165
pin name B signal _5307_ layer 1 -40 -70
pin name C signal _5308_ layer 1 80 150
pin name Y signal _5309_ layer 1 25 -50
cell 4422 AOI21X1_121
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _4873_ layer 1 -40 -131
pin name C signal _5309_ layer 1 120 -251
pin name Y signal _5310_ layer 1 40 -340
cell 4423 INVX1_643
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _5311_ layer 1 40 0
cell 4424 INVX1_644
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _5312_ layer 1 40 0
cell 4425 OAI22X1_137
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5217_ layer 1 -120 -165
pin name B signal _5312_ layer 1 -80 -70
pin name C signal _5311_ layer 1 160 -131
pin name D signal _4868_ layer 1 80 -70
pin name Y signal _5313_ layer 1 0 -150
cell 4426 INVX1_645
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _5314_ layer 1 40 0
cell 4427 NAND2X1_1030
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _5013_ layer 1 80 70
pin name Y signal _5315_ layer 1 50 -340
cell 4428 OAI21X1_171
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4878_ layer 1 -80 -165
pin name B signal _5314_ layer 1 -40 -70
pin name C signal _5315_ layer 1 80 150
pin name Y signal _5316_ layer 1 25 -50
cell 4429 NOR2X1_594
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5316_ layer 1 -80 -270
pin name B signal _5313_ layer 1 80 -31
pin name Y signal _5317_ layer 1 0 -150
cell 4430 INVX1_646
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _5318_ layer 1 40 0
cell 4431 INVX1_647
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _5319_ layer 1 40 0
cell 4432 OAI22X1_138
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4965_ layer 1 -120 -165
pin name B signal _5319_ layer 1 -80 -70
pin name C signal _5318_ layer 1 160 -131
pin name D signal _4966_ layer 1 80 -70
pin name Y signal _5320_ layer 1 0 -150
cell 4433 INVX1_648
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _5321_ layer 1 40 0
cell 4434 NAND2X1_1031
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _5012_ layer 1 80 70
pin name Y signal _5322_ layer 1 50 -340
cell 4435 OAI21X1_172
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5321_ layer 1 -80 -165
pin name B signal _4948_ layer 1 -40 -70
pin name C signal _5322_ layer 1 80 150
pin name Y signal _5323_ layer 1 25 -50
cell 4436 NOR2X1_595
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5323_ layer 1 -80 -270
pin name B signal _5320_ layer 1 80 -31
pin name Y signal _5324_ layer 1 0 -150
cell 4437 NAND3X1_250
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5310_ layer 1 -120 30
pin name B signal _5324_ layer 1 -20 -50
pin name C signal _5317_ layer 1 40 130
pin name Y signal _5325_ layer 1 -40 340
cell 4438 AOI22X1_801
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _4970_ layer 1 -80 -131
pin name C signal _4971_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _5326_ layer 1 5 -216
cell 4439 AOI22X1_802
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4973_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _4974_ layer 1 70 -90
pin name Y signal _5327_ layer 1 5 -216
cell 4440 NAND2X1_1032
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5326_ layer 1 -80 -170
pin name B signal _5327_ layer 1 80 70
pin name Y signal _5328_ layer 1 50 -340
cell 4441 AOI22X1_803
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _4981_ layer 1 -80 -131
pin name C signal _4980_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _5329_ layer 1 5 -216
cell 4442 AOI22X1_804
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4924_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _4931_ layer 1 70 -90
pin name Y signal _5330_ layer 1 5 -216
cell 4443 NAND2X1_1033
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5329_ layer 1 -80 -170
pin name B signal _5330_ layer 1 80 70
pin name Y signal _5331_ layer 1 50 -340
cell 4444 NOR2X1_596
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5328_ layer 1 -80 -270
pin name B signal _5331_ layer 1 80 -31
pin name Y signal _5332_ layer 1 0 -150
cell 4445 AOI22X1_805
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4985_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _4986_ layer 1 70 -90
pin name Y signal _5333_ layer 1 5 -216
cell 4446 AOI22X1_806
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _5221_ layer 1 -80 -131
pin name C signal _4988_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _5334_ layer 1 5 -216
cell 4447 NAND2X1_1034
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5334_ layer 1 -80 -170
pin name B signal _5333_ layer 1 80 70
pin name Y signal _5335_ layer 1 50 -340
cell 4448 AOI22X1_807
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _4992_ layer 1 -80 -131
pin name C signal _4993_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _5336_ layer 1 5 -216
cell 4449 AOI22X1_808
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4995_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _4996_ layer 1 70 -90
pin name Y signal _5337_ layer 1 5 -216
cell 4450 NAND2X1_1035
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5337_ layer 1 -80 -170
pin name B signal _5336_ layer 1 80 70
pin name Y signal _5338_ layer 1 50 -340
cell 4451 NOR2X1_597
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5335_ layer 1 -80 -270
pin name B signal _5338_ layer 1 80 -31
pin name Y signal _5339_ layer 1 0 -150
cell 4452 NAND2X1_1036
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5339_ layer 1 -80 -170
pin name B signal _5332_ layer 1 80 70
pin name Y signal _5340_ layer 1 50 -340
cell 4453 AOI22X1_809
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _5002_ layer 1 -80 -131
pin name C signal _4903_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _5341_ layer 1 5 -216
cell 4454 AOI22X1_810
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _4926_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _5004_ layer 1 70 -90
pin name Y signal _5342_ layer 1 5 -216
cell 4455 NAND2X1_1037
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5341_ layer 1 -80 -170
pin name B signal _5342_ layer 1 80 70
pin name Y signal _5343_ layer 1 50 -340
cell 4456 AOI22X1_811
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _5010_ layer 1 -80 -131
pin name C signal _5008_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _5344_ layer 1 5 -216
cell 4457 AOI22X1_812
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _4940_ layer 1 -80 -131
pin name C signal _4989_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _5345_ layer 1 5 -216
cell 4458 NAND2X1_1038
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5345_ layer 1 -80 -170
pin name B signal _5344_ layer 1 80 70
pin name Y signal _5346_ layer 1 50 -340
cell 4459 NOR2X1_598
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5346_ layer 1 -80 -270
pin name B signal _5343_ layer 1 80 -31
pin name Y signal _5347_ layer 1 0 -150
cell 4460 AOI22X1_813
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _5017_ layer 1 -80 -131
pin name C signal _5018_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _5348_ layer 1 5 -216
cell 4461 NAND2X1_1039
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _5020_ layer 1 80 70
pin name Y signal _5349_ layer 1 50 -340
cell 4462 NAND2X1_1040
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _5022_ layer 1 80 70
pin name Y signal _5350_ layer 1 50 -340
cell 4463 NAND3X1_251
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5349_ layer 1 -120 30
pin name B signal _5350_ layer 1 -20 -50
pin name C signal _5348_ layer 1 40 130
pin name Y signal _5351_ layer 1 -40 340
cell 4464 AOI22X1_814
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _5026_ layer 1 -80 -131
pin name C signal _5025_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _5352_ layer 1 5 -216
cell 4465 AOI22X1_815
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _5029_ layer 1 -80 -131
pin name C signal _5028_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _5353_ layer 1 5 -216
cell 4466 NAND2X1_1041
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5352_ layer 1 -80 -170
pin name B signal _5353_ layer 1 80 70
pin name Y signal _5354_ layer 1 50 -340
cell 4467 NOR2X1_599
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5354_ layer 1 -80 -270
pin name B signal _5351_ layer 1 80 -31
pin name Y signal _5355_ layer 1 0 -150
cell 4468 NAND2X1_1042
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5347_ layer 1 -80 -170
pin name B signal _5355_ layer 1 80 70
pin name Y signal _5356_ layer 1 50 -340
cell 4469 NOR3X1_426
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5340_ layer 1 -175 -251
pin name B signal _5325_ layer 1 -100 -150
pin name C signal _5356_ layer 1 -20 -50
pin name Y signal _5357_ layer 1 -106 -335
cell 4470 NAND2X1_1043
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _5059_ layer 1 80 70
pin name Y signal _5358_ layer 1 50 -340
cell 4471 OAI21X1_173
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4843_ layer 1 -80 -165
pin name B signal wBusy_bF$buf3 layer 1 -40 -70
pin name C signal _5358_ layer 1 80 150
pin name Y signal _5359_ layer 1 25 -50
cell 4472 NAND2X1_1044
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _5050_ layer 1 80 70
pin name Y signal _5360_ layer 1 50 -340
cell 4473 NAND2X1_1045
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _5060_ layer 1 80 70
pin name Y signal _5361_ layer 1 50 -340
cell 4474 AOI22X1_816
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _5062_ layer 1 -80 -131
pin name C signal _5052_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _5362_ layer 1 5 -216
cell 4475 NAND3X1_252
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5360_ layer 1 -120 30
pin name B signal _5361_ layer 1 -20 -50
pin name C signal _5362_ layer 1 40 130
pin name Y signal _5363_ layer 1 -40 340
cell 4476 OR2X2_57
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5363_ layer 1 -120 -270
pin name B signal _5359_ layer 1 -20 -111
pin name Y signal _5364_ layer 1 120 -50
cell 4477 INVX1_649
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _5365_ layer 1 40 0
cell 4478 NAND2X1_1046
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _5063_ layer 1 80 70
pin name Y signal _5366_ layer 1 50 -340
cell 4479 OAI21X1_174
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5365_ layer 1 -80 -165
pin name B signal _5075_ layer 1 -40 -70
pin name C signal _5366_ layer 1 80 150
pin name Y signal _5367_ layer 1 25 -50
cell 4480 AOI21X1_122
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _5070_ layer 1 -40 -131
pin name C signal _5367_ layer 1 120 -251
pin name Y signal _5368_ layer 1 40 -340
cell 4481 AOI22X1_817
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5076_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _5077_ layer 1 70 -90
pin name Y signal _5369_ layer 1 5 -216
cell 4482 AOI22X1_818
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5039_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _5046_ layer 1 70 -90
pin name Y signal _5370_ layer 1 5 -216
cell 4483 AND2X2_113
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5369_ layer 1 -120 -131
pin name B signal _5370_ layer 1 -40 -50
pin name Y signal _5371_ layer 1 89 -340
cell 4484 NAND2X1_1047
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _5068_ layer 1 80 70
pin name Y signal _5372_ layer 1 50 -340
cell 4485 NAND2X1_1048
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _5066_ layer 1 80 70
pin name Y signal _5373_ layer 1 50 -340
cell 4486 NAND2X1_1049
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5372_ layer 1 -80 -170
pin name B signal _5373_ layer 1 80 70
pin name Y signal _5374_ layer 1 50 -340
cell 4487 NAND2X1_1050
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _5042_ layer 1 80 70
pin name Y signal _5375_ layer 1 50 -340
cell 4488 NAND2X1_1051
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _5056_ layer 1 80 70
pin name Y signal _5376_ layer 1 50 -340
cell 4489 NAND2X1_1052
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5375_ layer 1 -80 -170
pin name B signal _5376_ layer 1 80 70
pin name Y signal _5377_ layer 1 50 -340
cell 4490 NOR2X1_600
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5374_ layer 1 -80 -270
pin name B signal _5377_ layer 1 80 -31
pin name Y signal _5378_ layer 1 0 -150
cell 4491 NAND3X1_253
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5371_ layer 1 -120 30
pin name B signal _5368_ layer 1 -20 -50
pin name C signal _5378_ layer 1 40 130
pin name Y signal _5379_ layer 1 -40 340
cell 4492 NOR2X1_601
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5364_ layer 1 -80 -270
pin name B signal _5379_ layer 1 80 -31
pin name Y signal _5380_ layer 1 0 -150
cell 4493 AOI21X1_123
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5306_ layer 1 -80 -35
pin name B signal _5357_ layer 1 -40 -131
pin name C signal _5380_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<3> layer 1 40 -340
cell 4494 INVX1_650
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<110> layer 1 -40 -270
pin name Y signal _5381_ layer 1 40 0
cell 4495 NOR2X1_602
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf2 layer 1 -80 -270
pin name B signal _5381_ layer 1 80 -31
pin name Y signal _5382_ layer 1 0 -150
cell 4496 INVX1_651
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5382_ layer 1 -40 -270
pin name Y signal _5383_ layer 1 40 0
cell 4497 INVX1_652
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<120> layer 1 -40 -270
pin name Y signal _5384_ layer 1 40 0
cell 4498 NAND2X1_1053
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<119> layer 1 -80 -170
pin name B signal _5384_ layer 1 80 70
pin name Y signal _5385_ layer 1 50 -340
cell 4499 INVX2_17
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5385_ layer 1 -40 -170
pin name Y signal _5386_ layer 1 40 0
cell 4500 OR2X2_58
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<116> layer 1 -120 -270
pin name B signal wSelec<115> layer 1 -20 -111
pin name Y signal _5387_ layer 1 120 -50
cell 4501 INVX1_653
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<118> layer 1 -40 -270
pin name Y signal _5388_ layer 1 40 0
cell 4502 NAND2X1_1054
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<117> layer 1 -80 -170
pin name B signal _5388_ layer 1 80 70
pin name Y signal _5389_ layer 1 50 -340
cell 4503 NOR2X1_603
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5387_ layer 1 -80 -270
pin name B signal _5389_ layer 1 80 -31
pin name Y signal _5390_ layer 1 0 -150
cell 4504 AND2X2_114
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5390_ layer 1 -120 -131
pin name B signal _5386_ layer 1 -40 -50
pin name Y signal _5391_ layer 1 89 -340
cell 4505 AOI21X1_124
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _5391_ layer 1 -40 -131
pin name C signal _5383_ layer 1 120 -251
pin name Y signal _5392_ layer 1 40 -340
cell 4506 INVX1_654
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<116> layer 1 -40 -270
pin name Y signal _5393_ layer 1 40 0
cell 4507 NAND2X1_1055
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<115> layer 1 -80 -170
pin name B signal _5393_ layer 1 80 70
pin name Y signal _5394_ layer 1 50 -340
cell 4508 OR2X2_59
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<117> layer 1 -120 -270
pin name B signal wSelec<118> layer 1 -20 -111
pin name Y signal _5395_ layer 1 120 -50
cell 4509 NOR2X1_604
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5395_ layer 1 -80 -270
pin name B signal _5394_ layer 1 80 -31
pin name Y signal _5396_ layer 1 0 -150
cell 4510 NAND2X1_1056
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5386_ layer 1 -80 -170
pin name B signal _5396_ layer 1 80 70
pin name Y signal _5397_ layer 1 50 -340
cell 4511 INVX1_655
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5397_ layer 1 -40 -270
pin name Y signal _5398_ layer 1 40 0
cell 4512 INVX1_656
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<115> layer 1 -40 -270
pin name Y signal _5399_ layer 1 40 0
cell 4513 NAND2X1_1057
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<116> layer 1 -80 -170
pin name B signal _5399_ layer 1 80 70
pin name Y signal _5400_ layer 1 50 -340
cell 4514 INVX1_657
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<117> layer 1 -40 -270
pin name Y signal _5401_ layer 1 40 0
cell 4515 NAND2X1_1058
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<118> layer 1 -80 -170
pin name B signal _5401_ layer 1 80 70
pin name Y signal _5402_ layer 1 50 -340
cell 4516 NOR2X1_605
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5400_ layer 1 -80 -270
pin name B signal _5402_ layer 1 80 -31
pin name Y signal _5403_ layer 1 0 -150
cell 4517 NAND2X1_1059
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<119> layer 1 -80 -170
pin name B signal wSelec<120> layer 1 80 70
pin name Y signal _5404_ layer 1 50 -340
cell 4518 INVX1_658
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5404_ layer 1 -40 -270
pin name Y signal _5405_ layer 1 40 0
cell 4519 NAND2X1_1060
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5405_ layer 1 -80 -170
pin name B signal _5403_ layer 1 80 70
pin name Y signal _5406_ layer 1 50 -340
cell 4520 INVX1_659
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5406_ layer 1 -40 -270
pin name Y signal _5407_ layer 1 40 0
cell 4521 AOI22X1_819
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5398_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _5407_ layer 1 70 -90
pin name Y signal _5408_ layer 1 5 -216
cell 4522 OR2X2_60
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5394_ layer 1 -120 -270
pin name B signal _5395_ layer 1 -20 -111
pin name Y signal _5409_ layer 1 120 -50
cell 4523 OR2X2_61
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<119> layer 1 -120 -270
pin name B signal wSelec<120> layer 1 -20 -111
pin name Y signal _5410_ layer 1 120 -50
cell 4524 NOR2X1_606
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5410_ layer 1 -80 -270
pin name B signal _5409_ layer 1 80 -31
pin name Y signal _5411_ layer 1 0 -150
cell 4525 NOR2X1_607
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5389_ layer 1 -80 -270
pin name B signal _5394_ layer 1 80 -31
pin name Y signal _5412_ layer 1 0 -150
cell 4526 INVX1_660
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<119> layer 1 -40 -270
pin name Y signal _5413_ layer 1 40 0
cell 4527 NAND2X1_1061
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<120> layer 1 -80 -170
pin name B signal _5413_ layer 1 80 70
pin name Y signal _5414_ layer 1 50 -340
cell 4528 INVX2_18
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5414_ layer 1 -40 -170
pin name Y signal _5415_ layer 1 40 0
cell 4529 NAND2X1_1062
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5415_ layer 1 -80 -170
pin name B signal _5412_ layer 1 80 70
pin name Y signal _5416_ layer 1 50 -340
cell 4530 INVX1_661
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5416_ layer 1 -40 -270
pin name Y signal _5417_ layer 1 40 0
cell 4531 AOI22X1_820
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _5411_ layer 1 -80 -131
pin name C signal _5417_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _5418_ layer 1 5 -216
cell 4532 NAND3X1_254
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5392_ layer 1 -120 30
pin name B signal _5418_ layer 1 -20 -50
pin name C signal _5408_ layer 1 40 130
pin name Y signal _5419_ layer 1 -40 340
cell 4533 NOR2X1_608
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<116> layer 1 -80 -270
pin name B signal wSelec<115> layer 1 80 -31
pin name Y signal _5420_ layer 1 0 -150
cell 4534 NOR2X1_609
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<117> layer 1 -80 -270
pin name B signal wSelec<118> layer 1 80 -31
pin name Y signal _5421_ layer 1 0 -150
cell 4535 NAND2X1_1063
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5420_ layer 1 -80 -170
pin name B signal _5421_ layer 1 80 70
pin name Y signal _5422_ layer 1 50 -340
cell 4536 NOR2X1_610
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5385_ layer 1 -80 -270
pin name B signal _5422_ layer 1 80 -31
pin name Y signal _5423_ layer 1 0 -150
cell 4537 NAND2X1_1064
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<116> layer 1 -80 -170
pin name B signal wSelec<115> layer 1 80 70
pin name Y signal _5424_ layer 1 50 -340
cell 4538 NOR3X1_427
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5395_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5385_ layer 1 -20 -50
pin name Y signal _5425_ layer 1 -106 -335
cell 4539 AOI22X1_821
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _5425_ layer 1 -80 -131
pin name C signal _5423_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _5426_ layer 1 5 -216
cell 4540 INVX1_662
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5410_ layer 1 -40 -270
pin name Y signal _5427_ layer 1 40 0
cell 4541 NOR2X1_611
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5395_ layer 1 -80 -270
pin name B signal _5400_ layer 1 80 -31
pin name Y signal _5428_ layer 1 0 -150
cell 4542 AND2X2_115
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5428_ layer 1 -120 -131
pin name B signal _5427_ layer 1 -40 -50
pin name Y signal _5429_ layer 1 89 -340
cell 4543 NAND2X1_1065
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<117> layer 1 -80 -170
pin name B signal wSelec<118> layer 1 80 70
pin name Y signal _5430_ layer 1 50 -340
cell 4544 NOR3X1_428
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5404_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5430_ layer 1 -20 -50
pin name Y signal _5431_ layer 1 -106 -335
cell 4545 AOI22X1_822
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _5431_ layer 1 -80 -131
pin name C signal _5429_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _5432_ layer 1 5 -216
cell 4546 INVX1_663
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _5433_ layer 1 40 0
cell 4547 INVX1_664
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _5434_ layer 1 40 0
cell 4548 NOR2X1_612
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5394_ layer 1 -80 -270
pin name B signal _5402_ layer 1 80 -31
pin name Y signal _5435_ layer 1 0 -150
cell 4549 NAND2X1_1066
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5405_ layer 1 -80 -170
pin name B signal _5435_ layer 1 80 70
pin name Y signal _5436_ layer 1 50 -340
cell 4550 NOR2X1_613
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5424_ layer 1 -80 -270
pin name B signal _5430_ layer 1 80 -31
pin name Y signal _5437_ layer 1 0 -150
cell 4551 NAND2X1_1067
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5437_ layer 1 -80 -170
pin name B signal _5415_ layer 1 80 70
pin name Y signal _5438_ layer 1 50 -340
cell 4552 OAI22X1_139
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5433_ layer 1 -120 -165
pin name B signal _5438_ layer 1 -80 -70
pin name C signal _5436_ layer 1 160 -131
pin name D signal _5434_ layer 1 80 -70
pin name Y signal _5439_ layer 1 0 -150
cell 4553 INVX1_665
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _5440_ layer 1 40 0
cell 4554 NOR3X1_429
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5385_ layer 1 -175 -251
pin name B signal _5400_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5441_ layer 1 -106 -335
cell 4555 NAND2X1_1068
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _5441_ layer 1 80 70
pin name Y signal _5442_ layer 1 50 -340
cell 4556 NOR2X1_614
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5424_ layer 1 -80 -270
pin name B signal _5389_ layer 1 80 -31
pin name Y signal _5443_ layer 1 0 -150
cell 4557 NAND2X1_1069
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5415_ layer 1 -80 -170
pin name B signal _5443_ layer 1 80 70
pin name Y signal _5444_ layer 1 50 -340
cell 4558 OAI21X1_175
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5440_ layer 1 -80 -165
pin name B signal _5444_ layer 1 -40 -70
pin name C signal _5442_ layer 1 80 150
pin name Y signal _5445_ layer 1 25 -50
cell 4559 NOR2X1_615
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5439_ layer 1 -80 -270
pin name B signal _5445_ layer 1 80 -31
pin name Y signal _5446_ layer 1 0 -150
cell 4560 NAND3X1_255
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5426_ layer 1 -120 30
pin name B signal _5432_ layer 1 -20 -50
pin name C signal _5446_ layer 1 40 130
pin name Y signal _5447_ layer 1 -40 340
cell 4561 INVX1_666
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _5448_ layer 1 40 0
cell 4562 INVX1_667
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _5449_ layer 1 40 0
cell 4563 NOR2X1_616
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5389_ layer 1 -80 -270
pin name B signal _5400_ layer 1 80 -31
pin name Y signal _5450_ layer 1 0 -150
cell 4564 NAND2X1_1070
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5386_ layer 1 -80 -170
pin name B signal _5450_ layer 1 80 70
pin name Y signal _5451_ layer 1 50 -340
cell 4565 NOR2X1_617
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5387_ layer 1 -80 -270
pin name B signal _5402_ layer 1 80 -31
pin name Y signal _5452_ layer 1 0 -150
cell 4566 NAND2X1_1071
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5386_ layer 1 -80 -170
pin name B signal _5452_ layer 1 80 70
pin name Y signal _5453_ layer 1 50 -340
cell 4567 OAI22X1_140
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5453_ layer 1 -120 -165
pin name B signal _5448_ layer 1 -80 -70
pin name C signal _5449_ layer 1 160 -131
pin name D signal _5451_ layer 1 80 -70
pin name Y signal _5454_ layer 1 0 -150
cell 4568 INVX1_668
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _5455_ layer 1 40 0
cell 4569 INVX1_669
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _5456_ layer 1 40 0
cell 4570 NAND2X1_1072
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5415_ layer 1 -80 -170
pin name B signal _5450_ layer 1 80 70
pin name Y signal _5457_ layer 1 50 -340
cell 4571 NOR2X1_618
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5424_ layer 1 -80 -270
pin name B signal _5395_ layer 1 80 -31
pin name Y signal _5458_ layer 1 0 -150
cell 4572 NAND2X1_1073
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5415_ layer 1 -80 -170
pin name B signal _5458_ layer 1 80 70
pin name Y signal _5459_ layer 1 50 -340
cell 4573 OAI22X1_141
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5455_ layer 1 -120 -165
pin name B signal _5459_ layer 1 -80 -70
pin name C signal _5457_ layer 1 160 -131
pin name D signal _5456_ layer 1 80 -70
pin name Y signal _5460_ layer 1 0 -150
cell 4574 NOR2X1_619
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5460_ layer 1 -80 -270
pin name B signal _5454_ layer 1 80 -31
pin name Y signal _5461_ layer 1 0 -150
cell 4575 NOR3X1_430
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5394_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5462_ layer 1 -106 -335
cell 4576 NAND2X1_1074
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _5462_ layer 1 80 70
pin name Y signal _5463_ layer 1 50 -340
cell 4577 NOR3X1_431
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5402_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5464_ layer 1 -106 -335
cell 4578 NAND2X1_1075
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _5464_ layer 1 80 70
pin name Y signal _5465_ layer 1 50 -340
cell 4579 NAND2X1_1076
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5463_ layer 1 -80 -170
pin name B signal _5465_ layer 1 80 70
pin name Y signal _5466_ layer 1 50 -340
cell 4580 INVX1_670
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _5467_ layer 1 40 0
cell 4581 NAND2X1_1077
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5405_ layer 1 -80 -170
pin name B signal _5390_ layer 1 80 70
pin name Y signal _5468_ layer 1 50 -340
cell 4582 NOR3X1_432
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5400_ layer 1 -175 -251
pin name B signal _5402_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5469_ layer 1 -106 -335
cell 4583 NAND2X1_1078
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _5469_ layer 1 80 70
pin name Y signal _5470_ layer 1 50 -340
cell 4584 OAI21X1_176
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5467_ layer 1 -80 -165
pin name B signal _5468_ layer 1 -40 -70
pin name C signal _5470_ layer 1 80 150
pin name Y signal _5471_ layer 1 25 -50
cell 4585 NOR2X1_620
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5466_ layer 1 -80 -270
pin name B signal _5471_ layer 1 80 -31
pin name Y signal _5472_ layer 1 0 -150
cell 4586 NAND2X1_1079
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5461_ layer 1 -80 -170
pin name B signal _5472_ layer 1 80 70
pin name Y signal _5473_ layer 1 50 -340
cell 4587 NOR3X1_433
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5419_ layer 1 -175 -251
pin name B signal _5473_ layer 1 -100 -150
pin name C signal _5447_ layer 1 -20 -50
pin name Y signal _5474_ layer 1 -106 -335
cell 4588 NAND2X1_1080
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5386_ layer 1 -80 -170
pin name B signal _5443_ layer 1 80 70
pin name Y signal _5475_ layer 1 50 -340
cell 4589 INVX1_671
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5475_ layer 1 -40 -270
pin name Y signal _5476_ layer 1 40 0
cell 4590 INVX1_672
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _5477_ layer 1 40 0
cell 4591 NOR3X1_434
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5410_ layer 1 -100 -150
pin name C signal _5389_ layer 1 -20 -50
pin name Y signal _5478_ layer 1 -106 -335
cell 4592 NAND2X1_1081
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _5478_ layer 1 80 70
pin name Y signal _5479_ layer 1 50 -340
cell 4593 NAND2X1_1082
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5427_ layer 1 -80 -170
pin name B signal _5450_ layer 1 80 70
pin name Y signal _5480_ layer 1 50 -340
cell 4594 OAI21X1_177
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5480_ layer 1 -80 -165
pin name B signal _5477_ layer 1 -40 -70
pin name C signal _5479_ layer 1 80 150
pin name Y signal _5481_ layer 1 25 -50
cell 4595 AOI21X1_125
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _5476_ layer 1 -40 -131
pin name C signal _5481_ layer 1 120 -251
pin name Y signal _5482_ layer 1 40 -340
cell 4596 INVX1_673
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _5483_ layer 1 40 0
cell 4597 INVX1_674
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _5484_ layer 1 40 0
cell 4598 NOR2X1_621
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5430_ layer 1 -80 -270
pin name B signal _5387_ layer 1 80 -31
pin name Y signal _5485_ layer 1 0 -150
cell 4599 NAND2X1_1083
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5386_ layer 1 -80 -170
pin name B signal _5485_ layer 1 80 70
pin name Y signal _5486_ layer 1 50 -340
cell 4600 NAND2X1_1084
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5427_ layer 1 -80 -170
pin name B signal _5412_ layer 1 80 70
pin name Y signal _5487_ layer 1 50 -340
cell 4601 OAI22X1_142
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5484_ layer 1 -120 -165
pin name B signal _5486_ layer 1 -80 -70
pin name C signal _5487_ layer 1 160 -131
pin name D signal _5483_ layer 1 80 -70
pin name Y signal _5488_ layer 1 0 -150
cell 4602 INVX1_675
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _5489_ layer 1 40 0
cell 4603 INVX1_676
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _5490_ layer 1 40 0
cell 4604 NAND2X1_1085
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5386_ layer 1 -80 -170
pin name B signal _5412_ layer 1 80 70
pin name Y signal _5491_ layer 1 50 -340
cell 4605 NAND2X1_1086
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5427_ layer 1 -80 -170
pin name B signal _5458_ layer 1 80 70
pin name Y signal _5492_ layer 1 50 -340
cell 4606 OAI22X1_143
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5489_ layer 1 -120 -165
pin name B signal _5492_ layer 1 -80 -70
pin name C signal _5491_ layer 1 160 -131
pin name D signal _5490_ layer 1 80 -70
pin name Y signal _5493_ layer 1 0 -150
cell 4607 NOR2X1_622
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5488_ layer 1 -80 -270
pin name B signal _5493_ layer 1 80 -31
pin name Y signal _5494_ layer 1 0 -150
cell 4608 INVX1_677
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _5495_ layer 1 40 0
cell 4609 NOR3X1_435
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5410_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5389_ layer 1 -20 -50
pin name Y signal _5496_ layer 1 -106 -335
cell 4610 NAND2X1_1087
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _5496_ layer 1 80 70
pin name Y signal _5497_ layer 1 50 -340
cell 4611 OR2X2_62
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5422_ layer 1 -120 -270
pin name B signal _5404_ layer 1 -20 -111
pin name Y signal _5498_ layer 1 120 -50
cell 4612 OAI21X1_178
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5495_ layer 1 -80 -165
pin name B signal _5498_ layer 1 -40 -70
pin name C signal _5497_ layer 1 80 150
pin name Y signal _5499_ layer 1 25 -50
cell 4613 INVX1_678
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _5500_ layer 1 40 0
cell 4614 INVX1_679
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _5501_ layer 1 40 0
cell 4615 NOR2X1_623
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5430_ layer 1 -80 -270
pin name B signal _5400_ layer 1 80 -31
pin name Y signal _5502_ layer 1 0 -150
cell 4616 NAND2X1_1088
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5386_ layer 1 -80 -170
pin name B signal _5502_ layer 1 80 70
pin name Y signal _5503_ layer 1 50 -340
cell 4617 NAND2X1_1089
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5405_ layer 1 -80 -170
pin name B signal _5396_ layer 1 80 70
pin name Y signal _5504_ layer 1 50 -340
cell 4618 OAI22X1_144
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5503_ layer 1 -120 -165
pin name B signal _5501_ layer 1 -80 -70
pin name C signal _5500_ layer 1 160 -131
pin name D signal _5504_ layer 1 80 -70
pin name Y signal _5505_ layer 1 0 -150
cell 4619 NOR2X1_624
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5499_ layer 1 -80 -270
pin name B signal _5505_ layer 1 80 -31
pin name Y signal _5506_ layer 1 0 -150
cell 4620 NAND3X1_256
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5482_ layer 1 -120 30
pin name B signal _5506_ layer 1 -20 -50
pin name C signal _5494_ layer 1 40 130
pin name Y signal _5507_ layer 1 -40 340
cell 4621 NOR3X1_436
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5395_ layer 1 -100 -150
pin name C signal _5410_ layer 1 -20 -50
pin name Y signal _5508_ layer 1 -106 -335
cell 4622 NOR3X1_437
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5404_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5394_ layer 1 -20 -50
pin name Y signal _5509_ layer 1 -106 -335
cell 4623 AOI22X1_823
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _5508_ layer 1 -80 -131
pin name C signal _5509_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _5510_ layer 1 5 -216
cell 4624 NOR3X1_438
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5404_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5400_ layer 1 -20 -50
pin name Y signal _5511_ layer 1 -106 -335
cell 4625 NOR3X1_439
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5404_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5512_ layer 1 -106 -335
cell 4626 AOI22X1_824
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5511_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _5512_ layer 1 70 -90
pin name Y signal _5513_ layer 1 5 -216
cell 4627 NAND2X1_1090
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5510_ layer 1 -80 -170
pin name B signal _5513_ layer 1 80 70
pin name Y signal _5514_ layer 1 50 -340
cell 4628 NOR3X1_440
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5402_ layer 1 -175 -251
pin name B signal _5387_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5515_ layer 1 -106 -335
cell 4629 NOR3X1_441
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5394_ layer 1 -175 -251
pin name B signal _5402_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5516_ layer 1 -106 -335
cell 4630 AOI22X1_825
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5515_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _5516_ layer 1 70 -90
pin name Y signal _5517_ layer 1 5 -216
cell 4631 NOR3X1_442
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5385_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5394_ layer 1 -20 -50
pin name Y signal _5518_ layer 1 -106 -335
cell 4632 NOR3X1_443
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5424_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5385_ layer 1 -20 -50
pin name Y signal _5519_ layer 1 -106 -335
cell 4633 AOI22X1_826
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _5519_ layer 1 -80 -131
pin name C signal _5518_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _5520_ layer 1 5 -216
cell 4634 NAND2X1_1091
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5520_ layer 1 -80 -170
pin name B signal _5517_ layer 1 80 70
pin name Y signal _5521_ layer 1 50 -340
cell 4635 NOR2X1_625
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5514_ layer 1 -80 -270
pin name B signal _5521_ layer 1 80 -31
pin name Y signal _5522_ layer 1 0 -150
cell 4636 NOR3X1_444
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5410_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5394_ layer 1 -20 -50
pin name Y signal _5523_ layer 1 -106 -335
cell 4637 NOR3X1_445
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5410_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5400_ layer 1 -20 -50
pin name Y signal _5524_ layer 1 -106 -335
cell 4638 AOI22X1_827
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5523_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _5524_ layer 1 70 -90
pin name Y signal _5525_ layer 1 5 -216
cell 4639 NOR3X1_446
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5410_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5526_ layer 1 -106 -335
cell 4640 NOR3X1_447
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5385_ layer 1 -175 -251
pin name B signal _5395_ layer 1 -100 -150
pin name C signal _5400_ layer 1 -20 -50
pin name Y signal _5527_ layer 1 -106 -335
cell 4641 AOI22X1_828
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _5526_ layer 1 -80 -131
pin name C signal _5527_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _5528_ layer 1 5 -216
cell 4642 NAND2X1_1092
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5525_ layer 1 -80 -170
pin name B signal _5528_ layer 1 80 70
pin name Y signal _5529_ layer 1 50 -340
cell 4643 NOR3X1_448
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5424_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5410_ layer 1 -20 -50
pin name Y signal _5530_ layer 1 -106 -335
cell 4644 NOR3X1_449
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5400_ layer 1 -175 -251
pin name B signal _5395_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5531_ layer 1 -106 -335
cell 4645 AOI22X1_829
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _5530_ layer 1 -80 -131
pin name C signal _5531_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _5532_ layer 1 5 -216
cell 4646 NOR3X1_450
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5395_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5533_ layer 1 -106 -335
cell 4647 NOR3X1_451
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5534_ layer 1 -106 -335
cell 4648 AOI22X1_830
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5533_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _5534_ layer 1 70 -90
pin name Y signal _5535_ layer 1 5 -216
cell 4649 NAND2X1_1093
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5535_ layer 1 -80 -170
pin name B signal _5532_ layer 1 80 70
pin name Y signal _5536_ layer 1 50 -340
cell 4650 NOR2X1_626
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5529_ layer 1 -80 -270
pin name B signal _5536_ layer 1 80 -31
pin name Y signal _5537_ layer 1 0 -150
cell 4651 NAND2X1_1094
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5537_ layer 1 -80 -170
pin name B signal _5522_ layer 1 80 70
pin name Y signal _5538_ layer 1 50 -340
cell 4652 NOR3X1_452
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5385_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5539_ layer 1 -106 -335
cell 4653 NOR3X1_453
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5395_ layer 1 -175 -251
pin name B signal _5404_ layer 1 -100 -150
pin name C signal _5400_ layer 1 -20 -50
pin name Y signal _5540_ layer 1 -106 -335
cell 4654 AOI22X1_831
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _5540_ layer 1 -80 -131
pin name C signal _5539_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _5541_ layer 1 5 -216
cell 4655 NOR3X1_454
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5389_ layer 1 -175 -251
pin name B signal _5387_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5542_ layer 1 -106 -335
cell 4656 NOR3X1_455
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5400_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5543_ layer 1 -106 -335
cell 4657 AOI22X1_832
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5542_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _5543_ layer 1 70 -90
pin name Y signal _5544_ layer 1 5 -216
cell 4658 NAND2X1_1095
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5541_ layer 1 -80 -170
pin name B signal _5544_ layer 1 80 70
pin name Y signal _5545_ layer 1 50 -340
cell 4659 NOR3X1_456
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5385_ layer 1 -175 -251
pin name B signal _5394_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5546_ layer 1 -106 -335
cell 4660 NAND2X1_1096
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _5546_ layer 1 80 70
pin name Y signal _5547_ layer 1 50 -340
cell 4661 NOR3X1_457
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5404_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5389_ layer 1 -20 -50
pin name Y signal _5548_ layer 1 -106 -335
cell 4662 NAND2X1_1097
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _5548_ layer 1 80 70
pin name Y signal _5549_ layer 1 50 -340
cell 4663 NOR3X1_458
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5410_ layer 1 -20 -50
pin name Y signal _5550_ layer 1 -106 -335
cell 4664 NOR3X1_459
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5404_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5551_ layer 1 -106 -335
cell 4665 AOI22X1_833
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _5550_ layer 1 -80 -131
pin name C signal _5551_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _5552_ layer 1 5 -216
cell 4666 NAND3X1_257
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5547_ layer 1 -120 30
pin name B signal _5549_ layer 1 -20 -50
pin name C signal _5552_ layer 1 40 130
pin name Y signal _5553_ layer 1 -40 340
cell 4667 NOR2X1_627
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5553_ layer 1 -80 -270
pin name B signal _5545_ layer 1 80 -31
pin name Y signal _5554_ layer 1 0 -150
cell 4668 NOR3X1_460
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5410_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5555_ layer 1 -106 -335
cell 4669 NOR3X1_461
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5389_ layer 1 -175 -251
pin name B signal _5404_ layer 1 -100 -150
pin name C signal _5394_ layer 1 -20 -50
pin name Y signal _5556_ layer 1 -106 -335
cell 4670 AOI22X1_834
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _5555_ layer 1 -80 -131
pin name C signal _5556_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _5557_ layer 1 5 -216
cell 4671 NOR3X1_462
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5389_ layer 1 -175 -251
pin name B signal _5404_ layer 1 -100 -150
pin name C signal _5400_ layer 1 -20 -50
pin name Y signal _5558_ layer 1 -106 -335
cell 4672 NAND2X1_1098
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _5558_ layer 1 80 70
pin name Y signal _5559_ layer 1 50 -340
cell 4673 NOR3X1_463
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5394_ layer 1 -175 -251
pin name B signal _5395_ layer 1 -100 -150
pin name C signal _5414_ layer 1 -20 -50
pin name Y signal _5560_ layer 1 -106 -335
cell 4674 NAND2X1_1099
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _5560_ layer 1 80 70
pin name Y signal _5561_ layer 1 50 -340
cell 4675 NAND3X1_258
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5559_ layer 1 -120 30
pin name B signal _5561_ layer 1 -20 -50
pin name C signal _5557_ layer 1 40 130
pin name Y signal _5562_ layer 1 -40 340
cell 4676 NOR3X1_464
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5394_ layer 1 -175 -251
pin name B signal _5410_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5563_ layer 1 -106 -335
cell 4677 NOR3X1_465
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5404_ layer 1 -175 -251
pin name B signal _5430_ layer 1 -100 -150
pin name C signal _5387_ layer 1 -20 -50
pin name Y signal _5564_ layer 1 -106 -335
cell 4678 AOI22X1_835
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _5564_ layer 1 -80 -131
pin name C signal _5563_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _5565_ layer 1 5 -216
cell 4679 NOR3X1_466
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5400_ layer 1 -175 -251
pin name B signal _5410_ layer 1 -100 -150
pin name C signal _5402_ layer 1 -20 -50
pin name Y signal _5566_ layer 1 -106 -335
cell 4680 NOR3X1_467
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5404_ layer 1 -175 -251
pin name B signal _5424_ layer 1 -100 -150
pin name C signal _5395_ layer 1 -20 -50
pin name Y signal _5567_ layer 1 -106 -335
cell 4681 AOI22X1_836
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _5567_ layer 1 -80 -131
pin name C signal _5566_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _5568_ layer 1 5 -216
cell 4682 NAND2X1_1100
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5565_ layer 1 -80 -170
pin name B signal _5568_ layer 1 80 70
pin name Y signal _5569_ layer 1 50 -340
cell 4683 NOR2X1_628
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5569_ layer 1 -80 -270
pin name B signal _5562_ layer 1 80 -31
pin name Y signal _5570_ layer 1 0 -150
cell 4684 NAND2X1_1101
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5554_ layer 1 -80 -170
pin name B signal _5570_ layer 1 80 70
pin name Y signal _5571_ layer 1 50 -340
cell 4685 NOR3X1_468
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5538_ layer 1 -175 -251
pin name B signal _5507_ layer 1 -100 -150
pin name C signal _5571_ layer 1 -20 -50
pin name Y signal _5572_ layer 1 -106 -335
cell 4686 INVX1_680
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<112> layer 1 -40 -270
pin name Y signal _5573_ layer 1 40 0
cell 4687 NAND2X1_1102
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<111> layer 1 -80 -170
pin name B signal _5573_ layer 1 80 70
pin name Y signal _5574_ layer 1 50 -340
cell 4688 INVX1_681
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<114> layer 1 -40 -270
pin name Y signal _5575_ layer 1 40 0
cell 4689 NAND2X1_1103
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<113> layer 1 -80 -170
pin name B signal _5575_ layer 1 80 70
pin name Y signal _5576_ layer 1 50 -340
cell 4690 NOR2X1_629
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5574_ layer 1 -80 -270
pin name B signal _5576_ layer 1 80 -31
pin name Y signal _5577_ layer 1 0 -150
cell 4691 NOR2X1_630
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<112> layer 1 -80 -270
pin name B signal wSelec<111> layer 1 80 -31
pin name Y signal _5578_ layer 1 0 -150
cell 4692 INVX1_682
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5578_ layer 1 -40 -270
pin name Y signal _5579_ layer 1 40 0
cell 4693 NOR2X1_631
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5576_ layer 1 -80 -270
pin name B signal _5579_ layer 1 80 -31
pin name Y signal _5580_ layer 1 0 -150
cell 4694 AOI22X1_837
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _5577_ layer 1 -80 -131
pin name C signal _5580_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _5581_ layer 1 5 -216
cell 4695 INVX1_683
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<111> layer 1 -40 -270
pin name Y signal _5582_ layer 1 40 0
cell 4696 NAND2X1_1104
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<112> layer 1 -80 -170
pin name B signal _5582_ layer 1 80 70
pin name Y signal _5583_ layer 1 50 -340
cell 4697 NOR2X1_632
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5583_ layer 1 -80 -270
pin name B signal _5576_ layer 1 80 -31
pin name Y signal _5584_ layer 1 0 -150
cell 4698 NAND2X1_1105
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _5584_ layer 1 80 70
pin name Y signal _5585_ layer 1 50 -340
cell 4699 INVX1_684
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<113> layer 1 -40 -270
pin name Y signal _5586_ layer 1 40 0
cell 4700 NAND2X1_1106
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5586_ layer 1 -80 -170
pin name B signal _5575_ layer 1 80 70
pin name Y signal _5587_ layer 1 50 -340
cell 4701 NOR2X1_633
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5574_ layer 1 -80 -270
pin name B signal _5587_ layer 1 80 -31
pin name Y signal _5588_ layer 1 0 -150
cell 4702 NAND2X1_1107
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<112> layer 1 -80 -170
pin name B signal wSelec<111> layer 1 80 70
pin name Y signal _5589_ layer 1 50 -340
cell 4703 NOR2X1_634
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5589_ layer 1 -80 -270
pin name B signal _5576_ layer 1 80 -31
pin name Y signal _5590_ layer 1 0 -150
cell 4704 AOI22X1_838
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5590_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _5588_ layer 1 70 -90
pin name Y signal _5591_ layer 1 5 -216
cell 4705 NAND3X1_259
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5585_ layer 1 -120 30
pin name B signal _5591_ layer 1 -20 -50
pin name C signal _5581_ layer 1 40 130
pin name Y signal _5592_ layer 1 -40 340
cell 4706 NAND2X1_1108
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<114> layer 1 -80 -170
pin name B signal _5586_ layer 1 80 70
pin name Y signal _5593_ layer 1 50 -340
cell 4707 NOR2X1_635
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5593_ layer 1 -80 -270
pin name B signal _5579_ layer 1 80 -31
pin name Y signal _5594_ layer 1 0 -150
cell 4708 NAND2X1_1109
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _5594_ layer 1 80 70
pin name Y signal _5595_ layer 1 50 -340
cell 4709 NAND2X1_1110
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<113> layer 1 -80 -170
pin name B signal wSelec<114> layer 1 80 70
pin name Y signal _5596_ layer 1 50 -340
cell 4710 NOR2X1_636
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5596_ layer 1 -80 -270
pin name B signal _5583_ layer 1 80 -31
pin name Y signal _5597_ layer 1 0 -150
cell 4711 NOR2X1_637
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5596_ layer 1 -80 -270
pin name B signal _5574_ layer 1 80 -31
pin name Y signal _5598_ layer 1 0 -150
cell 4712 AOI22X1_839
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5597_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _5598_ layer 1 70 -90
pin name Y signal _5599_ layer 1 5 -216
cell 4713 NOR2X1_638
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5589_ layer 1 -80 -270
pin name B signal _5596_ layer 1 80 -31
pin name Y signal _5600_ layer 1 0 -150
cell 4714 NOR2X1_639
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5589_ layer 1 -80 -270
pin name B signal _5593_ layer 1 80 -31
pin name Y signal _5601_ layer 1 0 -150
cell 4715 AOI22X1_840
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _5600_ layer 1 -80 -131
pin name C signal _5601_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _5602_ layer 1 5 -216
cell 4716 NAND3X1_260
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5595_ layer 1 -120 30
pin name B signal _5602_ layer 1 -20 -50
pin name C signal _5599_ layer 1 40 130
pin name Y signal _5603_ layer 1 -40 340
cell 4717 NOR2X1_640
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5583_ layer 1 -80 -270
pin name B signal _5593_ layer 1 80 -31
pin name Y signal _5604_ layer 1 0 -150
cell 4718 NAND2X1_1111
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _5604_ layer 1 80 70
pin name Y signal _5605_ layer 1 50 -340
cell 4719 NOR2X1_641
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5593_ layer 1 -80 -270
pin name B signal _5574_ layer 1 80 -31
pin name Y signal _5606_ layer 1 0 -150
cell 4720 NAND2X1_1112
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _5606_ layer 1 80 70
pin name Y signal _5607_ layer 1 50 -340
cell 4721 NOR2X1_642
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5587_ layer 1 -80 -270
pin name B signal _5579_ layer 1 80 -31
pin name Y signal _5608_ layer 1 0 -150
cell 4722 NAND2X1_1113
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _5608_ layer 1 80 70
pin name Y signal _5609_ layer 1 50 -340
cell 4723 NAND3X1_261
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5605_ layer 1 -120 30
pin name B signal _5607_ layer 1 -20 -50
pin name C signal _5609_ layer 1 40 130
pin name Y signal _5610_ layer 1 -40 340
cell 4724 INVX1_685
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _5611_ layer 1 40 0
cell 4725 NOR2X1_643
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5586_ layer 1 -80 -270
pin name B signal _5575_ layer 1 80 -31
pin name Y signal _5612_ layer 1 0 -150
cell 4726 NAND2X1_1114
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5578_ layer 1 -80 -170
pin name B signal _5612_ layer 1 80 70
pin name Y signal _5613_ layer 1 50 -340
cell 4727 NOR2X1_644
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5583_ layer 1 -80 -270
pin name B signal _5587_ layer 1 80 -31
pin name Y signal _5614_ layer 1 0 -150
cell 4728 NOR2X1_645
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5589_ layer 1 -80 -270
pin name B signal _5587_ layer 1 80 -31
pin name Y signal _5615_ layer 1 0 -150
cell 4729 AOI22X1_841
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5614_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _5615_ layer 1 70 -90
pin name Y signal _5616_ layer 1 5 -216
cell 4730 OAI21X1_179
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5611_ layer 1 -80 -165
pin name B signal _5613_ layer 1 -40 -70
pin name C signal _5616_ layer 1 80 150
pin name Y signal _5617_ layer 1 25 -50
cell 4731 OR2X2_63
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5617_ layer 1 -120 -270
pin name B signal _5610_ layer 1 -20 -111
pin name Y signal _5618_ layer 1 120 -50
cell 4732 NOR3X1_469
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5592_ layer 1 -175 -251
pin name B signal _5603_ layer 1 -100 -150
pin name C signal _5618_ layer 1 -20 -50
pin name Y signal _5619_ layer 1 -106 -335
cell 4733 AND2X2_116
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5619_ layer 1 -120 -131
pin name B signal _5383_ layer 1 -40 -50
pin name Y signal _5620_ layer 1 89 -340
cell 4734 AOI21X1_126
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5474_ layer 1 -80 -35
pin name B signal _5572_ layer 1 -40 -131
pin name C signal _5620_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<0> layer 1 40 -340
cell 4735 INVX1_686
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5491_ layer 1 -40 -270
pin name Y signal _5621_ layer 1 40 0
cell 4736 AOI21X1_127
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _5621_ layer 1 -40 -131
pin name C signal _5383_ layer 1 120 -251
pin name Y signal _5622_ layer 1 40 -340
cell 4737 AOI22X1_842
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _5391_ layer 1 -80 -131
pin name C signal _5407_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _5623_ layer 1 5 -216
cell 4738 AOI22X1_843
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _5411_ layer 1 -80 -131
pin name C signal _5417_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _5624_ layer 1 5 -216
cell 4739 NAND3X1_262
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5622_ layer 1 -120 30
pin name B signal _5623_ layer 1 -20 -50
pin name C signal _5624_ layer 1 40 130
pin name Y signal _5625_ layer 1 -40 340
cell 4740 INVX1_687
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5451_ layer 1 -40 -270
pin name Y signal _5626_ layer 1 40 0
cell 4741 AOI22X1_844
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5476_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _5626_ layer 1 70 -90
pin name Y signal _5627_ layer 1 5 -216
cell 4742 AOI22X1_845
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _5550_ layer 1 -80 -131
pin name C signal _5429_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _5628_ layer 1 5 -216
cell 4743 INVX1_688
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _5629_ layer 1 40 0
cell 4744 INVX1_689
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _5630_ layer 1 40 0
cell 4745 OAI22X1_145
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5629_ layer 1 -120 -165
pin name B signal _5438_ layer 1 -80 -70
pin name C signal _5436_ layer 1 160 -131
pin name D signal _5630_ layer 1 80 -70
pin name Y signal _5631_ layer 1 0 -150
cell 4746 INVX1_690
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _5632_ layer 1 40 0
cell 4747 NAND2X1_1115
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _5539_ layer 1 80 70
pin name Y signal _5633_ layer 1 50 -340
cell 4748 OAI21X1_180
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5632_ layer 1 -80 -165
pin name B signal _5444_ layer 1 -40 -70
pin name C signal _5633_ layer 1 80 150
pin name Y signal _5634_ layer 1 25 -50
cell 4749 NOR2X1_646
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5631_ layer 1 -80 -270
pin name B signal _5634_ layer 1 80 -31
pin name Y signal _5635_ layer 1 0 -150
cell 4750 NAND3X1_263
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5627_ layer 1 -120 30
pin name B signal _5628_ layer 1 -20 -50
pin name C signal _5635_ layer 1 40 130
pin name Y signal _5636_ layer 1 -40 340
cell 4751 INVX1_691
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _5637_ layer 1 40 0
cell 4752 NAND2X1_1116
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _5423_ layer 1 80 70
pin name Y signal _5638_ layer 1 50 -340
cell 4753 OAI21X1_181
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5637_ layer 1 -80 -165
pin name B signal _5453_ layer 1 -40 -70
pin name C signal _5638_ layer 1 80 150
pin name Y signal _5639_ layer 1 25 -50
cell 4754 INVX1_692
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _5640_ layer 1 40 0
cell 4755 INVX1_693
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _5641_ layer 1 40 0
cell 4756 OAI22X1_146
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5640_ layer 1 -120 -165
pin name B signal _5459_ layer 1 -80 -70
pin name C signal _5457_ layer 1 160 -131
pin name D signal _5641_ layer 1 80 -70
pin name Y signal _5642_ layer 1 0 -150
cell 4757 NOR2X1_647
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5642_ layer 1 -80 -270
pin name B signal _5639_ layer 1 80 -31
pin name Y signal _5643_ layer 1 0 -150
cell 4758 AOI22X1_846
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5543_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _5516_ layer 1 70 -90
pin name Y signal _5644_ layer 1 5 -216
cell 4759 AND2X2_117
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5390_ layer 1 -120 -131
pin name B signal _5405_ layer 1 -40 -50
pin name Y signal _5645_ layer 1 89 -340
cell 4760 AOI22X1_847
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _5515_ layer 1 -80 -131
pin name C signal _5645_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _5646_ layer 1 5 -216
cell 4761 NAND3X1_264
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5644_ layer 1 -120 30
pin name B signal _5646_ layer 1 -20 -50
pin name C signal _5643_ layer 1 40 130
pin name Y signal _5647_ layer 1 -40 340
cell 4762 NOR3X1_470
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5647_ layer 1 -175 -251
pin name B signal _5625_ layer 1 -100 -150
pin name C signal _5636_ layer 1 -20 -50
pin name Y signal _5648_ layer 1 -106 -335
cell 4763 INVX1_694
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _5649_ layer 1 40 0
cell 4764 NAND2X1_1117
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _5478_ layer 1 80 70
pin name Y signal _5650_ layer 1 50 -340
cell 4765 OAI21X1_182
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5480_ layer 1 -80 -165
pin name B signal _5649_ layer 1 -40 -70
pin name C signal _5650_ layer 1 80 150
pin name Y signal _5651_ layer 1 25 -50
cell 4766 AOI21X1_128
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _5527_ layer 1 -40 -131
pin name C signal _5651_ layer 1 120 -251
pin name Y signal _5652_ layer 1 40 -340
cell 4767 INVX1_695
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _5653_ layer 1 40 0
cell 4768 INVX1_696
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _5654_ layer 1 40 0
cell 4769 OAI22X1_147
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5654_ layer 1 -120 -165
pin name B signal _5486_ layer 1 -80 -70
pin name C signal _5487_ layer 1 160 -131
pin name D signal _5653_ layer 1 80 -70
pin name Y signal _5655_ layer 1 0 -150
cell 4770 INVX1_697
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _5656_ layer 1 40 0
cell 4771 NAND2X1_1118
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _5496_ layer 1 80 70
pin name Y signal _5657_ layer 1 50 -340
cell 4772 OAI21X1_183
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5397_ layer 1 -80 -165
pin name B signal _5656_ layer 1 -40 -70
pin name C signal _5657_ layer 1 80 150
pin name Y signal _5658_ layer 1 25 -50
cell 4773 NOR2X1_648
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5658_ layer 1 -80 -270
pin name B signal _5655_ layer 1 80 -31
pin name Y signal _5659_ layer 1 0 -150
cell 4774 INVX1_698
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _5660_ layer 1 40 0
cell 4775 INVX1_699
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _5661_ layer 1 40 0
cell 4776 OAI22X1_148
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5492_ layer 1 -120 -165
pin name B signal _5661_ layer 1 -80 -70
pin name C signal _5498_ layer 1 160 -131
pin name D signal _5660_ layer 1 80 -70
pin name Y signal _5662_ layer 1 0 -150
cell 4777 INVX1_700
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _5663_ layer 1 40 0
cell 4778 NOR2X1_649
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5663_ layer 1 -80 -270
pin name B signal _5503_ layer 1 80 -31
pin name Y signal _5664_ layer 1 0 -150
cell 4779 INVX1_701
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _5665_ layer 1 40 0
cell 4780 NOR2X1_650
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5665_ layer 1 -80 -270
pin name B signal _5504_ layer 1 80 -31
pin name Y signal _5666_ layer 1 0 -150
cell 4781 NOR3X1_471
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5664_ layer 1 -175 -251
pin name B signal _5662_ layer 1 -100 -150
pin name C signal _5666_ layer 1 -20 -50
pin name Y signal _5667_ layer 1 -106 -335
cell 4782 NAND3X1_265
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5659_ layer 1 -120 30
pin name B signal _5652_ layer 1 -20 -50
pin name C signal _5667_ layer 1 40 130
pin name Y signal _5668_ layer 1 -40 340
cell 4783 AOI22X1_848
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _5508_ layer 1 -80 -131
pin name C signal _5509_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _5669_ layer 1 5 -216
cell 4784 AOI22X1_849
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5511_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _5512_ layer 1 70 -90
pin name Y signal _5670_ layer 1 5 -216
cell 4785 NAND2X1_1119
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5669_ layer 1 -80 -170
pin name B signal _5670_ layer 1 80 70
pin name Y signal _5671_ layer 1 50 -340
cell 4786 AOI22X1_850
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _5519_ layer 1 -80 -131
pin name C signal _5518_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _5672_ layer 1 5 -216
cell 4787 AOI22X1_851
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5462_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _5469_ layer 1 70 -90
pin name Y signal _5673_ layer 1 5 -216
cell 4788 NAND2X1_1120
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5672_ layer 1 -80 -170
pin name B signal _5673_ layer 1 80 70
pin name Y signal _5674_ layer 1 50 -340
cell 4789 NOR2X1_651
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5671_ layer 1 -80 -270
pin name B signal _5674_ layer 1 80 -31
pin name Y signal _5675_ layer 1 0 -150
cell 4790 AOI22X1_852
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5523_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _5524_ layer 1 70 -90
pin name Y signal _5676_ layer 1 5 -216
cell 4791 AOI22X1_853
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5425_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _5526_ layer 1 70 -90
pin name Y signal _5677_ layer 1 5 -216
cell 4792 NAND2X1_1121
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5676_ layer 1 -80 -170
pin name B signal _5677_ layer 1 80 70
pin name Y signal _5678_ layer 1 50 -340
cell 4793 AOI22X1_854
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _5530_ layer 1 -80 -131
pin name C signal _5531_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _5679_ layer 1 5 -216
cell 4794 AOI22X1_855
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5533_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _5534_ layer 1 70 -90
pin name Y signal _5680_ layer 1 5 -216
cell 4795 NAND2X1_1122
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5680_ layer 1 -80 -170
pin name B signal _5679_ layer 1 80 70
pin name Y signal _5681_ layer 1 50 -340
cell 4796 NOR2X1_652
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5678_ layer 1 -80 -270
pin name B signal _5681_ layer 1 80 -31
pin name Y signal _5682_ layer 1 0 -150
cell 4797 NAND2X1_1123
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5682_ layer 1 -80 -170
pin name B signal _5675_ layer 1 80 70
pin name Y signal _5683_ layer 1 50 -340
cell 4798 AOI22X1_856
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _5540_ layer 1 -80 -131
pin name C signal _5441_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _5684_ layer 1 5 -216
cell 4799 AOI22X1_857
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5464_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _5542_ layer 1 70 -90
pin name Y signal _5685_ layer 1 5 -216
cell 4800 NAND2X1_1124
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5684_ layer 1 -80 -170
pin name B signal _5685_ layer 1 80 70
pin name Y signal _5686_ layer 1 50 -340
cell 4801 AOI22X1_858
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _5431_ layer 1 -80 -131
pin name C signal _5551_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _5687_ layer 1 5 -216
cell 4802 NAND2X1_1125
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _5546_ layer 1 80 70
pin name Y signal _5688_ layer 1 50 -340
cell 4803 NAND2X1_1126
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _5548_ layer 1 80 70
pin name Y signal _5689_ layer 1 50 -340
cell 4804 NAND3X1_266
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5688_ layer 1 -120 30
pin name B signal _5689_ layer 1 -20 -50
pin name C signal _5687_ layer 1 40 130
pin name Y signal _5690_ layer 1 -40 340
cell 4805 NOR2X1_653
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5690_ layer 1 -80 -270
pin name B signal _5686_ layer 1 80 -31
pin name Y signal _5691_ layer 1 0 -150
cell 4806 AOI22X1_859
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _5555_ layer 1 -80 -131
pin name C signal _5556_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _5692_ layer 1 5 -216
cell 4807 NAND2X1_1127
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _5558_ layer 1 80 70
pin name Y signal _5693_ layer 1 50 -340
cell 4808 NAND2X1_1128
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _5560_ layer 1 80 70
pin name Y signal _5694_ layer 1 50 -340
cell 4809 NAND3X1_267
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5693_ layer 1 -120 30
pin name B signal _5694_ layer 1 -20 -50
pin name C signal _5692_ layer 1 40 130
pin name Y signal _5695_ layer 1 -40 340
cell 4810 AOI22X1_860
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _5564_ layer 1 -80 -131
pin name C signal _5563_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _5696_ layer 1 5 -216
cell 4811 AOI22X1_861
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _5567_ layer 1 -80 -131
pin name C signal _5566_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _5697_ layer 1 5 -216
cell 4812 NAND2X1_1129
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5696_ layer 1 -80 -170
pin name B signal _5697_ layer 1 80 70
pin name Y signal _5698_ layer 1 50 -340
cell 4813 NOR2X1_654
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5698_ layer 1 -80 -270
pin name B signal _5695_ layer 1 80 -31
pin name Y signal _5699_ layer 1 0 -150
cell 4814 NAND2X1_1130
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5691_ layer 1 -80 -170
pin name B signal _5699_ layer 1 80 70
pin name Y signal _5700_ layer 1 50 -340
cell 4815 NOR3X1_472
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5683_ layer 1 -175 -251
pin name B signal _5668_ layer 1 -100 -150
pin name C signal _5700_ layer 1 -20 -50
pin name Y signal _5701_ layer 1 -106 -335
cell 4816 AOI21X1_129
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _5577_ layer 1 -40 -131
pin name C signal _5382_ layer 1 120 -251
pin name Y signal _5702_ layer 1 40 -340
cell 4817 AOI22X1_862
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5580_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _5608_ layer 1 70 -90
pin name Y signal _5703_ layer 1 5 -216
cell 4818 AOI22X1_863
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5601_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _5584_ layer 1 70 -90
pin name Y signal _5704_ layer 1 5 -216
cell 4819 NAND3X1_268
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5702_ layer 1 -120 30
pin name B signal _5704_ layer 1 -20 -50
pin name C signal _5703_ layer 1 40 130
pin name Y signal _5705_ layer 1 -40 340
cell 4820 NAND3X1_269
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _5578_ layer 1 -20 -50
pin name C signal _5612_ layer 1 40 130
pin name Y signal _5706_ layer 1 -40 340
cell 4821 AOI22X1_864
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _5600_ layer 1 -80 -131
pin name C signal _5588_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _5707_ layer 1 5 -216
cell 4822 AND2X2_118
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5707_ layer 1 -120 -131
pin name B signal _5706_ layer 1 -40 -50
pin name Y signal _5708_ layer 1 89 -340
cell 4823 AOI22X1_865
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5597_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _5604_ layer 1 70 -90
pin name Y signal _5709_ layer 1 5 -216
cell 4824 AOI22X1_866
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _5598_ layer 1 -80 -131
pin name C signal _5594_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _5710_ layer 1 5 -216
cell 4825 AND2X2_119
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5710_ layer 1 -120 -131
pin name B signal _5709_ layer 1 -40 -50
pin name Y signal _5711_ layer 1 89 -340
cell 4826 AOI22X1_867
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5614_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _5615_ layer 1 70 -90
pin name Y signal _5712_ layer 1 5 -216
cell 4827 AOI22X1_868
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5590_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _5606_ layer 1 70 -90
pin name Y signal _5713_ layer 1 5 -216
cell 4828 AND2X2_120
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5712_ layer 1 -120 -131
pin name B signal _5713_ layer 1 -40 -50
pin name Y signal _5714_ layer 1 89 -340
cell 4829 NAND3X1_270
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5708_ layer 1 -120 30
pin name B signal _5714_ layer 1 -20 -50
pin name C signal _5711_ layer 1 40 130
pin name Y signal _5715_ layer 1 -40 340
cell 4830 NOR2X1_655
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5705_ layer 1 -80 -270
pin name B signal _5715_ layer 1 80 -31
pin name Y signal _5716_ layer 1 0 -150
cell 4831 AOI21X1_130
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5648_ layer 1 -80 -35
pin name B signal _5701_ layer 1 -40 -131
pin name C signal _5716_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<1> layer 1 40 -340
cell 4832 AOI21X1_131
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _5621_ layer 1 -40 -131
pin name C signal _5383_ layer 1 120 -251
pin name Y signal _5717_ layer 1 40 -340
cell 4833 INVX1_702
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5480_ layer 1 -40 -270
pin name Y signal _5718_ layer 1 40 0
cell 4834 AOI22X1_869
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _5391_ layer 1 -80 -131
pin name C signal _5718_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _5719_ layer 1 5 -216
cell 4835 INVX1_703
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5492_ layer 1 -40 -270
pin name Y signal _5720_ layer 1 40 0
cell 4836 AOI22X1_870
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _5527_ layer 1 -80 -131
pin name C signal _5720_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _5721_ layer 1 5 -216
cell 4837 NAND3X1_271
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5721_ layer 1 -120 30
pin name B signal _5717_ layer 1 -20 -50
pin name C signal _5719_ layer 1 40 130
pin name Y signal _5722_ layer 1 -40 340
cell 4838 AOI22X1_871
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5476_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _5626_ layer 1 70 -90
pin name Y signal _5723_ layer 1 5 -216
cell 4839 AOI22X1_872
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _5425_ layer 1 -80 -131
pin name C signal _5398_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _5724_ layer 1 5 -216
cell 4840 INVX1_704
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _5725_ layer 1 40 0
cell 4841 NAND2X1_1131
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _5515_ layer 1 80 70
pin name Y signal _5726_ layer 1 50 -340
cell 4842 OAI21X1_184
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5725_ layer 1 -80 -165
pin name B signal _5487_ layer 1 -40 -70
pin name C signal _5726_ layer 1 80 150
pin name Y signal _5727_ layer 1 25 -50
cell 4843 INVX1_705
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _5728_ layer 1 40 0
cell 4844 NAND2X1_1132
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _5441_ layer 1 80 70
pin name Y signal _5729_ layer 1 50 -340
cell 4845 OAI21X1_185
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5728_ layer 1 -80 -165
pin name B signal _5444_ layer 1 -40 -70
pin name C signal _5729_ layer 1 80 150
pin name Y signal _5730_ layer 1 25 -50
cell 4846 NOR2X1_656
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5727_ layer 1 -80 -270
pin name B signal _5730_ layer 1 80 -31
pin name Y signal _5731_ layer 1 0 -150
cell 4847 NAND3X1_272
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5723_ layer 1 -120 30
pin name B signal _5724_ layer 1 -20 -50
pin name C signal _5731_ layer 1 40 130
pin name Y signal _5732_ layer 1 -40 340
cell 4848 INVX1_706
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _5733_ layer 1 40 0
cell 4849 NAND2X1_1133
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _5423_ layer 1 80 70
pin name Y signal _5734_ layer 1 50 -340
cell 4850 OAI21X1_186
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5733_ layer 1 -80 -165
pin name B signal _5453_ layer 1 -40 -70
pin name C signal _5734_ layer 1 80 150
pin name Y signal _5735_ layer 1 25 -50
cell 4851 INVX1_707
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _5736_ layer 1 40 0
cell 4852 INVX1_708
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _5737_ layer 1 40 0
cell 4853 OAI22X1_149
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5736_ layer 1 -120 -165
pin name B signal _5459_ layer 1 -80 -70
pin name C signal _5457_ layer 1 160 -131
pin name D signal _5737_ layer 1 80 -70
pin name Y signal _5738_ layer 1 0 -150
cell 4854 NOR2X1_657
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5738_ layer 1 -80 -270
pin name B signal _5735_ layer 1 80 -31
pin name Y signal _5739_ layer 1 0 -150
cell 4855 AOI22X1_873
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5543_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _5516_ layer 1 70 -90
pin name Y signal _5740_ layer 1 5 -216
cell 4856 AND2X2_121
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5415_ layer 1 -120 -131
pin name B signal _5437_ layer 1 -40 -50
pin name Y signal _5741_ layer 1 89 -340
cell 4857 AOI22X1_874
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _5741_ layer 1 -80 -131
pin name C signal _5645_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _5742_ layer 1 5 -216
cell 4858 NAND3X1_273
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5740_ layer 1 -120 30
pin name B signal _5742_ layer 1 -20 -50
pin name C signal _5739_ layer 1 40 130
pin name Y signal _5743_ layer 1 -40 340
cell 4859 NOR3X1_473
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5743_ layer 1 -175 -251
pin name B signal _5722_ layer 1 -100 -150
pin name C signal _5732_ layer 1 -20 -50
pin name Y signal _5744_ layer 1 -106 -335
cell 4860 INVX1_709
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _5745_ layer 1 40 0
cell 4861 NOR3X1_474
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5745_ layer 1 -175 -251
pin name B signal _5410_ layer 1 -100 -150
pin name C signal _5409_ layer 1 -20 -50
pin name Y signal _5746_ layer 1 -106 -335
cell 4862 AND2X2_122
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5431_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _5747_ layer 1 89 -340
cell 4863 AND2X2_123
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5551_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _5748_ layer 1 89 -340
cell 4864 NOR3X1_475
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5748_ layer 1 -175 -251
pin name B signal _5747_ layer 1 -100 -150
pin name C signal _5746_ layer 1 -20 -50
pin name Y signal _5749_ layer 1 -106 -335
cell 4865 INVX1_710
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _5750_ layer 1 40 0
cell 4866 INVX1_711
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _5751_ layer 1 40 0
cell 4867 OAI22X1_150
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5751_ layer 1 -120 -165
pin name B signal _5486_ layer 1 -80 -70
pin name C signal _5436_ layer 1 160 -131
pin name D signal _5750_ layer 1 80 -70
pin name Y signal _5752_ layer 1 0 -150
cell 4868 INVX1_712
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _5753_ layer 1 40 0
cell 4869 INVX1_713
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _5754_ layer 1 40 0
cell 4870 NAND2X1_1134
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5427_ layer 1 -80 -170
pin name B signal _5428_ layer 1 80 70
pin name Y signal _5755_ layer 1 50 -340
cell 4871 OAI22X1_151
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5755_ layer 1 -120 -165
pin name B signal _5754_ layer 1 -80 -70
pin name C signal _5753_ layer 1 160 -131
pin name D signal _5406_ layer 1 80 -70
pin name Y signal _5756_ layer 1 0 -150
cell 4872 NOR2X1_658
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5752_ layer 1 -80 -270
pin name B signal _5756_ layer 1 80 -31
pin name Y signal _5757_ layer 1 0 -150
cell 4873 INVX1_714
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _5758_ layer 1 40 0
cell 4874 NOR3X1_476
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5387_ layer 1 -175 -251
pin name B signal _5404_ layer 1 -100 -150
pin name C signal _5395_ layer 1 -20 -50
pin name Y signal _5759_ layer 1 -106 -335
cell 4875 NAND2X1_1135
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _5759_ layer 1 80 70
pin name Y signal _5760_ layer 1 50 -340
cell 4876 OAI21X1_187
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5416_ layer 1 -80 -165
pin name B signal _5758_ layer 1 -40 -70
pin name C signal _5760_ layer 1 80 150
pin name Y signal _5761_ layer 1 25 -50
cell 4877 INVX1_715
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _5762_ layer 1 40 0
cell 4878 INVX1_716
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _5763_ layer 1 40 0
cell 4879 OAI22X1_152
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5503_ layer 1 -120 -165
pin name B signal _5763_ layer 1 -80 -70
pin name C signal _5762_ layer 1 160 -131
pin name D signal _5504_ layer 1 80 -70
pin name Y signal _5764_ layer 1 0 -150
cell 4880 NOR2X1_659
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5761_ layer 1 -80 -270
pin name B signal _5764_ layer 1 80 -31
pin name Y signal _5765_ layer 1 0 -150
cell 4881 NAND3X1_274
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5749_ layer 1 -120 30
pin name B signal _5765_ layer 1 -20 -50
pin name C signal _5757_ layer 1 40 130
pin name Y signal _5766_ layer 1 -40 340
cell 4882 AOI22X1_875
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _5508_ layer 1 -80 -131
pin name C signal _5509_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _5767_ layer 1 5 -216
cell 4883 AOI22X1_876
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5511_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _5512_ layer 1 70 -90
pin name Y signal _5768_ layer 1 5 -216
cell 4884 NAND2X1_1136
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5767_ layer 1 -80 -170
pin name B signal _5768_ layer 1 80 70
pin name Y signal _5769_ layer 1 50 -340
cell 4885 AOI22X1_877
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _5519_ layer 1 -80 -131
pin name C signal _5518_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _5770_ layer 1 5 -216
cell 4886 AOI22X1_878
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5462_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _5469_ layer 1 70 -90
pin name Y signal _5771_ layer 1 5 -216
cell 4887 NAND2X1_1137
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5770_ layer 1 -80 -170
pin name B signal _5771_ layer 1 80 70
pin name Y signal _5772_ layer 1 50 -340
cell 4888 NOR2X1_660
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5769_ layer 1 -80 -270
pin name B signal _5772_ layer 1 80 -31
pin name Y signal _5773_ layer 1 0 -150
cell 4889 AOI22X1_879
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5523_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _5524_ layer 1 70 -90
pin name Y signal _5774_ layer 1 5 -216
cell 4890 AOI22X1_880
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _5550_ layer 1 -80 -131
pin name C signal _5526_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _5775_ layer 1 5 -216
cell 4891 NAND2X1_1138
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5775_ layer 1 -80 -170
pin name B signal _5774_ layer 1 80 70
pin name Y signal _5776_ layer 1 50 -340
cell 4892 AOI22X1_881
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _5530_ layer 1 -80 -131
pin name C signal _5531_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _5777_ layer 1 5 -216
cell 4893 AOI22X1_882
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5533_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _5534_ layer 1 70 -90
pin name Y signal _5778_ layer 1 5 -216
cell 4894 NAND2X1_1139
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5778_ layer 1 -80 -170
pin name B signal _5777_ layer 1 80 70
pin name Y signal _5779_ layer 1 50 -340
cell 4895 NOR2X1_661
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5776_ layer 1 -80 -270
pin name B signal _5779_ layer 1 80 -31
pin name Y signal _5780_ layer 1 0 -150
cell 4896 NAND2X1_1140
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5780_ layer 1 -80 -170
pin name B signal _5773_ layer 1 80 70
pin name Y signal _5781_ layer 1 50 -340
cell 4897 AOI22X1_883
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _5540_ layer 1 -80 -131
pin name C signal _5539_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _5782_ layer 1 5 -216
cell 4898 AOI22X1_884
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5464_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _5542_ layer 1 70 -90
pin name Y signal _5783_ layer 1 5 -216
cell 4899 NAND2X1_1141
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5782_ layer 1 -80 -170
pin name B signal _5783_ layer 1 80 70
pin name Y signal _5784_ layer 1 50 -340
cell 4900 AOI22X1_885
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _5548_ layer 1 -80 -131
pin name C signal _5546_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _5785_ layer 1 5 -216
cell 4901 AOI22X1_886
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5478_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _5496_ layer 1 70 -90
pin name Y signal _5786_ layer 1 5 -216
cell 4902 NAND2X1_1142
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5786_ layer 1 -80 -170
pin name B signal _5785_ layer 1 80 70
pin name Y signal _5787_ layer 1 50 -340
cell 4903 NOR2X1_662
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5787_ layer 1 -80 -270
pin name B signal _5784_ layer 1 80 -31
pin name Y signal _5788_ layer 1 0 -150
cell 4904 AOI22X1_887
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _5555_ layer 1 -80 -131
pin name C signal _5556_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _5789_ layer 1 5 -216
cell 4905 NAND2X1_1143
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _5558_ layer 1 80 70
pin name Y signal _5790_ layer 1 50 -340
cell 4906 NAND2X1_1144
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _5560_ layer 1 80 70
pin name Y signal _5791_ layer 1 50 -340
cell 4907 NAND3X1_275
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5790_ layer 1 -120 30
pin name B signal _5791_ layer 1 -20 -50
pin name C signal _5789_ layer 1 40 130
pin name Y signal _5792_ layer 1 -40 340
cell 4908 AOI22X1_888
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _5564_ layer 1 -80 -131
pin name C signal _5563_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _5793_ layer 1 5 -216
cell 4909 AOI22X1_889
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _5567_ layer 1 -80 -131
pin name C signal _5566_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _5794_ layer 1 5 -216
cell 4910 NAND2X1_1145
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5793_ layer 1 -80 -170
pin name B signal _5794_ layer 1 80 70
pin name Y signal _5795_ layer 1 50 -340
cell 4911 NOR2X1_663
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5795_ layer 1 -80 -270
pin name B signal _5792_ layer 1 80 -31
pin name Y signal _5796_ layer 1 0 -150
cell 4912 NAND2X1_1146
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5788_ layer 1 -80 -170
pin name B signal _5796_ layer 1 80 70
pin name Y signal _5797_ layer 1 50 -340
cell 4913 NOR3X1_477
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5781_ layer 1 -175 -251
pin name B signal _5766_ layer 1 -100 -150
pin name C signal _5797_ layer 1 -20 -50
pin name Y signal _5798_ layer 1 -106 -335
cell 4914 AOI22X1_890
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5604_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _5606_ layer 1 70 -90
pin name Y signal _5799_ layer 1 5 -216
cell 4915 AOI22X1_891
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5601_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _5608_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _5800_ layer 1 5 -216
cell 4916 NAND2X1_1147
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5799_ layer 1 -80 -170
pin name B signal _5800_ layer 1 80 70
pin name Y signal _5801_ layer 1 50 -340
cell 4917 AOI21X1_132
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _5594_ layer 1 -40 -131
pin name C signal _5801_ layer 1 120 -251
pin name Y signal _5802_ layer 1 40 -340
cell 4918 INVX1_717
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _5803_ layer 1 40 0
cell 4919 AOI22X1_892
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5614_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _5615_ layer 1 70 -90
pin name Y signal _5804_ layer 1 5 -216
cell 4920 OAI21X1_188
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5803_ layer 1 -80 -165
pin name B signal _5613_ layer 1 -40 -70
pin name C signal _5804_ layer 1 80 150
pin name Y signal _5805_ layer 1 25 -50
cell 4921 AOI22X1_893
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5577_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _5580_ layer 1 70 -90
pin name Y signal _5806_ layer 1 5 -216
cell 4922 NAND2X1_1148
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _5584_ layer 1 80 70
pin name Y signal _5807_ layer 1 50 -340
cell 4923 AOI22X1_894
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5590_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _5588_ layer 1 70 -90
pin name Y signal _5808_ layer 1 5 -216
cell 4924 NAND3X1_276
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5807_ layer 1 -120 30
pin name B signal _5808_ layer 1 -20 -50
pin name C signal _5806_ layer 1 40 130
pin name Y signal _5809_ layer 1 -40 340
cell 4925 NOR2X1_664
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5805_ layer 1 -80 -270
pin name B signal _5809_ layer 1 80 -31
pin name Y signal _5810_ layer 1 0 -150
cell 4926 NAND2X1_1149
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _5597_ layer 1 80 70
pin name Y signal _5811_ layer 1 50 -340
cell 4927 NAND2X1_1150
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _5598_ layer 1 80 70
pin name Y signal _5812_ layer 1 50 -340
cell 4928 NAND2X1_1151
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5811_ layer 1 -80 -170
pin name B signal _5812_ layer 1 80 70
pin name Y signal _5813_ layer 1 50 -340
cell 4929 AOI21X1_133
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _5600_ layer 1 -40 -131
pin name C signal _5813_ layer 1 120 -251
pin name Y signal _5814_ layer 1 40 -340
cell 4930 NAND3X1_277
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5802_ layer 1 -120 30
pin name B signal _5814_ layer 1 -20 -50
pin name C signal _5810_ layer 1 40 130
pin name Y signal _5815_ layer 1 -40 340
cell 4931 NOR2X1_665
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5382_ layer 1 -80 -270
pin name B signal _5815_ layer 1 80 -31
pin name Y signal _5816_ layer 1 0 -150
cell 4932 AOI21X1_134
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5744_ layer 1 -80 -35
pin name B signal _5798_ layer 1 -40 -131
pin name C signal _5816_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<2> layer 1 40 -340
cell 4933 AOI21X1_135
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _5626_ layer 1 -40 -131
pin name C signal _5383_ layer 1 120 -251
pin name Y signal _5817_ layer 1 40 -340
cell 4934 AOI22X1_895
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5398_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _5718_ layer 1 70 -90
pin name Y signal _5818_ layer 1 5 -216
cell 4935 AOI22X1_896
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _5720_ layer 1 -80 -131
pin name C signal _5476_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _5819_ layer 1 5 -216
cell 4936 NAND3X1_278
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5819_ layer 1 -120 30
pin name B signal _5817_ layer 1 -20 -50
pin name C signal _5818_ layer 1 40 130
pin name Y signal _5820_ layer 1 -40 340
cell 4937 AOI22X1_897
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _5425_ layer 1 -80 -131
pin name C signal _5423_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _5821_ layer 1 5 -216
cell 4938 AOI22X1_898
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _5496_ layer 1 -80 -131
pin name C signal _5621_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _5822_ layer 1 5 -216
cell 4939 INVX1_718
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _5823_ layer 1 40 0
cell 4940 INVX1_719
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _5824_ layer 1 40 0
cell 4941 OAI22X1_153
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5823_ layer 1 -120 -165
pin name B signal _5438_ layer 1 -80 -70
pin name C signal _5487_ layer 1 160 -131
pin name D signal _5824_ layer 1 80 -70
pin name Y signal _5825_ layer 1 0 -150
cell 4942 INVX1_720
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _5826_ layer 1 40 0
cell 4943 NAND2X1_1152
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _5539_ layer 1 80 70
pin name Y signal _5827_ layer 1 50 -340
cell 4944 OAI21X1_189
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5826_ layer 1 -80 -165
pin name B signal _5444_ layer 1 -40 -70
pin name C signal _5827_ layer 1 80 150
pin name Y signal _5828_ layer 1 25 -50
cell 4945 NOR2X1_666
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5825_ layer 1 -80 -270
pin name B signal _5828_ layer 1 80 -31
pin name Y signal _5829_ layer 1 0 -150
cell 4946 NAND3X1_279
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5821_ layer 1 -120 30
pin name B signal _5822_ layer 1 -20 -50
pin name C signal _5829_ layer 1 40 130
pin name Y signal _5830_ layer 1 -40 340
cell 4947 AND2X2_124
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5452_ layer 1 -120 -131
pin name B signal _5386_ layer 1 -40 -50
pin name Y signal _5831_ layer 1 89 -340
cell 4948 AOI22X1_899
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5391_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _5831_ layer 1 70 -90
pin name Y signal _5832_ layer 1 5 -216
cell 4949 AND2X2_125
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5450_ layer 1 -120 -131
pin name B signal _5415_ layer 1 -40 -50
pin name Y signal _5833_ layer 1 89 -340
cell 4950 AND2X2_126
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5458_ layer 1 -120 -131
pin name B signal _5415_ layer 1 -40 -50
pin name Y signal _5834_ layer 1 89 -340
cell 4951 AOI22X1_900
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _5834_ layer 1 -80 -131
pin name C signal _5833_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _5835_ layer 1 5 -216
cell 4952 NAND2X1_1153
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _5543_ layer 1 80 70
pin name Y signal _5836_ layer 1 50 -340
cell 4953 NAND2X1_1154
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _5516_ layer 1 80 70
pin name Y signal _5837_ layer 1 50 -340
cell 4954 NAND2X1_1155
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5836_ layer 1 -80 -170
pin name B signal _5837_ layer 1 80 70
pin name Y signal _5838_ layer 1 50 -340
cell 4955 INVX1_721
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _5839_ layer 1 40 0
cell 4956 NAND2X1_1156
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _5515_ layer 1 80 70
pin name Y signal _5840_ layer 1 50 -340
cell 4957 OAI21X1_190
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5839_ layer 1 -80 -165
pin name B signal _5468_ layer 1 -40 -70
pin name C signal _5840_ layer 1 80 150
pin name Y signal _5841_ layer 1 25 -50
cell 4958 NOR2X1_667
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5838_ layer 1 -80 -270
pin name B signal _5841_ layer 1 80 -31
pin name Y signal _5842_ layer 1 0 -150
cell 4959 NAND3X1_280
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5832_ layer 1 -120 30
pin name B signal _5835_ layer 1 -20 -50
pin name C signal _5842_ layer 1 40 130
pin name Y signal _5843_ layer 1 -40 340
cell 4960 NOR3X1_478
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5830_ layer 1 -175 -251
pin name B signal _5820_ layer 1 -100 -150
pin name C signal _5843_ layer 1 -20 -50
pin name Y signal _5844_ layer 1 -106 -335
cell 4961 INVX1_722
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _5845_ layer 1 40 0
cell 4962 NAND2X1_1157
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _5431_ layer 1 80 70
pin name Y signal _5846_ layer 1 50 -340
cell 4963 OAI21X1_191
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5436_ layer 1 -80 -165
pin name B signal _5845_ layer 1 -40 -70
pin name C signal _5846_ layer 1 80 150
pin name Y signal _5847_ layer 1 25 -50
cell 4964 AOI21X1_136
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _5411_ layer 1 -40 -131
pin name C signal _5847_ layer 1 120 -251
pin name Y signal _5848_ layer 1 40 -340
cell 4965 INVX1_723
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _5849_ layer 1 40 0
cell 4966 INVX1_724
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _5850_ layer 1 40 0
cell 4967 OAI22X1_154
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5755_ layer 1 -120 -165
pin name B signal _5850_ layer 1 -80 -70
pin name C signal _5849_ layer 1 160 -131
pin name D signal _5406_ layer 1 80 -70
pin name Y signal _5851_ layer 1 0 -150
cell 4968 INVX1_725
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _5852_ layer 1 40 0
cell 4969 NAND2X1_1158
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _5551_ layer 1 80 70
pin name Y signal _5853_ layer 1 50 -340
cell 4970 OAI21X1_192
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5416_ layer 1 -80 -165
pin name B signal _5852_ layer 1 -40 -70
pin name C signal _5853_ layer 1 80 150
pin name Y signal _5854_ layer 1 25 -50
cell 4971 NOR2X1_668
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5854_ layer 1 -80 -270
pin name B signal _5851_ layer 1 80 -31
pin name Y signal _5855_ layer 1 0 -150
cell 4972 INVX1_726
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _5856_ layer 1 40 0
cell 4973 INVX1_727
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _5857_ layer 1 40 0
cell 4974 OAI22X1_155
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5503_ layer 1 -120 -165
pin name B signal _5857_ layer 1 -80 -70
pin name C signal _5856_ layer 1 160 -131
pin name D signal _5504_ layer 1 80 -70
pin name Y signal _5858_ layer 1 0 -150
cell 4975 INVX1_728
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _5859_ layer 1 40 0
cell 4976 NAND2X1_1159
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _5550_ layer 1 80 70
pin name Y signal _5860_ layer 1 50 -340
cell 4977 OAI21X1_193
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5859_ layer 1 -80 -165
pin name B signal _5486_ layer 1 -40 -70
pin name C signal _5860_ layer 1 80 150
pin name Y signal _5861_ layer 1 25 -50
cell 4978 NOR2X1_669
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5861_ layer 1 -80 -270
pin name B signal _5858_ layer 1 80 -31
pin name Y signal _5862_ layer 1 0 -150
cell 4979 NAND3X1_281
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5848_ layer 1 -120 30
pin name B signal _5862_ layer 1 -20 -50
pin name C signal _5855_ layer 1 40 130
pin name Y signal _5863_ layer 1 -40 340
cell 4980 AOI22X1_901
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _5508_ layer 1 -80 -131
pin name C signal _5509_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _5864_ layer 1 5 -216
cell 4981 AOI22X1_902
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5511_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _5512_ layer 1 70 -90
pin name Y signal _5865_ layer 1 5 -216
cell 4982 NAND2X1_1160
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5864_ layer 1 -80 -170
pin name B signal _5865_ layer 1 80 70
pin name Y signal _5866_ layer 1 50 -340
cell 4983 AOI22X1_903
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _5519_ layer 1 -80 -131
pin name C signal _5518_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _5867_ layer 1 5 -216
cell 4984 AOI22X1_904
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5462_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _5469_ layer 1 70 -90
pin name Y signal _5868_ layer 1 5 -216
cell 4985 NAND2X1_1161
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5867_ layer 1 -80 -170
pin name B signal _5868_ layer 1 80 70
pin name Y signal _5869_ layer 1 50 -340
cell 4986 NOR2X1_670
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5866_ layer 1 -80 -270
pin name B signal _5869_ layer 1 80 -31
pin name Y signal _5870_ layer 1 0 -150
cell 4987 AOI22X1_905
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5523_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _5524_ layer 1 70 -90
pin name Y signal _5871_ layer 1 5 -216
cell 4988 AOI22X1_906
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _5759_ layer 1 -80 -131
pin name C signal _5526_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _5872_ layer 1 5 -216
cell 4989 NAND2X1_1162
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5872_ layer 1 -80 -170
pin name B signal _5871_ layer 1 80 70
pin name Y signal _5873_ layer 1 50 -340
cell 4990 AOI22X1_907
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _5530_ layer 1 -80 -131
pin name C signal _5531_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _5874_ layer 1 5 -216
cell 4991 AOI22X1_908
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5533_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _5534_ layer 1 70 -90
pin name Y signal _5875_ layer 1 5 -216
cell 4992 NAND2X1_1163
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5875_ layer 1 -80 -170
pin name B signal _5874_ layer 1 80 70
pin name Y signal _5876_ layer 1 50 -340
cell 4993 NOR2X1_671
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5873_ layer 1 -80 -270
pin name B signal _5876_ layer 1 80 -31
pin name Y signal _5877_ layer 1 0 -150
cell 4994 NAND2X1_1164
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5877_ layer 1 -80 -170
pin name B signal _5870_ layer 1 80 70
pin name Y signal _5878_ layer 1 50 -340
cell 4995 AOI22X1_909
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _5540_ layer 1 -80 -131
pin name C signal _5441_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _5879_ layer 1 5 -216
cell 4996 AOI22X1_910
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5464_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _5542_ layer 1 70 -90
pin name Y signal _5880_ layer 1 5 -216
cell 4997 NAND2X1_1165
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5879_ layer 1 -80 -170
pin name B signal _5880_ layer 1 80 70
pin name Y signal _5881_ layer 1 50 -340
cell 4998 AOI22X1_911
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _5548_ layer 1 -80 -131
pin name C signal _5546_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _5882_ layer 1 5 -216
cell 4999 AOI22X1_912
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _5478_ layer 1 -80 -131
pin name C signal _5527_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _5883_ layer 1 5 -216
cell 5000 NAND2X1_1166
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5883_ layer 1 -80 -170
pin name B signal _5882_ layer 1 80 70
pin name Y signal _5884_ layer 1 50 -340
cell 5001 NOR2X1_672
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5884_ layer 1 -80 -270
pin name B signal _5881_ layer 1 80 -31
pin name Y signal _5885_ layer 1 0 -150
cell 5002 AOI22X1_913
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _5555_ layer 1 -80 -131
pin name C signal _5556_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _5886_ layer 1 5 -216
cell 5003 NAND2X1_1167
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _5558_ layer 1 80 70
pin name Y signal _5887_ layer 1 50 -340
cell 5004 NAND2X1_1168
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _5560_ layer 1 80 70
pin name Y signal _5888_ layer 1 50 -340
cell 5005 NAND3X1_282
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5887_ layer 1 -120 30
pin name B signal _5888_ layer 1 -20 -50
pin name C signal _5886_ layer 1 40 130
pin name Y signal _5889_ layer 1 -40 340
cell 5006 AOI22X1_914
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _5564_ layer 1 -80 -131
pin name C signal _5563_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _5890_ layer 1 5 -216
cell 5007 AOI22X1_915
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _5567_ layer 1 -80 -131
pin name C signal _5566_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _5891_ layer 1 5 -216
cell 5008 NAND2X1_1169
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5890_ layer 1 -80 -170
pin name B signal _5891_ layer 1 80 70
pin name Y signal _5892_ layer 1 50 -340
cell 5009 NOR2X1_673
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5892_ layer 1 -80 -270
pin name B signal _5889_ layer 1 80 -31
pin name Y signal _5893_ layer 1 0 -150
cell 5010 NAND2X1_1170
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5885_ layer 1 -80 -170
pin name B signal _5893_ layer 1 80 70
pin name Y signal _5894_ layer 1 50 -340
cell 5011 NOR3X1_479
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5878_ layer 1 -175 -251
pin name B signal _5863_ layer 1 -100 -150
pin name C signal _5894_ layer 1 -20 -50
pin name Y signal _5895_ layer 1 -106 -335
cell 5012 NAND2X1_1171
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _5597_ layer 1 80 70
pin name Y signal _5896_ layer 1 50 -340
cell 5013 OAI21X1_194
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5381_ layer 1 -80 -165
pin name B signal wBusy_bF$buf1 layer 1 -40 -70
pin name C signal _5896_ layer 1 80 150
pin name Y signal _5897_ layer 1 25 -50
cell 5014 NAND2X1_1172
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _5588_ layer 1 80 70
pin name Y signal _5898_ layer 1 50 -340
cell 5015 NAND2X1_1173
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _5598_ layer 1 80 70
pin name Y signal _5899_ layer 1 50 -340
cell 5016 AOI22X1_916
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _5600_ layer 1 -80 -131
pin name C signal _5590_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _5900_ layer 1 5 -216
cell 5017 NAND3X1_283
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5898_ layer 1 -120 30
pin name B signal _5899_ layer 1 -20 -50
pin name C signal _5900_ layer 1 40 130
pin name Y signal _5901_ layer 1 -40 340
cell 5018 OR2X2_64
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5901_ layer 1 -120 -270
pin name B signal _5897_ layer 1 -20 -111
pin name Y signal _5902_ layer 1 120 -50
cell 5019 INVX1_729
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _5903_ layer 1 40 0
cell 5020 NAND2X1_1174
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _5601_ layer 1 80 70
pin name Y signal _5904_ layer 1 50 -340
cell 5021 OAI21X1_195
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5903_ layer 1 -80 -165
pin name B signal _5613_ layer 1 -40 -70
pin name C signal _5904_ layer 1 80 150
pin name Y signal _5905_ layer 1 25 -50
cell 5022 AOI21X1_137
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _5608_ layer 1 -40 -131
pin name C signal _5905_ layer 1 120 -251
pin name Y signal _5906_ layer 1 40 -340
cell 5023 AOI22X1_917
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5614_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _5615_ layer 1 70 -90
pin name Y signal _5907_ layer 1 5 -216
cell 5024 AOI22X1_918
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5577_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _5584_ layer 1 70 -90
pin name Y signal _5908_ layer 1 5 -216
cell 5025 AND2X2_127
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5907_ layer 1 -120 -131
pin name B signal _5908_ layer 1 -40 -50
pin name Y signal _5909_ layer 1 89 -340
cell 5026 NAND2X1_1175
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _5606_ layer 1 80 70
pin name Y signal _5910_ layer 1 50 -340
cell 5027 NAND2X1_1176
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _5604_ layer 1 80 70
pin name Y signal _5911_ layer 1 50 -340
cell 5028 NAND2X1_1177
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5910_ layer 1 -80 -170
pin name B signal _5911_ layer 1 80 70
pin name Y signal _5912_ layer 1 50 -340
cell 5029 NAND2X1_1178
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _5580_ layer 1 80 70
pin name Y signal _5913_ layer 1 50 -340
cell 5030 NAND2X1_1179
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _5594_ layer 1 80 70
pin name Y signal _5914_ layer 1 50 -340
cell 5031 NAND2X1_1180
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5913_ layer 1 -80 -170
pin name B signal _5914_ layer 1 80 70
pin name Y signal _5915_ layer 1 50 -340
cell 5032 NOR2X1_674
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5912_ layer 1 -80 -270
pin name B signal _5915_ layer 1 80 -31
pin name Y signal _5916_ layer 1 0 -150
cell 5033 NAND3X1_284
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5909_ layer 1 -120 30
pin name B signal _5906_ layer 1 -20 -50
pin name C signal _5916_ layer 1 40 130
pin name Y signal _5917_ layer 1 -40 340
cell 5034 NOR2X1_675
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5902_ layer 1 -80 -270
pin name B signal _5917_ layer 1 80 -31
pin name Y signal _5918_ layer 1 0 -150
cell 5035 AOI21X1_138
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5844_ layer 1 -80 -35
pin name B signal _5895_ layer 1 -40 -131
pin name C signal _5918_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<3> layer 1 40 -340
cell 5036 INVX1_730
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<121> layer 1 -40 -270
pin name Y signal _5919_ layer 1 40 0
cell 5037 NOR2X1_676
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf0 layer 1 -80 -270
pin name B signal _5919_ layer 1 80 -31
pin name Y signal _5920_ layer 1 0 -150
cell 5038 INVX1_731
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5920_ layer 1 -40 -270
pin name Y signal _5921_ layer 1 40 0
cell 5039 INVX1_732
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<131> layer 1 -40 -270
pin name Y signal _5922_ layer 1 40 0
cell 5040 NAND2X1_1181
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<130> layer 1 -80 -170
pin name B signal _5922_ layer 1 80 70
pin name Y signal _5923_ layer 1 50 -340
cell 5041 INVX2_19
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5923_ layer 1 -40 -170
pin name Y signal _5924_ layer 1 40 0
cell 5042 OR2X2_65
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<127> layer 1 -120 -270
pin name B signal wSelec<126> layer 1 -20 -111
pin name Y signal _5925_ layer 1 120 -50
cell 5043 INVX1_733
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<129> layer 1 -40 -270
pin name Y signal _5926_ layer 1 40 0
cell 5044 NAND2X1_1182
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<128> layer 1 -80 -170
pin name B signal _5926_ layer 1 80 70
pin name Y signal _5927_ layer 1 50 -340
cell 5045 NOR2X1_677
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5925_ layer 1 -80 -270
pin name B signal _5927_ layer 1 80 -31
pin name Y signal _5928_ layer 1 0 -150
cell 5046 AND2X2_128
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5928_ layer 1 -120 -131
pin name B signal _5924_ layer 1 -40 -50
pin name Y signal _5929_ layer 1 89 -340
cell 5047 AOI21X1_139
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _5929_ layer 1 -40 -131
pin name C signal _5921_ layer 1 120 -251
pin name Y signal _5930_ layer 1 40 -340
cell 5048 INVX1_734
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<127> layer 1 -40 -270
pin name Y signal _5931_ layer 1 40 0
cell 5049 NAND2X1_1183
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<126> layer 1 -80 -170
pin name B signal _5931_ layer 1 80 70
pin name Y signal _5932_ layer 1 50 -340
cell 5050 OR2X2_66
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<128> layer 1 -120 -270
pin name B signal wSelec<129> layer 1 -20 -111
pin name Y signal _5933_ layer 1 120 -50
cell 5051 NOR2X1_678
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5933_ layer 1 -80 -270
pin name B signal _5932_ layer 1 80 -31
pin name Y signal _5934_ layer 1 0 -150
cell 5052 NAND2X1_1184
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5924_ layer 1 -80 -170
pin name B signal _5934_ layer 1 80 70
pin name Y signal _5935_ layer 1 50 -340
cell 5053 INVX1_735
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5935_ layer 1 -40 -270
pin name Y signal _5936_ layer 1 40 0
cell 5054 INVX1_736
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<126> layer 1 -40 -270
pin name Y signal _5937_ layer 1 40 0
cell 5055 NAND2X1_1185
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<127> layer 1 -80 -170
pin name B signal _5937_ layer 1 80 70
pin name Y signal _5938_ layer 1 50 -340
cell 5056 INVX1_737
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<128> layer 1 -40 -270
pin name Y signal _5939_ layer 1 40 0
cell 5057 NAND2X1_1186
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<129> layer 1 -80 -170
pin name B signal _5939_ layer 1 80 70
pin name Y signal _5940_ layer 1 50 -340
cell 5058 NOR2X1_679
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5938_ layer 1 -80 -270
pin name B signal _5940_ layer 1 80 -31
pin name Y signal _5941_ layer 1 0 -150
cell 5059 NAND2X1_1187
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<130> layer 1 -80 -170
pin name B signal wSelec<131> layer 1 80 70
pin name Y signal _5942_ layer 1 50 -340
cell 5060 INVX1_738
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5942_ layer 1 -40 -270
pin name Y signal _5943_ layer 1 40 0
cell 5061 NAND2X1_1188
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5943_ layer 1 -80 -170
pin name B signal _5941_ layer 1 80 70
pin name Y signal _5944_ layer 1 50 -340
cell 5062 INVX1_739
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5944_ layer 1 -40 -270
pin name Y signal _5945_ layer 1 40 0
cell 5063 AOI22X1_919
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5936_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _5945_ layer 1 70 -90
pin name Y signal _5946_ layer 1 5 -216
cell 5064 OR2X2_67
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5932_ layer 1 -120 -270
pin name B signal _5933_ layer 1 -20 -111
pin name Y signal _5947_ layer 1 120 -50
cell 5065 OR2X2_68
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<130> layer 1 -120 -270
pin name B signal wSelec<131> layer 1 -20 -111
pin name Y signal _5948_ layer 1 120 -50
cell 5066 NOR2X1_680
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5948_ layer 1 -80 -270
pin name B signal _5947_ layer 1 80 -31
pin name Y signal _5949_ layer 1 0 -150
cell 5067 NOR2X1_681
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5927_ layer 1 -80 -270
pin name B signal _5932_ layer 1 80 -31
pin name Y signal _5950_ layer 1 0 -150
cell 5068 INVX1_740
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<130> layer 1 -40 -270
pin name Y signal _5951_ layer 1 40 0
cell 5069 NAND2X1_1189
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<131> layer 1 -80 -170
pin name B signal _5951_ layer 1 80 70
pin name Y signal _5952_ layer 1 50 -340
cell 5070 INVX2_20
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5952_ layer 1 -40 -170
pin name Y signal _5953_ layer 1 40 0
cell 5071 NAND2X1_1190
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5953_ layer 1 -80 -170
pin name B signal _5950_ layer 1 80 70
pin name Y signal _5954_ layer 1 50 -340
cell 5072 INVX1_741
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5954_ layer 1 -40 -270
pin name Y signal _5955_ layer 1 40 0
cell 5073 AOI22X1_920
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _5949_ layer 1 -80 -131
pin name C signal _5955_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _5956_ layer 1 5 -216
cell 5074 NAND3X1_285
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5930_ layer 1 -120 30
pin name B signal _5956_ layer 1 -20 -50
pin name C signal _5946_ layer 1 40 130
pin name Y signal _5957_ layer 1 -40 340
cell 5075 NOR2X1_682
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<127> layer 1 -80 -270
pin name B signal wSelec<126> layer 1 80 -31
pin name Y signal _5958_ layer 1 0 -150
cell 5076 NOR2X1_683
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<128> layer 1 -80 -270
pin name B signal wSelec<129> layer 1 80 -31
pin name Y signal _5959_ layer 1 0 -150
cell 5077 NAND2X1_1191
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5958_ layer 1 -80 -170
pin name B signal _5959_ layer 1 80 70
pin name Y signal _5960_ layer 1 50 -340
cell 5078 NOR2X1_684
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5923_ layer 1 -80 -270
pin name B signal _5960_ layer 1 80 -31
pin name Y signal _5961_ layer 1 0 -150
cell 5079 NAND2X1_1192
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<127> layer 1 -80 -170
pin name B signal wSelec<126> layer 1 80 70
pin name Y signal _5962_ layer 1 50 -340
cell 5080 NOR3X1_480
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5933_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5923_ layer 1 -20 -50
pin name Y signal _5963_ layer 1 -106 -335
cell 5081 AOI22X1_921
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _5963_ layer 1 -80 -131
pin name C signal _5961_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _5964_ layer 1 5 -216
cell 5082 INVX1_742
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5948_ layer 1 -40 -270
pin name Y signal _5965_ layer 1 40 0
cell 5083 NOR2X1_685
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5933_ layer 1 -80 -270
pin name B signal _5938_ layer 1 80 -31
pin name Y signal _5966_ layer 1 0 -150
cell 5084 AND2X2_129
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5966_ layer 1 -120 -131
pin name B signal _5965_ layer 1 -40 -50
pin name Y signal _5967_ layer 1 89 -340
cell 5085 NAND2X1_1193
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<128> layer 1 -80 -170
pin name B signal wSelec<129> layer 1 80 70
pin name Y signal _5968_ layer 1 50 -340
cell 5086 NOR3X1_481
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5942_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5968_ layer 1 -20 -50
pin name Y signal _5969_ layer 1 -106 -335
cell 5087 AOI22X1_922
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _5969_ layer 1 -80 -131
pin name C signal _5967_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _5970_ layer 1 5 -216
cell 5088 INVX1_743
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _5971_ layer 1 40 0
cell 5089 INVX1_744
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _5972_ layer 1 40 0
cell 5090 NOR2X1_686
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5932_ layer 1 -80 -270
pin name B signal _5940_ layer 1 80 -31
pin name Y signal _5973_ layer 1 0 -150
cell 5091 NAND2X1_1194
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5943_ layer 1 -80 -170
pin name B signal _5973_ layer 1 80 70
pin name Y signal _5974_ layer 1 50 -340
cell 5092 NOR2X1_687
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5962_ layer 1 -80 -270
pin name B signal _5968_ layer 1 80 -31
pin name Y signal _5975_ layer 1 0 -150
cell 5093 NAND2X1_1195
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5975_ layer 1 -80 -170
pin name B signal _5953_ layer 1 80 70
pin name Y signal _5976_ layer 1 50 -340
cell 5094 OAI22X1_156
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5971_ layer 1 -120 -165
pin name B signal _5976_ layer 1 -80 -70
pin name C signal _5974_ layer 1 160 -131
pin name D signal _5972_ layer 1 80 -70
pin name Y signal _5977_ layer 1 0 -150
cell 5095 INVX1_745
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _5978_ layer 1 40 0
cell 5096 NOR3X1_482
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5923_ layer 1 -175 -251
pin name B signal _5938_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _5979_ layer 1 -106 -335
cell 5097 NAND2X1_1196
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _5979_ layer 1 80 70
pin name Y signal _5980_ layer 1 50 -340
cell 5098 NOR2X1_688
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5962_ layer 1 -80 -270
pin name B signal _5927_ layer 1 80 -31
pin name Y signal _5981_ layer 1 0 -150
cell 5099 NAND2X1_1197
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5953_ layer 1 -80 -170
pin name B signal _5981_ layer 1 80 70
pin name Y signal _5982_ layer 1 50 -340
cell 5100 OAI21X1_196
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5978_ layer 1 -80 -165
pin name B signal _5982_ layer 1 -40 -70
pin name C signal _5980_ layer 1 80 150
pin name Y signal _5983_ layer 1 25 -50
cell 5101 NOR2X1_689
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5977_ layer 1 -80 -270
pin name B signal _5983_ layer 1 80 -31
pin name Y signal _5984_ layer 1 0 -150
cell 5102 NAND3X1_286
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5964_ layer 1 -120 30
pin name B signal _5970_ layer 1 -20 -50
pin name C signal _5984_ layer 1 40 130
pin name Y signal _5985_ layer 1 -40 340
cell 5103 INVX1_746
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _5986_ layer 1 40 0
cell 5104 INVX1_747
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _5987_ layer 1 40 0
cell 5105 NOR2X1_690
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5927_ layer 1 -80 -270
pin name B signal _5938_ layer 1 80 -31
pin name Y signal _5988_ layer 1 0 -150
cell 5106 NAND2X1_1198
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5924_ layer 1 -80 -170
pin name B signal _5988_ layer 1 80 70
pin name Y signal _5989_ layer 1 50 -340
cell 5107 NOR2X1_691
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5925_ layer 1 -80 -270
pin name B signal _5940_ layer 1 80 -31
pin name Y signal _5990_ layer 1 0 -150
cell 5108 NAND2X1_1199
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5924_ layer 1 -80 -170
pin name B signal _5990_ layer 1 80 70
pin name Y signal _5991_ layer 1 50 -340
cell 5109 OAI22X1_157
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5991_ layer 1 -120 -165
pin name B signal _5986_ layer 1 -80 -70
pin name C signal _5987_ layer 1 160 -131
pin name D signal _5989_ layer 1 80 -70
pin name Y signal _5992_ layer 1 0 -150
cell 5110 INVX1_748
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _5993_ layer 1 40 0
cell 5111 INVX1_749
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _5994_ layer 1 40 0
cell 5112 NAND2X1_1200
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5953_ layer 1 -80 -170
pin name B signal _5988_ layer 1 80 70
pin name Y signal _5995_ layer 1 50 -340
cell 5113 NOR2X1_692
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5962_ layer 1 -80 -270
pin name B signal _5933_ layer 1 80 -31
pin name Y signal _5996_ layer 1 0 -150
cell 5114 NAND2X1_1201
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5953_ layer 1 -80 -170
pin name B signal _5996_ layer 1 80 70
pin name Y signal _5997_ layer 1 50 -340
cell 5115 OAI22X1_158
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5993_ layer 1 -120 -165
pin name B signal _5997_ layer 1 -80 -70
pin name C signal _5995_ layer 1 160 -131
pin name D signal _5994_ layer 1 80 -70
pin name Y signal _5998_ layer 1 0 -150
cell 5116 NOR2X1_693
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5998_ layer 1 -80 -270
pin name B signal _5992_ layer 1 80 -31
pin name Y signal _5999_ layer 1 0 -150
cell 5117 NOR3X1_483
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5932_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6000_ layer 1 -106 -335
cell 5118 NAND2X1_1202
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _6000_ layer 1 80 70
pin name Y signal _6001_ layer 1 50 -340
cell 5119 NOR3X1_484
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5940_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6002_ layer 1 -106 -335
cell 5120 NAND2X1_1203
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _6002_ layer 1 80 70
pin name Y signal _6003_ layer 1 50 -340
cell 5121 NAND2X1_1204
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6001_ layer 1 -80 -170
pin name B signal _6003_ layer 1 80 70
pin name Y signal _6004_ layer 1 50 -340
cell 5122 INVX1_750
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _6005_ layer 1 40 0
cell 5123 NAND2X1_1205
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5943_ layer 1 -80 -170
pin name B signal _5928_ layer 1 80 70
pin name Y signal _6006_ layer 1 50 -340
cell 5124 NOR3X1_485
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5938_ layer 1 -175 -251
pin name B signal _5940_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6007_ layer 1 -106 -335
cell 5125 NAND2X1_1206
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _6007_ layer 1 80 70
pin name Y signal _6008_ layer 1 50 -340
cell 5126 OAI21X1_197
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6005_ layer 1 -80 -165
pin name B signal _6006_ layer 1 -40 -70
pin name C signal _6008_ layer 1 80 150
pin name Y signal _6009_ layer 1 25 -50
cell 5127 NOR2X1_694
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6004_ layer 1 -80 -270
pin name B signal _6009_ layer 1 80 -31
pin name Y signal _6010_ layer 1 0 -150
cell 5128 NAND2X1_1207
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5999_ layer 1 -80 -170
pin name B signal _6010_ layer 1 80 70
pin name Y signal _6011_ layer 1 50 -340
cell 5129 NOR3X1_486
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5957_ layer 1 -175 -251
pin name B signal _6011_ layer 1 -100 -150
pin name C signal _5985_ layer 1 -20 -50
pin name Y signal _6012_ layer 1 -106 -335
cell 5130 NAND2X1_1208
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5924_ layer 1 -80 -170
pin name B signal _5981_ layer 1 80 70
pin name Y signal _6013_ layer 1 50 -340
cell 5131 INVX1_751
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6013_ layer 1 -40 -270
pin name Y signal _6014_ layer 1 40 0
cell 5132 INVX1_752
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _6015_ layer 1 40 0
cell 5133 NOR3X1_487
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5948_ layer 1 -100 -150
pin name C signal _5927_ layer 1 -20 -50
pin name Y signal _6016_ layer 1 -106 -335
cell 5134 NAND2X1_1209
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _6016_ layer 1 80 70
pin name Y signal _6017_ layer 1 50 -340
cell 5135 NAND2X1_1210
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5965_ layer 1 -80 -170
pin name B signal _5988_ layer 1 80 70
pin name Y signal _6018_ layer 1 50 -340
cell 5136 OAI21X1_198
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6018_ layer 1 -80 -165
pin name B signal _6015_ layer 1 -40 -70
pin name C signal _6017_ layer 1 80 150
pin name Y signal _6019_ layer 1 25 -50
cell 5137 AOI21X1_140
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _6014_ layer 1 -40 -131
pin name C signal _6019_ layer 1 120 -251
pin name Y signal _6020_ layer 1 40 -340
cell 5138 INVX1_753
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _6021_ layer 1 40 0
cell 5139 INVX1_754
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _6022_ layer 1 40 0
cell 5140 NOR2X1_695
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5968_ layer 1 -80 -270
pin name B signal _5925_ layer 1 80 -31
pin name Y signal _6023_ layer 1 0 -150
cell 5141 NAND2X1_1211
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5924_ layer 1 -80 -170
pin name B signal _6023_ layer 1 80 70
pin name Y signal _6024_ layer 1 50 -340
cell 5142 NAND2X1_1212
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5965_ layer 1 -80 -170
pin name B signal _5950_ layer 1 80 70
pin name Y signal _6025_ layer 1 50 -340
cell 5143 OAI22X1_159
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6022_ layer 1 -120 -165
pin name B signal _6024_ layer 1 -80 -70
pin name C signal _6025_ layer 1 160 -131
pin name D signal _6021_ layer 1 80 -70
pin name Y signal _6026_ layer 1 0 -150
cell 5144 INVX1_755
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _6027_ layer 1 40 0
cell 5145 INVX1_756
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _6028_ layer 1 40 0
cell 5146 NAND2X1_1213
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5924_ layer 1 -80 -170
pin name B signal _5950_ layer 1 80 70
pin name Y signal _6029_ layer 1 50 -340
cell 5147 NAND2X1_1214
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5965_ layer 1 -80 -170
pin name B signal _5996_ layer 1 80 70
pin name Y signal _6030_ layer 1 50 -340
cell 5148 OAI22X1_160
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6027_ layer 1 -120 -165
pin name B signal _6030_ layer 1 -80 -70
pin name C signal _6029_ layer 1 160 -131
pin name D signal _6028_ layer 1 80 -70
pin name Y signal _6031_ layer 1 0 -150
cell 5149 NOR2X1_696
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6026_ layer 1 -80 -270
pin name B signal _6031_ layer 1 80 -31
pin name Y signal _6032_ layer 1 0 -150
cell 5150 INVX1_757
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _6033_ layer 1 40 0
cell 5151 NOR3X1_488
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5948_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5927_ layer 1 -20 -50
pin name Y signal _6034_ layer 1 -106 -335
cell 5152 NAND2X1_1215
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _6034_ layer 1 80 70
pin name Y signal _6035_ layer 1 50 -340
cell 5153 OR2X2_69
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5960_ layer 1 -120 -270
pin name B signal _5942_ layer 1 -20 -111
pin name Y signal _6036_ layer 1 120 -50
cell 5154 OAI21X1_199
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6033_ layer 1 -80 -165
pin name B signal _6036_ layer 1 -40 -70
pin name C signal _6035_ layer 1 80 150
pin name Y signal _6037_ layer 1 25 -50
cell 5155 INVX1_758
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _6038_ layer 1 40 0
cell 5156 INVX1_759
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _6039_ layer 1 40 0
cell 5157 NOR2X1_697
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5968_ layer 1 -80 -270
pin name B signal _5938_ layer 1 80 -31
pin name Y signal _6040_ layer 1 0 -150
cell 5158 NAND2X1_1216
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5924_ layer 1 -80 -170
pin name B signal _6040_ layer 1 80 70
pin name Y signal _6041_ layer 1 50 -340
cell 5159 NAND2X1_1217
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5943_ layer 1 -80 -170
pin name B signal _5934_ layer 1 80 70
pin name Y signal _6042_ layer 1 50 -340
cell 5160 OAI22X1_161
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6041_ layer 1 -120 -165
pin name B signal _6039_ layer 1 -80 -70
pin name C signal _6038_ layer 1 160 -131
pin name D signal _6042_ layer 1 80 -70
pin name Y signal _6043_ layer 1 0 -150
cell 5161 NOR2X1_698
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6037_ layer 1 -80 -270
pin name B signal _6043_ layer 1 80 -31
pin name Y signal _6044_ layer 1 0 -150
cell 5162 NAND3X1_287
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6020_ layer 1 -120 30
pin name B signal _6044_ layer 1 -20 -50
pin name C signal _6032_ layer 1 40 130
pin name Y signal _6045_ layer 1 -40 340
cell 5163 NOR3X1_489
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5933_ layer 1 -100 -150
pin name C signal _5948_ layer 1 -20 -50
pin name Y signal _6046_ layer 1 -106 -335
cell 5164 NOR3X1_490
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5942_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5932_ layer 1 -20 -50
pin name Y signal _6047_ layer 1 -106 -335
cell 5165 AOI22X1_923
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _6046_ layer 1 -80 -131
pin name C signal _6047_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _6048_ layer 1 5 -216
cell 5166 NOR3X1_491
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5942_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5938_ layer 1 -20 -50
pin name Y signal _6049_ layer 1 -106 -335
cell 5167 NOR3X1_492
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5942_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6050_ layer 1 -106 -335
cell 5168 AOI22X1_924
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6049_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _6050_ layer 1 70 -90
pin name Y signal _6051_ layer 1 5 -216
cell 5169 NAND2X1_1218
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6048_ layer 1 -80 -170
pin name B signal _6051_ layer 1 80 70
pin name Y signal _6052_ layer 1 50 -340
cell 5170 NOR3X1_493
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5940_ layer 1 -175 -251
pin name B signal _5925_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6053_ layer 1 -106 -335
cell 5171 NOR3X1_494
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5932_ layer 1 -175 -251
pin name B signal _5940_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6054_ layer 1 -106 -335
cell 5172 AOI22X1_925
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6053_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _6054_ layer 1 70 -90
pin name Y signal _6055_ layer 1 5 -216
cell 5173 NOR3X1_495
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5923_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5932_ layer 1 -20 -50
pin name Y signal _6056_ layer 1 -106 -335
cell 5174 NOR3X1_496
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5962_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5923_ layer 1 -20 -50
pin name Y signal _6057_ layer 1 -106 -335
cell 5175 AOI22X1_926
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _6057_ layer 1 -80 -131
pin name C signal _6056_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _6058_ layer 1 5 -216
cell 5176 NAND2X1_1219
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6058_ layer 1 -80 -170
pin name B signal _6055_ layer 1 80 70
pin name Y signal _6059_ layer 1 50 -340
cell 5177 NOR2X1_699
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6052_ layer 1 -80 -270
pin name B signal _6059_ layer 1 80 -31
pin name Y signal _6060_ layer 1 0 -150
cell 5178 NOR3X1_497
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5948_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5932_ layer 1 -20 -50
pin name Y signal _6061_ layer 1 -106 -335
cell 5179 NOR3X1_498
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5948_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5938_ layer 1 -20 -50
pin name Y signal _6062_ layer 1 -106 -335
cell 5180 AOI22X1_927
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6061_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _6062_ layer 1 70 -90
pin name Y signal _6063_ layer 1 5 -216
cell 5181 NOR3X1_499
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5948_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6064_ layer 1 -106 -335
cell 5182 NOR3X1_500
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5923_ layer 1 -175 -251
pin name B signal _5933_ layer 1 -100 -150
pin name C signal _5938_ layer 1 -20 -50
pin name Y signal _6065_ layer 1 -106 -335
cell 5183 AOI22X1_928
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _6064_ layer 1 -80 -131
pin name C signal _6065_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _6066_ layer 1 5 -216
cell 5184 NAND2X1_1220
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6063_ layer 1 -80 -170
pin name B signal _6066_ layer 1 80 70
pin name Y signal _6067_ layer 1 50 -340
cell 5185 NOR3X1_501
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5962_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5948_ layer 1 -20 -50
pin name Y signal _6068_ layer 1 -106 -335
cell 5186 NOR3X1_502
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5938_ layer 1 -175 -251
pin name B signal _5933_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6069_ layer 1 -106 -335
cell 5187 AOI22X1_929
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _6068_ layer 1 -80 -131
pin name C signal _6069_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _6070_ layer 1 5 -216
cell 5188 NOR3X1_503
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5933_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6071_ layer 1 -106 -335
cell 5189 NOR3X1_504
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6072_ layer 1 -106 -335
cell 5190 AOI22X1_930
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6071_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _6072_ layer 1 70 -90
pin name Y signal _6073_ layer 1 5 -216
cell 5191 NAND2X1_1221
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6073_ layer 1 -80 -170
pin name B signal _6070_ layer 1 80 70
pin name Y signal _6074_ layer 1 50 -340
cell 5192 NOR2X1_700
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6067_ layer 1 -80 -270
pin name B signal _6074_ layer 1 80 -31
pin name Y signal _6075_ layer 1 0 -150
cell 5193 NAND2X1_1222
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6075_ layer 1 -80 -170
pin name B signal _6060_ layer 1 80 70
pin name Y signal _6076_ layer 1 50 -340
cell 5194 NOR3X1_505
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5923_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6077_ layer 1 -106 -335
cell 5195 NOR3X1_506
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5933_ layer 1 -175 -251
pin name B signal _5942_ layer 1 -100 -150
pin name C signal _5938_ layer 1 -20 -50
pin name Y signal _6078_ layer 1 -106 -335
cell 5196 AOI22X1_931
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _6078_ layer 1 -80 -131
pin name C signal _6077_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _6079_ layer 1 5 -216
cell 5197 NOR3X1_507
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5927_ layer 1 -175 -251
pin name B signal _5925_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6080_ layer 1 -106 -335
cell 5198 NOR3X1_508
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5938_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6081_ layer 1 -106 -335
cell 5199 AOI22X1_932
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6080_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _6081_ layer 1 70 -90
pin name Y signal _6082_ layer 1 5 -216
cell 5200 NAND2X1_1223
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6079_ layer 1 -80 -170
pin name B signal _6082_ layer 1 80 70
pin name Y signal _6083_ layer 1 50 -340
cell 5201 NOR3X1_509
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5923_ layer 1 -175 -251
pin name B signal _5932_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6084_ layer 1 -106 -335
cell 5202 NAND2X1_1224
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _6084_ layer 1 80 70
pin name Y signal _6085_ layer 1 50 -340
cell 5203 NOR3X1_510
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5942_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5927_ layer 1 -20 -50
pin name Y signal _6086_ layer 1 -106 -335
cell 5204 NAND2X1_1225
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _6086_ layer 1 80 70
pin name Y signal _6087_ layer 1 50 -340
cell 5205 NOR3X1_511
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5948_ layer 1 -20 -50
pin name Y signal _6088_ layer 1 -106 -335
cell 5206 NOR3X1_512
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5942_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6089_ layer 1 -106 -335
cell 5207 AOI22X1_933
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _6088_ layer 1 -80 -131
pin name C signal _6089_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _6090_ layer 1 5 -216
cell 5208 NAND3X1_288
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6085_ layer 1 -120 30
pin name B signal _6087_ layer 1 -20 -50
pin name C signal _6090_ layer 1 40 130
pin name Y signal _6091_ layer 1 -40 340
cell 5209 NOR2X1_701
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6091_ layer 1 -80 -270
pin name B signal _6083_ layer 1 80 -31
pin name Y signal _6092_ layer 1 0 -150
cell 5210 NOR3X1_513
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5948_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6093_ layer 1 -106 -335
cell 5211 NOR3X1_514
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5927_ layer 1 -175 -251
pin name B signal _5942_ layer 1 -100 -150
pin name C signal _5932_ layer 1 -20 -50
pin name Y signal _6094_ layer 1 -106 -335
cell 5212 AOI22X1_934
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _6093_ layer 1 -80 -131
pin name C signal _6094_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _6095_ layer 1 5 -216
cell 5213 NOR3X1_515
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5927_ layer 1 -175 -251
pin name B signal _5942_ layer 1 -100 -150
pin name C signal _5938_ layer 1 -20 -50
pin name Y signal _6096_ layer 1 -106 -335
cell 5214 NAND2X1_1226
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _6096_ layer 1 80 70
pin name Y signal _6097_ layer 1 50 -340
cell 5215 NOR3X1_516
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5932_ layer 1 -175 -251
pin name B signal _5933_ layer 1 -100 -150
pin name C signal _5952_ layer 1 -20 -50
pin name Y signal _6098_ layer 1 -106 -335
cell 5216 NAND2X1_1227
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _6098_ layer 1 80 70
pin name Y signal _6099_ layer 1 50 -340
cell 5217 NAND3X1_289
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6097_ layer 1 -120 30
pin name B signal _6099_ layer 1 -20 -50
pin name C signal _6095_ layer 1 40 130
pin name Y signal _6100_ layer 1 -40 340
cell 5218 NOR3X1_517
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5932_ layer 1 -175 -251
pin name B signal _5948_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6101_ layer 1 -106 -335
cell 5219 NOR3X1_518
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5942_ layer 1 -175 -251
pin name B signal _5968_ layer 1 -100 -150
pin name C signal _5925_ layer 1 -20 -50
pin name Y signal _6102_ layer 1 -106 -335
cell 5220 AOI22X1_935
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _6102_ layer 1 -80 -131
pin name C signal _6101_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _6103_ layer 1 5 -216
cell 5221 NOR3X1_519
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5938_ layer 1 -175 -251
pin name B signal _5948_ layer 1 -100 -150
pin name C signal _5940_ layer 1 -20 -50
pin name Y signal _6104_ layer 1 -106 -335
cell 5222 NOR3X1_520
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5942_ layer 1 -175 -251
pin name B signal _5962_ layer 1 -100 -150
pin name C signal _5933_ layer 1 -20 -50
pin name Y signal _6105_ layer 1 -106 -335
cell 5223 AOI22X1_936
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _6105_ layer 1 -80 -131
pin name C signal _6104_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _6106_ layer 1 5 -216
cell 5224 NAND2X1_1228
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6103_ layer 1 -80 -170
pin name B signal _6106_ layer 1 80 70
pin name Y signal _6107_ layer 1 50 -340
cell 5225 NOR2X1_702
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6107_ layer 1 -80 -270
pin name B signal _6100_ layer 1 80 -31
pin name Y signal _6108_ layer 1 0 -150
cell 5226 NAND2X1_1229
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6092_ layer 1 -80 -170
pin name B signal _6108_ layer 1 80 70
pin name Y signal _6109_ layer 1 50 -340
cell 5227 NOR3X1_521
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6076_ layer 1 -175 -251
pin name B signal _6045_ layer 1 -100 -150
pin name C signal _6109_ layer 1 -20 -50
pin name Y signal _6110_ layer 1 -106 -335
cell 5228 INVX1_760
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<123> layer 1 -40 -270
pin name Y signal _6111_ layer 1 40 0
cell 5229 NAND2X1_1230
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<122> layer 1 -80 -170
pin name B signal _6111_ layer 1 80 70
pin name Y signal _6112_ layer 1 50 -340
cell 5230 INVX1_761
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<125> layer 1 -40 -270
pin name Y signal _6113_ layer 1 40 0
cell 5231 NAND2X1_1231
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<124> layer 1 -80 -170
pin name B signal _6113_ layer 1 80 70
pin name Y signal _6114_ layer 1 50 -340
cell 5232 NOR2X1_703
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6112_ layer 1 -80 -270
pin name B signal _6114_ layer 1 80 -31
pin name Y signal _6115_ layer 1 0 -150
cell 5233 NOR2X1_704
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<123> layer 1 -80 -270
pin name B signal wSelec<122> layer 1 80 -31
pin name Y signal _6116_ layer 1 0 -150
cell 5234 INVX1_762
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6116_ layer 1 -40 -270
pin name Y signal _6117_ layer 1 40 0
cell 5235 NOR2X1_705
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6114_ layer 1 -80 -270
pin name B signal _6117_ layer 1 80 -31
pin name Y signal _6118_ layer 1 0 -150
cell 5236 AOI22X1_937
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _6115_ layer 1 -80 -131
pin name C signal _6118_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _6119_ layer 1 5 -216
cell 5237 INVX1_763
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<122> layer 1 -40 -270
pin name Y signal _6120_ layer 1 40 0
cell 5238 NAND2X1_1232
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<123> layer 1 -80 -170
pin name B signal _6120_ layer 1 80 70
pin name Y signal _6121_ layer 1 50 -340
cell 5239 NOR2X1_706
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6121_ layer 1 -80 -270
pin name B signal _6114_ layer 1 80 -31
pin name Y signal _6122_ layer 1 0 -150
cell 5240 NAND2X1_1233
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _6122_ layer 1 80 70
pin name Y signal _6123_ layer 1 50 -340
cell 5241 INVX1_764
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<124> layer 1 -40 -270
pin name Y signal _6124_ layer 1 40 0
cell 5242 NAND2X1_1234
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6124_ layer 1 -80 -170
pin name B signal _6113_ layer 1 80 70
pin name Y signal _6125_ layer 1 50 -340
cell 5243 NOR2X1_707
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6112_ layer 1 -80 -270
pin name B signal _6125_ layer 1 80 -31
pin name Y signal _6126_ layer 1 0 -150
cell 5244 NAND2X1_1235
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<123> layer 1 -80 -170
pin name B signal wSelec<122> layer 1 80 70
pin name Y signal _6127_ layer 1 50 -340
cell 5245 NOR2X1_708
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6127_ layer 1 -80 -270
pin name B signal _6114_ layer 1 80 -31
pin name Y signal _6128_ layer 1 0 -150
cell 5246 AOI22X1_938
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6128_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _6126_ layer 1 70 -90
pin name Y signal _6129_ layer 1 5 -216
cell 5247 NAND3X1_290
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6123_ layer 1 -120 30
pin name B signal _6129_ layer 1 -20 -50
pin name C signal _6119_ layer 1 40 130
pin name Y signal _6130_ layer 1 -40 340
cell 5248 NAND2X1_1236
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<125> layer 1 -80 -170
pin name B signal _6124_ layer 1 80 70
pin name Y signal _6131_ layer 1 50 -340
cell 5249 NOR2X1_709
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6131_ layer 1 -80 -270
pin name B signal _6117_ layer 1 80 -31
pin name Y signal _6132_ layer 1 0 -150
cell 5250 NAND2X1_1237
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _6132_ layer 1 80 70
pin name Y signal _6133_ layer 1 50 -340
cell 5251 NAND2X1_1238
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<124> layer 1 -80 -170
pin name B signal wSelec<125> layer 1 80 70
pin name Y signal _6134_ layer 1 50 -340
cell 5252 NOR2X1_710
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6134_ layer 1 -80 -270
pin name B signal _6121_ layer 1 80 -31
pin name Y signal _6135_ layer 1 0 -150
cell 5253 NOR2X1_711
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6134_ layer 1 -80 -270
pin name B signal _6112_ layer 1 80 -31
pin name Y signal _6136_ layer 1 0 -150
cell 5254 AOI22X1_939
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6135_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _6136_ layer 1 70 -90
pin name Y signal _6137_ layer 1 5 -216
cell 5255 NOR2X1_712
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6127_ layer 1 -80 -270
pin name B signal _6134_ layer 1 80 -31
pin name Y signal _6138_ layer 1 0 -150
cell 5256 NOR2X1_713
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6127_ layer 1 -80 -270
pin name B signal _6131_ layer 1 80 -31
pin name Y signal _6139_ layer 1 0 -150
cell 5257 AOI22X1_940
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _6138_ layer 1 -80 -131
pin name C signal _6139_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _6140_ layer 1 5 -216
cell 5258 NAND3X1_291
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6133_ layer 1 -120 30
pin name B signal _6140_ layer 1 -20 -50
pin name C signal _6137_ layer 1 40 130
pin name Y signal _6141_ layer 1 -40 340
cell 5259 NOR2X1_714
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6121_ layer 1 -80 -270
pin name B signal _6131_ layer 1 80 -31
pin name Y signal _6142_ layer 1 0 -150
cell 5260 NAND2X1_1239
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _6142_ layer 1 80 70
pin name Y signal _6143_ layer 1 50 -340
cell 5261 NOR2X1_715
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6131_ layer 1 -80 -270
pin name B signal _6112_ layer 1 80 -31
pin name Y signal _6144_ layer 1 0 -150
cell 5262 NAND2X1_1240
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _6144_ layer 1 80 70
pin name Y signal _6145_ layer 1 50 -340
cell 5263 NOR2X1_716
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6125_ layer 1 -80 -270
pin name B signal _6117_ layer 1 80 -31
pin name Y signal _6146_ layer 1 0 -150
cell 5264 NAND2X1_1241
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _6146_ layer 1 80 70
pin name Y signal _6147_ layer 1 50 -340
cell 5265 NAND3X1_292
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6143_ layer 1 -120 30
pin name B signal _6145_ layer 1 -20 -50
pin name C signal _6147_ layer 1 40 130
pin name Y signal _6148_ layer 1 -40 340
cell 5266 INVX1_765
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _6149_ layer 1 40 0
cell 5267 NOR2X1_717
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6124_ layer 1 -80 -270
pin name B signal _6113_ layer 1 80 -31
pin name Y signal _6150_ layer 1 0 -150
cell 5268 NAND2X1_1242
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6116_ layer 1 -80 -170
pin name B signal _6150_ layer 1 80 70
pin name Y signal _6151_ layer 1 50 -340
cell 5269 NOR2X1_718
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6121_ layer 1 -80 -270
pin name B signal _6125_ layer 1 80 -31
pin name Y signal _6152_ layer 1 0 -150
cell 5270 NOR2X1_719
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6127_ layer 1 -80 -270
pin name B signal _6125_ layer 1 80 -31
pin name Y signal _6153_ layer 1 0 -150
cell 5271 AOI22X1_941
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6152_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _6153_ layer 1 70 -90
pin name Y signal _6154_ layer 1 5 -216
cell 5272 OAI21X1_200
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6149_ layer 1 -80 -165
pin name B signal _6151_ layer 1 -40 -70
pin name C signal _6154_ layer 1 80 150
pin name Y signal _6155_ layer 1 25 -50
cell 5273 OR2X2_70
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6155_ layer 1 -120 -270
pin name B signal _6148_ layer 1 -20 -111
pin name Y signal _6156_ layer 1 120 -50
cell 5274 NOR3X1_522
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6130_ layer 1 -175 -251
pin name B signal _6141_ layer 1 -100 -150
pin name C signal _6156_ layer 1 -20 -50
pin name Y signal _6157_ layer 1 -106 -335
cell 5275 AND2X2_130
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6157_ layer 1 -120 -131
pin name B signal _5921_ layer 1 -40 -50
pin name Y signal _6158_ layer 1 89 -340
cell 5276 AOI21X1_141
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6012_ layer 1 -80 -35
pin name B signal _6110_ layer 1 -40 -131
pin name C signal _6158_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<0> layer 1 40 -340
cell 5277 INVX1_766
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6029_ layer 1 -40 -270
pin name Y signal _6159_ layer 1 40 0
cell 5278 AOI21X1_142
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _6159_ layer 1 -40 -131
pin name C signal _5921_ layer 1 120 -251
pin name Y signal _6160_ layer 1 40 -340
cell 5279 AOI22X1_942
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _5929_ layer 1 -80 -131
pin name C signal _5945_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _6161_ layer 1 5 -216
cell 5280 AOI22X1_943
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _5949_ layer 1 -80 -131
pin name C signal _5955_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _6162_ layer 1 5 -216
cell 5281 NAND3X1_293
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6160_ layer 1 -120 30
pin name B signal _6161_ layer 1 -20 -50
pin name C signal _6162_ layer 1 40 130
pin name Y signal _6163_ layer 1 -40 340
cell 5282 INVX1_767
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5989_ layer 1 -40 -270
pin name Y signal _6164_ layer 1 40 0
cell 5283 AOI22X1_944
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6014_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _6164_ layer 1 70 -90
pin name Y signal _6165_ layer 1 5 -216
cell 5284 AOI22X1_945
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _6088_ layer 1 -80 -131
pin name C signal _5967_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _6166_ layer 1 5 -216
cell 5285 INVX1_768
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _6167_ layer 1 40 0
cell 5286 INVX1_769
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _6168_ layer 1 40 0
cell 5287 OAI22X1_162
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6167_ layer 1 -120 -165
pin name B signal _5976_ layer 1 -80 -70
pin name C signal _5974_ layer 1 160 -131
pin name D signal _6168_ layer 1 80 -70
pin name Y signal _6169_ layer 1 0 -150
cell 5288 INVX1_770
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _6170_ layer 1 40 0
cell 5289 NAND2X1_1243
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _6077_ layer 1 80 70
pin name Y signal _6171_ layer 1 50 -340
cell 5290 OAI21X1_201
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6170_ layer 1 -80 -165
pin name B signal _5982_ layer 1 -40 -70
pin name C signal _6171_ layer 1 80 150
pin name Y signal _6172_ layer 1 25 -50
cell 5291 NOR2X1_720
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6169_ layer 1 -80 -270
pin name B signal _6172_ layer 1 80 -31
pin name Y signal _6173_ layer 1 0 -150
cell 5292 NAND3X1_294
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6165_ layer 1 -120 30
pin name B signal _6166_ layer 1 -20 -50
pin name C signal _6173_ layer 1 40 130
pin name Y signal _6174_ layer 1 -40 340
cell 5293 INVX1_771
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _6175_ layer 1 40 0
cell 5294 NAND2X1_1244
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _5961_ layer 1 80 70
pin name Y signal _6176_ layer 1 50 -340
cell 5295 OAI21X1_202
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6175_ layer 1 -80 -165
pin name B signal _5991_ layer 1 -40 -70
pin name C signal _6176_ layer 1 80 150
pin name Y signal _6177_ layer 1 25 -50
cell 5296 INVX1_772
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _6178_ layer 1 40 0
cell 5297 INVX1_773
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _6179_ layer 1 40 0
cell 5298 OAI22X1_163
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6178_ layer 1 -120 -165
pin name B signal _5997_ layer 1 -80 -70
pin name C signal _5995_ layer 1 160 -131
pin name D signal _6179_ layer 1 80 -70
pin name Y signal _6180_ layer 1 0 -150
cell 5299 NOR2X1_721
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6180_ layer 1 -80 -270
pin name B signal _6177_ layer 1 80 -31
pin name Y signal _6181_ layer 1 0 -150
cell 5300 AOI22X1_946
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6081_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _6054_ layer 1 70 -90
pin name Y signal _6182_ layer 1 5 -216
cell 5301 AND2X2_131
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5928_ layer 1 -120 -131
pin name B signal _5943_ layer 1 -40 -50
pin name Y signal _6183_ layer 1 89 -340
cell 5302 AOI22X1_947
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _6053_ layer 1 -80 -131
pin name C signal _6183_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _6184_ layer 1 5 -216
cell 5303 NAND3X1_295
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6182_ layer 1 -120 30
pin name B signal _6184_ layer 1 -20 -50
pin name C signal _6181_ layer 1 40 130
pin name Y signal _6185_ layer 1 -40 340
cell 5304 NOR3X1_523
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6185_ layer 1 -175 -251
pin name B signal _6163_ layer 1 -100 -150
pin name C signal _6174_ layer 1 -20 -50
pin name Y signal _6186_ layer 1 -106 -335
cell 5305 INVX1_774
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _6187_ layer 1 40 0
cell 5306 NAND2X1_1245
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _6016_ layer 1 80 70
pin name Y signal _6188_ layer 1 50 -340
cell 5307 OAI21X1_203
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6018_ layer 1 -80 -165
pin name B signal _6187_ layer 1 -40 -70
pin name C signal _6188_ layer 1 80 150
pin name Y signal _6189_ layer 1 25 -50
cell 5308 AOI21X1_143
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _6065_ layer 1 -40 -131
pin name C signal _6189_ layer 1 120 -251
pin name Y signal _6190_ layer 1 40 -340
cell 5309 INVX1_775
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _6191_ layer 1 40 0
cell 5310 INVX1_776
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _6192_ layer 1 40 0
cell 5311 OAI22X1_164
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6192_ layer 1 -120 -165
pin name B signal _6024_ layer 1 -80 -70
pin name C signal _6025_ layer 1 160 -131
pin name D signal _6191_ layer 1 80 -70
pin name Y signal _6193_ layer 1 0 -150
cell 5312 INVX1_777
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _6194_ layer 1 40 0
cell 5313 NAND2X1_1246
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _6034_ layer 1 80 70
pin name Y signal _6195_ layer 1 50 -340
cell 5314 OAI21X1_204
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5935_ layer 1 -80 -165
pin name B signal _6194_ layer 1 -40 -70
pin name C signal _6195_ layer 1 80 150
pin name Y signal _6196_ layer 1 25 -50
cell 5315 NOR2X1_722
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6196_ layer 1 -80 -270
pin name B signal _6193_ layer 1 80 -31
pin name Y signal _6197_ layer 1 0 -150
cell 5316 INVX1_778
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _6198_ layer 1 40 0
cell 5317 INVX1_779
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _6199_ layer 1 40 0
cell 5318 OAI22X1_165
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6030_ layer 1 -120 -165
pin name B signal _6199_ layer 1 -80 -70
pin name C signal _6036_ layer 1 160 -131
pin name D signal _6198_ layer 1 80 -70
pin name Y signal _6200_ layer 1 0 -150
cell 5319 INVX1_780
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _6201_ layer 1 40 0
cell 5320 NOR2X1_723
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6201_ layer 1 -80 -270
pin name B signal _6041_ layer 1 80 -31
pin name Y signal _6202_ layer 1 0 -150
cell 5321 INVX1_781
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _6203_ layer 1 40 0
cell 5322 NOR2X1_724
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6203_ layer 1 -80 -270
pin name B signal _6042_ layer 1 80 -31
pin name Y signal _6204_ layer 1 0 -150
cell 5323 NOR3X1_524
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6202_ layer 1 -175 -251
pin name B signal _6200_ layer 1 -100 -150
pin name C signal _6204_ layer 1 -20 -50
pin name Y signal _6205_ layer 1 -106 -335
cell 5324 NAND3X1_296
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6197_ layer 1 -120 30
pin name B signal _6190_ layer 1 -20 -50
pin name C signal _6205_ layer 1 40 130
pin name Y signal _6206_ layer 1 -40 340
cell 5325 AOI22X1_948
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _6046_ layer 1 -80 -131
pin name C signal _6047_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _6207_ layer 1 5 -216
cell 5326 AOI22X1_949
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6049_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _6050_ layer 1 70 -90
pin name Y signal _6208_ layer 1 5 -216
cell 5327 NAND2X1_1247
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6207_ layer 1 -80 -170
pin name B signal _6208_ layer 1 80 70
pin name Y signal _6209_ layer 1 50 -340
cell 5328 AOI22X1_950
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _6057_ layer 1 -80 -131
pin name C signal _6056_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _6210_ layer 1 5 -216
cell 5329 AOI22X1_951
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6000_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _6007_ layer 1 70 -90
pin name Y signal _6211_ layer 1 5 -216
cell 5330 NAND2X1_1248
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6210_ layer 1 -80 -170
pin name B signal _6211_ layer 1 80 70
pin name Y signal _6212_ layer 1 50 -340
cell 5331 NOR2X1_725
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6209_ layer 1 -80 -270
pin name B signal _6212_ layer 1 80 -31
pin name Y signal _6213_ layer 1 0 -150
cell 5332 AOI22X1_952
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6061_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _6062_ layer 1 70 -90
pin name Y signal _6214_ layer 1 5 -216
cell 5333 AOI22X1_953
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5963_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _6064_ layer 1 70 -90
pin name Y signal _6215_ layer 1 5 -216
cell 5334 NAND2X1_1249
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6214_ layer 1 -80 -170
pin name B signal _6215_ layer 1 80 70
pin name Y signal _6216_ layer 1 50 -340
cell 5335 AOI22X1_954
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _6068_ layer 1 -80 -131
pin name C signal _6069_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _6217_ layer 1 5 -216
cell 5336 AOI22X1_955
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6071_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _6072_ layer 1 70 -90
pin name Y signal _6218_ layer 1 5 -216
cell 5337 NAND2X1_1250
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6218_ layer 1 -80 -170
pin name B signal _6217_ layer 1 80 70
pin name Y signal _6219_ layer 1 50 -340
cell 5338 NOR2X1_726
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6216_ layer 1 -80 -270
pin name B signal _6219_ layer 1 80 -31
pin name Y signal _6220_ layer 1 0 -150
cell 5339 NAND2X1_1251
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6220_ layer 1 -80 -170
pin name B signal _6213_ layer 1 80 70
pin name Y signal _6221_ layer 1 50 -340
cell 5340 AOI22X1_956
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _6078_ layer 1 -80 -131
pin name C signal _5979_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _6222_ layer 1 5 -216
cell 5341 AOI22X1_957
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6002_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _6080_ layer 1 70 -90
pin name Y signal _6223_ layer 1 5 -216
cell 5342 NAND2X1_1252
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6222_ layer 1 -80 -170
pin name B signal _6223_ layer 1 80 70
pin name Y signal _6224_ layer 1 50 -340
cell 5343 AOI22X1_958
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _5969_ layer 1 -80 -131
pin name C signal _6089_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _6225_ layer 1 5 -216
cell 5344 NAND2X1_1253
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _6084_ layer 1 80 70
pin name Y signal _6226_ layer 1 50 -340
cell 5345 NAND2X1_1254
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _6086_ layer 1 80 70
pin name Y signal _6227_ layer 1 50 -340
cell 5346 NAND3X1_297
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6226_ layer 1 -120 30
pin name B signal _6227_ layer 1 -20 -50
pin name C signal _6225_ layer 1 40 130
pin name Y signal _6228_ layer 1 -40 340
cell 5347 NOR2X1_727
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6228_ layer 1 -80 -270
pin name B signal _6224_ layer 1 80 -31
pin name Y signal _6229_ layer 1 0 -150
cell 5348 AOI22X1_959
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _6093_ layer 1 -80 -131
pin name C signal _6094_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _6230_ layer 1 5 -216
cell 5349 NAND2X1_1255
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _6096_ layer 1 80 70
pin name Y signal _6231_ layer 1 50 -340
cell 5350 NAND2X1_1256
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _6098_ layer 1 80 70
pin name Y signal _6232_ layer 1 50 -340
cell 5351 NAND3X1_298
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6231_ layer 1 -120 30
pin name B signal _6232_ layer 1 -20 -50
pin name C signal _6230_ layer 1 40 130
pin name Y signal _6233_ layer 1 -40 340
cell 5352 AOI22X1_960
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _6102_ layer 1 -80 -131
pin name C signal _6101_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _6234_ layer 1 5 -216
cell 5353 AOI22X1_961
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _6105_ layer 1 -80 -131
pin name C signal _6104_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _6235_ layer 1 5 -216
cell 5354 NAND2X1_1257
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6234_ layer 1 -80 -170
pin name B signal _6235_ layer 1 80 70
pin name Y signal _6236_ layer 1 50 -340
cell 5355 NOR2X1_728
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6236_ layer 1 -80 -270
pin name B signal _6233_ layer 1 80 -31
pin name Y signal _6237_ layer 1 0 -150
cell 5356 NAND2X1_1258
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6229_ layer 1 -80 -170
pin name B signal _6237_ layer 1 80 70
pin name Y signal _6238_ layer 1 50 -340
cell 5357 NOR3X1_525
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6221_ layer 1 -175 -251
pin name B signal _6206_ layer 1 -100 -150
pin name C signal _6238_ layer 1 -20 -50
pin name Y signal _6239_ layer 1 -106 -335
cell 5358 AOI21X1_144
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _6115_ layer 1 -40 -131
pin name C signal _5920_ layer 1 120 -251
pin name Y signal _6240_ layer 1 40 -340
cell 5359 AOI22X1_962
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6118_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _6146_ layer 1 70 -90
pin name Y signal _6241_ layer 1 5 -216
cell 5360 AOI22X1_963
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6139_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _6122_ layer 1 70 -90
pin name Y signal _6242_ layer 1 5 -216
cell 5361 NAND3X1_299
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6240_ layer 1 -120 30
pin name B signal _6242_ layer 1 -20 -50
pin name C signal _6241_ layer 1 40 130
pin name Y signal _6243_ layer 1 -40 340
cell 5362 NAND3X1_300
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _6116_ layer 1 -20 -50
pin name C signal _6150_ layer 1 40 130
pin name Y signal _6244_ layer 1 -40 340
cell 5363 AOI22X1_964
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _6138_ layer 1 -80 -131
pin name C signal _6126_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _6245_ layer 1 5 -216
cell 5364 AND2X2_132
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6245_ layer 1 -120 -131
pin name B signal _6244_ layer 1 -40 -50
pin name Y signal _6246_ layer 1 89 -340
cell 5365 AOI22X1_965
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6135_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _6142_ layer 1 70 -90
pin name Y signal _6247_ layer 1 5 -216
cell 5366 AOI22X1_966
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _6136_ layer 1 -80 -131
pin name C signal _6132_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _6248_ layer 1 5 -216
cell 5367 AND2X2_133
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6248_ layer 1 -120 -131
pin name B signal _6247_ layer 1 -40 -50
pin name Y signal _6249_ layer 1 89 -340
cell 5368 AOI22X1_967
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6152_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _6153_ layer 1 70 -90
pin name Y signal _6250_ layer 1 5 -216
cell 5369 AOI22X1_968
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6128_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _6144_ layer 1 70 -90
pin name Y signal _6251_ layer 1 5 -216
cell 5370 AND2X2_134
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6250_ layer 1 -120 -131
pin name B signal _6251_ layer 1 -40 -50
pin name Y signal _6252_ layer 1 89 -340
cell 5371 NAND3X1_301
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6246_ layer 1 -120 30
pin name B signal _6252_ layer 1 -20 -50
pin name C signal _6249_ layer 1 40 130
pin name Y signal _6253_ layer 1 -40 340
cell 5372 NOR2X1_729
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6243_ layer 1 -80 -270
pin name B signal _6253_ layer 1 80 -31
pin name Y signal _6254_ layer 1 0 -150
cell 5373 AOI21X1_145
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6186_ layer 1 -80 -35
pin name B signal _6239_ layer 1 -40 -131
pin name C signal _6254_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<1> layer 1 40 -340
cell 5374 AOI21X1_146
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _6159_ layer 1 -40 -131
pin name C signal _5921_ layer 1 120 -251
pin name Y signal _6255_ layer 1 40 -340
cell 5375 INVX1_782
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6018_ layer 1 -40 -270
pin name Y signal _6256_ layer 1 40 0
cell 5376 AOI22X1_969
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _5929_ layer 1 -80 -131
pin name C signal _6256_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _6257_ layer 1 5 -216
cell 5377 INVX1_783
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6030_ layer 1 -40 -270
pin name Y signal _6258_ layer 1 40 0
cell 5378 AOI22X1_970
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _6065_ layer 1 -80 -131
pin name C signal _6258_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _6259_ layer 1 5 -216
cell 5379 NAND3X1_302
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6259_ layer 1 -120 30
pin name B signal _6255_ layer 1 -20 -50
pin name C signal _6257_ layer 1 40 130
pin name Y signal _6260_ layer 1 -40 340
cell 5380 AOI22X1_971
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6014_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _6164_ layer 1 70 -90
pin name Y signal _6261_ layer 1 5 -216
cell 5381 AOI22X1_972
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _5963_ layer 1 -80 -131
pin name C signal _5936_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _6262_ layer 1 5 -216
cell 5382 INVX1_784
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _6263_ layer 1 40 0
cell 5383 NAND2X1_1259
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _6053_ layer 1 80 70
pin name Y signal _6264_ layer 1 50 -340
cell 5384 OAI21X1_205
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6263_ layer 1 -80 -165
pin name B signal _6025_ layer 1 -40 -70
pin name C signal _6264_ layer 1 80 150
pin name Y signal _6265_ layer 1 25 -50
cell 5385 INVX1_785
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _6266_ layer 1 40 0
cell 5386 NAND2X1_1260
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _5979_ layer 1 80 70
pin name Y signal _6267_ layer 1 50 -340
cell 5387 OAI21X1_206
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6266_ layer 1 -80 -165
pin name B signal _5982_ layer 1 -40 -70
pin name C signal _6267_ layer 1 80 150
pin name Y signal _6268_ layer 1 25 -50
cell 5388 NOR2X1_730
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6265_ layer 1 -80 -270
pin name B signal _6268_ layer 1 80 -31
pin name Y signal _6269_ layer 1 0 -150
cell 5389 NAND3X1_303
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6261_ layer 1 -120 30
pin name B signal _6262_ layer 1 -20 -50
pin name C signal _6269_ layer 1 40 130
pin name Y signal _6270_ layer 1 -40 340
cell 5390 INVX1_786
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _6271_ layer 1 40 0
cell 5391 NAND2X1_1261
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _5961_ layer 1 80 70
pin name Y signal _6272_ layer 1 50 -340
cell 5392 OAI21X1_207
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6271_ layer 1 -80 -165
pin name B signal _5991_ layer 1 -40 -70
pin name C signal _6272_ layer 1 80 150
pin name Y signal _6273_ layer 1 25 -50
cell 5393 INVX1_787
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _6274_ layer 1 40 0
cell 5394 INVX1_788
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _6275_ layer 1 40 0
cell 5395 OAI22X1_166
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6274_ layer 1 -120 -165
pin name B signal _5997_ layer 1 -80 -70
pin name C signal _5995_ layer 1 160 -131
pin name D signal _6275_ layer 1 80 -70
pin name Y signal _6276_ layer 1 0 -150
cell 5396 NOR2X1_731
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6276_ layer 1 -80 -270
pin name B signal _6273_ layer 1 80 -31
pin name Y signal _6277_ layer 1 0 -150
cell 5397 AOI22X1_973
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6081_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _6054_ layer 1 70 -90
pin name Y signal _6278_ layer 1 5 -216
cell 5398 AND2X2_135
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5953_ layer 1 -120 -131
pin name B signal _5975_ layer 1 -40 -50
pin name Y signal _6279_ layer 1 89 -340
cell 5399 AOI22X1_974
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _6279_ layer 1 -80 -131
pin name C signal _6183_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _6280_ layer 1 5 -216
cell 5400 NAND3X1_304
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6278_ layer 1 -120 30
pin name B signal _6280_ layer 1 -20 -50
pin name C signal _6277_ layer 1 40 130
pin name Y signal _6281_ layer 1 -40 340
cell 5401 NOR3X1_526
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6281_ layer 1 -175 -251
pin name B signal _6260_ layer 1 -100 -150
pin name C signal _6270_ layer 1 -20 -50
pin name Y signal _6282_ layer 1 -106 -335
cell 5402 INVX1_789
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _6283_ layer 1 40 0
cell 5403 NOR3X1_527
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6283_ layer 1 -175 -251
pin name B signal _5948_ layer 1 -100 -150
pin name C signal _5947_ layer 1 -20 -50
pin name Y signal _6284_ layer 1 -106 -335
cell 5404 AND2X2_136
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5969_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _6285_ layer 1 89 -340
cell 5405 AND2X2_137
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6089_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _6286_ layer 1 89 -340
cell 5406 NOR3X1_528
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6286_ layer 1 -175 -251
pin name B signal _6285_ layer 1 -100 -150
pin name C signal _6284_ layer 1 -20 -50
pin name Y signal _6287_ layer 1 -106 -335
cell 5407 INVX1_790
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _6288_ layer 1 40 0
cell 5408 INVX1_791
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _6289_ layer 1 40 0
cell 5409 OAI22X1_167
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6289_ layer 1 -120 -165
pin name B signal _6024_ layer 1 -80 -70
pin name C signal _5974_ layer 1 160 -131
pin name D signal _6288_ layer 1 80 -70
pin name Y signal _6290_ layer 1 0 -150
cell 5410 INVX1_792
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _6291_ layer 1 40 0
cell 5411 INVX1_793
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _6292_ layer 1 40 0
cell 5412 NAND2X1_1262
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5965_ layer 1 -80 -170
pin name B signal _5966_ layer 1 80 70
pin name Y signal _6293_ layer 1 50 -340
cell 5413 OAI22X1_168
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6293_ layer 1 -120 -165
pin name B signal _6292_ layer 1 -80 -70
pin name C signal _6291_ layer 1 160 -131
pin name D signal _5944_ layer 1 80 -70
pin name Y signal _6294_ layer 1 0 -150
cell 5414 NOR2X1_732
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6290_ layer 1 -80 -270
pin name B signal _6294_ layer 1 80 -31
pin name Y signal _6295_ layer 1 0 -150
cell 5415 INVX1_794
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _6296_ layer 1 40 0
cell 5416 NOR3X1_529
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5925_ layer 1 -175 -251
pin name B signal _5942_ layer 1 -100 -150
pin name C signal _5933_ layer 1 -20 -50
pin name Y signal _6297_ layer 1 -106 -335
cell 5417 NAND2X1_1263
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _6297_ layer 1 80 70
pin name Y signal _6298_ layer 1 50 -340
cell 5418 OAI21X1_208
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5954_ layer 1 -80 -165
pin name B signal _6296_ layer 1 -40 -70
pin name C signal _6298_ layer 1 80 150
pin name Y signal _6299_ layer 1 25 -50
cell 5419 INVX1_795
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _6300_ layer 1 40 0
cell 5420 INVX1_796
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _6301_ layer 1 40 0
cell 5421 OAI22X1_169
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6041_ layer 1 -120 -165
pin name B signal _6301_ layer 1 -80 -70
pin name C signal _6300_ layer 1 160 -131
pin name D signal _6042_ layer 1 80 -70
pin name Y signal _6302_ layer 1 0 -150
cell 5422 NOR2X1_733
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6299_ layer 1 -80 -270
pin name B signal _6302_ layer 1 80 -31
pin name Y signal _6303_ layer 1 0 -150
cell 5423 NAND3X1_305
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6287_ layer 1 -120 30
pin name B signal _6303_ layer 1 -20 -50
pin name C signal _6295_ layer 1 40 130
pin name Y signal _6304_ layer 1 -40 340
cell 5424 AOI22X1_975
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _6046_ layer 1 -80 -131
pin name C signal _6047_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _6305_ layer 1 5 -216
cell 5425 AOI22X1_976
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6049_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _6050_ layer 1 70 -90
pin name Y signal _6306_ layer 1 5 -216
cell 5426 NAND2X1_1264
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6305_ layer 1 -80 -170
pin name B signal _6306_ layer 1 80 70
pin name Y signal _6307_ layer 1 50 -340
cell 5427 AOI22X1_977
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _6057_ layer 1 -80 -131
pin name C signal _6056_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _6308_ layer 1 5 -216
cell 5428 AOI22X1_978
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6000_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _6007_ layer 1 70 -90
pin name Y signal _6309_ layer 1 5 -216
cell 5429 NAND2X1_1265
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6308_ layer 1 -80 -170
pin name B signal _6309_ layer 1 80 70
pin name Y signal _6310_ layer 1 50 -340
cell 5430 NOR2X1_734
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6307_ layer 1 -80 -270
pin name B signal _6310_ layer 1 80 -31
pin name Y signal _6311_ layer 1 0 -150
cell 5431 AOI22X1_979
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6061_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _6062_ layer 1 70 -90
pin name Y signal _6312_ layer 1 5 -216
cell 5432 AOI22X1_980
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _6088_ layer 1 -80 -131
pin name C signal _6064_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _6313_ layer 1 5 -216
cell 5433 NAND2X1_1266
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6313_ layer 1 -80 -170
pin name B signal _6312_ layer 1 80 70
pin name Y signal _6314_ layer 1 50 -340
cell 5434 AOI22X1_981
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _6068_ layer 1 -80 -131
pin name C signal _6069_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _6315_ layer 1 5 -216
cell 5435 AOI22X1_982
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6071_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _6072_ layer 1 70 -90
pin name Y signal _6316_ layer 1 5 -216
cell 5436 NAND2X1_1267
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6316_ layer 1 -80 -170
pin name B signal _6315_ layer 1 80 70
pin name Y signal _6317_ layer 1 50 -340
cell 5437 NOR2X1_735
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6314_ layer 1 -80 -270
pin name B signal _6317_ layer 1 80 -31
pin name Y signal _6318_ layer 1 0 -150
cell 5438 NAND2X1_1268
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6318_ layer 1 -80 -170
pin name B signal _6311_ layer 1 80 70
pin name Y signal _6319_ layer 1 50 -340
cell 5439 AOI22X1_983
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _6078_ layer 1 -80 -131
pin name C signal _6077_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _6320_ layer 1 5 -216
cell 5440 AOI22X1_984
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6002_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _6080_ layer 1 70 -90
pin name Y signal _6321_ layer 1 5 -216
cell 5441 NAND2X1_1269
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6320_ layer 1 -80 -170
pin name B signal _6321_ layer 1 80 70
pin name Y signal _6322_ layer 1 50 -340
cell 5442 AOI22X1_985
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _6086_ layer 1 -80 -131
pin name C signal _6084_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _6323_ layer 1 5 -216
cell 5443 AOI22X1_986
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6016_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _6034_ layer 1 70 -90
pin name Y signal _6324_ layer 1 5 -216
cell 5444 NAND2X1_1270
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6324_ layer 1 -80 -170
pin name B signal _6323_ layer 1 80 70
pin name Y signal _6325_ layer 1 50 -340
cell 5445 NOR2X1_736
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6325_ layer 1 -80 -270
pin name B signal _6322_ layer 1 80 -31
pin name Y signal _6326_ layer 1 0 -150
cell 5446 AOI22X1_987
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _6093_ layer 1 -80 -131
pin name C signal _6094_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _6327_ layer 1 5 -216
cell 5447 NAND2X1_1271
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _6096_ layer 1 80 70
pin name Y signal _6328_ layer 1 50 -340
cell 5448 NAND2X1_1272
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _6098_ layer 1 80 70
pin name Y signal _6329_ layer 1 50 -340
cell 5449 NAND3X1_306
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6328_ layer 1 -120 30
pin name B signal _6329_ layer 1 -20 -50
pin name C signal _6327_ layer 1 40 130
pin name Y signal _6330_ layer 1 -40 340
cell 5450 AOI22X1_988
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _6102_ layer 1 -80 -131
pin name C signal _6101_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _6331_ layer 1 5 -216
cell 5451 AOI22X1_989
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _6105_ layer 1 -80 -131
pin name C signal _6104_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _6332_ layer 1 5 -216
cell 5452 NAND2X1_1273
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6331_ layer 1 -80 -170
pin name B signal _6332_ layer 1 80 70
pin name Y signal _6333_ layer 1 50 -340
cell 5453 NOR2X1_737
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6333_ layer 1 -80 -270
pin name B signal _6330_ layer 1 80 -31
pin name Y signal _6334_ layer 1 0 -150
cell 5454 NAND2X1_1274
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6326_ layer 1 -80 -170
pin name B signal _6334_ layer 1 80 70
pin name Y signal _6335_ layer 1 50 -340
cell 5455 NOR3X1_530
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6319_ layer 1 -175 -251
pin name B signal _6304_ layer 1 -100 -150
pin name C signal _6335_ layer 1 -20 -50
pin name Y signal _6336_ layer 1 -106 -335
cell 5456 AOI22X1_990
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6142_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _6144_ layer 1 70 -90
pin name Y signal _6337_ layer 1 5 -216
cell 5457 AOI22X1_991
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6139_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _6146_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _6338_ layer 1 5 -216
cell 5458 NAND2X1_1275
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6337_ layer 1 -80 -170
pin name B signal _6338_ layer 1 80 70
pin name Y signal _6339_ layer 1 50 -340
cell 5459 AOI21X1_147
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _6132_ layer 1 -40 -131
pin name C signal _6339_ layer 1 120 -251
pin name Y signal _6340_ layer 1 40 -340
cell 5460 INVX1_797
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _6341_ layer 1 40 0
cell 5461 AOI22X1_992
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6152_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _6153_ layer 1 70 -90
pin name Y signal _6342_ layer 1 5 -216
cell 5462 OAI21X1_209
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6341_ layer 1 -80 -165
pin name B signal _6151_ layer 1 -40 -70
pin name C signal _6342_ layer 1 80 150
pin name Y signal _6343_ layer 1 25 -50
cell 5463 AOI22X1_993
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6115_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _6118_ layer 1 70 -90
pin name Y signal _6344_ layer 1 5 -216
cell 5464 NAND2X1_1276
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _6122_ layer 1 80 70
pin name Y signal _6345_ layer 1 50 -340
cell 5465 AOI22X1_994
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6128_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _6126_ layer 1 70 -90
pin name Y signal _6346_ layer 1 5 -216
cell 5466 NAND3X1_307
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6345_ layer 1 -120 30
pin name B signal _6346_ layer 1 -20 -50
pin name C signal _6344_ layer 1 40 130
pin name Y signal _6347_ layer 1 -40 340
cell 5467 NOR2X1_738
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6343_ layer 1 -80 -270
pin name B signal _6347_ layer 1 80 -31
pin name Y signal _6348_ layer 1 0 -150
cell 5468 NAND2X1_1277
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _6135_ layer 1 80 70
pin name Y signal _6349_ layer 1 50 -340
cell 5469 NAND2X1_1278
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _6136_ layer 1 80 70
pin name Y signal _6350_ layer 1 50 -340
cell 5470 NAND2X1_1279
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6349_ layer 1 -80 -170
pin name B signal _6350_ layer 1 80 70
pin name Y signal _6351_ layer 1 50 -340
cell 5471 AOI21X1_148
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _6138_ layer 1 -40 -131
pin name C signal _6351_ layer 1 120 -251
pin name Y signal _6352_ layer 1 40 -340
cell 5472 NAND3X1_308
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6340_ layer 1 -120 30
pin name B signal _6352_ layer 1 -20 -50
pin name C signal _6348_ layer 1 40 130
pin name Y signal _6353_ layer 1 -40 340
cell 5473 NOR2X1_739
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5920_ layer 1 -80 -270
pin name B signal _6353_ layer 1 80 -31
pin name Y signal _6354_ layer 1 0 -150
cell 5474 AOI21X1_149
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6282_ layer 1 -80 -35
pin name B signal _6336_ layer 1 -40 -131
pin name C signal _6354_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<2> layer 1 40 -340
cell 5475 AOI21X1_150
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _6164_ layer 1 -40 -131
pin name C signal _5921_ layer 1 120 -251
pin name Y signal _6355_ layer 1 40 -340
cell 5476 AOI22X1_995
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5936_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _6256_ layer 1 70 -90
pin name Y signal _6356_ layer 1 5 -216
cell 5477 AOI22X1_996
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _6258_ layer 1 -80 -131
pin name C signal _6014_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _6357_ layer 1 5 -216
cell 5478 NAND3X1_309
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6357_ layer 1 -120 30
pin name B signal _6355_ layer 1 -20 -50
pin name C signal _6356_ layer 1 40 130
pin name Y signal _6358_ layer 1 -40 340
cell 5479 AOI22X1_997
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _5963_ layer 1 -80 -131
pin name C signal _5961_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _6359_ layer 1 5 -216
cell 5480 AOI22X1_998
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _6034_ layer 1 -80 -131
pin name C signal _6159_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _6360_ layer 1 5 -216
cell 5481 INVX1_798
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _6361_ layer 1 40 0
cell 5482 INVX1_799
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _6362_ layer 1 40 0
cell 5483 OAI22X1_170
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6361_ layer 1 -120 -165
pin name B signal _5976_ layer 1 -80 -70
pin name C signal _6025_ layer 1 160 -131
pin name D signal _6362_ layer 1 80 -70
pin name Y signal _6363_ layer 1 0 -150
cell 5484 INVX1_800
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _6364_ layer 1 40 0
cell 5485 NAND2X1_1280
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _6077_ layer 1 80 70
pin name Y signal _6365_ layer 1 50 -340
cell 5486 OAI21X1_210
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6364_ layer 1 -80 -165
pin name B signal _5982_ layer 1 -40 -70
pin name C signal _6365_ layer 1 80 150
pin name Y signal _6366_ layer 1 25 -50
cell 5487 NOR2X1_740
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6363_ layer 1 -80 -270
pin name B signal _6366_ layer 1 80 -31
pin name Y signal _6367_ layer 1 0 -150
cell 5488 NAND3X1_310
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6359_ layer 1 -120 30
pin name B signal _6360_ layer 1 -20 -50
pin name C signal _6367_ layer 1 40 130
pin name Y signal _6368_ layer 1 -40 340
cell 5489 AND2X2_138
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5990_ layer 1 -120 -131
pin name B signal _5924_ layer 1 -40 -50
pin name Y signal _6369_ layer 1 89 -340
cell 5490 AOI22X1_999
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _5929_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _6369_ layer 1 70 -90
pin name Y signal _6370_ layer 1 5 -216
cell 5491 AND2X2_139
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5988_ layer 1 -120 -131
pin name B signal _5953_ layer 1 -40 -50
pin name Y signal _6371_ layer 1 89 -340
cell 5492 AND2X2_140
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5996_ layer 1 -120 -131
pin name B signal _5953_ layer 1 -40 -50
pin name Y signal _6372_ layer 1 89 -340
cell 5493 AOI22X1_1000
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _6372_ layer 1 -80 -131
pin name C signal _6371_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _6373_ layer 1 5 -216
cell 5494 NAND2X1_1281
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _6081_ layer 1 80 70
pin name Y signal _6374_ layer 1 50 -340
cell 5495 NAND2X1_1282
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _6054_ layer 1 80 70
pin name Y signal _6375_ layer 1 50 -340
cell 5496 NAND2X1_1283
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6374_ layer 1 -80 -170
pin name B signal _6375_ layer 1 80 70
pin name Y signal _6376_ layer 1 50 -340
cell 5497 INVX1_801
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _6377_ layer 1 40 0
cell 5498 NAND2X1_1284
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _6053_ layer 1 80 70
pin name Y signal _6378_ layer 1 50 -340
cell 5499 OAI21X1_211
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6377_ layer 1 -80 -165
pin name B signal _6006_ layer 1 -40 -70
pin name C signal _6378_ layer 1 80 150
pin name Y signal _6379_ layer 1 25 -50
cell 5500 NOR2X1_741
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6376_ layer 1 -80 -270
pin name B signal _6379_ layer 1 80 -31
pin name Y signal _6380_ layer 1 0 -150
cell 5501 NAND3X1_311
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6370_ layer 1 -120 30
pin name B signal _6373_ layer 1 -20 -50
pin name C signal _6380_ layer 1 40 130
pin name Y signal _6381_ layer 1 -40 340
cell 5502 NOR3X1_531
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6368_ layer 1 -175 -251
pin name B signal _6358_ layer 1 -100 -150
pin name C signal _6381_ layer 1 -20 -50
pin name Y signal _6382_ layer 1 -106 -335
cell 5503 INVX1_802
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _6383_ layer 1 40 0
cell 5504 NAND2X1_1285
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _5969_ layer 1 80 70
pin name Y signal _6384_ layer 1 50 -340
cell 5505 OAI21X1_212
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5974_ layer 1 -80 -165
pin name B signal _6383_ layer 1 -40 -70
pin name C signal _6384_ layer 1 80 150
pin name Y signal _6385_ layer 1 25 -50
cell 5506 AOI21X1_151
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _5949_ layer 1 -40 -131
pin name C signal _6385_ layer 1 120 -251
pin name Y signal _6386_ layer 1 40 -340
cell 5507 INVX1_803
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _6387_ layer 1 40 0
cell 5508 INVX1_804
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _6388_ layer 1 40 0
cell 5509 OAI22X1_171
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6293_ layer 1 -120 -165
pin name B signal _6388_ layer 1 -80 -70
pin name C signal _6387_ layer 1 160 -131
pin name D signal _5944_ layer 1 80 -70
pin name Y signal _6389_ layer 1 0 -150
cell 5510 INVX1_805
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _6390_ layer 1 40 0
cell 5511 NAND2X1_1286
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _6089_ layer 1 80 70
pin name Y signal _6391_ layer 1 50 -340
cell 5512 OAI21X1_213
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5954_ layer 1 -80 -165
pin name B signal _6390_ layer 1 -40 -70
pin name C signal _6391_ layer 1 80 150
pin name Y signal _6392_ layer 1 25 -50
cell 5513 NOR2X1_742
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6392_ layer 1 -80 -270
pin name B signal _6389_ layer 1 80 -31
pin name Y signal _6393_ layer 1 0 -150
cell 5514 INVX1_806
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _6394_ layer 1 40 0
cell 5515 INVX1_807
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _6395_ layer 1 40 0
cell 5516 OAI22X1_172
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6041_ layer 1 -120 -165
pin name B signal _6395_ layer 1 -80 -70
pin name C signal _6394_ layer 1 160 -131
pin name D signal _6042_ layer 1 80 -70
pin name Y signal _6396_ layer 1 0 -150
cell 5517 INVX1_808
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _6397_ layer 1 40 0
cell 5518 NAND2X1_1287
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _6088_ layer 1 80 70
pin name Y signal _6398_ layer 1 50 -340
cell 5519 OAI21X1_214
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6397_ layer 1 -80 -165
pin name B signal _6024_ layer 1 -40 -70
pin name C signal _6398_ layer 1 80 150
pin name Y signal _6399_ layer 1 25 -50
cell 5520 NOR2X1_743
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6399_ layer 1 -80 -270
pin name B signal _6396_ layer 1 80 -31
pin name Y signal _6400_ layer 1 0 -150
cell 5521 NAND3X1_312
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6386_ layer 1 -120 30
pin name B signal _6400_ layer 1 -20 -50
pin name C signal _6393_ layer 1 40 130
pin name Y signal _6401_ layer 1 -40 340
cell 5522 AOI22X1_1001
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _6046_ layer 1 -80 -131
pin name C signal _6047_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _6402_ layer 1 5 -216
cell 5523 AOI22X1_1002
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6049_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _6050_ layer 1 70 -90
pin name Y signal _6403_ layer 1 5 -216
cell 5524 NAND2X1_1288
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6402_ layer 1 -80 -170
pin name B signal _6403_ layer 1 80 70
pin name Y signal _6404_ layer 1 50 -340
cell 5525 AOI22X1_1003
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _6057_ layer 1 -80 -131
pin name C signal _6056_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _6405_ layer 1 5 -216
cell 5526 AOI22X1_1004
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6000_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _6007_ layer 1 70 -90
pin name Y signal _6406_ layer 1 5 -216
cell 5527 NAND2X1_1289
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6405_ layer 1 -80 -170
pin name B signal _6406_ layer 1 80 70
pin name Y signal _6407_ layer 1 50 -340
cell 5528 NOR2X1_744
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6404_ layer 1 -80 -270
pin name B signal _6407_ layer 1 80 -31
pin name Y signal _6408_ layer 1 0 -150
cell 5529 AOI22X1_1005
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6061_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _6062_ layer 1 70 -90
pin name Y signal _6409_ layer 1 5 -216
cell 5530 AOI22X1_1006
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _6297_ layer 1 -80 -131
pin name C signal _6064_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _6410_ layer 1 5 -216
cell 5531 NAND2X1_1290
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6410_ layer 1 -80 -170
pin name B signal _6409_ layer 1 80 70
pin name Y signal _6411_ layer 1 50 -340
cell 5532 AOI22X1_1007
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _6068_ layer 1 -80 -131
pin name C signal _6069_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _6412_ layer 1 5 -216
cell 5533 AOI22X1_1008
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6071_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _6072_ layer 1 70 -90
pin name Y signal _6413_ layer 1 5 -216
cell 5534 NAND2X1_1291
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6413_ layer 1 -80 -170
pin name B signal _6412_ layer 1 80 70
pin name Y signal _6414_ layer 1 50 -340
cell 5535 NOR2X1_745
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6411_ layer 1 -80 -270
pin name B signal _6414_ layer 1 80 -31
pin name Y signal _6415_ layer 1 0 -150
cell 5536 NAND2X1_1292
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6415_ layer 1 -80 -170
pin name B signal _6408_ layer 1 80 70
pin name Y signal _6416_ layer 1 50 -340
cell 5537 AOI22X1_1009
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _6078_ layer 1 -80 -131
pin name C signal _5979_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _6417_ layer 1 5 -216
cell 5538 AOI22X1_1010
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6002_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _6080_ layer 1 70 -90
pin name Y signal _6418_ layer 1 5 -216
cell 5539 NAND2X1_1293
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6417_ layer 1 -80 -170
pin name B signal _6418_ layer 1 80 70
pin name Y signal _6419_ layer 1 50 -340
cell 5540 AOI22X1_1011
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _6086_ layer 1 -80 -131
pin name C signal _6084_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _6420_ layer 1 5 -216
cell 5541 AOI22X1_1012
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _6016_ layer 1 -80 -131
pin name C signal _6065_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _6421_ layer 1 5 -216
cell 5542 NAND2X1_1294
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6421_ layer 1 -80 -170
pin name B signal _6420_ layer 1 80 70
pin name Y signal _6422_ layer 1 50 -340
cell 5543 NOR2X1_746
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6422_ layer 1 -80 -270
pin name B signal _6419_ layer 1 80 -31
pin name Y signal _6423_ layer 1 0 -150
cell 5544 AOI22X1_1013
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _6093_ layer 1 -80 -131
pin name C signal _6094_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _6424_ layer 1 5 -216
cell 5545 NAND2X1_1295
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _6096_ layer 1 80 70
pin name Y signal _6425_ layer 1 50 -340
cell 5546 NAND2X1_1296
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _6098_ layer 1 80 70
pin name Y signal _6426_ layer 1 50 -340
cell 5547 NAND3X1_313
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6425_ layer 1 -120 30
pin name B signal _6426_ layer 1 -20 -50
pin name C signal _6424_ layer 1 40 130
pin name Y signal _6427_ layer 1 -40 340
cell 5548 AOI22X1_1014
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _6102_ layer 1 -80 -131
pin name C signal _6101_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _6428_ layer 1 5 -216
cell 5549 AOI22X1_1015
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _6105_ layer 1 -80 -131
pin name C signal _6104_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _6429_ layer 1 5 -216
cell 5550 NAND2X1_1297
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6428_ layer 1 -80 -170
pin name B signal _6429_ layer 1 80 70
pin name Y signal _6430_ layer 1 50 -340
cell 5551 NOR2X1_747
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6430_ layer 1 -80 -270
pin name B signal _6427_ layer 1 80 -31
pin name Y signal _6431_ layer 1 0 -150
cell 5552 NAND2X1_1298
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6423_ layer 1 -80 -170
pin name B signal _6431_ layer 1 80 70
pin name Y signal _6432_ layer 1 50 -340
cell 5553 NOR3X1_532
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6416_ layer 1 -175 -251
pin name B signal _6401_ layer 1 -100 -150
pin name C signal _6432_ layer 1 -20 -50
pin name Y signal _6433_ layer 1 -106 -335
cell 5554 NAND2X1_1299
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _6135_ layer 1 80 70
pin name Y signal _6434_ layer 1 50 -340
cell 5555 OAI21X1_215
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _5919_ layer 1 -80 -165
pin name B signal wBusy_bF$buf4 layer 1 -40 -70
pin name C signal _6434_ layer 1 80 150
pin name Y signal _6435_ layer 1 25 -50
cell 5556 NAND2X1_1300
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _6126_ layer 1 80 70
pin name Y signal _6436_ layer 1 50 -340
cell 5557 NAND2X1_1301
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _6136_ layer 1 80 70
pin name Y signal _6437_ layer 1 50 -340
cell 5558 AOI22X1_1016
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _6138_ layer 1 -80 -131
pin name C signal _6128_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _6438_ layer 1 5 -216
cell 5559 NAND3X1_314
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6436_ layer 1 -120 30
pin name B signal _6437_ layer 1 -20 -50
pin name C signal _6438_ layer 1 40 130
pin name Y signal _6439_ layer 1 -40 340
cell 5560 OR2X2_71
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6439_ layer 1 -120 -270
pin name B signal _6435_ layer 1 -20 -111
pin name Y signal _6440_ layer 1 120 -50
cell 5561 INVX1_809
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _6441_ layer 1 40 0
cell 5562 NAND2X1_1302
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _6139_ layer 1 80 70
pin name Y signal _6442_ layer 1 50 -340
cell 5563 OAI21X1_216
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6441_ layer 1 -80 -165
pin name B signal _6151_ layer 1 -40 -70
pin name C signal _6442_ layer 1 80 150
pin name Y signal _6443_ layer 1 25 -50
cell 5564 AOI21X1_152
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _6146_ layer 1 -40 -131
pin name C signal _6443_ layer 1 120 -251
pin name Y signal _6444_ layer 1 40 -340
cell 5565 AOI22X1_1017
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6152_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _6153_ layer 1 70 -90
pin name Y signal _6445_ layer 1 5 -216
cell 5566 AOI22X1_1018
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6115_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _6122_ layer 1 70 -90
pin name Y signal _6446_ layer 1 5 -216
cell 5567 AND2X2_141
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6445_ layer 1 -120 -131
pin name B signal _6446_ layer 1 -40 -50
pin name Y signal _6447_ layer 1 89 -340
cell 5568 NAND2X1_1303
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _6144_ layer 1 80 70
pin name Y signal _6448_ layer 1 50 -340
cell 5569 NAND2X1_1304
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _6142_ layer 1 80 70
pin name Y signal _6449_ layer 1 50 -340
cell 5570 NAND2X1_1305
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6448_ layer 1 -80 -170
pin name B signal _6449_ layer 1 80 70
pin name Y signal _6450_ layer 1 50 -340
cell 5571 NAND2X1_1306
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _6118_ layer 1 80 70
pin name Y signal _6451_ layer 1 50 -340
cell 5572 NAND2X1_1307
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _6132_ layer 1 80 70
pin name Y signal _6452_ layer 1 50 -340
cell 5573 NAND2X1_1308
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6451_ layer 1 -80 -170
pin name B signal _6452_ layer 1 80 70
pin name Y signal _6453_ layer 1 50 -340
cell 5574 NOR2X1_748
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6450_ layer 1 -80 -270
pin name B signal _6453_ layer 1 80 -31
pin name Y signal _6454_ layer 1 0 -150
cell 5575 NAND3X1_315
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6447_ layer 1 -120 30
pin name B signal _6444_ layer 1 -20 -50
pin name C signal _6454_ layer 1 40 130
pin name Y signal _6455_ layer 1 -40 340
cell 5576 NOR2X1_749
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6440_ layer 1 -80 -270
pin name B signal _6455_ layer 1 80 -31
pin name Y signal _6456_ layer 1 0 -150
cell 5577 AOI21X1_153
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6382_ layer 1 -80 -35
pin name B signal _6433_ layer 1 -40 -131
pin name C signal _6456_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<3> layer 1 40 -340
cell 5578 INVX1_810
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<132> layer 1 -40 -270
pin name Y signal _6457_ layer 1 40 0
cell 5579 NOR2X1_750
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf3 layer 1 -80 -270
pin name B signal _6457_ layer 1 80 -31
pin name Y signal _6458_ layer 1 0 -150
cell 5580 INVX1_811
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6458_ layer 1 -40 -270
pin name Y signal _6459_ layer 1 40 0
cell 5581 INVX1_812
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<142> layer 1 -40 -270
pin name Y signal _6460_ layer 1 40 0
cell 5582 NAND2X1_1309
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<141> layer 1 -80 -170
pin name B signal _6460_ layer 1 80 70
pin name Y signal _6461_ layer 1 50 -340
cell 5583 INVX2_21
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6461_ layer 1 -40 -170
pin name Y signal _6462_ layer 1 40 0
cell 5584 OR2X2_72
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<138> layer 1 -120 -270
pin name B signal wSelec<137> layer 1 -20 -111
pin name Y signal _6463_ layer 1 120 -50
cell 5585 INVX1_813
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<140> layer 1 -40 -270
pin name Y signal _6464_ layer 1 40 0
cell 5586 NAND2X1_1310
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<139> layer 1 -80 -170
pin name B signal _6464_ layer 1 80 70
pin name Y signal _6465_ layer 1 50 -340
cell 5587 NOR2X1_751
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6463_ layer 1 -80 -270
pin name B signal _6465_ layer 1 80 -31
pin name Y signal _6466_ layer 1 0 -150
cell 5588 AND2X2_142
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6466_ layer 1 -120 -131
pin name B signal _6462_ layer 1 -40 -50
pin name Y signal _6467_ layer 1 89 -340
cell 5589 AOI21X1_154
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _6467_ layer 1 -40 -131
pin name C signal _6459_ layer 1 120 -251
pin name Y signal _6468_ layer 1 40 -340
cell 5590 INVX1_814
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<138> layer 1 -40 -270
pin name Y signal _6469_ layer 1 40 0
cell 5591 NAND2X1_1311
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<137> layer 1 -80 -170
pin name B signal _6469_ layer 1 80 70
pin name Y signal _6470_ layer 1 50 -340
cell 5592 OR2X2_73
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<139> layer 1 -120 -270
pin name B signal wSelec<140> layer 1 -20 -111
pin name Y signal _6471_ layer 1 120 -50
cell 5593 NOR2X1_752
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6471_ layer 1 -80 -270
pin name B signal _6470_ layer 1 80 -31
pin name Y signal _6472_ layer 1 0 -150
cell 5594 NAND2X1_1312
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6462_ layer 1 -80 -170
pin name B signal _6472_ layer 1 80 70
pin name Y signal _6473_ layer 1 50 -340
cell 5595 INVX1_815
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6473_ layer 1 -40 -270
pin name Y signal _6474_ layer 1 40 0
cell 5596 INVX1_816
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<137> layer 1 -40 -270
pin name Y signal _6475_ layer 1 40 0
cell 5597 NAND2X1_1313
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<138> layer 1 -80 -170
pin name B signal _6475_ layer 1 80 70
pin name Y signal _6476_ layer 1 50 -340
cell 5598 INVX1_817
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<139> layer 1 -40 -270
pin name Y signal _6477_ layer 1 40 0
cell 5599 NAND2X1_1314
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<140> layer 1 -80 -170
pin name B signal _6477_ layer 1 80 70
pin name Y signal _6478_ layer 1 50 -340
cell 5600 NOR2X1_753
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6476_ layer 1 -80 -270
pin name B signal _6478_ layer 1 80 -31
pin name Y signal _6479_ layer 1 0 -150
cell 5601 NAND2X1_1315
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<141> layer 1 -80 -170
pin name B signal wSelec<142> layer 1 80 70
pin name Y signal _6480_ layer 1 50 -340
cell 5602 INVX1_818
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6480_ layer 1 -40 -270
pin name Y signal _6481_ layer 1 40 0
cell 5603 NAND2X1_1316
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6481_ layer 1 -80 -170
pin name B signal _6479_ layer 1 80 70
pin name Y signal _6482_ layer 1 50 -340
cell 5604 INVX1_819
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6482_ layer 1 -40 -270
pin name Y signal _6483_ layer 1 40 0
cell 5605 AOI22X1_1019
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6474_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _6483_ layer 1 70 -90
pin name Y signal _6484_ layer 1 5 -216
cell 5606 OR2X2_74
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6470_ layer 1 -120 -270
pin name B signal _6471_ layer 1 -20 -111
pin name Y signal _6485_ layer 1 120 -50
cell 5607 OR2X2_75
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<141> layer 1 -120 -270
pin name B signal wSelec<142> layer 1 -20 -111
pin name Y signal _6486_ layer 1 120 -50
cell 5608 NOR2X1_754
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6486_ layer 1 -80 -270
pin name B signal _6485_ layer 1 80 -31
pin name Y signal _6487_ layer 1 0 -150
cell 5609 NOR2X1_755
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6465_ layer 1 -80 -270
pin name B signal _6470_ layer 1 80 -31
pin name Y signal _6488_ layer 1 0 -150
cell 5610 INVX1_820
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<141> layer 1 -40 -270
pin name Y signal _6489_ layer 1 40 0
cell 5611 NAND2X1_1317
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<142> layer 1 -80 -170
pin name B signal _6489_ layer 1 80 70
pin name Y signal _6490_ layer 1 50 -340
cell 5612 INVX2_22
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6490_ layer 1 -40 -170
pin name Y signal _6491_ layer 1 40 0
cell 5613 NAND2X1_1318
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6491_ layer 1 -80 -170
pin name B signal _6488_ layer 1 80 70
pin name Y signal _6492_ layer 1 50 -340
cell 5614 INVX1_821
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6492_ layer 1 -40 -270
pin name Y signal _6493_ layer 1 40 0
cell 5615 AOI22X1_1020
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _6487_ layer 1 -80 -131
pin name C signal _6493_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _6494_ layer 1 5 -216
cell 5616 NAND3X1_316
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6468_ layer 1 -120 30
pin name B signal _6494_ layer 1 -20 -50
pin name C signal _6484_ layer 1 40 130
pin name Y signal _6495_ layer 1 -40 340
cell 5617 NOR2X1_756
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<138> layer 1 -80 -270
pin name B signal wSelec<137> layer 1 80 -31
pin name Y signal _6496_ layer 1 0 -150
cell 5618 NOR2X1_757
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<139> layer 1 -80 -270
pin name B signal wSelec<140> layer 1 80 -31
pin name Y signal _6497_ layer 1 0 -150
cell 5619 NAND2X1_1319
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6496_ layer 1 -80 -170
pin name B signal _6497_ layer 1 80 70
pin name Y signal _6498_ layer 1 50 -340
cell 5620 NOR2X1_758
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6461_ layer 1 -80 -270
pin name B signal _6498_ layer 1 80 -31
pin name Y signal _6499_ layer 1 0 -150
cell 5621 NAND2X1_1320
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<138> layer 1 -80 -170
pin name B signal wSelec<137> layer 1 80 70
pin name Y signal _6500_ layer 1 50 -340
cell 5622 NOR3X1_533
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6471_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6461_ layer 1 -20 -50
pin name Y signal _6501_ layer 1 -106 -335
cell 5623 AOI22X1_1021
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _6501_ layer 1 -80 -131
pin name C signal _6499_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _6502_ layer 1 5 -216
cell 5624 INVX1_822
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6486_ layer 1 -40 -270
pin name Y signal _6503_ layer 1 40 0
cell 5625 NOR2X1_759
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6471_ layer 1 -80 -270
pin name B signal _6476_ layer 1 80 -31
pin name Y signal _6504_ layer 1 0 -150
cell 5626 AND2X2_143
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6504_ layer 1 -120 -131
pin name B signal _6503_ layer 1 -40 -50
pin name Y signal _6505_ layer 1 89 -340
cell 5627 NAND2X1_1321
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<139> layer 1 -80 -170
pin name B signal wSelec<140> layer 1 80 70
pin name Y signal _6506_ layer 1 50 -340
cell 5628 NOR3X1_534
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6480_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6506_ layer 1 -20 -50
pin name Y signal _6507_ layer 1 -106 -335
cell 5629 AOI22X1_1022
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _6507_ layer 1 -80 -131
pin name C signal _6505_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _6508_ layer 1 5 -216
cell 5630 INVX1_823
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _6509_ layer 1 40 0
cell 5631 INVX1_824
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _6510_ layer 1 40 0
cell 5632 NOR2X1_760
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6470_ layer 1 -80 -270
pin name B signal _6478_ layer 1 80 -31
pin name Y signal _6511_ layer 1 0 -150
cell 5633 NAND2X1_1322
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6481_ layer 1 -80 -170
pin name B signal _6511_ layer 1 80 70
pin name Y signal _6512_ layer 1 50 -340
cell 5634 NOR2X1_761
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6500_ layer 1 -80 -270
pin name B signal _6506_ layer 1 80 -31
pin name Y signal _6513_ layer 1 0 -150
cell 5635 NAND2X1_1323
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6513_ layer 1 -80 -170
pin name B signal _6491_ layer 1 80 70
pin name Y signal _6514_ layer 1 50 -340
cell 5636 OAI22X1_173
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6509_ layer 1 -120 -165
pin name B signal _6514_ layer 1 -80 -70
pin name C signal _6512_ layer 1 160 -131
pin name D signal _6510_ layer 1 80 -70
pin name Y signal _6515_ layer 1 0 -150
cell 5637 INVX1_825
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _6516_ layer 1 40 0
cell 5638 NOR3X1_535
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6461_ layer 1 -175 -251
pin name B signal _6476_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6517_ layer 1 -106 -335
cell 5639 NAND2X1_1324
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _6517_ layer 1 80 70
pin name Y signal _6518_ layer 1 50 -340
cell 5640 NOR2X1_762
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6500_ layer 1 -80 -270
pin name B signal _6465_ layer 1 80 -31
pin name Y signal _6519_ layer 1 0 -150
cell 5641 NAND2X1_1325
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6491_ layer 1 -80 -170
pin name B signal _6519_ layer 1 80 70
pin name Y signal _6520_ layer 1 50 -340
cell 5642 OAI21X1_217
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6516_ layer 1 -80 -165
pin name B signal _6520_ layer 1 -40 -70
pin name C signal _6518_ layer 1 80 150
pin name Y signal _6521_ layer 1 25 -50
cell 5643 NOR2X1_763
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6515_ layer 1 -80 -270
pin name B signal _6521_ layer 1 80 -31
pin name Y signal _6522_ layer 1 0 -150
cell 5644 NAND3X1_317
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6502_ layer 1 -120 30
pin name B signal _6508_ layer 1 -20 -50
pin name C signal _6522_ layer 1 40 130
pin name Y signal _6523_ layer 1 -40 340
cell 5645 INVX1_826
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _6524_ layer 1 40 0
cell 5646 INVX1_827
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _6525_ layer 1 40 0
cell 5647 NOR2X1_764
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6465_ layer 1 -80 -270
pin name B signal _6476_ layer 1 80 -31
pin name Y signal _6526_ layer 1 0 -150
cell 5648 NAND2X1_1326
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6462_ layer 1 -80 -170
pin name B signal _6526_ layer 1 80 70
pin name Y signal _6527_ layer 1 50 -340
cell 5649 NOR2X1_765
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6463_ layer 1 -80 -270
pin name B signal _6478_ layer 1 80 -31
pin name Y signal _6528_ layer 1 0 -150
cell 5650 NAND2X1_1327
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6462_ layer 1 -80 -170
pin name B signal _6528_ layer 1 80 70
pin name Y signal _6529_ layer 1 50 -340
cell 5651 OAI22X1_174
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6529_ layer 1 -120 -165
pin name B signal _6524_ layer 1 -80 -70
pin name C signal _6525_ layer 1 160 -131
pin name D signal _6527_ layer 1 80 -70
pin name Y signal _6530_ layer 1 0 -150
cell 5652 INVX1_828
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _6531_ layer 1 40 0
cell 5653 INVX1_829
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _6532_ layer 1 40 0
cell 5654 NAND2X1_1328
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6491_ layer 1 -80 -170
pin name B signal _6526_ layer 1 80 70
pin name Y signal _6533_ layer 1 50 -340
cell 5655 NOR2X1_766
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6500_ layer 1 -80 -270
pin name B signal _6471_ layer 1 80 -31
pin name Y signal _6534_ layer 1 0 -150
cell 5656 NAND2X1_1329
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6491_ layer 1 -80 -170
pin name B signal _6534_ layer 1 80 70
pin name Y signal _6535_ layer 1 50 -340
cell 5657 OAI22X1_175
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6531_ layer 1 -120 -165
pin name B signal _6535_ layer 1 -80 -70
pin name C signal _6533_ layer 1 160 -131
pin name D signal _6532_ layer 1 80 -70
pin name Y signal _6536_ layer 1 0 -150
cell 5658 NOR2X1_767
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6536_ layer 1 -80 -270
pin name B signal _6530_ layer 1 80 -31
pin name Y signal _6537_ layer 1 0 -150
cell 5659 NOR3X1_536
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6470_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6538_ layer 1 -106 -335
cell 5660 NAND2X1_1330
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _6538_ layer 1 80 70
pin name Y signal _6539_ layer 1 50 -340
cell 5661 NOR3X1_537
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6478_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6540_ layer 1 -106 -335
cell 5662 NAND2X1_1331
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _6540_ layer 1 80 70
pin name Y signal _6541_ layer 1 50 -340
cell 5663 NAND2X1_1332
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6539_ layer 1 -80 -170
pin name B signal _6541_ layer 1 80 70
pin name Y signal _6542_ layer 1 50 -340
cell 5664 INVX1_830
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _6543_ layer 1 40 0
cell 5665 NAND2X1_1333
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6481_ layer 1 -80 -170
pin name B signal _6466_ layer 1 80 70
pin name Y signal _6544_ layer 1 50 -340
cell 5666 NOR3X1_538
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6476_ layer 1 -175 -251
pin name B signal _6478_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6545_ layer 1 -106 -335
cell 5667 NAND2X1_1334
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _6545_ layer 1 80 70
pin name Y signal _6546_ layer 1 50 -340
cell 5668 OAI21X1_218
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6543_ layer 1 -80 -165
pin name B signal _6544_ layer 1 -40 -70
pin name C signal _6546_ layer 1 80 150
pin name Y signal _6547_ layer 1 25 -50
cell 5669 NOR2X1_768
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6542_ layer 1 -80 -270
pin name B signal _6547_ layer 1 80 -31
pin name Y signal _6548_ layer 1 0 -150
cell 5670 NAND2X1_1335
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6537_ layer 1 -80 -170
pin name B signal _6548_ layer 1 80 70
pin name Y signal _6549_ layer 1 50 -340
cell 5671 NOR3X1_539
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6495_ layer 1 -175 -251
pin name B signal _6549_ layer 1 -100 -150
pin name C signal _6523_ layer 1 -20 -50
pin name Y signal _6550_ layer 1 -106 -335
cell 5672 NAND2X1_1336
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6462_ layer 1 -80 -170
pin name B signal _6519_ layer 1 80 70
pin name Y signal _6551_ layer 1 50 -340
cell 5673 INVX1_831
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6551_ layer 1 -40 -270
pin name Y signal _6552_ layer 1 40 0
cell 5674 INVX1_832
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _6553_ layer 1 40 0
cell 5675 NOR3X1_540
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6486_ layer 1 -100 -150
pin name C signal _6465_ layer 1 -20 -50
pin name Y signal _6554_ layer 1 -106 -335
cell 5676 NAND2X1_1337
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _6554_ layer 1 80 70
pin name Y signal _6555_ layer 1 50 -340
cell 5677 NAND2X1_1338
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6503_ layer 1 -80 -170
pin name B signal _6526_ layer 1 80 70
pin name Y signal _6556_ layer 1 50 -340
cell 5678 OAI21X1_219
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6556_ layer 1 -80 -165
pin name B signal _6553_ layer 1 -40 -70
pin name C signal _6555_ layer 1 80 150
pin name Y signal _6557_ layer 1 25 -50
cell 5679 AOI21X1_155
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _6552_ layer 1 -40 -131
pin name C signal _6557_ layer 1 120 -251
pin name Y signal _6558_ layer 1 40 -340
cell 5680 INVX1_833
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _6559_ layer 1 40 0
cell 5681 INVX1_834
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _6560_ layer 1 40 0
cell 5682 NOR2X1_769
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6506_ layer 1 -80 -270
pin name B signal _6463_ layer 1 80 -31
pin name Y signal _6561_ layer 1 0 -150
cell 5683 NAND2X1_1339
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6462_ layer 1 -80 -170
pin name B signal _6561_ layer 1 80 70
pin name Y signal _6562_ layer 1 50 -340
cell 5684 NAND2X1_1340
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6503_ layer 1 -80 -170
pin name B signal _6488_ layer 1 80 70
pin name Y signal _6563_ layer 1 50 -340
cell 5685 OAI22X1_176
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6560_ layer 1 -120 -165
pin name B signal _6562_ layer 1 -80 -70
pin name C signal _6563_ layer 1 160 -131
pin name D signal _6559_ layer 1 80 -70
pin name Y signal _6564_ layer 1 0 -150
cell 5686 INVX1_835
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _6565_ layer 1 40 0
cell 5687 INVX1_836
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _6566_ layer 1 40 0
cell 5688 NAND2X1_1341
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6462_ layer 1 -80 -170
pin name B signal _6488_ layer 1 80 70
pin name Y signal _6567_ layer 1 50 -340
cell 5689 NAND2X1_1342
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6503_ layer 1 -80 -170
pin name B signal _6534_ layer 1 80 70
pin name Y signal _6568_ layer 1 50 -340
cell 5690 OAI22X1_177
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6565_ layer 1 -120 -165
pin name B signal _6568_ layer 1 -80 -70
pin name C signal _6567_ layer 1 160 -131
pin name D signal _6566_ layer 1 80 -70
pin name Y signal _6569_ layer 1 0 -150
cell 5691 NOR2X1_770
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6564_ layer 1 -80 -270
pin name B signal _6569_ layer 1 80 -31
pin name Y signal _6570_ layer 1 0 -150
cell 5692 INVX1_837
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _6571_ layer 1 40 0
cell 5693 NOR3X1_541
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6486_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6465_ layer 1 -20 -50
pin name Y signal _6572_ layer 1 -106 -335
cell 5694 NAND2X1_1343
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _6572_ layer 1 80 70
pin name Y signal _6573_ layer 1 50 -340
cell 5695 OR2X2_76
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6498_ layer 1 -120 -270
pin name B signal _6480_ layer 1 -20 -111
pin name Y signal _6574_ layer 1 120 -50
cell 5696 OAI21X1_220
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6571_ layer 1 -80 -165
pin name B signal _6574_ layer 1 -40 -70
pin name C signal _6573_ layer 1 80 150
pin name Y signal _6575_ layer 1 25 -50
cell 5697 INVX1_838
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _6576_ layer 1 40 0
cell 5698 INVX1_839
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _6577_ layer 1 40 0
cell 5699 NOR2X1_771
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6506_ layer 1 -80 -270
pin name B signal _6476_ layer 1 80 -31
pin name Y signal _6578_ layer 1 0 -150
cell 5700 NAND2X1_1344
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6462_ layer 1 -80 -170
pin name B signal _6578_ layer 1 80 70
pin name Y signal _6579_ layer 1 50 -340
cell 5701 NAND2X1_1345
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6481_ layer 1 -80 -170
pin name B signal _6472_ layer 1 80 70
pin name Y signal _6580_ layer 1 50 -340
cell 5702 OAI22X1_178
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6579_ layer 1 -120 -165
pin name B signal _6577_ layer 1 -80 -70
pin name C signal _6576_ layer 1 160 -131
pin name D signal _6580_ layer 1 80 -70
pin name Y signal _6581_ layer 1 0 -150
cell 5703 NOR2X1_772
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6575_ layer 1 -80 -270
pin name B signal _6581_ layer 1 80 -31
pin name Y signal _6582_ layer 1 0 -150
cell 5704 NAND3X1_318
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6558_ layer 1 -120 30
pin name B signal _6582_ layer 1 -20 -50
pin name C signal _6570_ layer 1 40 130
pin name Y signal _6583_ layer 1 -40 340
cell 5705 NOR3X1_542
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6471_ layer 1 -100 -150
pin name C signal _6486_ layer 1 -20 -50
pin name Y signal _6584_ layer 1 -106 -335
cell 5706 NOR3X1_543
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6480_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6470_ layer 1 -20 -50
pin name Y signal _6585_ layer 1 -106 -335
cell 5707 AOI22X1_1023
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _6584_ layer 1 -80 -131
pin name C signal _6585_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _6586_ layer 1 5 -216
cell 5708 NOR3X1_544
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6480_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6476_ layer 1 -20 -50
pin name Y signal _6587_ layer 1 -106 -335
cell 5709 NOR3X1_545
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6480_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6588_ layer 1 -106 -335
cell 5710 AOI22X1_1024
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6587_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _6588_ layer 1 70 -90
pin name Y signal _6589_ layer 1 5 -216
cell 5711 NAND2X1_1346
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6586_ layer 1 -80 -170
pin name B signal _6589_ layer 1 80 70
pin name Y signal _6590_ layer 1 50 -340
cell 5712 NOR3X1_546
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6478_ layer 1 -175 -251
pin name B signal _6463_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6591_ layer 1 -106 -335
cell 5713 NOR3X1_547
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6470_ layer 1 -175 -251
pin name B signal _6478_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6592_ layer 1 -106 -335
cell 5714 AOI22X1_1025
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6591_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _6592_ layer 1 70 -90
pin name Y signal _6593_ layer 1 5 -216
cell 5715 NOR3X1_548
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6461_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6470_ layer 1 -20 -50
pin name Y signal _6594_ layer 1 -106 -335
cell 5716 NOR3X1_549
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6500_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6461_ layer 1 -20 -50
pin name Y signal _6595_ layer 1 -106 -335
cell 5717 AOI22X1_1026
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _6595_ layer 1 -80 -131
pin name C signal _6594_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _6596_ layer 1 5 -216
cell 5718 NAND2X1_1347
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6596_ layer 1 -80 -170
pin name B signal _6593_ layer 1 80 70
pin name Y signal _6597_ layer 1 50 -340
cell 5719 NOR2X1_773
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6590_ layer 1 -80 -270
pin name B signal _6597_ layer 1 80 -31
pin name Y signal _6598_ layer 1 0 -150
cell 5720 NOR3X1_550
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6486_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6470_ layer 1 -20 -50
pin name Y signal _6599_ layer 1 -106 -335
cell 5721 NOR3X1_551
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6486_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6476_ layer 1 -20 -50
pin name Y signal _6600_ layer 1 -106 -335
cell 5722 AOI22X1_1027
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6599_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _6600_ layer 1 70 -90
pin name Y signal _6601_ layer 1 5 -216
cell 5723 NOR3X1_552
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6486_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6602_ layer 1 -106 -335
cell 5724 NOR3X1_553
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6461_ layer 1 -175 -251
pin name B signal _6471_ layer 1 -100 -150
pin name C signal _6476_ layer 1 -20 -50
pin name Y signal _6603_ layer 1 -106 -335
cell 5725 AOI22X1_1028
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _6602_ layer 1 -80 -131
pin name C signal _6603_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _6604_ layer 1 5 -216
cell 5726 NAND2X1_1348
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6601_ layer 1 -80 -170
pin name B signal _6604_ layer 1 80 70
pin name Y signal _6605_ layer 1 50 -340
cell 5727 NOR3X1_554
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6500_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6486_ layer 1 -20 -50
pin name Y signal _6606_ layer 1 -106 -335
cell 5728 NOR3X1_555
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6476_ layer 1 -175 -251
pin name B signal _6471_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6607_ layer 1 -106 -335
cell 5729 AOI22X1_1029
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _6606_ layer 1 -80 -131
pin name C signal _6607_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _6608_ layer 1 5 -216
cell 5730 NOR3X1_556
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6471_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6609_ layer 1 -106 -335
cell 5731 NOR3X1_557
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6610_ layer 1 -106 -335
cell 5732 AOI22X1_1030
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6609_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _6610_ layer 1 70 -90
pin name Y signal _6611_ layer 1 5 -216
cell 5733 NAND2X1_1349
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6611_ layer 1 -80 -170
pin name B signal _6608_ layer 1 80 70
pin name Y signal _6612_ layer 1 50 -340
cell 5734 NOR2X1_774
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6605_ layer 1 -80 -270
pin name B signal _6612_ layer 1 80 -31
pin name Y signal _6613_ layer 1 0 -150
cell 5735 NAND2X1_1350
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6613_ layer 1 -80 -170
pin name B signal _6598_ layer 1 80 70
pin name Y signal _6614_ layer 1 50 -340
cell 5736 NOR3X1_558
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6461_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6615_ layer 1 -106 -335
cell 5737 NOR3X1_559
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6471_ layer 1 -175 -251
pin name B signal _6480_ layer 1 -100 -150
pin name C signal _6476_ layer 1 -20 -50
pin name Y signal _6616_ layer 1 -106 -335
cell 5738 AOI22X1_1031
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _6616_ layer 1 -80 -131
pin name C signal _6615_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _6617_ layer 1 5 -216
cell 5739 NOR3X1_560
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6465_ layer 1 -175 -251
pin name B signal _6463_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6618_ layer 1 -106 -335
cell 5740 NOR3X1_561
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6476_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6619_ layer 1 -106 -335
cell 5741 AOI22X1_1032
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6618_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _6619_ layer 1 70 -90
pin name Y signal _6620_ layer 1 5 -216
cell 5742 NAND2X1_1351
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6617_ layer 1 -80 -170
pin name B signal _6620_ layer 1 80 70
pin name Y signal _6621_ layer 1 50 -340
cell 5743 NOR3X1_562
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6461_ layer 1 -175 -251
pin name B signal _6470_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6622_ layer 1 -106 -335
cell 5744 NAND2X1_1352
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _6622_ layer 1 80 70
pin name Y signal _6623_ layer 1 50 -340
cell 5745 NOR3X1_563
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6480_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6465_ layer 1 -20 -50
pin name Y signal _6624_ layer 1 -106 -335
cell 5746 NAND2X1_1353
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _6624_ layer 1 80 70
pin name Y signal _6625_ layer 1 50 -340
cell 5747 NOR3X1_564
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6486_ layer 1 -20 -50
pin name Y signal _6626_ layer 1 -106 -335
cell 5748 NOR3X1_565
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6480_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6627_ layer 1 -106 -335
cell 5749 AOI22X1_1033
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _6626_ layer 1 -80 -131
pin name C signal _6627_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _6628_ layer 1 5 -216
cell 5750 NAND3X1_319
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6623_ layer 1 -120 30
pin name B signal _6625_ layer 1 -20 -50
pin name C signal _6628_ layer 1 40 130
pin name Y signal _6629_ layer 1 -40 340
cell 5751 NOR2X1_775
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6629_ layer 1 -80 -270
pin name B signal _6621_ layer 1 80 -31
pin name Y signal _6630_ layer 1 0 -150
cell 5752 NOR3X1_566
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6486_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6631_ layer 1 -106 -335
cell 5753 NOR3X1_567
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6465_ layer 1 -175 -251
pin name B signal _6480_ layer 1 -100 -150
pin name C signal _6470_ layer 1 -20 -50
pin name Y signal _6632_ layer 1 -106 -335
cell 5754 AOI22X1_1034
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _6631_ layer 1 -80 -131
pin name C signal _6632_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _6633_ layer 1 5 -216
cell 5755 NOR3X1_568
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6465_ layer 1 -175 -251
pin name B signal _6480_ layer 1 -100 -150
pin name C signal _6476_ layer 1 -20 -50
pin name Y signal _6634_ layer 1 -106 -335
cell 5756 NAND2X1_1354
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _6634_ layer 1 80 70
pin name Y signal _6635_ layer 1 50 -340
cell 5757 NOR3X1_569
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6470_ layer 1 -175 -251
pin name B signal _6471_ layer 1 -100 -150
pin name C signal _6490_ layer 1 -20 -50
pin name Y signal _6636_ layer 1 -106 -335
cell 5758 NAND2X1_1355
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _6636_ layer 1 80 70
pin name Y signal _6637_ layer 1 50 -340
cell 5759 NAND3X1_320
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6635_ layer 1 -120 30
pin name B signal _6637_ layer 1 -20 -50
pin name C signal _6633_ layer 1 40 130
pin name Y signal _6638_ layer 1 -40 340
cell 5760 NOR3X1_570
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6470_ layer 1 -175 -251
pin name B signal _6486_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6639_ layer 1 -106 -335
cell 5761 NOR3X1_571
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6480_ layer 1 -175 -251
pin name B signal _6506_ layer 1 -100 -150
pin name C signal _6463_ layer 1 -20 -50
pin name Y signal _6640_ layer 1 -106 -335
cell 5762 AOI22X1_1035
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _6640_ layer 1 -80 -131
pin name C signal _6639_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _6641_ layer 1 5 -216
cell 5763 NOR3X1_572
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6476_ layer 1 -175 -251
pin name B signal _6486_ layer 1 -100 -150
pin name C signal _6478_ layer 1 -20 -50
pin name Y signal _6642_ layer 1 -106 -335
cell 5764 NOR3X1_573
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6480_ layer 1 -175 -251
pin name B signal _6500_ layer 1 -100 -150
pin name C signal _6471_ layer 1 -20 -50
pin name Y signal _6643_ layer 1 -106 -335
cell 5765 AOI22X1_1036
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _6643_ layer 1 -80 -131
pin name C signal _6642_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _6644_ layer 1 5 -216
cell 5766 NAND2X1_1356
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6641_ layer 1 -80 -170
pin name B signal _6644_ layer 1 80 70
pin name Y signal _6645_ layer 1 50 -340
cell 5767 NOR2X1_776
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6645_ layer 1 -80 -270
pin name B signal _6638_ layer 1 80 -31
pin name Y signal _6646_ layer 1 0 -150
cell 5768 NAND2X1_1357
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6630_ layer 1 -80 -170
pin name B signal _6646_ layer 1 80 70
pin name Y signal _6647_ layer 1 50 -340
cell 5769 NOR3X1_574
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6614_ layer 1 -175 -251
pin name B signal _6583_ layer 1 -100 -150
pin name C signal _6647_ layer 1 -20 -50
pin name Y signal _6648_ layer 1 -106 -335
cell 5770 INVX1_840
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<134> layer 1 -40 -270
pin name Y signal _6649_ layer 1 40 0
cell 5771 NAND2X1_1358
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<133> layer 1 -80 -170
pin name B signal _6649_ layer 1 80 70
pin name Y signal _6650_ layer 1 50 -340
cell 5772 INVX1_841
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<136> layer 1 -40 -270
pin name Y signal _6651_ layer 1 40 0
cell 5773 NAND2X1_1359
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<135> layer 1 -80 -170
pin name B signal _6651_ layer 1 80 70
pin name Y signal _6652_ layer 1 50 -340
cell 5774 NOR2X1_777
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6650_ layer 1 -80 -270
pin name B signal _6652_ layer 1 80 -31
pin name Y signal _6653_ layer 1 0 -150
cell 5775 NOR2X1_778
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<134> layer 1 -80 -270
pin name B signal wSelec<133> layer 1 80 -31
pin name Y signal _6654_ layer 1 0 -150
cell 5776 INVX1_842
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6654_ layer 1 -40 -270
pin name Y signal _6655_ layer 1 40 0
cell 5777 NOR2X1_779
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6652_ layer 1 -80 -270
pin name B signal _6655_ layer 1 80 -31
pin name Y signal _6656_ layer 1 0 -150
cell 5778 AOI22X1_1037
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _6653_ layer 1 -80 -131
pin name C signal _6656_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _6657_ layer 1 5 -216
cell 5779 INVX1_843
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<133> layer 1 -40 -270
pin name Y signal _6658_ layer 1 40 0
cell 5780 NAND2X1_1360
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<134> layer 1 -80 -170
pin name B signal _6658_ layer 1 80 70
pin name Y signal _6659_ layer 1 50 -340
cell 5781 NOR2X1_780
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6659_ layer 1 -80 -270
pin name B signal _6652_ layer 1 80 -31
pin name Y signal _6660_ layer 1 0 -150
cell 5782 NAND2X1_1361
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _6660_ layer 1 80 70
pin name Y signal _6661_ layer 1 50 -340
cell 5783 INVX1_844
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<135> layer 1 -40 -270
pin name Y signal _6662_ layer 1 40 0
cell 5784 NAND2X1_1362
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6662_ layer 1 -80 -170
pin name B signal _6651_ layer 1 80 70
pin name Y signal _6663_ layer 1 50 -340
cell 5785 NOR2X1_781
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6650_ layer 1 -80 -270
pin name B signal _6663_ layer 1 80 -31
pin name Y signal _6664_ layer 1 0 -150
cell 5786 NAND2X1_1363
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<134> layer 1 -80 -170
pin name B signal wSelec<133> layer 1 80 70
pin name Y signal _6665_ layer 1 50 -340
cell 5787 NOR2X1_782
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6665_ layer 1 -80 -270
pin name B signal _6652_ layer 1 80 -31
pin name Y signal _6666_ layer 1 0 -150
cell 5788 AOI22X1_1038
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6666_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _6664_ layer 1 70 -90
pin name Y signal _6667_ layer 1 5 -216
cell 5789 NAND3X1_321
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6661_ layer 1 -120 30
pin name B signal _6667_ layer 1 -20 -50
pin name C signal _6657_ layer 1 40 130
pin name Y signal _6668_ layer 1 -40 340
cell 5790 NAND2X1_1364
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<136> layer 1 -80 -170
pin name B signal _6662_ layer 1 80 70
pin name Y signal _6669_ layer 1 50 -340
cell 5791 NOR2X1_783
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6669_ layer 1 -80 -270
pin name B signal _6655_ layer 1 80 -31
pin name Y signal _6670_ layer 1 0 -150
cell 5792 NAND2X1_1365
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _6670_ layer 1 80 70
pin name Y signal _6671_ layer 1 50 -340
cell 5793 NAND2X1_1366
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<135> layer 1 -80 -170
pin name B signal wSelec<136> layer 1 80 70
pin name Y signal _6672_ layer 1 50 -340
cell 5794 NOR2X1_784
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6672_ layer 1 -80 -270
pin name B signal _6659_ layer 1 80 -31
pin name Y signal _6673_ layer 1 0 -150
cell 5795 NOR2X1_785
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6672_ layer 1 -80 -270
pin name B signal _6650_ layer 1 80 -31
pin name Y signal _6674_ layer 1 0 -150
cell 5796 AOI22X1_1039
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6673_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _6674_ layer 1 70 -90
pin name Y signal _6675_ layer 1 5 -216
cell 5797 NOR2X1_786
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6665_ layer 1 -80 -270
pin name B signal _6672_ layer 1 80 -31
pin name Y signal _6676_ layer 1 0 -150
cell 5798 NOR2X1_787
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6665_ layer 1 -80 -270
pin name B signal _6669_ layer 1 80 -31
pin name Y signal _6677_ layer 1 0 -150
cell 5799 AOI22X1_1040
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _6676_ layer 1 -80 -131
pin name C signal _6677_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _6678_ layer 1 5 -216
cell 5800 NAND3X1_322
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6671_ layer 1 -120 30
pin name B signal _6678_ layer 1 -20 -50
pin name C signal _6675_ layer 1 40 130
pin name Y signal _6679_ layer 1 -40 340
cell 5801 NOR2X1_788
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6659_ layer 1 -80 -270
pin name B signal _6669_ layer 1 80 -31
pin name Y signal _6680_ layer 1 0 -150
cell 5802 NAND2X1_1367
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _6680_ layer 1 80 70
pin name Y signal _6681_ layer 1 50 -340
cell 5803 NOR2X1_789
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6669_ layer 1 -80 -270
pin name B signal _6650_ layer 1 80 -31
pin name Y signal _6682_ layer 1 0 -150
cell 5804 NAND2X1_1368
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _6682_ layer 1 80 70
pin name Y signal _6683_ layer 1 50 -340
cell 5805 NOR2X1_790
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6663_ layer 1 -80 -270
pin name B signal _6655_ layer 1 80 -31
pin name Y signal _6684_ layer 1 0 -150
cell 5806 NAND2X1_1369
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _6684_ layer 1 80 70
pin name Y signal _6685_ layer 1 50 -340
cell 5807 NAND3X1_323
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6681_ layer 1 -120 30
pin name B signal _6683_ layer 1 -20 -50
pin name C signal _6685_ layer 1 40 130
pin name Y signal _6686_ layer 1 -40 340
cell 5808 INVX1_845
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _6687_ layer 1 40 0
cell 5809 NOR2X1_791
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6662_ layer 1 -80 -270
pin name B signal _6651_ layer 1 80 -31
pin name Y signal _6688_ layer 1 0 -150
cell 5810 NAND2X1_1370
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6654_ layer 1 -80 -170
pin name B signal _6688_ layer 1 80 70
pin name Y signal _6689_ layer 1 50 -340
cell 5811 NOR2X1_792
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6659_ layer 1 -80 -270
pin name B signal _6663_ layer 1 80 -31
pin name Y signal _6690_ layer 1 0 -150
cell 5812 NOR2X1_793
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6665_ layer 1 -80 -270
pin name B signal _6663_ layer 1 80 -31
pin name Y signal _6691_ layer 1 0 -150
cell 5813 AOI22X1_1041
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6690_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _6691_ layer 1 70 -90
pin name Y signal _6692_ layer 1 5 -216
cell 5814 OAI21X1_221
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6687_ layer 1 -80 -165
pin name B signal _6689_ layer 1 -40 -70
pin name C signal _6692_ layer 1 80 150
pin name Y signal _6693_ layer 1 25 -50
cell 5815 OR2X2_77
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6693_ layer 1 -120 -270
pin name B signal _6686_ layer 1 -20 -111
pin name Y signal _6694_ layer 1 120 -50
cell 5816 NOR3X1_575
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6668_ layer 1 -175 -251
pin name B signal _6679_ layer 1 -100 -150
pin name C signal _6694_ layer 1 -20 -50
pin name Y signal _6695_ layer 1 -106 -335
cell 5817 AND2X2_144
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6695_ layer 1 -120 -131
pin name B signal _6459_ layer 1 -40 -50
pin name Y signal _6696_ layer 1 89 -340
cell 5818 AOI21X1_156
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6550_ layer 1 -80 -35
pin name B signal _6648_ layer 1 -40 -131
pin name C signal _6696_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<0> layer 1 40 -340
cell 5819 INVX1_846
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6567_ layer 1 -40 -270
pin name Y signal _6697_ layer 1 40 0
cell 5820 AOI21X1_157
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _6697_ layer 1 -40 -131
pin name C signal _6459_ layer 1 120 -251
pin name Y signal _6698_ layer 1 40 -340
cell 5821 AOI22X1_1042
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _6467_ layer 1 -80 -131
pin name C signal _6483_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _6699_ layer 1 5 -216
cell 5822 AOI22X1_1043
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _6487_ layer 1 -80 -131
pin name C signal _6493_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _6700_ layer 1 5 -216
cell 5823 NAND3X1_324
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6698_ layer 1 -120 30
pin name B signal _6699_ layer 1 -20 -50
pin name C signal _6700_ layer 1 40 130
pin name Y signal _6701_ layer 1 -40 340
cell 5824 INVX1_847
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6527_ layer 1 -40 -270
pin name Y signal _6702_ layer 1 40 0
cell 5825 AOI22X1_1044
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6552_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _6702_ layer 1 70 -90
pin name Y signal _6703_ layer 1 5 -216
cell 5826 AOI22X1_1045
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _6626_ layer 1 -80 -131
pin name C signal _6505_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _6704_ layer 1 5 -216
cell 5827 INVX1_848
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _6705_ layer 1 40 0
cell 5828 INVX1_849
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _6706_ layer 1 40 0
cell 5829 OAI22X1_179
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6705_ layer 1 -120 -165
pin name B signal _6514_ layer 1 -80 -70
pin name C signal _6512_ layer 1 160 -131
pin name D signal _6706_ layer 1 80 -70
pin name Y signal _6707_ layer 1 0 -150
cell 5830 INVX1_850
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _6708_ layer 1 40 0
cell 5831 NAND2X1_1371
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _6615_ layer 1 80 70
pin name Y signal _6709_ layer 1 50 -340
cell 5832 OAI21X1_222
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6708_ layer 1 -80 -165
pin name B signal _6520_ layer 1 -40 -70
pin name C signal _6709_ layer 1 80 150
pin name Y signal _6710_ layer 1 25 -50
cell 5833 NOR2X1_794
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6707_ layer 1 -80 -270
pin name B signal _6710_ layer 1 80 -31
pin name Y signal _6711_ layer 1 0 -150
cell 5834 NAND3X1_325
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6703_ layer 1 -120 30
pin name B signal _6704_ layer 1 -20 -50
pin name C signal _6711_ layer 1 40 130
pin name Y signal _6712_ layer 1 -40 340
cell 5835 INVX1_851
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _6713_ layer 1 40 0
cell 5836 NAND2X1_1372
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _6499_ layer 1 80 70
pin name Y signal _6714_ layer 1 50 -340
cell 5837 OAI21X1_223
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6713_ layer 1 -80 -165
pin name B signal _6529_ layer 1 -40 -70
pin name C signal _6714_ layer 1 80 150
pin name Y signal _6715_ layer 1 25 -50
cell 5838 INVX1_852
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _6716_ layer 1 40 0
cell 5839 INVX1_853
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _6717_ layer 1 40 0
cell 5840 OAI22X1_180
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6716_ layer 1 -120 -165
pin name B signal _6535_ layer 1 -80 -70
pin name C signal _6533_ layer 1 160 -131
pin name D signal _6717_ layer 1 80 -70
pin name Y signal _6718_ layer 1 0 -150
cell 5841 NOR2X1_795
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6718_ layer 1 -80 -270
pin name B signal _6715_ layer 1 80 -31
pin name Y signal _6719_ layer 1 0 -150
cell 5842 AOI22X1_1046
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6619_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _6592_ layer 1 70 -90
pin name Y signal _6720_ layer 1 5 -216
cell 5843 AND2X2_145
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6466_ layer 1 -120 -131
pin name B signal _6481_ layer 1 -40 -50
pin name Y signal _6721_ layer 1 89 -340
cell 5844 AOI22X1_1047
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _6591_ layer 1 -80 -131
pin name C signal _6721_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _6722_ layer 1 5 -216
cell 5845 NAND3X1_326
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6720_ layer 1 -120 30
pin name B signal _6722_ layer 1 -20 -50
pin name C signal _6719_ layer 1 40 130
pin name Y signal _6723_ layer 1 -40 340
cell 5846 NOR3X1_576
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6723_ layer 1 -175 -251
pin name B signal _6701_ layer 1 -100 -150
pin name C signal _6712_ layer 1 -20 -50
pin name Y signal _6724_ layer 1 -106 -335
cell 5847 INVX1_854
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _6725_ layer 1 40 0
cell 5848 NAND2X1_1373
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _6554_ layer 1 80 70
pin name Y signal _6726_ layer 1 50 -340
cell 5849 OAI21X1_224
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6556_ layer 1 -80 -165
pin name B signal _6725_ layer 1 -40 -70
pin name C signal _6726_ layer 1 80 150
pin name Y signal _6727_ layer 1 25 -50
cell 5850 AOI21X1_158
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _6603_ layer 1 -40 -131
pin name C signal _6727_ layer 1 120 -251
pin name Y signal _6728_ layer 1 40 -340
cell 5851 INVX1_855
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _6729_ layer 1 40 0
cell 5852 INVX1_856
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _6730_ layer 1 40 0
cell 5853 OAI22X1_181
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6730_ layer 1 -120 -165
pin name B signal _6562_ layer 1 -80 -70
pin name C signal _6563_ layer 1 160 -131
pin name D signal _6729_ layer 1 80 -70
pin name Y signal _6731_ layer 1 0 -150
cell 5854 INVX1_857
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _6732_ layer 1 40 0
cell 5855 NAND2X1_1374
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _6572_ layer 1 80 70
pin name Y signal _6733_ layer 1 50 -340
cell 5856 OAI21X1_225
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6473_ layer 1 -80 -165
pin name B signal _6732_ layer 1 -40 -70
pin name C signal _6733_ layer 1 80 150
pin name Y signal _6734_ layer 1 25 -50
cell 5857 NOR2X1_796
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6734_ layer 1 -80 -270
pin name B signal _6731_ layer 1 80 -31
pin name Y signal _6735_ layer 1 0 -150
cell 5858 INVX1_858
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _6736_ layer 1 40 0
cell 5859 INVX1_859
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _6737_ layer 1 40 0
cell 5860 OAI22X1_182
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6568_ layer 1 -120 -165
pin name B signal _6737_ layer 1 -80 -70
pin name C signal _6574_ layer 1 160 -131
pin name D signal _6736_ layer 1 80 -70
pin name Y signal _6738_ layer 1 0 -150
cell 5861 INVX1_860
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _6739_ layer 1 40 0
cell 5862 NOR2X1_797
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6739_ layer 1 -80 -270
pin name B signal _6579_ layer 1 80 -31
pin name Y signal _6740_ layer 1 0 -150
cell 5863 INVX1_861
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _6741_ layer 1 40 0
cell 5864 NOR2X1_798
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6741_ layer 1 -80 -270
pin name B signal _6580_ layer 1 80 -31
pin name Y signal _6742_ layer 1 0 -150
cell 5865 NOR3X1_577
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6740_ layer 1 -175 -251
pin name B signal _6738_ layer 1 -100 -150
pin name C signal _6742_ layer 1 -20 -50
pin name Y signal _6743_ layer 1 -106 -335
cell 5866 NAND3X1_327
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6735_ layer 1 -120 30
pin name B signal _6728_ layer 1 -20 -50
pin name C signal _6743_ layer 1 40 130
pin name Y signal _6744_ layer 1 -40 340
cell 5867 AOI22X1_1048
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _6584_ layer 1 -80 -131
pin name C signal _6585_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _6745_ layer 1 5 -216
cell 5868 AOI22X1_1049
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6587_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _6588_ layer 1 70 -90
pin name Y signal _6746_ layer 1 5 -216
cell 5869 NAND2X1_1375
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6745_ layer 1 -80 -170
pin name B signal _6746_ layer 1 80 70
pin name Y signal _6747_ layer 1 50 -340
cell 5870 AOI22X1_1050
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _6595_ layer 1 -80 -131
pin name C signal _6594_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _6748_ layer 1 5 -216
cell 5871 AOI22X1_1051
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6538_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _6545_ layer 1 70 -90
pin name Y signal _6749_ layer 1 5 -216
cell 5872 NAND2X1_1376
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6748_ layer 1 -80 -170
pin name B signal _6749_ layer 1 80 70
pin name Y signal _6750_ layer 1 50 -340
cell 5873 NOR2X1_799
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6747_ layer 1 -80 -270
pin name B signal _6750_ layer 1 80 -31
pin name Y signal _6751_ layer 1 0 -150
cell 5874 AOI22X1_1052
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6599_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _6600_ layer 1 70 -90
pin name Y signal _6752_ layer 1 5 -216
cell 5875 AOI22X1_1053
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6501_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _6602_ layer 1 70 -90
pin name Y signal _6753_ layer 1 5 -216
cell 5876 NAND2X1_1377
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6752_ layer 1 -80 -170
pin name B signal _6753_ layer 1 80 70
pin name Y signal _6754_ layer 1 50 -340
cell 5877 AOI22X1_1054
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _6606_ layer 1 -80 -131
pin name C signal _6607_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _6755_ layer 1 5 -216
cell 5878 AOI22X1_1055
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6609_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _6610_ layer 1 70 -90
pin name Y signal _6756_ layer 1 5 -216
cell 5879 NAND2X1_1378
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6756_ layer 1 -80 -170
pin name B signal _6755_ layer 1 80 70
pin name Y signal _6757_ layer 1 50 -340
cell 5880 NOR2X1_800
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6754_ layer 1 -80 -270
pin name B signal _6757_ layer 1 80 -31
pin name Y signal _6758_ layer 1 0 -150
cell 5881 NAND2X1_1379
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6758_ layer 1 -80 -170
pin name B signal _6751_ layer 1 80 70
pin name Y signal _6759_ layer 1 50 -340
cell 5882 AOI22X1_1056
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _6616_ layer 1 -80 -131
pin name C signal _6517_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _6760_ layer 1 5 -216
cell 5883 AOI22X1_1057
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6540_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _6618_ layer 1 70 -90
pin name Y signal _6761_ layer 1 5 -216
cell 5884 NAND2X1_1380
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6760_ layer 1 -80 -170
pin name B signal _6761_ layer 1 80 70
pin name Y signal _6762_ layer 1 50 -340
cell 5885 AOI22X1_1058
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _6507_ layer 1 -80 -131
pin name C signal _6627_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _6763_ layer 1 5 -216
cell 5886 NAND2X1_1381
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _6622_ layer 1 80 70
pin name Y signal _6764_ layer 1 50 -340
cell 5887 NAND2X1_1382
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _6624_ layer 1 80 70
pin name Y signal _6765_ layer 1 50 -340
cell 5888 NAND3X1_328
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6764_ layer 1 -120 30
pin name B signal _6765_ layer 1 -20 -50
pin name C signal _6763_ layer 1 40 130
pin name Y signal _6766_ layer 1 -40 340
cell 5889 NOR2X1_801
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6766_ layer 1 -80 -270
pin name B signal _6762_ layer 1 80 -31
pin name Y signal _6767_ layer 1 0 -150
cell 5890 AOI22X1_1059
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _6631_ layer 1 -80 -131
pin name C signal _6632_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _6768_ layer 1 5 -216
cell 5891 NAND2X1_1383
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _6634_ layer 1 80 70
pin name Y signal _6769_ layer 1 50 -340
cell 5892 NAND2X1_1384
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _6636_ layer 1 80 70
pin name Y signal _6770_ layer 1 50 -340
cell 5893 NAND3X1_329
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6769_ layer 1 -120 30
pin name B signal _6770_ layer 1 -20 -50
pin name C signal _6768_ layer 1 40 130
pin name Y signal _6771_ layer 1 -40 340
cell 5894 AOI22X1_1060
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _6640_ layer 1 -80 -131
pin name C signal _6639_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _6772_ layer 1 5 -216
cell 5895 AOI22X1_1061
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _6643_ layer 1 -80 -131
pin name C signal _6642_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _6773_ layer 1 5 -216
cell 5896 NAND2X1_1385
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6772_ layer 1 -80 -170
pin name B signal _6773_ layer 1 80 70
pin name Y signal _6774_ layer 1 50 -340
cell 5897 NOR2X1_802
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6774_ layer 1 -80 -270
pin name B signal _6771_ layer 1 80 -31
pin name Y signal _6775_ layer 1 0 -150
cell 5898 NAND2X1_1386
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6767_ layer 1 -80 -170
pin name B signal _6775_ layer 1 80 70
pin name Y signal _6776_ layer 1 50 -340
cell 5899 NOR3X1_578
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6759_ layer 1 -175 -251
pin name B signal _6744_ layer 1 -100 -150
pin name C signal _6776_ layer 1 -20 -50
pin name Y signal _6777_ layer 1 -106 -335
cell 5900 AOI21X1_159
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _6653_ layer 1 -40 -131
pin name C signal _6458_ layer 1 120 -251
pin name Y signal _6778_ layer 1 40 -340
cell 5901 AOI22X1_1062
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6656_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _6684_ layer 1 70 -90
pin name Y signal _6779_ layer 1 5 -216
cell 5902 AOI22X1_1063
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6677_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _6660_ layer 1 70 -90
pin name Y signal _6780_ layer 1 5 -216
cell 5903 NAND3X1_330
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6778_ layer 1 -120 30
pin name B signal _6780_ layer 1 -20 -50
pin name C signal _6779_ layer 1 40 130
pin name Y signal _6781_ layer 1 -40 340
cell 5904 NAND3X1_331
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _6654_ layer 1 -20 -50
pin name C signal _6688_ layer 1 40 130
pin name Y signal _6782_ layer 1 -40 340
cell 5905 AOI22X1_1064
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _6676_ layer 1 -80 -131
pin name C signal _6664_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _6783_ layer 1 5 -216
cell 5906 AND2X2_146
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6783_ layer 1 -120 -131
pin name B signal _6782_ layer 1 -40 -50
pin name Y signal _6784_ layer 1 89 -340
cell 5907 AOI22X1_1065
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6673_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _6680_ layer 1 70 -90
pin name Y signal _6785_ layer 1 5 -216
cell 5908 AOI22X1_1066
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _6674_ layer 1 -80 -131
pin name C signal _6670_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _6786_ layer 1 5 -216
cell 5909 AND2X2_147
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6786_ layer 1 -120 -131
pin name B signal _6785_ layer 1 -40 -50
pin name Y signal _6787_ layer 1 89 -340
cell 5910 AOI22X1_1067
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6690_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _6691_ layer 1 70 -90
pin name Y signal _6788_ layer 1 5 -216
cell 5911 AOI22X1_1068
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6666_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _6682_ layer 1 70 -90
pin name Y signal _6789_ layer 1 5 -216
cell 5912 AND2X2_148
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6788_ layer 1 -120 -131
pin name B signal _6789_ layer 1 -40 -50
pin name Y signal _6790_ layer 1 89 -340
cell 5913 NAND3X1_332
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6784_ layer 1 -120 30
pin name B signal _6790_ layer 1 -20 -50
pin name C signal _6787_ layer 1 40 130
pin name Y signal _6791_ layer 1 -40 340
cell 5914 NOR2X1_803
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6781_ layer 1 -80 -270
pin name B signal _6791_ layer 1 80 -31
pin name Y signal _6792_ layer 1 0 -150
cell 5915 AOI21X1_160
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6724_ layer 1 -80 -35
pin name B signal _6777_ layer 1 -40 -131
pin name C signal _6792_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<1> layer 1 40 -340
cell 5916 AOI21X1_161
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _6697_ layer 1 -40 -131
pin name C signal _6459_ layer 1 120 -251
pin name Y signal _6793_ layer 1 40 -340
cell 5917 INVX1_862
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6556_ layer 1 -40 -270
pin name Y signal _6794_ layer 1 40 0
cell 5918 AOI22X1_1069
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _6467_ layer 1 -80 -131
pin name C signal _6794_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _6795_ layer 1 5 -216
cell 5919 INVX1_863
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6568_ layer 1 -40 -270
pin name Y signal _6796_ layer 1 40 0
cell 5920 AOI22X1_1070
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _6603_ layer 1 -80 -131
pin name C signal _6796_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _6797_ layer 1 5 -216
cell 5921 NAND3X1_333
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6797_ layer 1 -120 30
pin name B signal _6793_ layer 1 -20 -50
pin name C signal _6795_ layer 1 40 130
pin name Y signal _6798_ layer 1 -40 340
cell 5922 AOI22X1_1071
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6552_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _6702_ layer 1 70 -90
pin name Y signal _6799_ layer 1 5 -216
cell 5923 AOI22X1_1072
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _6501_ layer 1 -80 -131
pin name C signal _6474_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _6800_ layer 1 5 -216
cell 5924 INVX1_864
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _6801_ layer 1 40 0
cell 5925 NAND2X1_1387
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _6591_ layer 1 80 70
pin name Y signal _6802_ layer 1 50 -340
cell 5926 OAI21X1_226
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6801_ layer 1 -80 -165
pin name B signal _6563_ layer 1 -40 -70
pin name C signal _6802_ layer 1 80 150
pin name Y signal _6803_ layer 1 25 -50
cell 5927 INVX1_865
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _6804_ layer 1 40 0
cell 5928 NAND2X1_1388
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _6517_ layer 1 80 70
pin name Y signal _6805_ layer 1 50 -340
cell 5929 OAI21X1_227
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6804_ layer 1 -80 -165
pin name B signal _6520_ layer 1 -40 -70
pin name C signal _6805_ layer 1 80 150
pin name Y signal _6806_ layer 1 25 -50
cell 5930 NOR2X1_804
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6803_ layer 1 -80 -270
pin name B signal _6806_ layer 1 80 -31
pin name Y signal _6807_ layer 1 0 -150
cell 5931 NAND3X1_334
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6799_ layer 1 -120 30
pin name B signal _6800_ layer 1 -20 -50
pin name C signal _6807_ layer 1 40 130
pin name Y signal _6808_ layer 1 -40 340
cell 5932 INVX1_866
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _6809_ layer 1 40 0
cell 5933 NAND2X1_1389
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _6499_ layer 1 80 70
pin name Y signal _6810_ layer 1 50 -340
cell 5934 OAI21X1_228
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6809_ layer 1 -80 -165
pin name B signal _6529_ layer 1 -40 -70
pin name C signal _6810_ layer 1 80 150
pin name Y signal _6811_ layer 1 25 -50
cell 5935 INVX1_867
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _6812_ layer 1 40 0
cell 5936 INVX1_868
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _6813_ layer 1 40 0
cell 5937 OAI22X1_183
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6812_ layer 1 -120 -165
pin name B signal _6535_ layer 1 -80 -70
pin name C signal _6533_ layer 1 160 -131
pin name D signal _6813_ layer 1 80 -70
pin name Y signal _6814_ layer 1 0 -150
cell 5938 NOR2X1_805
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6814_ layer 1 -80 -270
pin name B signal _6811_ layer 1 80 -31
pin name Y signal _6815_ layer 1 0 -150
cell 5939 AOI22X1_1073
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6619_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _6592_ layer 1 70 -90
pin name Y signal _6816_ layer 1 5 -216
cell 5940 AND2X2_149
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6491_ layer 1 -120 -131
pin name B signal _6513_ layer 1 -40 -50
pin name Y signal _6817_ layer 1 89 -340
cell 5941 AOI22X1_1074
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _6817_ layer 1 -80 -131
pin name C signal _6721_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _6818_ layer 1 5 -216
cell 5942 NAND3X1_335
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6816_ layer 1 -120 30
pin name B signal _6818_ layer 1 -20 -50
pin name C signal _6815_ layer 1 40 130
pin name Y signal _6819_ layer 1 -40 340
cell 5943 NOR3X1_579
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6819_ layer 1 -175 -251
pin name B signal _6798_ layer 1 -100 -150
pin name C signal _6808_ layer 1 -20 -50
pin name Y signal _6820_ layer 1 -106 -335
cell 5944 INVX1_869
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _6821_ layer 1 40 0
cell 5945 NOR3X1_580
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6821_ layer 1 -175 -251
pin name B signal _6486_ layer 1 -100 -150
pin name C signal _6485_ layer 1 -20 -50
pin name Y signal _6822_ layer 1 -106 -335
cell 5946 AND2X2_150
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6507_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _6823_ layer 1 89 -340
cell 5947 AND2X2_151
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6627_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _6824_ layer 1 89 -340
cell 5948 NOR3X1_581
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6824_ layer 1 -175 -251
pin name B signal _6823_ layer 1 -100 -150
pin name C signal _6822_ layer 1 -20 -50
pin name Y signal _6825_ layer 1 -106 -335
cell 5949 INVX1_870
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _6826_ layer 1 40 0
cell 5950 INVX1_871
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _6827_ layer 1 40 0
cell 5951 OAI22X1_184
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6827_ layer 1 -120 -165
pin name B signal _6562_ layer 1 -80 -70
pin name C signal _6512_ layer 1 160 -131
pin name D signal _6826_ layer 1 80 -70
pin name Y signal _6828_ layer 1 0 -150
cell 5952 INVX1_872
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _6829_ layer 1 40 0
cell 5953 INVX1_873
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _6830_ layer 1 40 0
cell 5954 NAND2X1_1390
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6503_ layer 1 -80 -170
pin name B signal _6504_ layer 1 80 70
pin name Y signal _6831_ layer 1 50 -340
cell 5955 OAI22X1_185
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6831_ layer 1 -120 -165
pin name B signal _6830_ layer 1 -80 -70
pin name C signal _6829_ layer 1 160 -131
pin name D signal _6482_ layer 1 80 -70
pin name Y signal _6832_ layer 1 0 -150
cell 5956 NOR2X1_806
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6828_ layer 1 -80 -270
pin name B signal _6832_ layer 1 80 -31
pin name Y signal _6833_ layer 1 0 -150
cell 5957 INVX1_874
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _6834_ layer 1 40 0
cell 5958 NOR3X1_582
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6463_ layer 1 -175 -251
pin name B signal _6480_ layer 1 -100 -150
pin name C signal _6471_ layer 1 -20 -50
pin name Y signal _6835_ layer 1 -106 -335
cell 5959 NAND2X1_1391
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _6835_ layer 1 80 70
pin name Y signal _6836_ layer 1 50 -340
cell 5960 OAI21X1_229
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6492_ layer 1 -80 -165
pin name B signal _6834_ layer 1 -40 -70
pin name C signal _6836_ layer 1 80 150
pin name Y signal _6837_ layer 1 25 -50
cell 5961 INVX1_875
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _6838_ layer 1 40 0
cell 5962 INVX1_876
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _6839_ layer 1 40 0
cell 5963 OAI22X1_186
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6579_ layer 1 -120 -165
pin name B signal _6839_ layer 1 -80 -70
pin name C signal _6838_ layer 1 160 -131
pin name D signal _6580_ layer 1 80 -70
pin name Y signal _6840_ layer 1 0 -150
cell 5964 NOR2X1_807
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6837_ layer 1 -80 -270
pin name B signal _6840_ layer 1 80 -31
pin name Y signal _6841_ layer 1 0 -150
cell 5965 NAND3X1_336
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6825_ layer 1 -120 30
pin name B signal _6841_ layer 1 -20 -50
pin name C signal _6833_ layer 1 40 130
pin name Y signal _6842_ layer 1 -40 340
cell 5966 AOI22X1_1075
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _6584_ layer 1 -80 -131
pin name C signal _6585_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _6843_ layer 1 5 -216
cell 5967 AOI22X1_1076
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6587_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _6588_ layer 1 70 -90
pin name Y signal _6844_ layer 1 5 -216
cell 5968 NAND2X1_1392
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6843_ layer 1 -80 -170
pin name B signal _6844_ layer 1 80 70
pin name Y signal _6845_ layer 1 50 -340
cell 5969 AOI22X1_1077
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _6595_ layer 1 -80 -131
pin name C signal _6594_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _6846_ layer 1 5 -216
cell 5970 AOI22X1_1078
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6538_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _6545_ layer 1 70 -90
pin name Y signal _6847_ layer 1 5 -216
cell 5971 NAND2X1_1393
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6846_ layer 1 -80 -170
pin name B signal _6847_ layer 1 80 70
pin name Y signal _6848_ layer 1 50 -340
cell 5972 NOR2X1_808
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6845_ layer 1 -80 -270
pin name B signal _6848_ layer 1 80 -31
pin name Y signal _6849_ layer 1 0 -150
cell 5973 AOI22X1_1079
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6599_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _6600_ layer 1 70 -90
pin name Y signal _6850_ layer 1 5 -216
cell 5974 AOI22X1_1080
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _6626_ layer 1 -80 -131
pin name C signal _6602_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _6851_ layer 1 5 -216
cell 5975 NAND2X1_1394
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6851_ layer 1 -80 -170
pin name B signal _6850_ layer 1 80 70
pin name Y signal _6852_ layer 1 50 -340
cell 5976 AOI22X1_1081
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _6606_ layer 1 -80 -131
pin name C signal _6607_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _6853_ layer 1 5 -216
cell 5977 AOI22X1_1082
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6609_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _6610_ layer 1 70 -90
pin name Y signal _6854_ layer 1 5 -216
cell 5978 NAND2X1_1395
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6854_ layer 1 -80 -170
pin name B signal _6853_ layer 1 80 70
pin name Y signal _6855_ layer 1 50 -340
cell 5979 NOR2X1_809
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6852_ layer 1 -80 -270
pin name B signal _6855_ layer 1 80 -31
pin name Y signal _6856_ layer 1 0 -150
cell 5980 NAND2X1_1396
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6856_ layer 1 -80 -170
pin name B signal _6849_ layer 1 80 70
pin name Y signal _6857_ layer 1 50 -340
cell 5981 AOI22X1_1083
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _6616_ layer 1 -80 -131
pin name C signal _6615_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _6858_ layer 1 5 -216
cell 5982 AOI22X1_1084
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6540_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _6618_ layer 1 70 -90
pin name Y signal _6859_ layer 1 5 -216
cell 5983 NAND2X1_1397
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6858_ layer 1 -80 -170
pin name B signal _6859_ layer 1 80 70
pin name Y signal _6860_ layer 1 50 -340
cell 5984 AOI22X1_1085
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _6624_ layer 1 -80 -131
pin name C signal _6622_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _6861_ layer 1 5 -216
cell 5985 AOI22X1_1086
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6554_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _6572_ layer 1 70 -90
pin name Y signal _6862_ layer 1 5 -216
cell 5986 NAND2X1_1398
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6862_ layer 1 -80 -170
pin name B signal _6861_ layer 1 80 70
pin name Y signal _6863_ layer 1 50 -340
cell 5987 NOR2X1_810
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6863_ layer 1 -80 -270
pin name B signal _6860_ layer 1 80 -31
pin name Y signal _6864_ layer 1 0 -150
cell 5988 AOI22X1_1087
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _6631_ layer 1 -80 -131
pin name C signal _6632_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _6865_ layer 1 5 -216
cell 5989 NAND2X1_1399
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _6634_ layer 1 80 70
pin name Y signal _6866_ layer 1 50 -340
cell 5990 NAND2X1_1400
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _6636_ layer 1 80 70
pin name Y signal _6867_ layer 1 50 -340
cell 5991 NAND3X1_337
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6866_ layer 1 -120 30
pin name B signal _6867_ layer 1 -20 -50
pin name C signal _6865_ layer 1 40 130
pin name Y signal _6868_ layer 1 -40 340
cell 5992 AOI22X1_1088
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _6640_ layer 1 -80 -131
pin name C signal _6639_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _6869_ layer 1 5 -216
cell 5993 AOI22X1_1089
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _6643_ layer 1 -80 -131
pin name C signal _6642_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _6870_ layer 1 5 -216
cell 5994 NAND2X1_1401
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6869_ layer 1 -80 -170
pin name B signal _6870_ layer 1 80 70
pin name Y signal _6871_ layer 1 50 -340
cell 5995 NOR2X1_811
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6871_ layer 1 -80 -270
pin name B signal _6868_ layer 1 80 -31
pin name Y signal _6872_ layer 1 0 -150
cell 5996 NAND2X1_1402
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6864_ layer 1 -80 -170
pin name B signal _6872_ layer 1 80 70
pin name Y signal _6873_ layer 1 50 -340
cell 5997 NOR3X1_583
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6857_ layer 1 -175 -251
pin name B signal _6842_ layer 1 -100 -150
pin name C signal _6873_ layer 1 -20 -50
pin name Y signal _6874_ layer 1 -106 -335
cell 5998 AOI22X1_1090
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6680_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _6682_ layer 1 70 -90
pin name Y signal _6875_ layer 1 5 -216
cell 5999 AOI22X1_1091
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6677_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _6684_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _6876_ layer 1 5 -216
cell 6000 NAND2X1_1403
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6875_ layer 1 -80 -170
pin name B signal _6876_ layer 1 80 70
pin name Y signal _6877_ layer 1 50 -340
cell 6001 AOI21X1_162
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _6670_ layer 1 -40 -131
pin name C signal _6877_ layer 1 120 -251
pin name Y signal _6878_ layer 1 40 -340
cell 6002 INVX1_877
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _6879_ layer 1 40 0
cell 6003 AOI22X1_1092
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6690_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _6691_ layer 1 70 -90
pin name Y signal _6880_ layer 1 5 -216
cell 6004 OAI21X1_230
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6879_ layer 1 -80 -165
pin name B signal _6689_ layer 1 -40 -70
pin name C signal _6880_ layer 1 80 150
pin name Y signal _6881_ layer 1 25 -50
cell 6005 AOI22X1_1093
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6653_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _6656_ layer 1 70 -90
pin name Y signal _6882_ layer 1 5 -216
cell 6006 NAND2X1_1404
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _6660_ layer 1 80 70
pin name Y signal _6883_ layer 1 50 -340
cell 6007 AOI22X1_1094
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6666_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _6664_ layer 1 70 -90
pin name Y signal _6884_ layer 1 5 -216
cell 6008 NAND3X1_338
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6883_ layer 1 -120 30
pin name B signal _6884_ layer 1 -20 -50
pin name C signal _6882_ layer 1 40 130
pin name Y signal _6885_ layer 1 -40 340
cell 6009 NOR2X1_812
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6881_ layer 1 -80 -270
pin name B signal _6885_ layer 1 80 -31
pin name Y signal _6886_ layer 1 0 -150
cell 6010 NAND2X1_1405
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _6673_ layer 1 80 70
pin name Y signal _6887_ layer 1 50 -340
cell 6011 NAND2X1_1406
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _6674_ layer 1 80 70
pin name Y signal _6888_ layer 1 50 -340
cell 6012 NAND2X1_1407
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6887_ layer 1 -80 -170
pin name B signal _6888_ layer 1 80 70
pin name Y signal _6889_ layer 1 50 -340
cell 6013 AOI21X1_163
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _6676_ layer 1 -40 -131
pin name C signal _6889_ layer 1 120 -251
pin name Y signal _6890_ layer 1 40 -340
cell 6014 NAND3X1_339
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6878_ layer 1 -120 30
pin name B signal _6890_ layer 1 -20 -50
pin name C signal _6886_ layer 1 40 130
pin name Y signal _6891_ layer 1 -40 340
cell 6015 NOR2X1_813
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6458_ layer 1 -80 -270
pin name B signal _6891_ layer 1 80 -31
pin name Y signal _6892_ layer 1 0 -150
cell 6016 AOI21X1_164
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6820_ layer 1 -80 -35
pin name B signal _6874_ layer 1 -40 -131
pin name C signal _6892_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<2> layer 1 40 -340
cell 6017 AOI21X1_165
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _6702_ layer 1 -40 -131
pin name C signal _6459_ layer 1 120 -251
pin name Y signal _6893_ layer 1 40 -340
cell 6018 AOI22X1_1095
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6474_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _6794_ layer 1 70 -90
pin name Y signal _6894_ layer 1 5 -216
cell 6019 AOI22X1_1096
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _6796_ layer 1 -80 -131
pin name C signal _6552_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _6895_ layer 1 5 -216
cell 6020 NAND3X1_340
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6895_ layer 1 -120 30
pin name B signal _6893_ layer 1 -20 -50
pin name C signal _6894_ layer 1 40 130
pin name Y signal _6896_ layer 1 -40 340
cell 6021 AOI22X1_1097
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _6501_ layer 1 -80 -131
pin name C signal _6499_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _6897_ layer 1 5 -216
cell 6022 AOI22X1_1098
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _6572_ layer 1 -80 -131
pin name C signal _6697_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _6898_ layer 1 5 -216
cell 6023 INVX1_878
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _6899_ layer 1 40 0
cell 6024 INVX1_879
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _6900_ layer 1 40 0
cell 6025 OAI22X1_187
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6899_ layer 1 -120 -165
pin name B signal _6514_ layer 1 -80 -70
pin name C signal _6563_ layer 1 160 -131
pin name D signal _6900_ layer 1 80 -70
pin name Y signal _6901_ layer 1 0 -150
cell 6026 INVX1_880
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _6902_ layer 1 40 0
cell 6027 NAND2X1_1408
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _6615_ layer 1 80 70
pin name Y signal _6903_ layer 1 50 -340
cell 6028 OAI21X1_231
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6902_ layer 1 -80 -165
pin name B signal _6520_ layer 1 -40 -70
pin name C signal _6903_ layer 1 80 150
pin name Y signal _6904_ layer 1 25 -50
cell 6029 NOR2X1_814
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6901_ layer 1 -80 -270
pin name B signal _6904_ layer 1 80 -31
pin name Y signal _6905_ layer 1 0 -150
cell 6030 NAND3X1_341
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6897_ layer 1 -120 30
pin name B signal _6898_ layer 1 -20 -50
pin name C signal _6905_ layer 1 40 130
pin name Y signal _6906_ layer 1 -40 340
cell 6031 AND2X2_152
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6528_ layer 1 -120 -131
pin name B signal _6462_ layer 1 -40 -50
pin name Y signal _6907_ layer 1 89 -340
cell 6032 AOI22X1_1099
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6467_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _6907_ layer 1 70 -90
pin name Y signal _6908_ layer 1 5 -216
cell 6033 AND2X2_153
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6526_ layer 1 -120 -131
pin name B signal _6491_ layer 1 -40 -50
pin name Y signal _6909_ layer 1 89 -340
cell 6034 AND2X2_154
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6534_ layer 1 -120 -131
pin name B signal _6491_ layer 1 -40 -50
pin name Y signal _6910_ layer 1 89 -340
cell 6035 AOI22X1_1100
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _6910_ layer 1 -80 -131
pin name C signal _6909_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _6911_ layer 1 5 -216
cell 6036 NAND2X1_1409
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _6619_ layer 1 80 70
pin name Y signal _6912_ layer 1 50 -340
cell 6037 NAND2X1_1410
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _6592_ layer 1 80 70
pin name Y signal _6913_ layer 1 50 -340
cell 6038 NAND2X1_1411
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6912_ layer 1 -80 -170
pin name B signal _6913_ layer 1 80 70
pin name Y signal _6914_ layer 1 50 -340
cell 6039 INVX1_881
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _6915_ layer 1 40 0
cell 6040 NAND2X1_1412
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _6591_ layer 1 80 70
pin name Y signal _6916_ layer 1 50 -340
cell 6041 OAI21X1_232
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6915_ layer 1 -80 -165
pin name B signal _6544_ layer 1 -40 -70
pin name C signal _6916_ layer 1 80 150
pin name Y signal _6917_ layer 1 25 -50
cell 6042 NOR2X1_815
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6914_ layer 1 -80 -270
pin name B signal _6917_ layer 1 80 -31
pin name Y signal _6918_ layer 1 0 -150
cell 6043 NAND3X1_342
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6908_ layer 1 -120 30
pin name B signal _6911_ layer 1 -20 -50
pin name C signal _6918_ layer 1 40 130
pin name Y signal _6919_ layer 1 -40 340
cell 6044 NOR3X1_584
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6906_ layer 1 -175 -251
pin name B signal _6896_ layer 1 -100 -150
pin name C signal _6919_ layer 1 -20 -50
pin name Y signal _6920_ layer 1 -106 -335
cell 6045 INVX1_882
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _6921_ layer 1 40 0
cell 6046 NAND2X1_1413
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _6507_ layer 1 80 70
pin name Y signal _6922_ layer 1 50 -340
cell 6047 OAI21X1_233
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6512_ layer 1 -80 -165
pin name B signal _6921_ layer 1 -40 -70
pin name C signal _6922_ layer 1 80 150
pin name Y signal _6923_ layer 1 25 -50
cell 6048 AOI21X1_166
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _6487_ layer 1 -40 -131
pin name C signal _6923_ layer 1 120 -251
pin name Y signal _6924_ layer 1 40 -340
cell 6049 INVX1_883
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _6925_ layer 1 40 0
cell 6050 INVX1_884
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _6926_ layer 1 40 0
cell 6051 OAI22X1_188
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6831_ layer 1 -120 -165
pin name B signal _6926_ layer 1 -80 -70
pin name C signal _6925_ layer 1 160 -131
pin name D signal _6482_ layer 1 80 -70
pin name Y signal _6927_ layer 1 0 -150
cell 6052 INVX1_885
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _6928_ layer 1 40 0
cell 6053 NAND2X1_1414
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _6627_ layer 1 80 70
pin name Y signal _6929_ layer 1 50 -340
cell 6054 OAI21X1_234
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6492_ layer 1 -80 -165
pin name B signal _6928_ layer 1 -40 -70
pin name C signal _6929_ layer 1 80 150
pin name Y signal _6930_ layer 1 25 -50
cell 6055 NOR2X1_816
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6930_ layer 1 -80 -270
pin name B signal _6927_ layer 1 80 -31
pin name Y signal _6931_ layer 1 0 -150
cell 6056 INVX1_886
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _6932_ layer 1 40 0
cell 6057 INVX1_887
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _6933_ layer 1 40 0
cell 6058 OAI22X1_189
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6579_ layer 1 -120 -165
pin name B signal _6933_ layer 1 -80 -70
pin name C signal _6932_ layer 1 160 -131
pin name D signal _6580_ layer 1 80 -70
pin name Y signal _6934_ layer 1 0 -150
cell 6059 INVX1_888
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _6935_ layer 1 40 0
cell 6060 NAND2X1_1415
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _6626_ layer 1 80 70
pin name Y signal _6936_ layer 1 50 -340
cell 6061 OAI21X1_235
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6935_ layer 1 -80 -165
pin name B signal _6562_ layer 1 -40 -70
pin name C signal _6936_ layer 1 80 150
pin name Y signal _6937_ layer 1 25 -50
cell 6062 NOR2X1_817
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6937_ layer 1 -80 -270
pin name B signal _6934_ layer 1 80 -31
pin name Y signal _6938_ layer 1 0 -150
cell 6063 NAND3X1_343
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6924_ layer 1 -120 30
pin name B signal _6938_ layer 1 -20 -50
pin name C signal _6931_ layer 1 40 130
pin name Y signal _6939_ layer 1 -40 340
cell 6064 AOI22X1_1101
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _6584_ layer 1 -80 -131
pin name C signal _6585_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _6940_ layer 1 5 -216
cell 6065 AOI22X1_1102
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6587_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _6588_ layer 1 70 -90
pin name Y signal _6941_ layer 1 5 -216
cell 6066 NAND2X1_1416
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6940_ layer 1 -80 -170
pin name B signal _6941_ layer 1 80 70
pin name Y signal _6942_ layer 1 50 -340
cell 6067 AOI22X1_1103
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _6595_ layer 1 -80 -131
pin name C signal _6594_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _6943_ layer 1 5 -216
cell 6068 AOI22X1_1104
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6538_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _6545_ layer 1 70 -90
pin name Y signal _6944_ layer 1 5 -216
cell 6069 NAND2X1_1417
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6943_ layer 1 -80 -170
pin name B signal _6944_ layer 1 80 70
pin name Y signal _6945_ layer 1 50 -340
cell 6070 NOR2X1_818
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6942_ layer 1 -80 -270
pin name B signal _6945_ layer 1 80 -31
pin name Y signal _6946_ layer 1 0 -150
cell 6071 AOI22X1_1105
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6599_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _6600_ layer 1 70 -90
pin name Y signal _6947_ layer 1 5 -216
cell 6072 AOI22X1_1106
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _6835_ layer 1 -80 -131
pin name C signal _6602_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _6948_ layer 1 5 -216
cell 6073 NAND2X1_1418
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6948_ layer 1 -80 -170
pin name B signal _6947_ layer 1 80 70
pin name Y signal _6949_ layer 1 50 -340
cell 6074 AOI22X1_1107
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _6606_ layer 1 -80 -131
pin name C signal _6607_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _6950_ layer 1 5 -216
cell 6075 AOI22X1_1108
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6609_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _6610_ layer 1 70 -90
pin name Y signal _6951_ layer 1 5 -216
cell 6076 NAND2X1_1419
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6951_ layer 1 -80 -170
pin name B signal _6950_ layer 1 80 70
pin name Y signal _6952_ layer 1 50 -340
cell 6077 NOR2X1_819
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6949_ layer 1 -80 -270
pin name B signal _6952_ layer 1 80 -31
pin name Y signal _6953_ layer 1 0 -150
cell 6078 NAND2X1_1420
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6953_ layer 1 -80 -170
pin name B signal _6946_ layer 1 80 70
pin name Y signal _6954_ layer 1 50 -340
cell 6079 AOI22X1_1109
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _6616_ layer 1 -80 -131
pin name C signal _6517_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _6955_ layer 1 5 -216
cell 6080 AOI22X1_1110
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6540_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _6618_ layer 1 70 -90
pin name Y signal _6956_ layer 1 5 -216
cell 6081 NAND2X1_1421
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6955_ layer 1 -80 -170
pin name B signal _6956_ layer 1 80 70
pin name Y signal _6957_ layer 1 50 -340
cell 6082 AOI22X1_1111
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _6624_ layer 1 -80 -131
pin name C signal _6622_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _6958_ layer 1 5 -216
cell 6083 AOI22X1_1112
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _6554_ layer 1 -80 -131
pin name C signal _6603_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _6959_ layer 1 5 -216
cell 6084 NAND2X1_1422
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6959_ layer 1 -80 -170
pin name B signal _6958_ layer 1 80 70
pin name Y signal _6960_ layer 1 50 -340
cell 6085 NOR2X1_820
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6960_ layer 1 -80 -270
pin name B signal _6957_ layer 1 80 -31
pin name Y signal _6961_ layer 1 0 -150
cell 6086 AOI22X1_1113
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _6631_ layer 1 -80 -131
pin name C signal _6632_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _6962_ layer 1 5 -216
cell 6087 NAND2X1_1423
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _6634_ layer 1 80 70
pin name Y signal _6963_ layer 1 50 -340
cell 6088 NAND2X1_1424
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _6636_ layer 1 80 70
pin name Y signal _6964_ layer 1 50 -340
cell 6089 NAND3X1_344
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6963_ layer 1 -120 30
pin name B signal _6964_ layer 1 -20 -50
pin name C signal _6962_ layer 1 40 130
pin name Y signal _6965_ layer 1 -40 340
cell 6090 AOI22X1_1114
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _6640_ layer 1 -80 -131
pin name C signal _6639_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _6966_ layer 1 5 -216
cell 6091 AOI22X1_1115
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _6643_ layer 1 -80 -131
pin name C signal _6642_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _6967_ layer 1 5 -216
cell 6092 NAND2X1_1425
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6966_ layer 1 -80 -170
pin name B signal _6967_ layer 1 80 70
pin name Y signal _6968_ layer 1 50 -340
cell 6093 NOR2X1_821
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6968_ layer 1 -80 -270
pin name B signal _6965_ layer 1 80 -31
pin name Y signal _6969_ layer 1 0 -150
cell 6094 NAND2X1_1426
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6961_ layer 1 -80 -170
pin name B signal _6969_ layer 1 80 70
pin name Y signal _6970_ layer 1 50 -340
cell 6095 NOR3X1_585
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6954_ layer 1 -175 -251
pin name B signal _6939_ layer 1 -100 -150
pin name C signal _6970_ layer 1 -20 -50
pin name Y signal _6971_ layer 1 -106 -335
cell 6096 NAND2X1_1427
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _6673_ layer 1 80 70
pin name Y signal _6972_ layer 1 50 -340
cell 6097 OAI21X1_236
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6457_ layer 1 -80 -165
pin name B signal wBusy_bF$buf2 layer 1 -40 -70
pin name C signal _6972_ layer 1 80 150
pin name Y signal _6973_ layer 1 25 -50
cell 6098 NAND2X1_1428
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _6664_ layer 1 80 70
pin name Y signal _6974_ layer 1 50 -340
cell 6099 NAND2X1_1429
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _6674_ layer 1 80 70
pin name Y signal _6975_ layer 1 50 -340
cell 6100 AOI22X1_1116
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _6676_ layer 1 -80 -131
pin name C signal _6666_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _6976_ layer 1 5 -216
cell 6101 NAND3X1_345
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6974_ layer 1 -120 30
pin name B signal _6975_ layer 1 -20 -50
pin name C signal _6976_ layer 1 40 130
pin name Y signal _6977_ layer 1 -40 340
cell 6102 OR2X2_78
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6977_ layer 1 -120 -270
pin name B signal _6973_ layer 1 -20 -111
pin name Y signal _6978_ layer 1 120 -50
cell 6103 INVX1_889
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _6979_ layer 1 40 0
cell 6104 NAND2X1_1430
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _6677_ layer 1 80 70
pin name Y signal _6980_ layer 1 50 -340
cell 6105 OAI21X1_237
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6979_ layer 1 -80 -165
pin name B signal _6689_ layer 1 -40 -70
pin name C signal _6980_ layer 1 80 150
pin name Y signal _6981_ layer 1 25 -50
cell 6106 AOI21X1_167
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _6684_ layer 1 -40 -131
pin name C signal _6981_ layer 1 120 -251
pin name Y signal _6982_ layer 1 40 -340
cell 6107 AOI22X1_1117
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6690_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _6691_ layer 1 70 -90
pin name Y signal _6983_ layer 1 5 -216
cell 6108 AOI22X1_1118
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _6653_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _6660_ layer 1 70 -90
pin name Y signal _6984_ layer 1 5 -216
cell 6109 AND2X2_155
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6983_ layer 1 -120 -131
pin name B signal _6984_ layer 1 -40 -50
pin name Y signal _6985_ layer 1 89 -340
cell 6110 NAND2X1_1431
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _6682_ layer 1 80 70
pin name Y signal _6986_ layer 1 50 -340
cell 6111 NAND2X1_1432
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _6680_ layer 1 80 70
pin name Y signal _6987_ layer 1 50 -340
cell 6112 NAND2X1_1433
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6986_ layer 1 -80 -170
pin name B signal _6987_ layer 1 80 70
pin name Y signal _6988_ layer 1 50 -340
cell 6113 NAND2X1_1434
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _6656_ layer 1 80 70
pin name Y signal _6989_ layer 1 50 -340
cell 6114 NAND2X1_1435
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _6670_ layer 1 80 70
pin name Y signal _6990_ layer 1 50 -340
cell 6115 NAND2X1_1436
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6989_ layer 1 -80 -170
pin name B signal _6990_ layer 1 80 70
pin name Y signal _6991_ layer 1 50 -340
cell 6116 NOR2X1_822
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6988_ layer 1 -80 -270
pin name B signal _6991_ layer 1 80 -31
pin name Y signal _6992_ layer 1 0 -150
cell 6117 NAND3X1_346
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6985_ layer 1 -120 30
pin name B signal _6982_ layer 1 -20 -50
pin name C signal _6992_ layer 1 40 130
pin name Y signal _6993_ layer 1 -40 340
cell 6118 NOR2X1_823
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6978_ layer 1 -80 -270
pin name B signal _6993_ layer 1 80 -31
pin name Y signal _6994_ layer 1 0 -150
cell 6119 AOI21X1_168
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6920_ layer 1 -80 -35
pin name B signal _6971_ layer 1 -40 -131
pin name C signal _6994_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<3> layer 1 40 -340
cell 6120 INVX1_890
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<143> layer 1 -40 -270
pin name Y signal _6995_ layer 1 40 0
cell 6121 NOR2X1_824
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf1 layer 1 -80 -270
pin name B signal _6995_ layer 1 80 -31
pin name Y signal _6996_ layer 1 0 -150
cell 6122 INVX1_891
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6996_ layer 1 -40 -270
pin name Y signal _6997_ layer 1 40 0
cell 6123 INVX1_892
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<153> layer 1 -40 -270
pin name Y signal _6998_ layer 1 40 0
cell 6124 NAND2X1_1437
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<152> layer 1 -80 -170
pin name B signal _6998_ layer 1 80 70
pin name Y signal _6999_ layer 1 50 -340
cell 6125 INVX2_23
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _6999_ layer 1 -40 -170
pin name Y signal _7000_ layer 1 40 0
cell 6126 OR2X2_79
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<149> layer 1 -120 -270
pin name B signal wSelec<148> layer 1 -20 -111
pin name Y signal _7001_ layer 1 120 -50
cell 6127 INVX1_893
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<151> layer 1 -40 -270
pin name Y signal _7002_ layer 1 40 0
cell 6128 NAND2X1_1438
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<150> layer 1 -80 -170
pin name B signal _7002_ layer 1 80 70
pin name Y signal _7003_ layer 1 50 -340
cell 6129 NOR2X1_825
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7001_ layer 1 -80 -270
pin name B signal _7003_ layer 1 80 -31
pin name Y signal _7004_ layer 1 0 -150
cell 6130 AND2X2_156
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7004_ layer 1 -120 -131
pin name B signal _7000_ layer 1 -40 -50
pin name Y signal _7005_ layer 1 89 -340
cell 6131 AOI21X1_169
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _7005_ layer 1 -40 -131
pin name C signal _6997_ layer 1 120 -251
pin name Y signal _7006_ layer 1 40 -340
cell 6132 INVX1_894
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<149> layer 1 -40 -270
pin name Y signal _7007_ layer 1 40 0
cell 6133 NAND2X1_1439
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<148> layer 1 -80 -170
pin name B signal _7007_ layer 1 80 70
pin name Y signal _7008_ layer 1 50 -340
cell 6134 OR2X2_80
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<150> layer 1 -120 -270
pin name B signal wSelec<151> layer 1 -20 -111
pin name Y signal _7009_ layer 1 120 -50
cell 6135 NOR2X1_826
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7009_ layer 1 -80 -270
pin name B signal _7008_ layer 1 80 -31
pin name Y signal _7010_ layer 1 0 -150
cell 6136 NAND2X1_1440
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7000_ layer 1 -80 -170
pin name B signal _7010_ layer 1 80 70
pin name Y signal _7011_ layer 1 50 -340
cell 6137 INVX1_895
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7011_ layer 1 -40 -270
pin name Y signal _7012_ layer 1 40 0
cell 6138 INVX1_896
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<148> layer 1 -40 -270
pin name Y signal _7013_ layer 1 40 0
cell 6139 NAND2X1_1441
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<149> layer 1 -80 -170
pin name B signal _7013_ layer 1 80 70
pin name Y signal _7014_ layer 1 50 -340
cell 6140 INVX1_897
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<150> layer 1 -40 -270
pin name Y signal _7015_ layer 1 40 0
cell 6141 NAND2X1_1442
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<151> layer 1 -80 -170
pin name B signal _7015_ layer 1 80 70
pin name Y signal _7016_ layer 1 50 -340
cell 6142 NOR2X1_827
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7014_ layer 1 -80 -270
pin name B signal _7016_ layer 1 80 -31
pin name Y signal _7017_ layer 1 0 -150
cell 6143 NAND2X1_1443
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<152> layer 1 -80 -170
pin name B signal wSelec<153> layer 1 80 70
pin name Y signal _7018_ layer 1 50 -340
cell 6144 INVX1_898
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7018_ layer 1 -40 -270
pin name Y signal _7019_ layer 1 40 0
cell 6145 NAND2X1_1444
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7019_ layer 1 -80 -170
pin name B signal _7017_ layer 1 80 70
pin name Y signal _7020_ layer 1 50 -340
cell 6146 INVX1_899
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7020_ layer 1 -40 -270
pin name Y signal _7021_ layer 1 40 0
cell 6147 AOI22X1_1119
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7012_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _7021_ layer 1 70 -90
pin name Y signal _7022_ layer 1 5 -216
cell 6148 OR2X2_81
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7008_ layer 1 -120 -270
pin name B signal _7009_ layer 1 -20 -111
pin name Y signal _7023_ layer 1 120 -50
cell 6149 OR2X2_82
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<152> layer 1 -120 -270
pin name B signal wSelec<153> layer 1 -20 -111
pin name Y signal _7024_ layer 1 120 -50
cell 6150 NOR2X1_828
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7024_ layer 1 -80 -270
pin name B signal _7023_ layer 1 80 -31
pin name Y signal _7025_ layer 1 0 -150
cell 6151 NOR2X1_829
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7003_ layer 1 -80 -270
pin name B signal _7008_ layer 1 80 -31
pin name Y signal _7026_ layer 1 0 -150
cell 6152 INVX1_900
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<152> layer 1 -40 -270
pin name Y signal _7027_ layer 1 40 0
cell 6153 NAND2X1_1445
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<153> layer 1 -80 -170
pin name B signal _7027_ layer 1 80 70
pin name Y signal _7028_ layer 1 50 -340
cell 6154 INVX2_24
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7028_ layer 1 -40 -170
pin name Y signal _7029_ layer 1 40 0
cell 6155 NAND2X1_1446
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7029_ layer 1 -80 -170
pin name B signal _7026_ layer 1 80 70
pin name Y signal _7030_ layer 1 50 -340
cell 6156 INVX1_901
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7030_ layer 1 -40 -270
pin name Y signal _7031_ layer 1 40 0
cell 6157 AOI22X1_1120
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _7025_ layer 1 -80 -131
pin name C signal _7031_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _7032_ layer 1 5 -216
cell 6158 NAND3X1_347
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7006_ layer 1 -120 30
pin name B signal _7032_ layer 1 -20 -50
pin name C signal _7022_ layer 1 40 130
pin name Y signal _7033_ layer 1 -40 340
cell 6159 NOR2X1_830
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<149> layer 1 -80 -270
pin name B signal wSelec<148> layer 1 80 -31
pin name Y signal _7034_ layer 1 0 -150
cell 6160 NOR2X1_831
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<150> layer 1 -80 -270
pin name B signal wSelec<151> layer 1 80 -31
pin name Y signal _7035_ layer 1 0 -150
cell 6161 NAND2X1_1447
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7034_ layer 1 -80 -170
pin name B signal _7035_ layer 1 80 70
pin name Y signal _7036_ layer 1 50 -340
cell 6162 NOR2X1_832
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6999_ layer 1 -80 -270
pin name B signal _7036_ layer 1 80 -31
pin name Y signal _7037_ layer 1 0 -150
cell 6163 NAND2X1_1448
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<149> layer 1 -80 -170
pin name B signal wSelec<148> layer 1 80 70
pin name Y signal _7038_ layer 1 50 -340
cell 6164 NOR3X1_586
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7009_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _6999_ layer 1 -20 -50
pin name Y signal _7039_ layer 1 -106 -335
cell 6165 AOI22X1_1121
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _7039_ layer 1 -80 -131
pin name C signal _7037_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _7040_ layer 1 5 -216
cell 6166 INVX1_902
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7024_ layer 1 -40 -270
pin name Y signal _7041_ layer 1 40 0
cell 6167 NOR2X1_833
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7009_ layer 1 -80 -270
pin name B signal _7014_ layer 1 80 -31
pin name Y signal _7042_ layer 1 0 -150
cell 6168 AND2X2_157
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7042_ layer 1 -120 -131
pin name B signal _7041_ layer 1 -40 -50
pin name Y signal _7043_ layer 1 89 -340
cell 6169 NAND2X1_1449
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<150> layer 1 -80 -170
pin name B signal wSelec<151> layer 1 80 70
pin name Y signal _7044_ layer 1 50 -340
cell 6170 NOR3X1_587
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7018_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7044_ layer 1 -20 -50
pin name Y signal _7045_ layer 1 -106 -335
cell 6171 AOI22X1_1122
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _7045_ layer 1 -80 -131
pin name C signal _7043_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _7046_ layer 1 5 -216
cell 6172 INVX1_903
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _7047_ layer 1 40 0
cell 6173 INVX1_904
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _7048_ layer 1 40 0
cell 6174 NOR2X1_834
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7008_ layer 1 -80 -270
pin name B signal _7016_ layer 1 80 -31
pin name Y signal _7049_ layer 1 0 -150
cell 6175 NAND2X1_1450
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7019_ layer 1 -80 -170
pin name B signal _7049_ layer 1 80 70
pin name Y signal _7050_ layer 1 50 -340
cell 6176 NOR2X1_835
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7038_ layer 1 -80 -270
pin name B signal _7044_ layer 1 80 -31
pin name Y signal _7051_ layer 1 0 -150
cell 6177 NAND2X1_1451
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7051_ layer 1 -80 -170
pin name B signal _7029_ layer 1 80 70
pin name Y signal _7052_ layer 1 50 -340
cell 6178 OAI22X1_190
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7047_ layer 1 -120 -165
pin name B signal _7052_ layer 1 -80 -70
pin name C signal _7050_ layer 1 160 -131
pin name D signal _7048_ layer 1 80 -70
pin name Y signal _7053_ layer 1 0 -150
cell 6179 INVX1_905
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _7054_ layer 1 40 0
cell 6180 NOR3X1_588
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6999_ layer 1 -175 -251
pin name B signal _7014_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7055_ layer 1 -106 -335
cell 6181 NAND2X1_1452
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _7055_ layer 1 80 70
pin name Y signal _7056_ layer 1 50 -340
cell 6182 NOR2X1_836
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7038_ layer 1 -80 -270
pin name B signal _7003_ layer 1 80 -31
pin name Y signal _7057_ layer 1 0 -150
cell 6183 NAND2X1_1453
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7029_ layer 1 -80 -170
pin name B signal _7057_ layer 1 80 70
pin name Y signal _7058_ layer 1 50 -340
cell 6184 OAI21X1_238
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7054_ layer 1 -80 -165
pin name B signal _7058_ layer 1 -40 -70
pin name C signal _7056_ layer 1 80 150
pin name Y signal _7059_ layer 1 25 -50
cell 6185 NOR2X1_837
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7053_ layer 1 -80 -270
pin name B signal _7059_ layer 1 80 -31
pin name Y signal _7060_ layer 1 0 -150
cell 6186 NAND3X1_348
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7040_ layer 1 -120 30
pin name B signal _7046_ layer 1 -20 -50
pin name C signal _7060_ layer 1 40 130
pin name Y signal _7061_ layer 1 -40 340
cell 6187 INVX1_906
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _7062_ layer 1 40 0
cell 6188 INVX1_907
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _7063_ layer 1 40 0
cell 6189 NOR2X1_838
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7003_ layer 1 -80 -270
pin name B signal _7014_ layer 1 80 -31
pin name Y signal _7064_ layer 1 0 -150
cell 6190 NAND2X1_1454
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7000_ layer 1 -80 -170
pin name B signal _7064_ layer 1 80 70
pin name Y signal _7065_ layer 1 50 -340
cell 6191 NOR2X1_839
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7001_ layer 1 -80 -270
pin name B signal _7016_ layer 1 80 -31
pin name Y signal _7066_ layer 1 0 -150
cell 6192 NAND2X1_1455
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7000_ layer 1 -80 -170
pin name B signal _7066_ layer 1 80 70
pin name Y signal _7067_ layer 1 50 -340
cell 6193 OAI22X1_191
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7067_ layer 1 -120 -165
pin name B signal _7062_ layer 1 -80 -70
pin name C signal _7063_ layer 1 160 -131
pin name D signal _7065_ layer 1 80 -70
pin name Y signal _7068_ layer 1 0 -150
cell 6194 INVX1_908
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _7069_ layer 1 40 0
cell 6195 INVX1_909
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _7070_ layer 1 40 0
cell 6196 NAND2X1_1456
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7029_ layer 1 -80 -170
pin name B signal _7064_ layer 1 80 70
pin name Y signal _7071_ layer 1 50 -340
cell 6197 NOR2X1_840
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7038_ layer 1 -80 -270
pin name B signal _7009_ layer 1 80 -31
pin name Y signal _7072_ layer 1 0 -150
cell 6198 NAND2X1_1457
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7029_ layer 1 -80 -170
pin name B signal _7072_ layer 1 80 70
pin name Y signal _7073_ layer 1 50 -340
cell 6199 OAI22X1_192
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7069_ layer 1 -120 -165
pin name B signal _7073_ layer 1 -80 -70
pin name C signal _7071_ layer 1 160 -131
pin name D signal _7070_ layer 1 80 -70
pin name Y signal _7074_ layer 1 0 -150
cell 6200 NOR2X1_841
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7074_ layer 1 -80 -270
pin name B signal _7068_ layer 1 80 -31
pin name Y signal _7075_ layer 1 0 -150
cell 6201 NOR3X1_589
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7008_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7076_ layer 1 -106 -335
cell 6202 NAND2X1_1458
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _7076_ layer 1 80 70
pin name Y signal _7077_ layer 1 50 -340
cell 6203 NOR3X1_590
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7016_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7078_ layer 1 -106 -335
cell 6204 NAND2X1_1459
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _7078_ layer 1 80 70
pin name Y signal _7079_ layer 1 50 -340
cell 6205 NAND2X1_1460
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7077_ layer 1 -80 -170
pin name B signal _7079_ layer 1 80 70
pin name Y signal _7080_ layer 1 50 -340
cell 6206 INVX1_910
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _7081_ layer 1 40 0
cell 6207 NAND2X1_1461
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7019_ layer 1 -80 -170
pin name B signal _7004_ layer 1 80 70
pin name Y signal _7082_ layer 1 50 -340
cell 6208 NOR3X1_591
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7014_ layer 1 -175 -251
pin name B signal _7016_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7083_ layer 1 -106 -335
cell 6209 NAND2X1_1462
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _7083_ layer 1 80 70
pin name Y signal _7084_ layer 1 50 -340
cell 6210 OAI21X1_239
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7081_ layer 1 -80 -165
pin name B signal _7082_ layer 1 -40 -70
pin name C signal _7084_ layer 1 80 150
pin name Y signal _7085_ layer 1 25 -50
cell 6211 NOR2X1_842
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7080_ layer 1 -80 -270
pin name B signal _7085_ layer 1 80 -31
pin name Y signal _7086_ layer 1 0 -150
cell 6212 NAND2X1_1463
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7075_ layer 1 -80 -170
pin name B signal _7086_ layer 1 80 70
pin name Y signal _7087_ layer 1 50 -340
cell 6213 NOR3X1_592
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7033_ layer 1 -175 -251
pin name B signal _7087_ layer 1 -100 -150
pin name C signal _7061_ layer 1 -20 -50
pin name Y signal _7088_ layer 1 -106 -335
cell 6214 NAND2X1_1464
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7000_ layer 1 -80 -170
pin name B signal _7057_ layer 1 80 70
pin name Y signal _7089_ layer 1 50 -340
cell 6215 INVX1_911
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7089_ layer 1 -40 -270
pin name Y signal _7090_ layer 1 40 0
cell 6216 INVX1_912
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _7091_ layer 1 40 0
cell 6217 NOR3X1_593
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7024_ layer 1 -100 -150
pin name C signal _7003_ layer 1 -20 -50
pin name Y signal _7092_ layer 1 -106 -335
cell 6218 NAND2X1_1465
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _7092_ layer 1 80 70
pin name Y signal _7093_ layer 1 50 -340
cell 6219 NAND2X1_1466
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7041_ layer 1 -80 -170
pin name B signal _7064_ layer 1 80 70
pin name Y signal _7094_ layer 1 50 -340
cell 6220 OAI21X1_240
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7094_ layer 1 -80 -165
pin name B signal _7091_ layer 1 -40 -70
pin name C signal _7093_ layer 1 80 150
pin name Y signal _7095_ layer 1 25 -50
cell 6221 AOI21X1_170
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _7090_ layer 1 -40 -131
pin name C signal _7095_ layer 1 120 -251
pin name Y signal _7096_ layer 1 40 -340
cell 6222 INVX1_913
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _7097_ layer 1 40 0
cell 6223 INVX1_914
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _7098_ layer 1 40 0
cell 6224 NOR2X1_843
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7044_ layer 1 -80 -270
pin name B signal _7001_ layer 1 80 -31
pin name Y signal _7099_ layer 1 0 -150
cell 6225 NAND2X1_1467
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7000_ layer 1 -80 -170
pin name B signal _7099_ layer 1 80 70
pin name Y signal _7100_ layer 1 50 -340
cell 6226 NAND2X1_1468
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7041_ layer 1 -80 -170
pin name B signal _7026_ layer 1 80 70
pin name Y signal _7101_ layer 1 50 -340
cell 6227 OAI22X1_193
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7098_ layer 1 -120 -165
pin name B signal _7100_ layer 1 -80 -70
pin name C signal _7101_ layer 1 160 -131
pin name D signal _7097_ layer 1 80 -70
pin name Y signal _7102_ layer 1 0 -150
cell 6228 INVX1_915
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _7103_ layer 1 40 0
cell 6229 INVX1_916
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _7104_ layer 1 40 0
cell 6230 NAND2X1_1469
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7000_ layer 1 -80 -170
pin name B signal _7026_ layer 1 80 70
pin name Y signal _7105_ layer 1 50 -340
cell 6231 NAND2X1_1470
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7041_ layer 1 -80 -170
pin name B signal _7072_ layer 1 80 70
pin name Y signal _7106_ layer 1 50 -340
cell 6232 OAI22X1_194
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7103_ layer 1 -120 -165
pin name B signal _7106_ layer 1 -80 -70
pin name C signal _7105_ layer 1 160 -131
pin name D signal _7104_ layer 1 80 -70
pin name Y signal _7107_ layer 1 0 -150
cell 6233 NOR2X1_844
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7102_ layer 1 -80 -270
pin name B signal _7107_ layer 1 80 -31
pin name Y signal _7108_ layer 1 0 -150
cell 6234 INVX1_917
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _7109_ layer 1 40 0
cell 6235 NOR3X1_594
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7024_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7003_ layer 1 -20 -50
pin name Y signal _7110_ layer 1 -106 -335
cell 6236 NAND2X1_1471
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _7110_ layer 1 80 70
pin name Y signal _7111_ layer 1 50 -340
cell 6237 OR2X2_83
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7036_ layer 1 -120 -270
pin name B signal _7018_ layer 1 -20 -111
pin name Y signal _7112_ layer 1 120 -50
cell 6238 OAI21X1_241
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7109_ layer 1 -80 -165
pin name B signal _7112_ layer 1 -40 -70
pin name C signal _7111_ layer 1 80 150
pin name Y signal _7113_ layer 1 25 -50
cell 6239 INVX1_918
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _7114_ layer 1 40 0
cell 6240 INVX1_919
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _7115_ layer 1 40 0
cell 6241 NOR2X1_845
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7044_ layer 1 -80 -270
pin name B signal _7014_ layer 1 80 -31
pin name Y signal _7116_ layer 1 0 -150
cell 6242 NAND2X1_1472
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7000_ layer 1 -80 -170
pin name B signal _7116_ layer 1 80 70
pin name Y signal _7117_ layer 1 50 -340
cell 6243 NAND2X1_1473
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7019_ layer 1 -80 -170
pin name B signal _7010_ layer 1 80 70
pin name Y signal _7118_ layer 1 50 -340
cell 6244 OAI22X1_195
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7117_ layer 1 -120 -165
pin name B signal _7115_ layer 1 -80 -70
pin name C signal _7114_ layer 1 160 -131
pin name D signal _7118_ layer 1 80 -70
pin name Y signal _7119_ layer 1 0 -150
cell 6245 NOR2X1_846
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7113_ layer 1 -80 -270
pin name B signal _7119_ layer 1 80 -31
pin name Y signal _7120_ layer 1 0 -150
cell 6246 NAND3X1_349
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7096_ layer 1 -120 30
pin name B signal _7120_ layer 1 -20 -50
pin name C signal _7108_ layer 1 40 130
pin name Y signal _7121_ layer 1 -40 340
cell 6247 NOR3X1_595
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7009_ layer 1 -100 -150
pin name C signal _7024_ layer 1 -20 -50
pin name Y signal _7122_ layer 1 -106 -335
cell 6248 NOR3X1_596
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7018_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7008_ layer 1 -20 -50
pin name Y signal _7123_ layer 1 -106 -335
cell 6249 AOI22X1_1123
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _7122_ layer 1 -80 -131
pin name C signal _7123_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _7124_ layer 1 5 -216
cell 6250 NOR3X1_597
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7018_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7014_ layer 1 -20 -50
pin name Y signal _7125_ layer 1 -106 -335
cell 6251 NOR3X1_598
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7018_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7126_ layer 1 -106 -335
cell 6252 AOI22X1_1124
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7125_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _7126_ layer 1 70 -90
pin name Y signal _7127_ layer 1 5 -216
cell 6253 NAND2X1_1474
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7124_ layer 1 -80 -170
pin name B signal _7127_ layer 1 80 70
pin name Y signal _7128_ layer 1 50 -340
cell 6254 NOR3X1_599
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7016_ layer 1 -175 -251
pin name B signal _7001_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7129_ layer 1 -106 -335
cell 6255 NOR3X1_600
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7008_ layer 1 -175 -251
pin name B signal _7016_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7130_ layer 1 -106 -335
cell 6256 AOI22X1_1125
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7129_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _7130_ layer 1 70 -90
pin name Y signal _7131_ layer 1 5 -216
cell 6257 NOR3X1_601
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6999_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7008_ layer 1 -20 -50
pin name Y signal _7132_ layer 1 -106 -335
cell 6258 NOR3X1_602
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7038_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _6999_ layer 1 -20 -50
pin name Y signal _7133_ layer 1 -106 -335
cell 6259 AOI22X1_1126
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _7133_ layer 1 -80 -131
pin name C signal _7132_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _7134_ layer 1 5 -216
cell 6260 NAND2X1_1475
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7134_ layer 1 -80 -170
pin name B signal _7131_ layer 1 80 70
pin name Y signal _7135_ layer 1 50 -340
cell 6261 NOR2X1_847
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7128_ layer 1 -80 -270
pin name B signal _7135_ layer 1 80 -31
pin name Y signal _7136_ layer 1 0 -150
cell 6262 NOR3X1_603
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7024_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7008_ layer 1 -20 -50
pin name Y signal _7137_ layer 1 -106 -335
cell 6263 NOR3X1_604
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7024_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7014_ layer 1 -20 -50
pin name Y signal _7138_ layer 1 -106 -335
cell 6264 AOI22X1_1127
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7137_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _7138_ layer 1 70 -90
pin name Y signal _7139_ layer 1 5 -216
cell 6265 NOR3X1_605
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7024_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7140_ layer 1 -106 -335
cell 6266 NOR3X1_606
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6999_ layer 1 -175 -251
pin name B signal _7009_ layer 1 -100 -150
pin name C signal _7014_ layer 1 -20 -50
pin name Y signal _7141_ layer 1 -106 -335
cell 6267 AOI22X1_1128
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _7140_ layer 1 -80 -131
pin name C signal _7141_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _7142_ layer 1 5 -216
cell 6268 NAND2X1_1476
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7139_ layer 1 -80 -170
pin name B signal _7142_ layer 1 80 70
pin name Y signal _7143_ layer 1 50 -340
cell 6269 NOR3X1_607
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7038_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7024_ layer 1 -20 -50
pin name Y signal _7144_ layer 1 -106 -335
cell 6270 NOR3X1_608
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7014_ layer 1 -175 -251
pin name B signal _7009_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7145_ layer 1 -106 -335
cell 6271 AOI22X1_1129
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _7144_ layer 1 -80 -131
pin name C signal _7145_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _7146_ layer 1 5 -216
cell 6272 NOR3X1_609
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7009_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7147_ layer 1 -106 -335
cell 6273 NOR3X1_610
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7148_ layer 1 -106 -335
cell 6274 AOI22X1_1130
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7147_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _7148_ layer 1 70 -90
pin name Y signal _7149_ layer 1 5 -216
cell 6275 NAND2X1_1477
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7149_ layer 1 -80 -170
pin name B signal _7146_ layer 1 80 70
pin name Y signal _7150_ layer 1 50 -340
cell 6276 NOR2X1_848
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7143_ layer 1 -80 -270
pin name B signal _7150_ layer 1 80 -31
pin name Y signal _7151_ layer 1 0 -150
cell 6277 NAND2X1_1478
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7151_ layer 1 -80 -170
pin name B signal _7136_ layer 1 80 70
pin name Y signal _7152_ layer 1 50 -340
cell 6278 NOR3X1_611
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6999_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7153_ layer 1 -106 -335
cell 6279 NOR3X1_612
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7009_ layer 1 -175 -251
pin name B signal _7018_ layer 1 -100 -150
pin name C signal _7014_ layer 1 -20 -50
pin name Y signal _7154_ layer 1 -106 -335
cell 6280 AOI22X1_1131
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _7154_ layer 1 -80 -131
pin name C signal _7153_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _7155_ layer 1 5 -216
cell 6281 NOR3X1_613
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7003_ layer 1 -175 -251
pin name B signal _7001_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7156_ layer 1 -106 -335
cell 6282 NOR3X1_614
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7014_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7157_ layer 1 -106 -335
cell 6283 AOI22X1_1132
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7156_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _7157_ layer 1 70 -90
pin name Y signal _7158_ layer 1 5 -216
cell 6284 NAND2X1_1479
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7155_ layer 1 -80 -170
pin name B signal _7158_ layer 1 80 70
pin name Y signal _7159_ layer 1 50 -340
cell 6285 NOR3X1_615
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _6999_ layer 1 -175 -251
pin name B signal _7008_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7160_ layer 1 -106 -335
cell 6286 NAND2X1_1480
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _7160_ layer 1 80 70
pin name Y signal _7161_ layer 1 50 -340
cell 6287 NOR3X1_616
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7018_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7003_ layer 1 -20 -50
pin name Y signal _7162_ layer 1 -106 -335
cell 6288 NAND2X1_1481
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _7162_ layer 1 80 70
pin name Y signal _7163_ layer 1 50 -340
cell 6289 NOR3X1_617
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7024_ layer 1 -20 -50
pin name Y signal _7164_ layer 1 -106 -335
cell 6290 NOR3X1_618
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7018_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7165_ layer 1 -106 -335
cell 6291 AOI22X1_1133
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _7164_ layer 1 -80 -131
pin name C signal _7165_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _7166_ layer 1 5 -216
cell 6292 NAND3X1_350
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7161_ layer 1 -120 30
pin name B signal _7163_ layer 1 -20 -50
pin name C signal _7166_ layer 1 40 130
pin name Y signal _7167_ layer 1 -40 340
cell 6293 NOR2X1_849
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7167_ layer 1 -80 -270
pin name B signal _7159_ layer 1 80 -31
pin name Y signal _7168_ layer 1 0 -150
cell 6294 NOR3X1_619
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7024_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7169_ layer 1 -106 -335
cell 6295 NOR3X1_620
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7003_ layer 1 -175 -251
pin name B signal _7018_ layer 1 -100 -150
pin name C signal _7008_ layer 1 -20 -50
pin name Y signal _7170_ layer 1 -106 -335
cell 6296 AOI22X1_1134
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _7169_ layer 1 -80 -131
pin name C signal _7170_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _7171_ layer 1 5 -216
cell 6297 NOR3X1_621
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7003_ layer 1 -175 -251
pin name B signal _7018_ layer 1 -100 -150
pin name C signal _7014_ layer 1 -20 -50
pin name Y signal _7172_ layer 1 -106 -335
cell 6298 NAND2X1_1482
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _7172_ layer 1 80 70
pin name Y signal _7173_ layer 1 50 -340
cell 6299 NOR3X1_622
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7008_ layer 1 -175 -251
pin name B signal _7009_ layer 1 -100 -150
pin name C signal _7028_ layer 1 -20 -50
pin name Y signal _7174_ layer 1 -106 -335
cell 6300 NAND2X1_1483
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _7174_ layer 1 80 70
pin name Y signal _7175_ layer 1 50 -340
cell 6301 NAND3X1_351
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7173_ layer 1 -120 30
pin name B signal _7175_ layer 1 -20 -50
pin name C signal _7171_ layer 1 40 130
pin name Y signal _7176_ layer 1 -40 340
cell 6302 NOR3X1_623
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7008_ layer 1 -175 -251
pin name B signal _7024_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7177_ layer 1 -106 -335
cell 6303 NOR3X1_624
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7018_ layer 1 -175 -251
pin name B signal _7044_ layer 1 -100 -150
pin name C signal _7001_ layer 1 -20 -50
pin name Y signal _7178_ layer 1 -106 -335
cell 6304 AOI22X1_1135
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _7178_ layer 1 -80 -131
pin name C signal _7177_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _7179_ layer 1 5 -216
cell 6305 NOR3X1_625
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7014_ layer 1 -175 -251
pin name B signal _7024_ layer 1 -100 -150
pin name C signal _7016_ layer 1 -20 -50
pin name Y signal _7180_ layer 1 -106 -335
cell 6306 NOR3X1_626
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7018_ layer 1 -175 -251
pin name B signal _7038_ layer 1 -100 -150
pin name C signal _7009_ layer 1 -20 -50
pin name Y signal _7181_ layer 1 -106 -335
cell 6307 AOI22X1_1136
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _7181_ layer 1 -80 -131
pin name C signal _7180_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _7182_ layer 1 5 -216
cell 6308 NAND2X1_1484
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7179_ layer 1 -80 -170
pin name B signal _7182_ layer 1 80 70
pin name Y signal _7183_ layer 1 50 -340
cell 6309 NOR2X1_850
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7183_ layer 1 -80 -270
pin name B signal _7176_ layer 1 80 -31
pin name Y signal _7184_ layer 1 0 -150
cell 6310 NAND2X1_1485
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7168_ layer 1 -80 -170
pin name B signal _7184_ layer 1 80 70
pin name Y signal _7185_ layer 1 50 -340
cell 6311 NOR3X1_627
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7152_ layer 1 -175 -251
pin name B signal _7121_ layer 1 -100 -150
pin name C signal _7185_ layer 1 -20 -50
pin name Y signal _7186_ layer 1 -106 -335
cell 6312 INVX1_920
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<145> layer 1 -40 -270
pin name Y signal _7187_ layer 1 40 0
cell 6313 NAND2X1_1486
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<144> layer 1 -80 -170
pin name B signal _7187_ layer 1 80 70
pin name Y signal _7188_ layer 1 50 -340
cell 6314 INVX1_921
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<147> layer 1 -40 -270
pin name Y signal _7189_ layer 1 40 0
cell 6315 NAND2X1_1487
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<146> layer 1 -80 -170
pin name B signal _7189_ layer 1 80 70
pin name Y signal _7190_ layer 1 50 -340
cell 6316 NOR2X1_851
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7188_ layer 1 -80 -270
pin name B signal _7190_ layer 1 80 -31
pin name Y signal _7191_ layer 1 0 -150
cell 6317 NOR2X1_852
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<145> layer 1 -80 -270
pin name B signal wSelec<144> layer 1 80 -31
pin name Y signal _7192_ layer 1 0 -150
cell 6318 INVX1_922
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7192_ layer 1 -40 -270
pin name Y signal _7193_ layer 1 40 0
cell 6319 NOR2X1_853
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7190_ layer 1 -80 -270
pin name B signal _7193_ layer 1 80 -31
pin name Y signal _7194_ layer 1 0 -150
cell 6320 AOI22X1_1137
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _7191_ layer 1 -80 -131
pin name C signal _7194_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _7195_ layer 1 5 -216
cell 6321 INVX1_923
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<144> layer 1 -40 -270
pin name Y signal _7196_ layer 1 40 0
cell 6322 NAND2X1_1488
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<145> layer 1 -80 -170
pin name B signal _7196_ layer 1 80 70
pin name Y signal _7197_ layer 1 50 -340
cell 6323 NOR2X1_854
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7197_ layer 1 -80 -270
pin name B signal _7190_ layer 1 80 -31
pin name Y signal _7198_ layer 1 0 -150
cell 6324 NAND2X1_1489
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _7198_ layer 1 80 70
pin name Y signal _7199_ layer 1 50 -340
cell 6325 INVX1_924
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<146> layer 1 -40 -270
pin name Y signal _7200_ layer 1 40 0
cell 6326 NAND2X1_1490
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7200_ layer 1 -80 -170
pin name B signal _7189_ layer 1 80 70
pin name Y signal _7201_ layer 1 50 -340
cell 6327 NOR2X1_855
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7188_ layer 1 -80 -270
pin name B signal _7201_ layer 1 80 -31
pin name Y signal _7202_ layer 1 0 -150
cell 6328 NAND2X1_1491
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<145> layer 1 -80 -170
pin name B signal wSelec<144> layer 1 80 70
pin name Y signal _7203_ layer 1 50 -340
cell 6329 NOR2X1_856
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7203_ layer 1 -80 -270
pin name B signal _7190_ layer 1 80 -31
pin name Y signal _7204_ layer 1 0 -150
cell 6330 AOI22X1_1138
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7204_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _7202_ layer 1 70 -90
pin name Y signal _7205_ layer 1 5 -216
cell 6331 NAND3X1_352
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7199_ layer 1 -120 30
pin name B signal _7205_ layer 1 -20 -50
pin name C signal _7195_ layer 1 40 130
pin name Y signal _7206_ layer 1 -40 340
cell 6332 NAND2X1_1492
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<147> layer 1 -80 -170
pin name B signal _7200_ layer 1 80 70
pin name Y signal _7207_ layer 1 50 -340
cell 6333 NOR2X1_857
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7207_ layer 1 -80 -270
pin name B signal _7193_ layer 1 80 -31
pin name Y signal _7208_ layer 1 0 -150
cell 6334 NAND2X1_1493
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _7208_ layer 1 80 70
pin name Y signal _7209_ layer 1 50 -340
cell 6335 NAND2X1_1494
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<146> layer 1 -80 -170
pin name B signal wSelec<147> layer 1 80 70
pin name Y signal _7210_ layer 1 50 -340
cell 6336 NOR2X1_858
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7210_ layer 1 -80 -270
pin name B signal _7197_ layer 1 80 -31
pin name Y signal _7211_ layer 1 0 -150
cell 6337 NOR2X1_859
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7210_ layer 1 -80 -270
pin name B signal _7188_ layer 1 80 -31
pin name Y signal _7212_ layer 1 0 -150
cell 6338 AOI22X1_1139
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7211_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _7212_ layer 1 70 -90
pin name Y signal _7213_ layer 1 5 -216
cell 6339 NOR2X1_860
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7203_ layer 1 -80 -270
pin name B signal _7210_ layer 1 80 -31
pin name Y signal _7214_ layer 1 0 -150
cell 6340 NOR2X1_861
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7203_ layer 1 -80 -270
pin name B signal _7207_ layer 1 80 -31
pin name Y signal _7215_ layer 1 0 -150
cell 6341 AOI22X1_1140
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _7214_ layer 1 -80 -131
pin name C signal _7215_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _7216_ layer 1 5 -216
cell 6342 NAND3X1_353
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7209_ layer 1 -120 30
pin name B signal _7216_ layer 1 -20 -50
pin name C signal _7213_ layer 1 40 130
pin name Y signal _7217_ layer 1 -40 340
cell 6343 NOR2X1_862
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7197_ layer 1 -80 -270
pin name B signal _7207_ layer 1 80 -31
pin name Y signal _7218_ layer 1 0 -150
cell 6344 NAND2X1_1495
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _7218_ layer 1 80 70
pin name Y signal _7219_ layer 1 50 -340
cell 6345 NOR2X1_863
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7207_ layer 1 -80 -270
pin name B signal _7188_ layer 1 80 -31
pin name Y signal _7220_ layer 1 0 -150
cell 6346 NAND2X1_1496
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _7220_ layer 1 80 70
pin name Y signal _7221_ layer 1 50 -340
cell 6347 NOR2X1_864
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7201_ layer 1 -80 -270
pin name B signal _7193_ layer 1 80 -31
pin name Y signal _7222_ layer 1 0 -150
cell 6348 NAND2X1_1497
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _7222_ layer 1 80 70
pin name Y signal _7223_ layer 1 50 -340
cell 6349 NAND3X1_354
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7219_ layer 1 -120 30
pin name B signal _7221_ layer 1 -20 -50
pin name C signal _7223_ layer 1 40 130
pin name Y signal _7224_ layer 1 -40 340
cell 6350 INVX1_925
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _7225_ layer 1 40 0
cell 6351 NOR2X1_865
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7200_ layer 1 -80 -270
pin name B signal _7189_ layer 1 80 -31
pin name Y signal _7226_ layer 1 0 -150
cell 6352 NAND2X1_1498
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7192_ layer 1 -80 -170
pin name B signal _7226_ layer 1 80 70
pin name Y signal _7227_ layer 1 50 -340
cell 6353 NOR2X1_866
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7197_ layer 1 -80 -270
pin name B signal _7201_ layer 1 80 -31
pin name Y signal _7228_ layer 1 0 -150
cell 6354 NOR2X1_867
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7203_ layer 1 -80 -270
pin name B signal _7201_ layer 1 80 -31
pin name Y signal _7229_ layer 1 0 -150
cell 6355 AOI22X1_1141
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7228_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _7229_ layer 1 70 -90
pin name Y signal _7230_ layer 1 5 -216
cell 6356 OAI21X1_242
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7225_ layer 1 -80 -165
pin name B signal _7227_ layer 1 -40 -70
pin name C signal _7230_ layer 1 80 150
pin name Y signal _7231_ layer 1 25 -50
cell 6357 OR2X2_84
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7231_ layer 1 -120 -270
pin name B signal _7224_ layer 1 -20 -111
pin name Y signal _7232_ layer 1 120 -50
cell 6358 NOR3X1_628
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7206_ layer 1 -175 -251
pin name B signal _7217_ layer 1 -100 -150
pin name C signal _7232_ layer 1 -20 -50
pin name Y signal _7233_ layer 1 -106 -335
cell 6359 AND2X2_158
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7233_ layer 1 -120 -131
pin name B signal _6997_ layer 1 -40 -50
pin name Y signal _7234_ layer 1 89 -340
cell 6360 AOI21X1_171
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7088_ layer 1 -80 -35
pin name B signal _7186_ layer 1 -40 -131
pin name C signal _7234_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<0> layer 1 40 -340
cell 6361 INVX1_926
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7105_ layer 1 -40 -270
pin name Y signal _7235_ layer 1 40 0
cell 6362 AOI21X1_172
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _7235_ layer 1 -40 -131
pin name C signal _6997_ layer 1 120 -251
pin name Y signal _7236_ layer 1 40 -340
cell 6363 AOI22X1_1142
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _7005_ layer 1 -80 -131
pin name C signal _7021_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _7237_ layer 1 5 -216
cell 6364 AOI22X1_1143
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _7025_ layer 1 -80 -131
pin name C signal _7031_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _7238_ layer 1 5 -216
cell 6365 NAND3X1_355
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7236_ layer 1 -120 30
pin name B signal _7237_ layer 1 -20 -50
pin name C signal _7238_ layer 1 40 130
pin name Y signal _7239_ layer 1 -40 340
cell 6366 INVX1_927
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7065_ layer 1 -40 -270
pin name Y signal _7240_ layer 1 40 0
cell 6367 AOI22X1_1144
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7090_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _7240_ layer 1 70 -90
pin name Y signal _7241_ layer 1 5 -216
cell 6368 AOI22X1_1145
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _7164_ layer 1 -80 -131
pin name C signal _7043_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _7242_ layer 1 5 -216
cell 6369 INVX1_928
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _7243_ layer 1 40 0
cell 6370 INVX1_929
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _7244_ layer 1 40 0
cell 6371 OAI22X1_196
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7243_ layer 1 -120 -165
pin name B signal _7052_ layer 1 -80 -70
pin name C signal _7050_ layer 1 160 -131
pin name D signal _7244_ layer 1 80 -70
pin name Y signal _7245_ layer 1 0 -150
cell 6372 INVX1_930
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _7246_ layer 1 40 0
cell 6373 NAND2X1_1499
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _7153_ layer 1 80 70
pin name Y signal _7247_ layer 1 50 -340
cell 6374 OAI21X1_243
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7246_ layer 1 -80 -165
pin name B signal _7058_ layer 1 -40 -70
pin name C signal _7247_ layer 1 80 150
pin name Y signal _7248_ layer 1 25 -50
cell 6375 NOR2X1_868
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7245_ layer 1 -80 -270
pin name B signal _7248_ layer 1 80 -31
pin name Y signal _7249_ layer 1 0 -150
cell 6376 NAND3X1_356
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7241_ layer 1 -120 30
pin name B signal _7242_ layer 1 -20 -50
pin name C signal _7249_ layer 1 40 130
pin name Y signal _7250_ layer 1 -40 340
cell 6377 INVX1_931
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _7251_ layer 1 40 0
cell 6378 NAND2X1_1500
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _7037_ layer 1 80 70
pin name Y signal _7252_ layer 1 50 -340
cell 6379 OAI21X1_244
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7251_ layer 1 -80 -165
pin name B signal _7067_ layer 1 -40 -70
pin name C signal _7252_ layer 1 80 150
pin name Y signal _7253_ layer 1 25 -50
cell 6380 INVX1_932
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _7254_ layer 1 40 0
cell 6381 INVX1_933
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _7255_ layer 1 40 0
cell 6382 OAI22X1_197
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7254_ layer 1 -120 -165
pin name B signal _7073_ layer 1 -80 -70
pin name C signal _7071_ layer 1 160 -131
pin name D signal _7255_ layer 1 80 -70
pin name Y signal _7256_ layer 1 0 -150
cell 6383 NOR2X1_869
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7256_ layer 1 -80 -270
pin name B signal _7253_ layer 1 80 -31
pin name Y signal _7257_ layer 1 0 -150
cell 6384 AOI22X1_1146
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7157_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _7130_ layer 1 70 -90
pin name Y signal _7258_ layer 1 5 -216
cell 6385 AND2X2_159
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7004_ layer 1 -120 -131
pin name B signal _7019_ layer 1 -40 -50
pin name Y signal _7259_ layer 1 89 -340
cell 6386 AOI22X1_1147
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _7129_ layer 1 -80 -131
pin name C signal _7259_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _7260_ layer 1 5 -216
cell 6387 NAND3X1_357
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7258_ layer 1 -120 30
pin name B signal _7260_ layer 1 -20 -50
pin name C signal _7257_ layer 1 40 130
pin name Y signal _7261_ layer 1 -40 340
cell 6388 NOR3X1_629
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7261_ layer 1 -175 -251
pin name B signal _7239_ layer 1 -100 -150
pin name C signal _7250_ layer 1 -20 -50
pin name Y signal _7262_ layer 1 -106 -335
cell 6389 INVX1_934
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _7263_ layer 1 40 0
cell 6390 NAND2X1_1501
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _7092_ layer 1 80 70
pin name Y signal _7264_ layer 1 50 -340
cell 6391 OAI21X1_245
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7094_ layer 1 -80 -165
pin name B signal _7263_ layer 1 -40 -70
pin name C signal _7264_ layer 1 80 150
pin name Y signal _7265_ layer 1 25 -50
cell 6392 AOI21X1_173
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _7141_ layer 1 -40 -131
pin name C signal _7265_ layer 1 120 -251
pin name Y signal _7266_ layer 1 40 -340
cell 6393 INVX1_935
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _7267_ layer 1 40 0
cell 6394 INVX1_936
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _7268_ layer 1 40 0
cell 6395 OAI22X1_198
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7268_ layer 1 -120 -165
pin name B signal _7100_ layer 1 -80 -70
pin name C signal _7101_ layer 1 160 -131
pin name D signal _7267_ layer 1 80 -70
pin name Y signal _7269_ layer 1 0 -150
cell 6396 INVX1_937
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _7270_ layer 1 40 0
cell 6397 NAND2X1_1502
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _7110_ layer 1 80 70
pin name Y signal _7271_ layer 1 50 -340
cell 6398 OAI21X1_246
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7011_ layer 1 -80 -165
pin name B signal _7270_ layer 1 -40 -70
pin name C signal _7271_ layer 1 80 150
pin name Y signal _7272_ layer 1 25 -50
cell 6399 NOR2X1_870
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7272_ layer 1 -80 -270
pin name B signal _7269_ layer 1 80 -31
pin name Y signal _7273_ layer 1 0 -150
cell 6400 INVX1_938
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _7274_ layer 1 40 0
cell 6401 INVX1_939
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _7275_ layer 1 40 0
cell 6402 OAI22X1_199
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7106_ layer 1 -120 -165
pin name B signal _7275_ layer 1 -80 -70
pin name C signal _7112_ layer 1 160 -131
pin name D signal _7274_ layer 1 80 -70
pin name Y signal _7276_ layer 1 0 -150
cell 6403 INVX1_940
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _7277_ layer 1 40 0
cell 6404 NOR2X1_871
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7277_ layer 1 -80 -270
pin name B signal _7117_ layer 1 80 -31
pin name Y signal _7278_ layer 1 0 -150
cell 6405 INVX1_941
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _7279_ layer 1 40 0
cell 6406 NOR2X1_872
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7279_ layer 1 -80 -270
pin name B signal _7118_ layer 1 80 -31
pin name Y signal _7280_ layer 1 0 -150
cell 6407 NOR3X1_630
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7278_ layer 1 -175 -251
pin name B signal _7276_ layer 1 -100 -150
pin name C signal _7280_ layer 1 -20 -50
pin name Y signal _7281_ layer 1 -106 -335
cell 6408 NAND3X1_358
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7273_ layer 1 -120 30
pin name B signal _7266_ layer 1 -20 -50
pin name C signal _7281_ layer 1 40 130
pin name Y signal _7282_ layer 1 -40 340
cell 6409 AOI22X1_1148
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _7122_ layer 1 -80 -131
pin name C signal _7123_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _7283_ layer 1 5 -216
cell 6410 AOI22X1_1149
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7125_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _7126_ layer 1 70 -90
pin name Y signal _7284_ layer 1 5 -216
cell 6411 NAND2X1_1503
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7283_ layer 1 -80 -170
pin name B signal _7284_ layer 1 80 70
pin name Y signal _7285_ layer 1 50 -340
cell 6412 AOI22X1_1150
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _7133_ layer 1 -80 -131
pin name C signal _7132_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _7286_ layer 1 5 -216
cell 6413 AOI22X1_1151
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7076_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _7083_ layer 1 70 -90
pin name Y signal _7287_ layer 1 5 -216
cell 6414 NAND2X1_1504
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7286_ layer 1 -80 -170
pin name B signal _7287_ layer 1 80 70
pin name Y signal _7288_ layer 1 50 -340
cell 6415 NOR2X1_873
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7285_ layer 1 -80 -270
pin name B signal _7288_ layer 1 80 -31
pin name Y signal _7289_ layer 1 0 -150
cell 6416 AOI22X1_1152
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7137_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _7138_ layer 1 70 -90
pin name Y signal _7290_ layer 1 5 -216
cell 6417 AOI22X1_1153
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7039_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _7140_ layer 1 70 -90
pin name Y signal _7291_ layer 1 5 -216
cell 6418 NAND2X1_1505
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7290_ layer 1 -80 -170
pin name B signal _7291_ layer 1 80 70
pin name Y signal _7292_ layer 1 50 -340
cell 6419 AOI22X1_1154
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _7144_ layer 1 -80 -131
pin name C signal _7145_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _7293_ layer 1 5 -216
cell 6420 AOI22X1_1155
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7147_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _7148_ layer 1 70 -90
pin name Y signal _7294_ layer 1 5 -216
cell 6421 NAND2X1_1506
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7294_ layer 1 -80 -170
pin name B signal _7293_ layer 1 80 70
pin name Y signal _7295_ layer 1 50 -340
cell 6422 NOR2X1_874
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7292_ layer 1 -80 -270
pin name B signal _7295_ layer 1 80 -31
pin name Y signal _7296_ layer 1 0 -150
cell 6423 NAND2X1_1507
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7296_ layer 1 -80 -170
pin name B signal _7289_ layer 1 80 70
pin name Y signal _7297_ layer 1 50 -340
cell 6424 AOI22X1_1156
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _7154_ layer 1 -80 -131
pin name C signal _7055_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _7298_ layer 1 5 -216
cell 6425 AOI22X1_1157
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7078_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _7156_ layer 1 70 -90
pin name Y signal _7299_ layer 1 5 -216
cell 6426 NAND2X1_1508
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7298_ layer 1 -80 -170
pin name B signal _7299_ layer 1 80 70
pin name Y signal _7300_ layer 1 50 -340
cell 6427 AOI22X1_1158
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _7045_ layer 1 -80 -131
pin name C signal _7165_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _7301_ layer 1 5 -216
cell 6428 NAND2X1_1509
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _7160_ layer 1 80 70
pin name Y signal _7302_ layer 1 50 -340
cell 6429 NAND2X1_1510
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _7162_ layer 1 80 70
pin name Y signal _7303_ layer 1 50 -340
cell 6430 NAND3X1_359
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7302_ layer 1 -120 30
pin name B signal _7303_ layer 1 -20 -50
pin name C signal _7301_ layer 1 40 130
pin name Y signal _7304_ layer 1 -40 340
cell 6431 NOR2X1_875
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7304_ layer 1 -80 -270
pin name B signal _7300_ layer 1 80 -31
pin name Y signal _7305_ layer 1 0 -150
cell 6432 AOI22X1_1159
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _7169_ layer 1 -80 -131
pin name C signal _7170_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _7306_ layer 1 5 -216
cell 6433 NAND2X1_1511
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _7172_ layer 1 80 70
pin name Y signal _7307_ layer 1 50 -340
cell 6434 NAND2X1_1512
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _7174_ layer 1 80 70
pin name Y signal _7308_ layer 1 50 -340
cell 6435 NAND3X1_360
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7307_ layer 1 -120 30
pin name B signal _7308_ layer 1 -20 -50
pin name C signal _7306_ layer 1 40 130
pin name Y signal _7309_ layer 1 -40 340
cell 6436 AOI22X1_1160
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _7178_ layer 1 -80 -131
pin name C signal _7177_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _7310_ layer 1 5 -216
cell 6437 AOI22X1_1161
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _7181_ layer 1 -80 -131
pin name C signal _7180_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _7311_ layer 1 5 -216
cell 6438 NAND2X1_1513
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7310_ layer 1 -80 -170
pin name B signal _7311_ layer 1 80 70
pin name Y signal _7312_ layer 1 50 -340
cell 6439 NOR2X1_876
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7312_ layer 1 -80 -270
pin name B signal _7309_ layer 1 80 -31
pin name Y signal _7313_ layer 1 0 -150
cell 6440 NAND2X1_1514
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7305_ layer 1 -80 -170
pin name B signal _7313_ layer 1 80 70
pin name Y signal _7314_ layer 1 50 -340
cell 6441 NOR3X1_631
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7297_ layer 1 -175 -251
pin name B signal _7282_ layer 1 -100 -150
pin name C signal _7314_ layer 1 -20 -50
pin name Y signal _7315_ layer 1 -106 -335
cell 6442 AOI21X1_174
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _7191_ layer 1 -40 -131
pin name C signal _6996_ layer 1 120 -251
pin name Y signal _7316_ layer 1 40 -340
cell 6443 AOI22X1_1162
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7194_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _7222_ layer 1 70 -90
pin name Y signal _7317_ layer 1 5 -216
cell 6444 AOI22X1_1163
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7215_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _7198_ layer 1 70 -90
pin name Y signal _7318_ layer 1 5 -216
cell 6445 NAND3X1_361
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7316_ layer 1 -120 30
pin name B signal _7318_ layer 1 -20 -50
pin name C signal _7317_ layer 1 40 130
pin name Y signal _7319_ layer 1 -40 340
cell 6446 NAND3X1_362
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _7192_ layer 1 -20 -50
pin name C signal _7226_ layer 1 40 130
pin name Y signal _7320_ layer 1 -40 340
cell 6447 AOI22X1_1164
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _7214_ layer 1 -80 -131
pin name C signal _7202_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _7321_ layer 1 5 -216
cell 6448 AND2X2_160
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7321_ layer 1 -120 -131
pin name B signal _7320_ layer 1 -40 -50
pin name Y signal _7322_ layer 1 89 -340
cell 6449 AOI22X1_1165
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7211_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _7218_ layer 1 70 -90
pin name Y signal _7323_ layer 1 5 -216
cell 6450 AOI22X1_1166
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _7212_ layer 1 -80 -131
pin name C signal _7208_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _7324_ layer 1 5 -216
cell 6451 AND2X2_161
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7324_ layer 1 -120 -131
pin name B signal _7323_ layer 1 -40 -50
pin name Y signal _7325_ layer 1 89 -340
cell 6452 AOI22X1_1167
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7228_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _7229_ layer 1 70 -90
pin name Y signal _7326_ layer 1 5 -216
cell 6453 AOI22X1_1168
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7204_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _7220_ layer 1 70 -90
pin name Y signal _7327_ layer 1 5 -216
cell 6454 AND2X2_162
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7326_ layer 1 -120 -131
pin name B signal _7327_ layer 1 -40 -50
pin name Y signal _7328_ layer 1 89 -340
cell 6455 NAND3X1_363
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7322_ layer 1 -120 30
pin name B signal _7328_ layer 1 -20 -50
pin name C signal _7325_ layer 1 40 130
pin name Y signal _7329_ layer 1 -40 340
cell 6456 NOR2X1_877
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7319_ layer 1 -80 -270
pin name B signal _7329_ layer 1 80 -31
pin name Y signal _7330_ layer 1 0 -150
cell 6457 AOI21X1_175
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7262_ layer 1 -80 -35
pin name B signal _7315_ layer 1 -40 -131
pin name C signal _7330_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<1> layer 1 40 -340
cell 6458 AOI21X1_176
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _7235_ layer 1 -40 -131
pin name C signal _6997_ layer 1 120 -251
pin name Y signal _7331_ layer 1 40 -340
cell 6459 INVX1_942
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7094_ layer 1 -40 -270
pin name Y signal _7332_ layer 1 40 0
cell 6460 AOI22X1_1169
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _7005_ layer 1 -80 -131
pin name C signal _7332_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _7333_ layer 1 5 -216
cell 6461 INVX1_943
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7106_ layer 1 -40 -270
pin name Y signal _7334_ layer 1 40 0
cell 6462 AOI22X1_1170
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _7141_ layer 1 -80 -131
pin name C signal _7334_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _7335_ layer 1 5 -216
cell 6463 NAND3X1_364
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7335_ layer 1 -120 30
pin name B signal _7331_ layer 1 -20 -50
pin name C signal _7333_ layer 1 40 130
pin name Y signal _7336_ layer 1 -40 340
cell 6464 AOI22X1_1171
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7090_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _7240_ layer 1 70 -90
pin name Y signal _7337_ layer 1 5 -216
cell 6465 AOI22X1_1172
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _7039_ layer 1 -80 -131
pin name C signal _7012_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _7338_ layer 1 5 -216
cell 6466 INVX1_944
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _7339_ layer 1 40 0
cell 6467 NAND2X1_1515
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _7129_ layer 1 80 70
pin name Y signal _7340_ layer 1 50 -340
cell 6468 OAI21X1_247
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7339_ layer 1 -80 -165
pin name B signal _7101_ layer 1 -40 -70
pin name C signal _7340_ layer 1 80 150
pin name Y signal _7341_ layer 1 25 -50
cell 6469 INVX1_945
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _7342_ layer 1 40 0
cell 6470 NAND2X1_1516
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _7055_ layer 1 80 70
pin name Y signal _7343_ layer 1 50 -340
cell 6471 OAI21X1_248
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7342_ layer 1 -80 -165
pin name B signal _7058_ layer 1 -40 -70
pin name C signal _7343_ layer 1 80 150
pin name Y signal _7344_ layer 1 25 -50
cell 6472 NOR2X1_878
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7341_ layer 1 -80 -270
pin name B signal _7344_ layer 1 80 -31
pin name Y signal _7345_ layer 1 0 -150
cell 6473 NAND3X1_365
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7337_ layer 1 -120 30
pin name B signal _7338_ layer 1 -20 -50
pin name C signal _7345_ layer 1 40 130
pin name Y signal _7346_ layer 1 -40 340
cell 6474 INVX1_946
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _7347_ layer 1 40 0
cell 6475 NAND2X1_1517
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _7037_ layer 1 80 70
pin name Y signal _7348_ layer 1 50 -340
cell 6476 OAI21X1_249
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7347_ layer 1 -80 -165
pin name B signal _7067_ layer 1 -40 -70
pin name C signal _7348_ layer 1 80 150
pin name Y signal _7349_ layer 1 25 -50
cell 6477 INVX1_947
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _7350_ layer 1 40 0
cell 6478 INVX1_948
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _7351_ layer 1 40 0
cell 6479 OAI22X1_200
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7350_ layer 1 -120 -165
pin name B signal _7073_ layer 1 -80 -70
pin name C signal _7071_ layer 1 160 -131
pin name D signal _7351_ layer 1 80 -70
pin name Y signal _7352_ layer 1 0 -150
cell 6480 NOR2X1_879
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7352_ layer 1 -80 -270
pin name B signal _7349_ layer 1 80 -31
pin name Y signal _7353_ layer 1 0 -150
cell 6481 AOI22X1_1173
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7157_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _7130_ layer 1 70 -90
pin name Y signal _7354_ layer 1 5 -216
cell 6482 AND2X2_163
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7029_ layer 1 -120 -131
pin name B signal _7051_ layer 1 -40 -50
pin name Y signal _7355_ layer 1 89 -340
cell 6483 AOI22X1_1174
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _7355_ layer 1 -80 -131
pin name C signal _7259_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _7356_ layer 1 5 -216
cell 6484 NAND3X1_366
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7354_ layer 1 -120 30
pin name B signal _7356_ layer 1 -20 -50
pin name C signal _7353_ layer 1 40 130
pin name Y signal _7357_ layer 1 -40 340
cell 6485 NOR3X1_632
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7357_ layer 1 -175 -251
pin name B signal _7336_ layer 1 -100 -150
pin name C signal _7346_ layer 1 -20 -50
pin name Y signal _7358_ layer 1 -106 -335
cell 6486 INVX1_949
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _7359_ layer 1 40 0
cell 6487 NOR3X1_633
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7359_ layer 1 -175 -251
pin name B signal _7024_ layer 1 -100 -150
pin name C signal _7023_ layer 1 -20 -50
pin name Y signal _7360_ layer 1 -106 -335
cell 6488 AND2X2_164
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7045_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _7361_ layer 1 89 -340
cell 6489 AND2X2_165
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7165_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _7362_ layer 1 89 -340
cell 6490 NOR3X1_634
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7362_ layer 1 -175 -251
pin name B signal _7361_ layer 1 -100 -150
pin name C signal _7360_ layer 1 -20 -50
pin name Y signal _7363_ layer 1 -106 -335
cell 6491 INVX1_950
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _7364_ layer 1 40 0
cell 6492 INVX1_951
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _7365_ layer 1 40 0
cell 6493 OAI22X1_201
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7365_ layer 1 -120 -165
pin name B signal _7100_ layer 1 -80 -70
pin name C signal _7050_ layer 1 160 -131
pin name D signal _7364_ layer 1 80 -70
pin name Y signal _7366_ layer 1 0 -150
cell 6494 INVX1_952
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _7367_ layer 1 40 0
cell 6495 INVX1_953
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _7368_ layer 1 40 0
cell 6496 NAND2X1_1518
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7041_ layer 1 -80 -170
pin name B signal _7042_ layer 1 80 70
pin name Y signal _7369_ layer 1 50 -340
cell 6497 OAI22X1_202
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7369_ layer 1 -120 -165
pin name B signal _7368_ layer 1 -80 -70
pin name C signal _7367_ layer 1 160 -131
pin name D signal _7020_ layer 1 80 -70
pin name Y signal _7370_ layer 1 0 -150
cell 6498 NOR2X1_880
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7366_ layer 1 -80 -270
pin name B signal _7370_ layer 1 80 -31
pin name Y signal _7371_ layer 1 0 -150
cell 6499 INVX1_954
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _7372_ layer 1 40 0
cell 6500 NOR3X1_635
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7001_ layer 1 -175 -251
pin name B signal _7018_ layer 1 -100 -150
pin name C signal _7009_ layer 1 -20 -50
pin name Y signal _7373_ layer 1 -106 -335
cell 6501 NAND2X1_1519
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _7373_ layer 1 80 70
pin name Y signal _7374_ layer 1 50 -340
cell 6502 OAI21X1_250
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7030_ layer 1 -80 -165
pin name B signal _7372_ layer 1 -40 -70
pin name C signal _7374_ layer 1 80 150
pin name Y signal _7375_ layer 1 25 -50
cell 6503 INVX1_955
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _7376_ layer 1 40 0
cell 6504 INVX1_956
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _7377_ layer 1 40 0
cell 6505 OAI22X1_203
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7117_ layer 1 -120 -165
pin name B signal _7377_ layer 1 -80 -70
pin name C signal _7376_ layer 1 160 -131
pin name D signal _7118_ layer 1 80 -70
pin name Y signal _7378_ layer 1 0 -150
cell 6506 NOR2X1_881
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7375_ layer 1 -80 -270
pin name B signal _7378_ layer 1 80 -31
pin name Y signal _7379_ layer 1 0 -150
cell 6507 NAND3X1_367
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7363_ layer 1 -120 30
pin name B signal _7379_ layer 1 -20 -50
pin name C signal _7371_ layer 1 40 130
pin name Y signal _7380_ layer 1 -40 340
cell 6508 AOI22X1_1175
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _7122_ layer 1 -80 -131
pin name C signal _7123_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _7381_ layer 1 5 -216
cell 6509 AOI22X1_1176
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7125_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _7126_ layer 1 70 -90
pin name Y signal _7382_ layer 1 5 -216
cell 6510 NAND2X1_1520
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7381_ layer 1 -80 -170
pin name B signal _7382_ layer 1 80 70
pin name Y signal _7383_ layer 1 50 -340
cell 6511 AOI22X1_1177
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _7133_ layer 1 -80 -131
pin name C signal _7132_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _7384_ layer 1 5 -216
cell 6512 AOI22X1_1178
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7076_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _7083_ layer 1 70 -90
pin name Y signal _7385_ layer 1 5 -216
cell 6513 NAND2X1_1521
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7384_ layer 1 -80 -170
pin name B signal _7385_ layer 1 80 70
pin name Y signal _7386_ layer 1 50 -340
cell 6514 NOR2X1_882
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7383_ layer 1 -80 -270
pin name B signal _7386_ layer 1 80 -31
pin name Y signal _7387_ layer 1 0 -150
cell 6515 AOI22X1_1179
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7137_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _7138_ layer 1 70 -90
pin name Y signal _7388_ layer 1 5 -216
cell 6516 AOI22X1_1180
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _7164_ layer 1 -80 -131
pin name C signal _7140_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _7389_ layer 1 5 -216
cell 6517 NAND2X1_1522
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7389_ layer 1 -80 -170
pin name B signal _7388_ layer 1 80 70
pin name Y signal _7390_ layer 1 50 -340
cell 6518 AOI22X1_1181
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _7144_ layer 1 -80 -131
pin name C signal _7145_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _7391_ layer 1 5 -216
cell 6519 AOI22X1_1182
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7147_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _7148_ layer 1 70 -90
pin name Y signal _7392_ layer 1 5 -216
cell 6520 NAND2X1_1523
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7392_ layer 1 -80 -170
pin name B signal _7391_ layer 1 80 70
pin name Y signal _7393_ layer 1 50 -340
cell 6521 NOR2X1_883
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7390_ layer 1 -80 -270
pin name B signal _7393_ layer 1 80 -31
pin name Y signal _7394_ layer 1 0 -150
cell 6522 NAND2X1_1524
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7394_ layer 1 -80 -170
pin name B signal _7387_ layer 1 80 70
pin name Y signal _7395_ layer 1 50 -340
cell 6523 AOI22X1_1183
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _7154_ layer 1 -80 -131
pin name C signal _7153_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _7396_ layer 1 5 -216
cell 6524 AOI22X1_1184
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7078_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _7156_ layer 1 70 -90
pin name Y signal _7397_ layer 1 5 -216
cell 6525 NAND2X1_1525
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7396_ layer 1 -80 -170
pin name B signal _7397_ layer 1 80 70
pin name Y signal _7398_ layer 1 50 -340
cell 6526 AOI22X1_1185
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _7162_ layer 1 -80 -131
pin name C signal _7160_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _7399_ layer 1 5 -216
cell 6527 AOI22X1_1186
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7092_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _7110_ layer 1 70 -90
pin name Y signal _7400_ layer 1 5 -216
cell 6528 NAND2X1_1526
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7400_ layer 1 -80 -170
pin name B signal _7399_ layer 1 80 70
pin name Y signal _7401_ layer 1 50 -340
cell 6529 NOR2X1_884
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7401_ layer 1 -80 -270
pin name B signal _7398_ layer 1 80 -31
pin name Y signal _7402_ layer 1 0 -150
cell 6530 AOI22X1_1187
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _7169_ layer 1 -80 -131
pin name C signal _7170_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _7403_ layer 1 5 -216
cell 6531 NAND2X1_1527
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _7172_ layer 1 80 70
pin name Y signal _7404_ layer 1 50 -340
cell 6532 NAND2X1_1528
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _7174_ layer 1 80 70
pin name Y signal _7405_ layer 1 50 -340
cell 6533 NAND3X1_368
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7404_ layer 1 -120 30
pin name B signal _7405_ layer 1 -20 -50
pin name C signal _7403_ layer 1 40 130
pin name Y signal _7406_ layer 1 -40 340
cell 6534 AOI22X1_1188
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _7178_ layer 1 -80 -131
pin name C signal _7177_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _7407_ layer 1 5 -216
cell 6535 AOI22X1_1189
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _7181_ layer 1 -80 -131
pin name C signal _7180_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _7408_ layer 1 5 -216
cell 6536 NAND2X1_1529
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7407_ layer 1 -80 -170
pin name B signal _7408_ layer 1 80 70
pin name Y signal _7409_ layer 1 50 -340
cell 6537 NOR2X1_885
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7409_ layer 1 -80 -270
pin name B signal _7406_ layer 1 80 -31
pin name Y signal _7410_ layer 1 0 -150
cell 6538 NAND2X1_1530
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7402_ layer 1 -80 -170
pin name B signal _7410_ layer 1 80 70
pin name Y signal _7411_ layer 1 50 -340
cell 6539 NOR3X1_636
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7395_ layer 1 -175 -251
pin name B signal _7380_ layer 1 -100 -150
pin name C signal _7411_ layer 1 -20 -50
pin name Y signal _7412_ layer 1 -106 -335
cell 6540 AOI22X1_1190
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7218_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _7220_ layer 1 70 -90
pin name Y signal _7413_ layer 1 5 -216
cell 6541 AOI22X1_1191
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7215_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _7222_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _7414_ layer 1 5 -216
cell 6542 NAND2X1_1531
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7413_ layer 1 -80 -170
pin name B signal _7414_ layer 1 80 70
pin name Y signal _7415_ layer 1 50 -340
cell 6543 AOI21X1_177
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _7208_ layer 1 -40 -131
pin name C signal _7415_ layer 1 120 -251
pin name Y signal _7416_ layer 1 40 -340
cell 6544 INVX1_957
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _7417_ layer 1 40 0
cell 6545 AOI22X1_1192
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7228_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _7229_ layer 1 70 -90
pin name Y signal _7418_ layer 1 5 -216
cell 6546 OAI21X1_251
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7417_ layer 1 -80 -165
pin name B signal _7227_ layer 1 -40 -70
pin name C signal _7418_ layer 1 80 150
pin name Y signal _7419_ layer 1 25 -50
cell 6547 AOI22X1_1193
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7191_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _7194_ layer 1 70 -90
pin name Y signal _7420_ layer 1 5 -216
cell 6548 NAND2X1_1532
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _7198_ layer 1 80 70
pin name Y signal _7421_ layer 1 50 -340
cell 6549 AOI22X1_1194
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7204_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _7202_ layer 1 70 -90
pin name Y signal _7422_ layer 1 5 -216
cell 6550 NAND3X1_369
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7421_ layer 1 -120 30
pin name B signal _7422_ layer 1 -20 -50
pin name C signal _7420_ layer 1 40 130
pin name Y signal _7423_ layer 1 -40 340
cell 6551 NOR2X1_886
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7419_ layer 1 -80 -270
pin name B signal _7423_ layer 1 80 -31
pin name Y signal _7424_ layer 1 0 -150
cell 6552 NAND2X1_1533
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _7211_ layer 1 80 70
pin name Y signal _7425_ layer 1 50 -340
cell 6553 NAND2X1_1534
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _7212_ layer 1 80 70
pin name Y signal _7426_ layer 1 50 -340
cell 6554 NAND2X1_1535
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7425_ layer 1 -80 -170
pin name B signal _7426_ layer 1 80 70
pin name Y signal _7427_ layer 1 50 -340
cell 6555 AOI21X1_178
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _7214_ layer 1 -40 -131
pin name C signal _7427_ layer 1 120 -251
pin name Y signal _7428_ layer 1 40 -340
cell 6556 NAND3X1_370
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7416_ layer 1 -120 30
pin name B signal _7428_ layer 1 -20 -50
pin name C signal _7424_ layer 1 40 130
pin name Y signal _7429_ layer 1 -40 340
cell 6557 NOR2X1_887
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6996_ layer 1 -80 -270
pin name B signal _7429_ layer 1 80 -31
pin name Y signal _7430_ layer 1 0 -150
cell 6558 AOI21X1_179
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7358_ layer 1 -80 -35
pin name B signal _7412_ layer 1 -40 -131
pin name C signal _7430_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<2> layer 1 40 -340
cell 6559 AOI21X1_180
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _7240_ layer 1 -40 -131
pin name C signal _6997_ layer 1 120 -251
pin name Y signal _7431_ layer 1 40 -340
cell 6560 AOI22X1_1195
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7012_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _7332_ layer 1 70 -90
pin name Y signal _7432_ layer 1 5 -216
cell 6561 AOI22X1_1196
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _7334_ layer 1 -80 -131
pin name C signal _7090_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _7433_ layer 1 5 -216
cell 6562 NAND3X1_371
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7433_ layer 1 -120 30
pin name B signal _7431_ layer 1 -20 -50
pin name C signal _7432_ layer 1 40 130
pin name Y signal _7434_ layer 1 -40 340
cell 6563 AOI22X1_1197
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _7039_ layer 1 -80 -131
pin name C signal _7037_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _7435_ layer 1 5 -216
cell 6564 AOI22X1_1198
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _7110_ layer 1 -80 -131
pin name C signal _7235_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _7436_ layer 1 5 -216
cell 6565 INVX1_958
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _7437_ layer 1 40 0
cell 6566 INVX1_959
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _7438_ layer 1 40 0
cell 6567 OAI22X1_204
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7437_ layer 1 -120 -165
pin name B signal _7052_ layer 1 -80 -70
pin name C signal _7101_ layer 1 160 -131
pin name D signal _7438_ layer 1 80 -70
pin name Y signal _7439_ layer 1 0 -150
cell 6568 INVX1_960
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _7440_ layer 1 40 0
cell 6569 NAND2X1_1536
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _7153_ layer 1 80 70
pin name Y signal _7441_ layer 1 50 -340
cell 6570 OAI21X1_252
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7440_ layer 1 -80 -165
pin name B signal _7058_ layer 1 -40 -70
pin name C signal _7441_ layer 1 80 150
pin name Y signal _7442_ layer 1 25 -50
cell 6571 NOR2X1_888
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7439_ layer 1 -80 -270
pin name B signal _7442_ layer 1 80 -31
pin name Y signal _7443_ layer 1 0 -150
cell 6572 NAND3X1_372
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7435_ layer 1 -120 30
pin name B signal _7436_ layer 1 -20 -50
pin name C signal _7443_ layer 1 40 130
pin name Y signal _7444_ layer 1 -40 340
cell 6573 AND2X2_166
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7066_ layer 1 -120 -131
pin name B signal _7000_ layer 1 -40 -50
pin name Y signal _7445_ layer 1 89 -340
cell 6574 AOI22X1_1199
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7005_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _7445_ layer 1 70 -90
pin name Y signal _7446_ layer 1 5 -216
cell 6575 AND2X2_167
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7064_ layer 1 -120 -131
pin name B signal _7029_ layer 1 -40 -50
pin name Y signal _7447_ layer 1 89 -340
cell 6576 AND2X2_168
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7072_ layer 1 -120 -131
pin name B signal _7029_ layer 1 -40 -50
pin name Y signal _7448_ layer 1 89 -340
cell 6577 AOI22X1_1200
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _7448_ layer 1 -80 -131
pin name C signal _7447_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _7449_ layer 1 5 -216
cell 6578 NAND2X1_1537
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _7157_ layer 1 80 70
pin name Y signal _7450_ layer 1 50 -340
cell 6579 NAND2X1_1538
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _7130_ layer 1 80 70
pin name Y signal _7451_ layer 1 50 -340
cell 6580 NAND2X1_1539
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7450_ layer 1 -80 -170
pin name B signal _7451_ layer 1 80 70
pin name Y signal _7452_ layer 1 50 -340
cell 6581 INVX1_961
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _7453_ layer 1 40 0
cell 6582 NAND2X1_1540
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _7129_ layer 1 80 70
pin name Y signal _7454_ layer 1 50 -340
cell 6583 OAI21X1_253
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7453_ layer 1 -80 -165
pin name B signal _7082_ layer 1 -40 -70
pin name C signal _7454_ layer 1 80 150
pin name Y signal _7455_ layer 1 25 -50
cell 6584 NOR2X1_889
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7452_ layer 1 -80 -270
pin name B signal _7455_ layer 1 80 -31
pin name Y signal _7456_ layer 1 0 -150
cell 6585 NAND3X1_373
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7446_ layer 1 -120 30
pin name B signal _7449_ layer 1 -20 -50
pin name C signal _7456_ layer 1 40 130
pin name Y signal _7457_ layer 1 -40 340
cell 6586 NOR3X1_637
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7444_ layer 1 -175 -251
pin name B signal _7434_ layer 1 -100 -150
pin name C signal _7457_ layer 1 -20 -50
pin name Y signal _7458_ layer 1 -106 -335
cell 6587 INVX1_962
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _7459_ layer 1 40 0
cell 6588 NAND2X1_1541
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _7045_ layer 1 80 70
pin name Y signal _7460_ layer 1 50 -340
cell 6589 OAI21X1_254
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7050_ layer 1 -80 -165
pin name B signal _7459_ layer 1 -40 -70
pin name C signal _7460_ layer 1 80 150
pin name Y signal _7461_ layer 1 25 -50
cell 6590 AOI21X1_181
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _7025_ layer 1 -40 -131
pin name C signal _7461_ layer 1 120 -251
pin name Y signal _7462_ layer 1 40 -340
cell 6591 INVX1_963
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _7463_ layer 1 40 0
cell 6592 INVX1_964
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _7464_ layer 1 40 0
cell 6593 OAI22X1_205
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7369_ layer 1 -120 -165
pin name B signal _7464_ layer 1 -80 -70
pin name C signal _7463_ layer 1 160 -131
pin name D signal _7020_ layer 1 80 -70
pin name Y signal _7465_ layer 1 0 -150
cell 6594 INVX1_965
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _7466_ layer 1 40 0
cell 6595 NAND2X1_1542
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _7165_ layer 1 80 70
pin name Y signal _7467_ layer 1 50 -340
cell 6596 OAI21X1_255
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7030_ layer 1 -80 -165
pin name B signal _7466_ layer 1 -40 -70
pin name C signal _7467_ layer 1 80 150
pin name Y signal _7468_ layer 1 25 -50
cell 6597 NOR2X1_890
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7468_ layer 1 -80 -270
pin name B signal _7465_ layer 1 80 -31
pin name Y signal _7469_ layer 1 0 -150
cell 6598 INVX1_966
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _7470_ layer 1 40 0
cell 6599 INVX1_967
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _7471_ layer 1 40 0
cell 6600 OAI22X1_206
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7117_ layer 1 -120 -165
pin name B signal _7471_ layer 1 -80 -70
pin name C signal _7470_ layer 1 160 -131
pin name D signal _7118_ layer 1 80 -70
pin name Y signal _7472_ layer 1 0 -150
cell 6601 INVX1_968
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _7473_ layer 1 40 0
cell 6602 NAND2X1_1543
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _7164_ layer 1 80 70
pin name Y signal _7474_ layer 1 50 -340
cell 6603 OAI21X1_256
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7473_ layer 1 -80 -165
pin name B signal _7100_ layer 1 -40 -70
pin name C signal _7474_ layer 1 80 150
pin name Y signal _7475_ layer 1 25 -50
cell 6604 NOR2X1_891
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7475_ layer 1 -80 -270
pin name B signal _7472_ layer 1 80 -31
pin name Y signal _7476_ layer 1 0 -150
cell 6605 NAND3X1_374
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7462_ layer 1 -120 30
pin name B signal _7476_ layer 1 -20 -50
pin name C signal _7469_ layer 1 40 130
pin name Y signal _7477_ layer 1 -40 340
cell 6606 AOI22X1_1201
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _7122_ layer 1 -80 -131
pin name C signal _7123_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _7478_ layer 1 5 -216
cell 6607 AOI22X1_1202
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7125_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _7126_ layer 1 70 -90
pin name Y signal _7479_ layer 1 5 -216
cell 6608 NAND2X1_1544
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7478_ layer 1 -80 -170
pin name B signal _7479_ layer 1 80 70
pin name Y signal _7480_ layer 1 50 -340
cell 6609 AOI22X1_1203
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _7133_ layer 1 -80 -131
pin name C signal _7132_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _7481_ layer 1 5 -216
cell 6610 AOI22X1_1204
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7076_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _7083_ layer 1 70 -90
pin name Y signal _7482_ layer 1 5 -216
cell 6611 NAND2X1_1545
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7481_ layer 1 -80 -170
pin name B signal _7482_ layer 1 80 70
pin name Y signal _7483_ layer 1 50 -340
cell 6612 NOR2X1_892
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7480_ layer 1 -80 -270
pin name B signal _7483_ layer 1 80 -31
pin name Y signal _7484_ layer 1 0 -150
cell 6613 AOI22X1_1205
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7137_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _7138_ layer 1 70 -90
pin name Y signal _7485_ layer 1 5 -216
cell 6614 AOI22X1_1206
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _7373_ layer 1 -80 -131
pin name C signal _7140_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _7486_ layer 1 5 -216
cell 6615 NAND2X1_1546
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7486_ layer 1 -80 -170
pin name B signal _7485_ layer 1 80 70
pin name Y signal _7487_ layer 1 50 -340
cell 6616 AOI22X1_1207
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _7144_ layer 1 -80 -131
pin name C signal _7145_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _7488_ layer 1 5 -216
cell 6617 AOI22X1_1208
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7147_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _7148_ layer 1 70 -90
pin name Y signal _7489_ layer 1 5 -216
cell 6618 NAND2X1_1547
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7489_ layer 1 -80 -170
pin name B signal _7488_ layer 1 80 70
pin name Y signal _7490_ layer 1 50 -340
cell 6619 NOR2X1_893
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7487_ layer 1 -80 -270
pin name B signal _7490_ layer 1 80 -31
pin name Y signal _7491_ layer 1 0 -150
cell 6620 NAND2X1_1548
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7491_ layer 1 -80 -170
pin name B signal _7484_ layer 1 80 70
pin name Y signal _7492_ layer 1 50 -340
cell 6621 AOI22X1_1209
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _7154_ layer 1 -80 -131
pin name C signal _7055_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _7493_ layer 1 5 -216
cell 6622 AOI22X1_1210
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7078_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _7156_ layer 1 70 -90
pin name Y signal _7494_ layer 1 5 -216
cell 6623 NAND2X1_1549
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7493_ layer 1 -80 -170
pin name B signal _7494_ layer 1 80 70
pin name Y signal _7495_ layer 1 50 -340
cell 6624 AOI22X1_1211
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _7162_ layer 1 -80 -131
pin name C signal _7160_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _7496_ layer 1 5 -216
cell 6625 AOI22X1_1212
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _7092_ layer 1 -80 -131
pin name C signal _7141_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _7497_ layer 1 5 -216
cell 6626 NAND2X1_1550
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7497_ layer 1 -80 -170
pin name B signal _7496_ layer 1 80 70
pin name Y signal _7498_ layer 1 50 -340
cell 6627 NOR2X1_894
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7498_ layer 1 -80 -270
pin name B signal _7495_ layer 1 80 -31
pin name Y signal _7499_ layer 1 0 -150
cell 6628 AOI22X1_1213
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _7169_ layer 1 -80 -131
pin name C signal _7170_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _7500_ layer 1 5 -216
cell 6629 NAND2X1_1551
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _7172_ layer 1 80 70
pin name Y signal _7501_ layer 1 50 -340
cell 6630 NAND2X1_1552
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _7174_ layer 1 80 70
pin name Y signal _7502_ layer 1 50 -340
cell 6631 NAND3X1_375
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7501_ layer 1 -120 30
pin name B signal _7502_ layer 1 -20 -50
pin name C signal _7500_ layer 1 40 130
pin name Y signal _7503_ layer 1 -40 340
cell 6632 AOI22X1_1214
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _7178_ layer 1 -80 -131
pin name C signal _7177_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _7504_ layer 1 5 -216
cell 6633 AOI22X1_1215
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _7181_ layer 1 -80 -131
pin name C signal _7180_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _7505_ layer 1 5 -216
cell 6634 NAND2X1_1553
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7504_ layer 1 -80 -170
pin name B signal _7505_ layer 1 80 70
pin name Y signal _7506_ layer 1 50 -340
cell 6635 NOR2X1_895
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7506_ layer 1 -80 -270
pin name B signal _7503_ layer 1 80 -31
pin name Y signal _7507_ layer 1 0 -150
cell 6636 NAND2X1_1554
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7499_ layer 1 -80 -170
pin name B signal _7507_ layer 1 80 70
pin name Y signal _7508_ layer 1 50 -340
cell 6637 NOR3X1_638
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7492_ layer 1 -175 -251
pin name B signal _7477_ layer 1 -100 -150
pin name C signal _7508_ layer 1 -20 -50
pin name Y signal _7509_ layer 1 -106 -335
cell 6638 NAND2X1_1555
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _7211_ layer 1 80 70
pin name Y signal _7510_ layer 1 50 -340
cell 6639 OAI21X1_257
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _6995_ layer 1 -80 -165
pin name B signal wBusy_bF$buf0 layer 1 -40 -70
pin name C signal _7510_ layer 1 80 150
pin name Y signal _7511_ layer 1 25 -50
cell 6640 NAND2X1_1556
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _7202_ layer 1 80 70
pin name Y signal _7512_ layer 1 50 -340
cell 6641 NAND2X1_1557
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _7212_ layer 1 80 70
pin name Y signal _7513_ layer 1 50 -340
cell 6642 AOI22X1_1216
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _7214_ layer 1 -80 -131
pin name C signal _7204_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _7514_ layer 1 5 -216
cell 6643 NAND3X1_376
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7512_ layer 1 -120 30
pin name B signal _7513_ layer 1 -20 -50
pin name C signal _7514_ layer 1 40 130
pin name Y signal _7515_ layer 1 -40 340
cell 6644 OR2X2_85
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7515_ layer 1 -120 -270
pin name B signal _7511_ layer 1 -20 -111
pin name Y signal _7516_ layer 1 120 -50
cell 6645 INVX1_969
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _7517_ layer 1 40 0
cell 6646 NAND2X1_1558
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _7215_ layer 1 80 70
pin name Y signal _7518_ layer 1 50 -340
cell 6647 OAI21X1_258
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7517_ layer 1 -80 -165
pin name B signal _7227_ layer 1 -40 -70
pin name C signal _7518_ layer 1 80 150
pin name Y signal _7519_ layer 1 25 -50
cell 6648 AOI21X1_182
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _7222_ layer 1 -40 -131
pin name C signal _7519_ layer 1 120 -251
pin name Y signal _7520_ layer 1 40 -340
cell 6649 AOI22X1_1217
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7228_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _7229_ layer 1 70 -90
pin name Y signal _7521_ layer 1 5 -216
cell 6650 AOI22X1_1218
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7191_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _7198_ layer 1 70 -90
pin name Y signal _7522_ layer 1 5 -216
cell 6651 AND2X2_169
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7521_ layer 1 -120 -131
pin name B signal _7522_ layer 1 -40 -50
pin name Y signal _7523_ layer 1 89 -340
cell 6652 NAND2X1_1559
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _7220_ layer 1 80 70
pin name Y signal _7524_ layer 1 50 -340
cell 6653 NAND2X1_1560
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _7218_ layer 1 80 70
pin name Y signal _7525_ layer 1 50 -340
cell 6654 NAND2X1_1561
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7524_ layer 1 -80 -170
pin name B signal _7525_ layer 1 80 70
pin name Y signal _7526_ layer 1 50 -340
cell 6655 NAND2X1_1562
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _7194_ layer 1 80 70
pin name Y signal _7527_ layer 1 50 -340
cell 6656 NAND2X1_1563
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _7208_ layer 1 80 70
pin name Y signal _7528_ layer 1 50 -340
cell 6657 NAND2X1_1564
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7527_ layer 1 -80 -170
pin name B signal _7528_ layer 1 80 70
pin name Y signal _7529_ layer 1 50 -340
cell 6658 NOR2X1_896
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7526_ layer 1 -80 -270
pin name B signal _7529_ layer 1 80 -31
pin name Y signal _7530_ layer 1 0 -150
cell 6659 NAND3X1_377
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7523_ layer 1 -120 30
pin name B signal _7520_ layer 1 -20 -50
pin name C signal _7530_ layer 1 40 130
pin name Y signal _7531_ layer 1 -40 340
cell 6660 NOR2X1_897
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7516_ layer 1 -80 -270
pin name B signal _7531_ layer 1 80 -31
pin name Y signal _7532_ layer 1 0 -150
cell 6661 AOI21X1_183
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7458_ layer 1 -80 -35
pin name B signal _7509_ layer 1 -40 -131
pin name C signal _7532_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<3> layer 1 40 -340
cell 6662 INVX1_970
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<154> layer 1 -40 -270
pin name Y signal _7533_ layer 1 40 0
cell 6663 NOR2X1_898
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf4 layer 1 -80 -270
pin name B signal _7533_ layer 1 80 -31
pin name Y signal _7534_ layer 1 0 -150
cell 6664 INVX1_971
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7534_ layer 1 -40 -270
pin name Y signal _7535_ layer 1 40 0
cell 6665 INVX1_972
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<164> layer 1 -40 -270
pin name Y signal _7536_ layer 1 40 0
cell 6666 NAND2X1_1565
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<163> layer 1 -80 -170
pin name B signal _7536_ layer 1 80 70
pin name Y signal _7537_ layer 1 50 -340
cell 6667 INVX2_25
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7537_ layer 1 -40 -170
pin name Y signal _7538_ layer 1 40 0
cell 6668 OR2X2_86
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<160> layer 1 -120 -270
pin name B signal wSelec<159> layer 1 -20 -111
pin name Y signal _7539_ layer 1 120 -50
cell 6669 INVX1_973
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<162> layer 1 -40 -270
pin name Y signal _7540_ layer 1 40 0
cell 6670 NAND2X1_1566
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<161> layer 1 -80 -170
pin name B signal _7540_ layer 1 80 70
pin name Y signal _7541_ layer 1 50 -340
cell 6671 NOR2X1_899
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7539_ layer 1 -80 -270
pin name B signal _7541_ layer 1 80 -31
pin name Y signal _7542_ layer 1 0 -150
cell 6672 AND2X2_170
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7542_ layer 1 -120 -131
pin name B signal _7538_ layer 1 -40 -50
pin name Y signal _7543_ layer 1 89 -340
cell 6673 AOI21X1_184
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _7543_ layer 1 -40 -131
pin name C signal _7535_ layer 1 120 -251
pin name Y signal _7544_ layer 1 40 -340
cell 6674 INVX1_974
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<160> layer 1 -40 -270
pin name Y signal _7545_ layer 1 40 0
cell 6675 NAND2X1_1567
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<159> layer 1 -80 -170
pin name B signal _7545_ layer 1 80 70
pin name Y signal _7546_ layer 1 50 -340
cell 6676 OR2X2_87
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<161> layer 1 -120 -270
pin name B signal wSelec<162> layer 1 -20 -111
pin name Y signal _7547_ layer 1 120 -50
cell 6677 NOR2X1_900
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7547_ layer 1 -80 -270
pin name B signal _7546_ layer 1 80 -31
pin name Y signal _7548_ layer 1 0 -150
cell 6678 NAND2X1_1568
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7538_ layer 1 -80 -170
pin name B signal _7548_ layer 1 80 70
pin name Y signal _7549_ layer 1 50 -340
cell 6679 INVX1_975
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7549_ layer 1 -40 -270
pin name Y signal _7550_ layer 1 40 0
cell 6680 INVX1_976
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<159> layer 1 -40 -270
pin name Y signal _7551_ layer 1 40 0
cell 6681 NAND2X1_1569
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<160> layer 1 -80 -170
pin name B signal _7551_ layer 1 80 70
pin name Y signal _7552_ layer 1 50 -340
cell 6682 INVX1_977
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<161> layer 1 -40 -270
pin name Y signal _7553_ layer 1 40 0
cell 6683 NAND2X1_1570
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<162> layer 1 -80 -170
pin name B signal _7553_ layer 1 80 70
pin name Y signal _7554_ layer 1 50 -340
cell 6684 NOR2X1_901
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7552_ layer 1 -80 -270
pin name B signal _7554_ layer 1 80 -31
pin name Y signal _7555_ layer 1 0 -150
cell 6685 NAND2X1_1571
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<163> layer 1 -80 -170
pin name B signal wSelec<164> layer 1 80 70
pin name Y signal _7556_ layer 1 50 -340
cell 6686 INVX1_978
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7556_ layer 1 -40 -270
pin name Y signal _7557_ layer 1 40 0
cell 6687 NAND2X1_1572
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7557_ layer 1 -80 -170
pin name B signal _7555_ layer 1 80 70
pin name Y signal _7558_ layer 1 50 -340
cell 6688 INVX1_979
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7558_ layer 1 -40 -270
pin name Y signal _7559_ layer 1 40 0
cell 6689 AOI22X1_1219
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7550_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _7559_ layer 1 70 -90
pin name Y signal _7560_ layer 1 5 -216
cell 6690 OR2X2_88
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7546_ layer 1 -120 -270
pin name B signal _7547_ layer 1 -20 -111
pin name Y signal _7561_ layer 1 120 -50
cell 6691 OR2X2_89
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<163> layer 1 -120 -270
pin name B signal wSelec<164> layer 1 -20 -111
pin name Y signal _7562_ layer 1 120 -50
cell 6692 NOR2X1_902
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7562_ layer 1 -80 -270
pin name B signal _7561_ layer 1 80 -31
pin name Y signal _7563_ layer 1 0 -150
cell 6693 NOR2X1_903
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7541_ layer 1 -80 -270
pin name B signal _7546_ layer 1 80 -31
pin name Y signal _7564_ layer 1 0 -150
cell 6694 INVX1_980
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<163> layer 1 -40 -270
pin name Y signal _7565_ layer 1 40 0
cell 6695 NAND2X1_1573
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<164> layer 1 -80 -170
pin name B signal _7565_ layer 1 80 70
pin name Y signal _7566_ layer 1 50 -340
cell 6696 INVX2_26
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7566_ layer 1 -40 -170
pin name Y signal _7567_ layer 1 40 0
cell 6697 NAND2X1_1574
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7567_ layer 1 -80 -170
pin name B signal _7564_ layer 1 80 70
pin name Y signal _7568_ layer 1 50 -340
cell 6698 INVX1_981
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7568_ layer 1 -40 -270
pin name Y signal _7569_ layer 1 40 0
cell 6699 AOI22X1_1220
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _7563_ layer 1 -80 -131
pin name C signal _7569_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _7570_ layer 1 5 -216
cell 6700 NAND3X1_378
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7544_ layer 1 -120 30
pin name B signal _7570_ layer 1 -20 -50
pin name C signal _7560_ layer 1 40 130
pin name Y signal _7571_ layer 1 -40 340
cell 6701 NOR2X1_904
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<160> layer 1 -80 -270
pin name B signal wSelec<159> layer 1 80 -31
pin name Y signal _7572_ layer 1 0 -150
cell 6702 NOR2X1_905
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<161> layer 1 -80 -270
pin name B signal wSelec<162> layer 1 80 -31
pin name Y signal _7573_ layer 1 0 -150
cell 6703 NAND2X1_1575
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7572_ layer 1 -80 -170
pin name B signal _7573_ layer 1 80 70
pin name Y signal _7574_ layer 1 50 -340
cell 6704 NOR2X1_906
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7537_ layer 1 -80 -270
pin name B signal _7574_ layer 1 80 -31
pin name Y signal _7575_ layer 1 0 -150
cell 6705 NAND2X1_1576
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<160> layer 1 -80 -170
pin name B signal wSelec<159> layer 1 80 70
pin name Y signal _7576_ layer 1 50 -340
cell 6706 NOR3X1_639
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7547_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7537_ layer 1 -20 -50
pin name Y signal _7577_ layer 1 -106 -335
cell 6707 AOI22X1_1221
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _7577_ layer 1 -80 -131
pin name C signal _7575_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _7578_ layer 1 5 -216
cell 6708 INVX1_982
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7562_ layer 1 -40 -270
pin name Y signal _7579_ layer 1 40 0
cell 6709 NOR2X1_907
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7547_ layer 1 -80 -270
pin name B signal _7552_ layer 1 80 -31
pin name Y signal _7580_ layer 1 0 -150
cell 6710 AND2X2_171
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7580_ layer 1 -120 -131
pin name B signal _7579_ layer 1 -40 -50
pin name Y signal _7581_ layer 1 89 -340
cell 6711 NAND2X1_1577
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<161> layer 1 -80 -170
pin name B signal wSelec<162> layer 1 80 70
pin name Y signal _7582_ layer 1 50 -340
cell 6712 NOR3X1_640
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7556_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7582_ layer 1 -20 -50
pin name Y signal _7583_ layer 1 -106 -335
cell 6713 AOI22X1_1222
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _7583_ layer 1 -80 -131
pin name C signal _7581_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _7584_ layer 1 5 -216
cell 6714 INVX1_983
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _7585_ layer 1 40 0
cell 6715 INVX1_984
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _7586_ layer 1 40 0
cell 6716 NOR2X1_908
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7546_ layer 1 -80 -270
pin name B signal _7554_ layer 1 80 -31
pin name Y signal _7587_ layer 1 0 -150
cell 6717 NAND2X1_1578
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7557_ layer 1 -80 -170
pin name B signal _7587_ layer 1 80 70
pin name Y signal _7588_ layer 1 50 -340
cell 6718 NOR2X1_909
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7576_ layer 1 -80 -270
pin name B signal _7582_ layer 1 80 -31
pin name Y signal _7589_ layer 1 0 -150
cell 6719 NAND2X1_1579
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7589_ layer 1 -80 -170
pin name B signal _7567_ layer 1 80 70
pin name Y signal _7590_ layer 1 50 -340
cell 6720 OAI22X1_207
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7585_ layer 1 -120 -165
pin name B signal _7590_ layer 1 -80 -70
pin name C signal _7588_ layer 1 160 -131
pin name D signal _7586_ layer 1 80 -70
pin name Y signal _7591_ layer 1 0 -150
cell 6721 INVX1_985
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _7592_ layer 1 40 0
cell 6722 NOR3X1_641
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7537_ layer 1 -175 -251
pin name B signal _7552_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7593_ layer 1 -106 -335
cell 6723 NAND2X1_1580
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _7593_ layer 1 80 70
pin name Y signal _7594_ layer 1 50 -340
cell 6724 NOR2X1_910
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7576_ layer 1 -80 -270
pin name B signal _7541_ layer 1 80 -31
pin name Y signal _7595_ layer 1 0 -150
cell 6725 NAND2X1_1581
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7567_ layer 1 -80 -170
pin name B signal _7595_ layer 1 80 70
pin name Y signal _7596_ layer 1 50 -340
cell 6726 OAI21X1_259
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7592_ layer 1 -80 -165
pin name B signal _7596_ layer 1 -40 -70
pin name C signal _7594_ layer 1 80 150
pin name Y signal _7597_ layer 1 25 -50
cell 6727 NOR2X1_911
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7591_ layer 1 -80 -270
pin name B signal _7597_ layer 1 80 -31
pin name Y signal _7598_ layer 1 0 -150
cell 6728 NAND3X1_379
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7578_ layer 1 -120 30
pin name B signal _7584_ layer 1 -20 -50
pin name C signal _7598_ layer 1 40 130
pin name Y signal _7599_ layer 1 -40 340
cell 6729 INVX1_986
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _7600_ layer 1 40 0
cell 6730 INVX1_987
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _7601_ layer 1 40 0
cell 6731 NOR2X1_912
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7541_ layer 1 -80 -270
pin name B signal _7552_ layer 1 80 -31
pin name Y signal _7602_ layer 1 0 -150
cell 6732 NAND2X1_1582
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7538_ layer 1 -80 -170
pin name B signal _7602_ layer 1 80 70
pin name Y signal _7603_ layer 1 50 -340
cell 6733 NOR2X1_913
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7539_ layer 1 -80 -270
pin name B signal _7554_ layer 1 80 -31
pin name Y signal _7604_ layer 1 0 -150
cell 6734 NAND2X1_1583
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7538_ layer 1 -80 -170
pin name B signal _7604_ layer 1 80 70
pin name Y signal _7605_ layer 1 50 -340
cell 6735 OAI22X1_208
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7605_ layer 1 -120 -165
pin name B signal _7600_ layer 1 -80 -70
pin name C signal _7601_ layer 1 160 -131
pin name D signal _7603_ layer 1 80 -70
pin name Y signal _7606_ layer 1 0 -150
cell 6736 INVX1_988
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _7607_ layer 1 40 0
cell 6737 INVX1_989
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _7608_ layer 1 40 0
cell 6738 NAND2X1_1584
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7567_ layer 1 -80 -170
pin name B signal _7602_ layer 1 80 70
pin name Y signal _7609_ layer 1 50 -340
cell 6739 NOR2X1_914
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7576_ layer 1 -80 -270
pin name B signal _7547_ layer 1 80 -31
pin name Y signal _7610_ layer 1 0 -150
cell 6740 NAND2X1_1585
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7567_ layer 1 -80 -170
pin name B signal _7610_ layer 1 80 70
pin name Y signal _7611_ layer 1 50 -340
cell 6741 OAI22X1_209
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7607_ layer 1 -120 -165
pin name B signal _7611_ layer 1 -80 -70
pin name C signal _7609_ layer 1 160 -131
pin name D signal _7608_ layer 1 80 -70
pin name Y signal _7612_ layer 1 0 -150
cell 6742 NOR2X1_915
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7612_ layer 1 -80 -270
pin name B signal _7606_ layer 1 80 -31
pin name Y signal _7613_ layer 1 0 -150
cell 6743 NOR3X1_642
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7546_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7614_ layer 1 -106 -335
cell 6744 NAND2X1_1586
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _7614_ layer 1 80 70
pin name Y signal _7615_ layer 1 50 -340
cell 6745 NOR3X1_643
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7554_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7616_ layer 1 -106 -335
cell 6746 NAND2X1_1587
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _7616_ layer 1 80 70
pin name Y signal _7617_ layer 1 50 -340
cell 6747 NAND2X1_1588
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7615_ layer 1 -80 -170
pin name B signal _7617_ layer 1 80 70
pin name Y signal _7618_ layer 1 50 -340
cell 6748 INVX1_990
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _7619_ layer 1 40 0
cell 6749 NAND2X1_1589
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7557_ layer 1 -80 -170
pin name B signal _7542_ layer 1 80 70
pin name Y signal _7620_ layer 1 50 -340
cell 6750 NOR3X1_644
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7552_ layer 1 -175 -251
pin name B signal _7554_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7621_ layer 1 -106 -335
cell 6751 NAND2X1_1590
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _7621_ layer 1 80 70
pin name Y signal _7622_ layer 1 50 -340
cell 6752 OAI21X1_260
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7619_ layer 1 -80 -165
pin name B signal _7620_ layer 1 -40 -70
pin name C signal _7622_ layer 1 80 150
pin name Y signal _7623_ layer 1 25 -50
cell 6753 NOR2X1_916
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7618_ layer 1 -80 -270
pin name B signal _7623_ layer 1 80 -31
pin name Y signal _7624_ layer 1 0 -150
cell 6754 NAND2X1_1591
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7613_ layer 1 -80 -170
pin name B signal _7624_ layer 1 80 70
pin name Y signal _7625_ layer 1 50 -340
cell 6755 NOR3X1_645
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7571_ layer 1 -175 -251
pin name B signal _7625_ layer 1 -100 -150
pin name C signal _7599_ layer 1 -20 -50
pin name Y signal _7626_ layer 1 -106 -335
cell 6756 NAND2X1_1592
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7538_ layer 1 -80 -170
pin name B signal _7595_ layer 1 80 70
pin name Y signal _7627_ layer 1 50 -340
cell 6757 INVX1_991
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7627_ layer 1 -40 -270
pin name Y signal _7628_ layer 1 40 0
cell 6758 INVX1_992
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _7629_ layer 1 40 0
cell 6759 NOR3X1_646
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7562_ layer 1 -100 -150
pin name C signal _7541_ layer 1 -20 -50
pin name Y signal _7630_ layer 1 -106 -335
cell 6760 NAND2X1_1593
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _7630_ layer 1 80 70
pin name Y signal _7631_ layer 1 50 -340
cell 6761 NAND2X1_1594
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7579_ layer 1 -80 -170
pin name B signal _7602_ layer 1 80 70
pin name Y signal _7632_ layer 1 50 -340
cell 6762 OAI21X1_261
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7632_ layer 1 -80 -165
pin name B signal _7629_ layer 1 -40 -70
pin name C signal _7631_ layer 1 80 150
pin name Y signal _7633_ layer 1 25 -50
cell 6763 AOI21X1_185
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _7628_ layer 1 -40 -131
pin name C signal _7633_ layer 1 120 -251
pin name Y signal _7634_ layer 1 40 -340
cell 6764 INVX1_993
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _7635_ layer 1 40 0
cell 6765 INVX1_994
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _7636_ layer 1 40 0
cell 6766 NOR2X1_917
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7582_ layer 1 -80 -270
pin name B signal _7539_ layer 1 80 -31
pin name Y signal _7637_ layer 1 0 -150
cell 6767 NAND2X1_1595
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7538_ layer 1 -80 -170
pin name B signal _7637_ layer 1 80 70
pin name Y signal _7638_ layer 1 50 -340
cell 6768 NAND2X1_1596
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7579_ layer 1 -80 -170
pin name B signal _7564_ layer 1 80 70
pin name Y signal _7639_ layer 1 50 -340
cell 6769 OAI22X1_210
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7636_ layer 1 -120 -165
pin name B signal _7638_ layer 1 -80 -70
pin name C signal _7639_ layer 1 160 -131
pin name D signal _7635_ layer 1 80 -70
pin name Y signal _7640_ layer 1 0 -150
cell 6770 INVX1_995
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _7641_ layer 1 40 0
cell 6771 INVX1_996
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _7642_ layer 1 40 0
cell 6772 NAND2X1_1597
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7538_ layer 1 -80 -170
pin name B signal _7564_ layer 1 80 70
pin name Y signal _7643_ layer 1 50 -340
cell 6773 NAND2X1_1598
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7579_ layer 1 -80 -170
pin name B signal _7610_ layer 1 80 70
pin name Y signal _7644_ layer 1 50 -340
cell 6774 OAI22X1_211
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7641_ layer 1 -120 -165
pin name B signal _7644_ layer 1 -80 -70
pin name C signal _7643_ layer 1 160 -131
pin name D signal _7642_ layer 1 80 -70
pin name Y signal _7645_ layer 1 0 -150
cell 6775 NOR2X1_918
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7640_ layer 1 -80 -270
pin name B signal _7645_ layer 1 80 -31
pin name Y signal _7646_ layer 1 0 -150
cell 6776 INVX1_997
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _7647_ layer 1 40 0
cell 6777 NOR3X1_647
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7562_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7541_ layer 1 -20 -50
pin name Y signal _7648_ layer 1 -106 -335
cell 6778 NAND2X1_1599
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _7648_ layer 1 80 70
pin name Y signal _7649_ layer 1 50 -340
cell 6779 OR2X2_90
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7574_ layer 1 -120 -270
pin name B signal _7556_ layer 1 -20 -111
pin name Y signal _7650_ layer 1 120 -50
cell 6780 OAI21X1_262
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7647_ layer 1 -80 -165
pin name B signal _7650_ layer 1 -40 -70
pin name C signal _7649_ layer 1 80 150
pin name Y signal _7651_ layer 1 25 -50
cell 6781 INVX1_998
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _7652_ layer 1 40 0
cell 6782 INVX1_999
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _7653_ layer 1 40 0
cell 6783 NOR2X1_919
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7582_ layer 1 -80 -270
pin name B signal _7552_ layer 1 80 -31
pin name Y signal _7654_ layer 1 0 -150
cell 6784 NAND2X1_1600
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7538_ layer 1 -80 -170
pin name B signal _7654_ layer 1 80 70
pin name Y signal _7655_ layer 1 50 -340
cell 6785 NAND2X1_1601
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7557_ layer 1 -80 -170
pin name B signal _7548_ layer 1 80 70
pin name Y signal _7656_ layer 1 50 -340
cell 6786 OAI22X1_212
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7655_ layer 1 -120 -165
pin name B signal _7653_ layer 1 -80 -70
pin name C signal _7652_ layer 1 160 -131
pin name D signal _7656_ layer 1 80 -70
pin name Y signal _7657_ layer 1 0 -150
cell 6787 NOR2X1_920
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7651_ layer 1 -80 -270
pin name B signal _7657_ layer 1 80 -31
pin name Y signal _7658_ layer 1 0 -150
cell 6788 NAND3X1_380
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7634_ layer 1 -120 30
pin name B signal _7658_ layer 1 -20 -50
pin name C signal _7646_ layer 1 40 130
pin name Y signal _7659_ layer 1 -40 340
cell 6789 NOR3X1_648
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7547_ layer 1 -100 -150
pin name C signal _7562_ layer 1 -20 -50
pin name Y signal _7660_ layer 1 -106 -335
cell 6790 NOR3X1_649
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7556_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7546_ layer 1 -20 -50
pin name Y signal _7661_ layer 1 -106 -335
cell 6791 AOI22X1_1223
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _7660_ layer 1 -80 -131
pin name C signal _7661_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _7662_ layer 1 5 -216
cell 6792 NOR3X1_650
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7556_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7552_ layer 1 -20 -50
pin name Y signal _7663_ layer 1 -106 -335
cell 6793 NOR3X1_651
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7556_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7664_ layer 1 -106 -335
cell 6794 AOI22X1_1224
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7663_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _7664_ layer 1 70 -90
pin name Y signal _7665_ layer 1 5 -216
cell 6795 NAND2X1_1602
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7662_ layer 1 -80 -170
pin name B signal _7665_ layer 1 80 70
pin name Y signal _7666_ layer 1 50 -340
cell 6796 NOR3X1_652
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7554_ layer 1 -175 -251
pin name B signal _7539_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7667_ layer 1 -106 -335
cell 6797 NOR3X1_653
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7546_ layer 1 -175 -251
pin name B signal _7554_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7668_ layer 1 -106 -335
cell 6798 AOI22X1_1225
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7667_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _7668_ layer 1 70 -90
pin name Y signal _7669_ layer 1 5 -216
cell 6799 NOR3X1_654
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7537_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7546_ layer 1 -20 -50
pin name Y signal _7670_ layer 1 -106 -335
cell 6800 NOR3X1_655
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7576_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7537_ layer 1 -20 -50
pin name Y signal _7671_ layer 1 -106 -335
cell 6801 AOI22X1_1226
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _7671_ layer 1 -80 -131
pin name C signal _7670_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _7672_ layer 1 5 -216
cell 6802 NAND2X1_1603
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7672_ layer 1 -80 -170
pin name B signal _7669_ layer 1 80 70
pin name Y signal _7673_ layer 1 50 -340
cell 6803 NOR2X1_921
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7666_ layer 1 -80 -270
pin name B signal _7673_ layer 1 80 -31
pin name Y signal _7674_ layer 1 0 -150
cell 6804 NOR3X1_656
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7562_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7546_ layer 1 -20 -50
pin name Y signal _7675_ layer 1 -106 -335
cell 6805 NOR3X1_657
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7562_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7552_ layer 1 -20 -50
pin name Y signal _7676_ layer 1 -106 -335
cell 6806 AOI22X1_1227
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7675_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _7676_ layer 1 70 -90
pin name Y signal _7677_ layer 1 5 -216
cell 6807 NOR3X1_658
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7562_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7678_ layer 1 -106 -335
cell 6808 NOR3X1_659
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7537_ layer 1 -175 -251
pin name B signal _7547_ layer 1 -100 -150
pin name C signal _7552_ layer 1 -20 -50
pin name Y signal _7679_ layer 1 -106 -335
cell 6809 AOI22X1_1228
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _7678_ layer 1 -80 -131
pin name C signal _7679_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _7680_ layer 1 5 -216
cell 6810 NAND2X1_1604
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7677_ layer 1 -80 -170
pin name B signal _7680_ layer 1 80 70
pin name Y signal _7681_ layer 1 50 -340
cell 6811 NOR3X1_660
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7576_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7562_ layer 1 -20 -50
pin name Y signal _7682_ layer 1 -106 -335
cell 6812 NOR3X1_661
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7552_ layer 1 -175 -251
pin name B signal _7547_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7683_ layer 1 -106 -335
cell 6813 AOI22X1_1229
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _7682_ layer 1 -80 -131
pin name C signal _7683_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _7684_ layer 1 5 -216
cell 6814 NOR3X1_662
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7547_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7685_ layer 1 -106 -335
cell 6815 NOR3X1_663
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7686_ layer 1 -106 -335
cell 6816 AOI22X1_1230
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7685_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _7686_ layer 1 70 -90
pin name Y signal _7687_ layer 1 5 -216
cell 6817 NAND2X1_1605
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7687_ layer 1 -80 -170
pin name B signal _7684_ layer 1 80 70
pin name Y signal _7688_ layer 1 50 -340
cell 6818 NOR2X1_922
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7681_ layer 1 -80 -270
pin name B signal _7688_ layer 1 80 -31
pin name Y signal _7689_ layer 1 0 -150
cell 6819 NAND2X1_1606
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7689_ layer 1 -80 -170
pin name B signal _7674_ layer 1 80 70
pin name Y signal _7690_ layer 1 50 -340
cell 6820 NOR3X1_664
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7537_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7691_ layer 1 -106 -335
cell 6821 NOR3X1_665
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7547_ layer 1 -175 -251
pin name B signal _7556_ layer 1 -100 -150
pin name C signal _7552_ layer 1 -20 -50
pin name Y signal _7692_ layer 1 -106 -335
cell 6822 AOI22X1_1231
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _7692_ layer 1 -80 -131
pin name C signal _7691_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _7693_ layer 1 5 -216
cell 6823 NOR3X1_666
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7541_ layer 1 -175 -251
pin name B signal _7539_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7694_ layer 1 -106 -335
cell 6824 NOR3X1_667
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7552_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7695_ layer 1 -106 -335
cell 6825 AOI22X1_1232
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7694_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _7695_ layer 1 70 -90
pin name Y signal _7696_ layer 1 5 -216
cell 6826 NAND2X1_1607
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7693_ layer 1 -80 -170
pin name B signal _7696_ layer 1 80 70
pin name Y signal _7697_ layer 1 50 -340
cell 6827 NOR3X1_668
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7537_ layer 1 -175 -251
pin name B signal _7546_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7698_ layer 1 -106 -335
cell 6828 NAND2X1_1608
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _7698_ layer 1 80 70
pin name Y signal _7699_ layer 1 50 -340
cell 6829 NOR3X1_669
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7556_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7541_ layer 1 -20 -50
pin name Y signal _7700_ layer 1 -106 -335
cell 6830 NAND2X1_1609
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _7700_ layer 1 80 70
pin name Y signal _7701_ layer 1 50 -340
cell 6831 NOR3X1_670
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7562_ layer 1 -20 -50
pin name Y signal _7702_ layer 1 -106 -335
cell 6832 NOR3X1_671
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7556_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7703_ layer 1 -106 -335
cell 6833 AOI22X1_1233
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _7702_ layer 1 -80 -131
pin name C signal _7703_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _7704_ layer 1 5 -216
cell 6834 NAND3X1_381
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7699_ layer 1 -120 30
pin name B signal _7701_ layer 1 -20 -50
pin name C signal _7704_ layer 1 40 130
pin name Y signal _7705_ layer 1 -40 340
cell 6835 NOR2X1_923
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7705_ layer 1 -80 -270
pin name B signal _7697_ layer 1 80 -31
pin name Y signal _7706_ layer 1 0 -150
cell 6836 NOR3X1_672
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7562_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7707_ layer 1 -106 -335
cell 6837 NOR3X1_673
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7541_ layer 1 -175 -251
pin name B signal _7556_ layer 1 -100 -150
pin name C signal _7546_ layer 1 -20 -50
pin name Y signal _7708_ layer 1 -106 -335
cell 6838 AOI22X1_1234
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _7707_ layer 1 -80 -131
pin name C signal _7708_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _7709_ layer 1 5 -216
cell 6839 NOR3X1_674
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7541_ layer 1 -175 -251
pin name B signal _7556_ layer 1 -100 -150
pin name C signal _7552_ layer 1 -20 -50
pin name Y signal _7710_ layer 1 -106 -335
cell 6840 NAND2X1_1610
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _7710_ layer 1 80 70
pin name Y signal _7711_ layer 1 50 -340
cell 6841 NOR3X1_675
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7546_ layer 1 -175 -251
pin name B signal _7547_ layer 1 -100 -150
pin name C signal _7566_ layer 1 -20 -50
pin name Y signal _7712_ layer 1 -106 -335
cell 6842 NAND2X1_1611
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _7712_ layer 1 80 70
pin name Y signal _7713_ layer 1 50 -340
cell 6843 NAND3X1_382
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7711_ layer 1 -120 30
pin name B signal _7713_ layer 1 -20 -50
pin name C signal _7709_ layer 1 40 130
pin name Y signal _7714_ layer 1 -40 340
cell 6844 NOR3X1_676
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7546_ layer 1 -175 -251
pin name B signal _7562_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7715_ layer 1 -106 -335
cell 6845 NOR3X1_677
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7556_ layer 1 -175 -251
pin name B signal _7582_ layer 1 -100 -150
pin name C signal _7539_ layer 1 -20 -50
pin name Y signal _7716_ layer 1 -106 -335
cell 6846 AOI22X1_1235
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _7716_ layer 1 -80 -131
pin name C signal _7715_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _7717_ layer 1 5 -216
cell 6847 NOR3X1_678
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7552_ layer 1 -175 -251
pin name B signal _7562_ layer 1 -100 -150
pin name C signal _7554_ layer 1 -20 -50
pin name Y signal _7718_ layer 1 -106 -335
cell 6848 NOR3X1_679
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7556_ layer 1 -175 -251
pin name B signal _7576_ layer 1 -100 -150
pin name C signal _7547_ layer 1 -20 -50
pin name Y signal _7719_ layer 1 -106 -335
cell 6849 AOI22X1_1236
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _7719_ layer 1 -80 -131
pin name C signal _7718_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _7720_ layer 1 5 -216
cell 6850 NAND2X1_1612
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7717_ layer 1 -80 -170
pin name B signal _7720_ layer 1 80 70
pin name Y signal _7721_ layer 1 50 -340
cell 6851 NOR2X1_924
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7721_ layer 1 -80 -270
pin name B signal _7714_ layer 1 80 -31
pin name Y signal _7722_ layer 1 0 -150
cell 6852 NAND2X1_1613
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7706_ layer 1 -80 -170
pin name B signal _7722_ layer 1 80 70
pin name Y signal _7723_ layer 1 50 -340
cell 6853 NOR3X1_680
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7690_ layer 1 -175 -251
pin name B signal _7659_ layer 1 -100 -150
pin name C signal _7723_ layer 1 -20 -50
pin name Y signal _7724_ layer 1 -106 -335
cell 6854 INVX1_1000
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<156> layer 1 -40 -270
pin name Y signal _7725_ layer 1 40 0
cell 6855 NAND2X1_1614
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<155> layer 1 -80 -170
pin name B signal _7725_ layer 1 80 70
pin name Y signal _7726_ layer 1 50 -340
cell 6856 INVX1_1001
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<158> layer 1 -40 -270
pin name Y signal _7727_ layer 1 40 0
cell 6857 NAND2X1_1615
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<157> layer 1 -80 -170
pin name B signal _7727_ layer 1 80 70
pin name Y signal _7728_ layer 1 50 -340
cell 6858 NOR2X1_925
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7726_ layer 1 -80 -270
pin name B signal _7728_ layer 1 80 -31
pin name Y signal _7729_ layer 1 0 -150
cell 6859 NOR2X1_926
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<156> layer 1 -80 -270
pin name B signal wSelec<155> layer 1 80 -31
pin name Y signal _7730_ layer 1 0 -150
cell 6860 INVX1_1002
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7730_ layer 1 -40 -270
pin name Y signal _7731_ layer 1 40 0
cell 6861 NOR2X1_927
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7728_ layer 1 -80 -270
pin name B signal _7731_ layer 1 80 -31
pin name Y signal _7732_ layer 1 0 -150
cell 6862 AOI22X1_1237
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _7729_ layer 1 -80 -131
pin name C signal _7732_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _7733_ layer 1 5 -216
cell 6863 INVX1_1003
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<155> layer 1 -40 -270
pin name Y signal _7734_ layer 1 40 0
cell 6864 NAND2X1_1616
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<156> layer 1 -80 -170
pin name B signal _7734_ layer 1 80 70
pin name Y signal _7735_ layer 1 50 -340
cell 6865 NOR2X1_928
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7735_ layer 1 -80 -270
pin name B signal _7728_ layer 1 80 -31
pin name Y signal _7736_ layer 1 0 -150
cell 6866 NAND2X1_1617
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _7736_ layer 1 80 70
pin name Y signal _7737_ layer 1 50 -340
cell 6867 INVX1_1004
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<157> layer 1 -40 -270
pin name Y signal _7738_ layer 1 40 0
cell 6868 NAND2X1_1618
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7738_ layer 1 -80 -170
pin name B signal _7727_ layer 1 80 70
pin name Y signal _7739_ layer 1 50 -340
cell 6869 NOR2X1_929
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7726_ layer 1 -80 -270
pin name B signal _7739_ layer 1 80 -31
pin name Y signal _7740_ layer 1 0 -150
cell 6870 NAND2X1_1619
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<156> layer 1 -80 -170
pin name B signal wSelec<155> layer 1 80 70
pin name Y signal _7741_ layer 1 50 -340
cell 6871 NOR2X1_930
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7741_ layer 1 -80 -270
pin name B signal _7728_ layer 1 80 -31
pin name Y signal _7742_ layer 1 0 -150
cell 6872 AOI22X1_1238
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7742_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _7740_ layer 1 70 -90
pin name Y signal _7743_ layer 1 5 -216
cell 6873 NAND3X1_383
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7737_ layer 1 -120 30
pin name B signal _7743_ layer 1 -20 -50
pin name C signal _7733_ layer 1 40 130
pin name Y signal _7744_ layer 1 -40 340
cell 6874 NAND2X1_1620
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<158> layer 1 -80 -170
pin name B signal _7738_ layer 1 80 70
pin name Y signal _7745_ layer 1 50 -340
cell 6875 NOR2X1_931
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7745_ layer 1 -80 -270
pin name B signal _7731_ layer 1 80 -31
pin name Y signal _7746_ layer 1 0 -150
cell 6876 NAND2X1_1621
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _7746_ layer 1 80 70
pin name Y signal _7747_ layer 1 50 -340
cell 6877 NAND2X1_1622
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<157> layer 1 -80 -170
pin name B signal wSelec<158> layer 1 80 70
pin name Y signal _7748_ layer 1 50 -340
cell 6878 NOR2X1_932
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7748_ layer 1 -80 -270
pin name B signal _7735_ layer 1 80 -31
pin name Y signal _7749_ layer 1 0 -150
cell 6879 NOR2X1_933
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7748_ layer 1 -80 -270
pin name B signal _7726_ layer 1 80 -31
pin name Y signal _7750_ layer 1 0 -150
cell 6880 AOI22X1_1239
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7749_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _7750_ layer 1 70 -90
pin name Y signal _7751_ layer 1 5 -216
cell 6881 NOR2X1_934
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7741_ layer 1 -80 -270
pin name B signal _7748_ layer 1 80 -31
pin name Y signal _7752_ layer 1 0 -150
cell 6882 NOR2X1_935
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7741_ layer 1 -80 -270
pin name B signal _7745_ layer 1 80 -31
pin name Y signal _7753_ layer 1 0 -150
cell 6883 AOI22X1_1240
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _7752_ layer 1 -80 -131
pin name C signal _7753_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _7754_ layer 1 5 -216
cell 6884 NAND3X1_384
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7747_ layer 1 -120 30
pin name B signal _7754_ layer 1 -20 -50
pin name C signal _7751_ layer 1 40 130
pin name Y signal _7755_ layer 1 -40 340
cell 6885 NOR2X1_936
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7735_ layer 1 -80 -270
pin name B signal _7745_ layer 1 80 -31
pin name Y signal _7756_ layer 1 0 -150
cell 6886 NAND2X1_1623
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _7756_ layer 1 80 70
pin name Y signal _7757_ layer 1 50 -340
cell 6887 NOR2X1_937
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7745_ layer 1 -80 -270
pin name B signal _7726_ layer 1 80 -31
pin name Y signal _7758_ layer 1 0 -150
cell 6888 NAND2X1_1624
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _7758_ layer 1 80 70
pin name Y signal _7759_ layer 1 50 -340
cell 6889 NOR2X1_938
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7739_ layer 1 -80 -270
pin name B signal _7731_ layer 1 80 -31
pin name Y signal _7760_ layer 1 0 -150
cell 6890 NAND2X1_1625
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _7760_ layer 1 80 70
pin name Y signal _7761_ layer 1 50 -340
cell 6891 NAND3X1_385
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7757_ layer 1 -120 30
pin name B signal _7759_ layer 1 -20 -50
pin name C signal _7761_ layer 1 40 130
pin name Y signal _7762_ layer 1 -40 340
cell 6892 INVX1_1005
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _7763_ layer 1 40 0
cell 6893 NOR2X1_939
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7738_ layer 1 -80 -270
pin name B signal _7727_ layer 1 80 -31
pin name Y signal _7764_ layer 1 0 -150
cell 6894 NAND2X1_1626
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7730_ layer 1 -80 -170
pin name B signal _7764_ layer 1 80 70
pin name Y signal _7765_ layer 1 50 -340
cell 6895 NOR2X1_940
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7735_ layer 1 -80 -270
pin name B signal _7739_ layer 1 80 -31
pin name Y signal _7766_ layer 1 0 -150
cell 6896 NOR2X1_941
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7741_ layer 1 -80 -270
pin name B signal _7739_ layer 1 80 -31
pin name Y signal _7767_ layer 1 0 -150
cell 6897 AOI22X1_1241
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7766_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _7767_ layer 1 70 -90
pin name Y signal _7768_ layer 1 5 -216
cell 6898 OAI21X1_263
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7763_ layer 1 -80 -165
pin name B signal _7765_ layer 1 -40 -70
pin name C signal _7768_ layer 1 80 150
pin name Y signal _7769_ layer 1 25 -50
cell 6899 OR2X2_91
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7769_ layer 1 -120 -270
pin name B signal _7762_ layer 1 -20 -111
pin name Y signal _7770_ layer 1 120 -50
cell 6900 NOR3X1_681
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7744_ layer 1 -175 -251
pin name B signal _7755_ layer 1 -100 -150
pin name C signal _7770_ layer 1 -20 -50
pin name Y signal _7771_ layer 1 -106 -335
cell 6901 AND2X2_172
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7771_ layer 1 -120 -131
pin name B signal _7535_ layer 1 -40 -50
pin name Y signal _7772_ layer 1 89 -340
cell 6902 AOI21X1_186
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7626_ layer 1 -80 -35
pin name B signal _7724_ layer 1 -40 -131
pin name C signal _7772_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<0> layer 1 40 -340
cell 6903 INVX1_1006
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7643_ layer 1 -40 -270
pin name Y signal _7773_ layer 1 40 0
cell 6904 AOI21X1_187
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _7773_ layer 1 -40 -131
pin name C signal _7535_ layer 1 120 -251
pin name Y signal _7774_ layer 1 40 -340
cell 6905 AOI22X1_1242
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _7543_ layer 1 -80 -131
pin name C signal _7559_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _7775_ layer 1 5 -216
cell 6906 AOI22X1_1243
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _7563_ layer 1 -80 -131
pin name C signal _7569_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _7776_ layer 1 5 -216
cell 6907 NAND3X1_386
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7774_ layer 1 -120 30
pin name B signal _7775_ layer 1 -20 -50
pin name C signal _7776_ layer 1 40 130
pin name Y signal _7777_ layer 1 -40 340
cell 6908 INVX1_1007
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7603_ layer 1 -40 -270
pin name Y signal _7778_ layer 1 40 0
cell 6909 AOI22X1_1244
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7628_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _7778_ layer 1 70 -90
pin name Y signal _7779_ layer 1 5 -216
cell 6910 AOI22X1_1245
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _7702_ layer 1 -80 -131
pin name C signal _7581_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _7780_ layer 1 5 -216
cell 6911 INVX1_1008
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _7781_ layer 1 40 0
cell 6912 INVX1_1009
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _7782_ layer 1 40 0
cell 6913 OAI22X1_213
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7781_ layer 1 -120 -165
pin name B signal _7590_ layer 1 -80 -70
pin name C signal _7588_ layer 1 160 -131
pin name D signal _7782_ layer 1 80 -70
pin name Y signal _7783_ layer 1 0 -150
cell 6914 INVX1_1010
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _7784_ layer 1 40 0
cell 6915 NAND2X1_1627
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _7691_ layer 1 80 70
pin name Y signal _7785_ layer 1 50 -340
cell 6916 OAI21X1_264
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7784_ layer 1 -80 -165
pin name B signal _7596_ layer 1 -40 -70
pin name C signal _7785_ layer 1 80 150
pin name Y signal _7786_ layer 1 25 -50
cell 6917 NOR2X1_942
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7783_ layer 1 -80 -270
pin name B signal _7786_ layer 1 80 -31
pin name Y signal _7787_ layer 1 0 -150
cell 6918 NAND3X1_387
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7779_ layer 1 -120 30
pin name B signal _7780_ layer 1 -20 -50
pin name C signal _7787_ layer 1 40 130
pin name Y signal _7788_ layer 1 -40 340
cell 6919 INVX1_1011
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _7789_ layer 1 40 0
cell 6920 NAND2X1_1628
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _7575_ layer 1 80 70
pin name Y signal _7790_ layer 1 50 -340
cell 6921 OAI21X1_265
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7789_ layer 1 -80 -165
pin name B signal _7605_ layer 1 -40 -70
pin name C signal _7790_ layer 1 80 150
pin name Y signal _7791_ layer 1 25 -50
cell 6922 INVX1_1012
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _7792_ layer 1 40 0
cell 6923 INVX1_1013
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _7793_ layer 1 40 0
cell 6924 OAI22X1_214
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7792_ layer 1 -120 -165
pin name B signal _7611_ layer 1 -80 -70
pin name C signal _7609_ layer 1 160 -131
pin name D signal _7793_ layer 1 80 -70
pin name Y signal _7794_ layer 1 0 -150
cell 6925 NOR2X1_943
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7794_ layer 1 -80 -270
pin name B signal _7791_ layer 1 80 -31
pin name Y signal _7795_ layer 1 0 -150
cell 6926 AOI22X1_1246
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7695_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _7668_ layer 1 70 -90
pin name Y signal _7796_ layer 1 5 -216
cell 6927 AND2X2_173
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7542_ layer 1 -120 -131
pin name B signal _7557_ layer 1 -40 -50
pin name Y signal _7797_ layer 1 89 -340
cell 6928 AOI22X1_1247
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _7667_ layer 1 -80 -131
pin name C signal _7797_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _7798_ layer 1 5 -216
cell 6929 NAND3X1_388
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7796_ layer 1 -120 30
pin name B signal _7798_ layer 1 -20 -50
pin name C signal _7795_ layer 1 40 130
pin name Y signal _7799_ layer 1 -40 340
cell 6930 NOR3X1_682
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7799_ layer 1 -175 -251
pin name B signal _7777_ layer 1 -100 -150
pin name C signal _7788_ layer 1 -20 -50
pin name Y signal _7800_ layer 1 -106 -335
cell 6931 INVX1_1014
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _7801_ layer 1 40 0
cell 6932 NAND2X1_1629
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _7630_ layer 1 80 70
pin name Y signal _7802_ layer 1 50 -340
cell 6933 OAI21X1_266
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7632_ layer 1 -80 -165
pin name B signal _7801_ layer 1 -40 -70
pin name C signal _7802_ layer 1 80 150
pin name Y signal _7803_ layer 1 25 -50
cell 6934 AOI21X1_188
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _7679_ layer 1 -40 -131
pin name C signal _7803_ layer 1 120 -251
pin name Y signal _7804_ layer 1 40 -340
cell 6935 INVX1_1015
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _7805_ layer 1 40 0
cell 6936 INVX1_1016
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _7806_ layer 1 40 0
cell 6937 OAI22X1_215
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7806_ layer 1 -120 -165
pin name B signal _7638_ layer 1 -80 -70
pin name C signal _7639_ layer 1 160 -131
pin name D signal _7805_ layer 1 80 -70
pin name Y signal _7807_ layer 1 0 -150
cell 6938 INVX1_1017
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _7808_ layer 1 40 0
cell 6939 NAND2X1_1630
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _7648_ layer 1 80 70
pin name Y signal _7809_ layer 1 50 -340
cell 6940 OAI21X1_267
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7549_ layer 1 -80 -165
pin name B signal _7808_ layer 1 -40 -70
pin name C signal _7809_ layer 1 80 150
pin name Y signal _7810_ layer 1 25 -50
cell 6941 NOR2X1_944
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7810_ layer 1 -80 -270
pin name B signal _7807_ layer 1 80 -31
pin name Y signal _7811_ layer 1 0 -150
cell 6942 INVX1_1018
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _7812_ layer 1 40 0
cell 6943 INVX1_1019
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _7813_ layer 1 40 0
cell 6944 OAI22X1_216
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7644_ layer 1 -120 -165
pin name B signal _7813_ layer 1 -80 -70
pin name C signal _7650_ layer 1 160 -131
pin name D signal _7812_ layer 1 80 -70
pin name Y signal _7814_ layer 1 0 -150
cell 6945 INVX1_1020
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _7815_ layer 1 40 0
cell 6946 NOR2X1_945
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7815_ layer 1 -80 -270
pin name B signal _7655_ layer 1 80 -31
pin name Y signal _7816_ layer 1 0 -150
cell 6947 INVX1_1021
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _7817_ layer 1 40 0
cell 6948 NOR2X1_946
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7817_ layer 1 -80 -270
pin name B signal _7656_ layer 1 80 -31
pin name Y signal _7818_ layer 1 0 -150
cell 6949 NOR3X1_683
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7816_ layer 1 -175 -251
pin name B signal _7814_ layer 1 -100 -150
pin name C signal _7818_ layer 1 -20 -50
pin name Y signal _7819_ layer 1 -106 -335
cell 6950 NAND3X1_389
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7811_ layer 1 -120 30
pin name B signal _7804_ layer 1 -20 -50
pin name C signal _7819_ layer 1 40 130
pin name Y signal _7820_ layer 1 -40 340
cell 6951 AOI22X1_1248
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _7660_ layer 1 -80 -131
pin name C signal _7661_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _7821_ layer 1 5 -216
cell 6952 AOI22X1_1249
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7663_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _7664_ layer 1 70 -90
pin name Y signal _7822_ layer 1 5 -216
cell 6953 NAND2X1_1631
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7821_ layer 1 -80 -170
pin name B signal _7822_ layer 1 80 70
pin name Y signal _7823_ layer 1 50 -340
cell 6954 AOI22X1_1250
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _7671_ layer 1 -80 -131
pin name C signal _7670_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _7824_ layer 1 5 -216
cell 6955 AOI22X1_1251
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7614_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _7621_ layer 1 70 -90
pin name Y signal _7825_ layer 1 5 -216
cell 6956 NAND2X1_1632
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7824_ layer 1 -80 -170
pin name B signal _7825_ layer 1 80 70
pin name Y signal _7826_ layer 1 50 -340
cell 6957 NOR2X1_947
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7823_ layer 1 -80 -270
pin name B signal _7826_ layer 1 80 -31
pin name Y signal _7827_ layer 1 0 -150
cell 6958 AOI22X1_1252
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7675_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _7676_ layer 1 70 -90
pin name Y signal _7828_ layer 1 5 -216
cell 6959 AOI22X1_1253
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7577_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _7678_ layer 1 70 -90
pin name Y signal _7829_ layer 1 5 -216
cell 6960 NAND2X1_1633
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7828_ layer 1 -80 -170
pin name B signal _7829_ layer 1 80 70
pin name Y signal _7830_ layer 1 50 -340
cell 6961 AOI22X1_1254
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _7682_ layer 1 -80 -131
pin name C signal _7683_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _7831_ layer 1 5 -216
cell 6962 AOI22X1_1255
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7685_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _7686_ layer 1 70 -90
pin name Y signal _7832_ layer 1 5 -216
cell 6963 NAND2X1_1634
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7832_ layer 1 -80 -170
pin name B signal _7831_ layer 1 80 70
pin name Y signal _7833_ layer 1 50 -340
cell 6964 NOR2X1_948
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7830_ layer 1 -80 -270
pin name B signal _7833_ layer 1 80 -31
pin name Y signal _7834_ layer 1 0 -150
cell 6965 NAND2X1_1635
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7834_ layer 1 -80 -170
pin name B signal _7827_ layer 1 80 70
pin name Y signal _7835_ layer 1 50 -340
cell 6966 AOI22X1_1256
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _7692_ layer 1 -80 -131
pin name C signal _7593_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _7836_ layer 1 5 -216
cell 6967 AOI22X1_1257
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7616_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _7694_ layer 1 70 -90
pin name Y signal _7837_ layer 1 5 -216
cell 6968 NAND2X1_1636
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7836_ layer 1 -80 -170
pin name B signal _7837_ layer 1 80 70
pin name Y signal _7838_ layer 1 50 -340
cell 6969 AOI22X1_1258
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _7583_ layer 1 -80 -131
pin name C signal _7703_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _7839_ layer 1 5 -216
cell 6970 NAND2X1_1637
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _7698_ layer 1 80 70
pin name Y signal _7840_ layer 1 50 -340
cell 6971 NAND2X1_1638
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _7700_ layer 1 80 70
pin name Y signal _7841_ layer 1 50 -340
cell 6972 NAND3X1_390
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7840_ layer 1 -120 30
pin name B signal _7841_ layer 1 -20 -50
pin name C signal _7839_ layer 1 40 130
pin name Y signal _7842_ layer 1 -40 340
cell 6973 NOR2X1_949
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7842_ layer 1 -80 -270
pin name B signal _7838_ layer 1 80 -31
pin name Y signal _7843_ layer 1 0 -150
cell 6974 AOI22X1_1259
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _7707_ layer 1 -80 -131
pin name C signal _7708_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _7844_ layer 1 5 -216
cell 6975 NAND2X1_1639
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _7710_ layer 1 80 70
pin name Y signal _7845_ layer 1 50 -340
cell 6976 NAND2X1_1640
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _7712_ layer 1 80 70
pin name Y signal _7846_ layer 1 50 -340
cell 6977 NAND3X1_391
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7845_ layer 1 -120 30
pin name B signal _7846_ layer 1 -20 -50
pin name C signal _7844_ layer 1 40 130
pin name Y signal _7847_ layer 1 -40 340
cell 6978 AOI22X1_1260
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _7716_ layer 1 -80 -131
pin name C signal _7715_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _7848_ layer 1 5 -216
cell 6979 AOI22X1_1261
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _7719_ layer 1 -80 -131
pin name C signal _7718_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _7849_ layer 1 5 -216
cell 6980 NAND2X1_1641
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7848_ layer 1 -80 -170
pin name B signal _7849_ layer 1 80 70
pin name Y signal _7850_ layer 1 50 -340
cell 6981 NOR2X1_950
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7850_ layer 1 -80 -270
pin name B signal _7847_ layer 1 80 -31
pin name Y signal _7851_ layer 1 0 -150
cell 6982 NAND2X1_1642
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7843_ layer 1 -80 -170
pin name B signal _7851_ layer 1 80 70
pin name Y signal _7852_ layer 1 50 -340
cell 6983 NOR3X1_684
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7835_ layer 1 -175 -251
pin name B signal _7820_ layer 1 -100 -150
pin name C signal _7852_ layer 1 -20 -50
pin name Y signal _7853_ layer 1 -106 -335
cell 6984 AOI21X1_189
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _7729_ layer 1 -40 -131
pin name C signal _7534_ layer 1 120 -251
pin name Y signal _7854_ layer 1 40 -340
cell 6985 AOI22X1_1262
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7732_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _7760_ layer 1 70 -90
pin name Y signal _7855_ layer 1 5 -216
cell 6986 AOI22X1_1263
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7753_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _7736_ layer 1 70 -90
pin name Y signal _7856_ layer 1 5 -216
cell 6987 NAND3X1_392
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7854_ layer 1 -120 30
pin name B signal _7856_ layer 1 -20 -50
pin name C signal _7855_ layer 1 40 130
pin name Y signal _7857_ layer 1 -40 340
cell 6988 NAND3X1_393
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _7730_ layer 1 -20 -50
pin name C signal _7764_ layer 1 40 130
pin name Y signal _7858_ layer 1 -40 340
cell 6989 AOI22X1_1264
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _7752_ layer 1 -80 -131
pin name C signal _7740_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _7859_ layer 1 5 -216
cell 6990 AND2X2_174
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7859_ layer 1 -120 -131
pin name B signal _7858_ layer 1 -40 -50
pin name Y signal _7860_ layer 1 89 -340
cell 6991 AOI22X1_1265
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7749_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _7756_ layer 1 70 -90
pin name Y signal _7861_ layer 1 5 -216
cell 6992 AOI22X1_1266
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _7750_ layer 1 -80 -131
pin name C signal _7746_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _7862_ layer 1 5 -216
cell 6993 AND2X2_175
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7862_ layer 1 -120 -131
pin name B signal _7861_ layer 1 -40 -50
pin name Y signal _7863_ layer 1 89 -340
cell 6994 AOI22X1_1267
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7766_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _7767_ layer 1 70 -90
pin name Y signal _7864_ layer 1 5 -216
cell 6995 AOI22X1_1268
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7742_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _7758_ layer 1 70 -90
pin name Y signal _7865_ layer 1 5 -216
cell 6996 AND2X2_176
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7864_ layer 1 -120 -131
pin name B signal _7865_ layer 1 -40 -50
pin name Y signal _7866_ layer 1 89 -340
cell 6997 NAND3X1_394
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7860_ layer 1 -120 30
pin name B signal _7866_ layer 1 -20 -50
pin name C signal _7863_ layer 1 40 130
pin name Y signal _7867_ layer 1 -40 340
cell 6998 NOR2X1_951
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7857_ layer 1 -80 -270
pin name B signal _7867_ layer 1 80 -31
pin name Y signal _7868_ layer 1 0 -150
cell 6999 AOI21X1_190
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7800_ layer 1 -80 -35
pin name B signal _7853_ layer 1 -40 -131
pin name C signal _7868_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<1> layer 1 40 -340
cell 7000 AOI21X1_191
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _7773_ layer 1 -40 -131
pin name C signal _7535_ layer 1 120 -251
pin name Y signal _7869_ layer 1 40 -340
cell 7001 INVX1_1022
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7632_ layer 1 -40 -270
pin name Y signal _7870_ layer 1 40 0
cell 7002 AOI22X1_1269
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _7543_ layer 1 -80 -131
pin name C signal _7870_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _7871_ layer 1 5 -216
cell 7003 INVX1_1023
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _7644_ layer 1 -40 -270
pin name Y signal _7872_ layer 1 40 0
cell 7004 AOI22X1_1270
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _7679_ layer 1 -80 -131
pin name C signal _7872_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _7873_ layer 1 5 -216
cell 7005 NAND3X1_395
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7873_ layer 1 -120 30
pin name B signal _7869_ layer 1 -20 -50
pin name C signal _7871_ layer 1 40 130
pin name Y signal _7874_ layer 1 -40 340
cell 7006 AOI22X1_1271
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7628_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _7778_ layer 1 70 -90
pin name Y signal _7875_ layer 1 5 -216
cell 7007 AOI22X1_1272
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _7577_ layer 1 -80 -131
pin name C signal _7550_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _7876_ layer 1 5 -216
cell 7008 INVX1_1024
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _7877_ layer 1 40 0
cell 7009 NAND2X1_1643
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _7667_ layer 1 80 70
pin name Y signal _7878_ layer 1 50 -340
cell 7010 OAI21X1_268
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7877_ layer 1 -80 -165
pin name B signal _7639_ layer 1 -40 -70
pin name C signal _7878_ layer 1 80 150
pin name Y signal _7879_ layer 1 25 -50
cell 7011 INVX1_1025
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _7880_ layer 1 40 0
cell 7012 NAND2X1_1644
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _7593_ layer 1 80 70
pin name Y signal _7881_ layer 1 50 -340
cell 7013 OAI21X1_269
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7880_ layer 1 -80 -165
pin name B signal _7596_ layer 1 -40 -70
pin name C signal _7881_ layer 1 80 150
pin name Y signal _7882_ layer 1 25 -50
cell 7014 NOR2X1_952
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7879_ layer 1 -80 -270
pin name B signal _7882_ layer 1 80 -31
pin name Y signal _7883_ layer 1 0 -150
cell 7015 NAND3X1_396
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7875_ layer 1 -120 30
pin name B signal _7876_ layer 1 -20 -50
pin name C signal _7883_ layer 1 40 130
pin name Y signal _7884_ layer 1 -40 340
cell 7016 INVX1_1026
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _7885_ layer 1 40 0
cell 7017 NAND2X1_1645
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _7575_ layer 1 80 70
pin name Y signal _7886_ layer 1 50 -340
cell 7018 OAI21X1_270
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7885_ layer 1 -80 -165
pin name B signal _7605_ layer 1 -40 -70
pin name C signal _7886_ layer 1 80 150
pin name Y signal _7887_ layer 1 25 -50
cell 7019 INVX1_1027
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _7888_ layer 1 40 0
cell 7020 INVX1_1028
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _7889_ layer 1 40 0
cell 7021 OAI22X1_217
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7888_ layer 1 -120 -165
pin name B signal _7611_ layer 1 -80 -70
pin name C signal _7609_ layer 1 160 -131
pin name D signal _7889_ layer 1 80 -70
pin name Y signal _7890_ layer 1 0 -150
cell 7022 NOR2X1_953
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7890_ layer 1 -80 -270
pin name B signal _7887_ layer 1 80 -31
pin name Y signal _7891_ layer 1 0 -150
cell 7023 AOI22X1_1273
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7695_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _7668_ layer 1 70 -90
pin name Y signal _7892_ layer 1 5 -216
cell 7024 AND2X2_177
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7567_ layer 1 -120 -131
pin name B signal _7589_ layer 1 -40 -50
pin name Y signal _7893_ layer 1 89 -340
cell 7025 AOI22X1_1274
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _7893_ layer 1 -80 -131
pin name C signal _7797_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _7894_ layer 1 5 -216
cell 7026 NAND3X1_397
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7892_ layer 1 -120 30
pin name B signal _7894_ layer 1 -20 -50
pin name C signal _7891_ layer 1 40 130
pin name Y signal _7895_ layer 1 -40 340
cell 7027 NOR3X1_685
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7895_ layer 1 -175 -251
pin name B signal _7874_ layer 1 -100 -150
pin name C signal _7884_ layer 1 -20 -50
pin name Y signal _7896_ layer 1 -106 -335
cell 7028 INVX1_1029
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _7897_ layer 1 40 0
cell 7029 NOR3X1_686
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7897_ layer 1 -175 -251
pin name B signal _7562_ layer 1 -100 -150
pin name C signal _7561_ layer 1 -20 -50
pin name Y signal _7898_ layer 1 -106 -335
cell 7030 AND2X2_178
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7583_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _7899_ layer 1 89 -340
cell 7031 AND2X2_179
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7703_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _7900_ layer 1 89 -340
cell 7032 NOR3X1_687
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7900_ layer 1 -175 -251
pin name B signal _7899_ layer 1 -100 -150
pin name C signal _7898_ layer 1 -20 -50
pin name Y signal _7901_ layer 1 -106 -335
cell 7033 INVX1_1030
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _7902_ layer 1 40 0
cell 7034 INVX1_1031
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _7903_ layer 1 40 0
cell 7035 OAI22X1_218
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7903_ layer 1 -120 -165
pin name B signal _7638_ layer 1 -80 -70
pin name C signal _7588_ layer 1 160 -131
pin name D signal _7902_ layer 1 80 -70
pin name Y signal _7904_ layer 1 0 -150
cell 7036 INVX1_1032
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _7905_ layer 1 40 0
cell 7037 INVX1_1033
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _7906_ layer 1 40 0
cell 7038 NAND2X1_1646
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7579_ layer 1 -80 -170
pin name B signal _7580_ layer 1 80 70
pin name Y signal _7907_ layer 1 50 -340
cell 7039 OAI22X1_219
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7907_ layer 1 -120 -165
pin name B signal _7906_ layer 1 -80 -70
pin name C signal _7905_ layer 1 160 -131
pin name D signal _7558_ layer 1 80 -70
pin name Y signal _7908_ layer 1 0 -150
cell 7040 NOR2X1_954
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7904_ layer 1 -80 -270
pin name B signal _7908_ layer 1 80 -31
pin name Y signal _7909_ layer 1 0 -150
cell 7041 INVX1_1034
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _7910_ layer 1 40 0
cell 7042 NOR3X1_688
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7539_ layer 1 -175 -251
pin name B signal _7556_ layer 1 -100 -150
pin name C signal _7547_ layer 1 -20 -50
pin name Y signal _7911_ layer 1 -106 -335
cell 7043 NAND2X1_1647
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _7911_ layer 1 80 70
pin name Y signal _7912_ layer 1 50 -340
cell 7044 OAI21X1_271
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7568_ layer 1 -80 -165
pin name B signal _7910_ layer 1 -40 -70
pin name C signal _7912_ layer 1 80 150
pin name Y signal _7913_ layer 1 25 -50
cell 7045 INVX1_1035
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _7914_ layer 1 40 0
cell 7046 INVX1_1036
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _7915_ layer 1 40 0
cell 7047 OAI22X1_220
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7655_ layer 1 -120 -165
pin name B signal _7915_ layer 1 -80 -70
pin name C signal _7914_ layer 1 160 -131
pin name D signal _7656_ layer 1 80 -70
pin name Y signal _7916_ layer 1 0 -150
cell 7048 NOR2X1_955
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7913_ layer 1 -80 -270
pin name B signal _7916_ layer 1 80 -31
pin name Y signal _7917_ layer 1 0 -150
cell 7049 NAND3X1_398
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7901_ layer 1 -120 30
pin name B signal _7917_ layer 1 -20 -50
pin name C signal _7909_ layer 1 40 130
pin name Y signal _7918_ layer 1 -40 340
cell 7050 AOI22X1_1275
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _7660_ layer 1 -80 -131
pin name C signal _7661_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _7919_ layer 1 5 -216
cell 7051 AOI22X1_1276
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7663_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _7664_ layer 1 70 -90
pin name Y signal _7920_ layer 1 5 -216
cell 7052 NAND2X1_1648
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7919_ layer 1 -80 -170
pin name B signal _7920_ layer 1 80 70
pin name Y signal _7921_ layer 1 50 -340
cell 7053 AOI22X1_1277
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _7671_ layer 1 -80 -131
pin name C signal _7670_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _7922_ layer 1 5 -216
cell 7054 AOI22X1_1278
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7614_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _7621_ layer 1 70 -90
pin name Y signal _7923_ layer 1 5 -216
cell 7055 NAND2X1_1649
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7922_ layer 1 -80 -170
pin name B signal _7923_ layer 1 80 70
pin name Y signal _7924_ layer 1 50 -340
cell 7056 NOR2X1_956
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7921_ layer 1 -80 -270
pin name B signal _7924_ layer 1 80 -31
pin name Y signal _7925_ layer 1 0 -150
cell 7057 AOI22X1_1279
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7675_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _7676_ layer 1 70 -90
pin name Y signal _7926_ layer 1 5 -216
cell 7058 AOI22X1_1280
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _7702_ layer 1 -80 -131
pin name C signal _7678_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _7927_ layer 1 5 -216
cell 7059 NAND2X1_1650
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7927_ layer 1 -80 -170
pin name B signal _7926_ layer 1 80 70
pin name Y signal _7928_ layer 1 50 -340
cell 7060 AOI22X1_1281
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _7682_ layer 1 -80 -131
pin name C signal _7683_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _7929_ layer 1 5 -216
cell 7061 AOI22X1_1282
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7685_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _7686_ layer 1 70 -90
pin name Y signal _7930_ layer 1 5 -216
cell 7062 NAND2X1_1651
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7930_ layer 1 -80 -170
pin name B signal _7929_ layer 1 80 70
pin name Y signal _7931_ layer 1 50 -340
cell 7063 NOR2X1_957
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7928_ layer 1 -80 -270
pin name B signal _7931_ layer 1 80 -31
pin name Y signal _7932_ layer 1 0 -150
cell 7064 NAND2X1_1652
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7932_ layer 1 -80 -170
pin name B signal _7925_ layer 1 80 70
pin name Y signal _7933_ layer 1 50 -340
cell 7065 AOI22X1_1283
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _7692_ layer 1 -80 -131
pin name C signal _7691_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _7934_ layer 1 5 -216
cell 7066 AOI22X1_1284
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7616_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _7694_ layer 1 70 -90
pin name Y signal _7935_ layer 1 5 -216
cell 7067 NAND2X1_1653
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7934_ layer 1 -80 -170
pin name B signal _7935_ layer 1 80 70
pin name Y signal _7936_ layer 1 50 -340
cell 7068 AOI22X1_1285
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _7700_ layer 1 -80 -131
pin name C signal _7698_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _7937_ layer 1 5 -216
cell 7069 AOI22X1_1286
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7630_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _7648_ layer 1 70 -90
pin name Y signal _7938_ layer 1 5 -216
cell 7070 NAND2X1_1654
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7938_ layer 1 -80 -170
pin name B signal _7937_ layer 1 80 70
pin name Y signal _7939_ layer 1 50 -340
cell 7071 NOR2X1_958
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7939_ layer 1 -80 -270
pin name B signal _7936_ layer 1 80 -31
pin name Y signal _7940_ layer 1 0 -150
cell 7072 AOI22X1_1287
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _7707_ layer 1 -80 -131
pin name C signal _7708_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _7941_ layer 1 5 -216
cell 7073 NAND2X1_1655
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _7710_ layer 1 80 70
pin name Y signal _7942_ layer 1 50 -340
cell 7074 NAND2X1_1656
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _7712_ layer 1 80 70
pin name Y signal _7943_ layer 1 50 -340
cell 7075 NAND3X1_399
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7942_ layer 1 -120 30
pin name B signal _7943_ layer 1 -20 -50
pin name C signal _7941_ layer 1 40 130
pin name Y signal _7944_ layer 1 -40 340
cell 7076 AOI22X1_1288
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _7716_ layer 1 -80 -131
pin name C signal _7715_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _7945_ layer 1 5 -216
cell 7077 AOI22X1_1289
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _7719_ layer 1 -80 -131
pin name C signal _7718_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _7946_ layer 1 5 -216
cell 7078 NAND2X1_1657
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7945_ layer 1 -80 -170
pin name B signal _7946_ layer 1 80 70
pin name Y signal _7947_ layer 1 50 -340
cell 7079 NOR2X1_959
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7947_ layer 1 -80 -270
pin name B signal _7944_ layer 1 80 -31
pin name Y signal _7948_ layer 1 0 -150
cell 7080 NAND2X1_1658
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7940_ layer 1 -80 -170
pin name B signal _7948_ layer 1 80 70
pin name Y signal _7949_ layer 1 50 -340
cell 7081 NOR3X1_689
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7933_ layer 1 -175 -251
pin name B signal _7918_ layer 1 -100 -150
pin name C signal _7949_ layer 1 -20 -50
pin name Y signal _7950_ layer 1 -106 -335
cell 7082 AOI22X1_1290
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7756_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _7758_ layer 1 70 -90
pin name Y signal _7951_ layer 1 5 -216
cell 7083 AOI22X1_1291
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7753_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _7760_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _7952_ layer 1 5 -216
cell 7084 NAND2X1_1659
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7951_ layer 1 -80 -170
pin name B signal _7952_ layer 1 80 70
pin name Y signal _7953_ layer 1 50 -340
cell 7085 AOI21X1_192
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _7746_ layer 1 -40 -131
pin name C signal _7953_ layer 1 120 -251
pin name Y signal _7954_ layer 1 40 -340
cell 7086 INVX1_1037
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _7955_ layer 1 40 0
cell 7087 AOI22X1_1292
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7766_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _7767_ layer 1 70 -90
pin name Y signal _7956_ layer 1 5 -216
cell 7088 OAI21X1_272
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7955_ layer 1 -80 -165
pin name B signal _7765_ layer 1 -40 -70
pin name C signal _7956_ layer 1 80 150
pin name Y signal _7957_ layer 1 25 -50
cell 7089 AOI22X1_1293
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7729_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _7732_ layer 1 70 -90
pin name Y signal _7958_ layer 1 5 -216
cell 7090 NAND2X1_1660
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _7736_ layer 1 80 70
pin name Y signal _7959_ layer 1 50 -340
cell 7091 AOI22X1_1294
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7742_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _7740_ layer 1 70 -90
pin name Y signal _7960_ layer 1 5 -216
cell 7092 NAND3X1_400
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7959_ layer 1 -120 30
pin name B signal _7960_ layer 1 -20 -50
pin name C signal _7958_ layer 1 40 130
pin name Y signal _7961_ layer 1 -40 340
cell 7093 NOR2X1_960
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7957_ layer 1 -80 -270
pin name B signal _7961_ layer 1 80 -31
pin name Y signal _7962_ layer 1 0 -150
cell 7094 NAND2X1_1661
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _7749_ layer 1 80 70
pin name Y signal _7963_ layer 1 50 -340
cell 7095 NAND2X1_1662
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _7750_ layer 1 80 70
pin name Y signal _7964_ layer 1 50 -340
cell 7096 NAND2X1_1663
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7963_ layer 1 -80 -170
pin name B signal _7964_ layer 1 80 70
pin name Y signal _7965_ layer 1 50 -340
cell 7097 AOI21X1_193
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _7752_ layer 1 -40 -131
pin name C signal _7965_ layer 1 120 -251
pin name Y signal _7966_ layer 1 40 -340
cell 7098 NAND3X1_401
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7954_ layer 1 -120 30
pin name B signal _7966_ layer 1 -20 -50
pin name C signal _7962_ layer 1 40 130
pin name Y signal _7967_ layer 1 -40 340
cell 7099 NOR2X1_961
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7534_ layer 1 -80 -270
pin name B signal _7967_ layer 1 80 -31
pin name Y signal _7968_ layer 1 0 -150
cell 7100 AOI21X1_194
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7896_ layer 1 -80 -35
pin name B signal _7950_ layer 1 -40 -131
pin name C signal _7968_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<2> layer 1 40 -340
cell 7101 AOI21X1_195
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _7778_ layer 1 -40 -131
pin name C signal _7535_ layer 1 120 -251
pin name Y signal _7969_ layer 1 40 -340
cell 7102 AOI22X1_1295
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7550_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _7870_ layer 1 70 -90
pin name Y signal _7970_ layer 1 5 -216
cell 7103 AOI22X1_1296
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _7872_ layer 1 -80 -131
pin name C signal _7628_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _7971_ layer 1 5 -216
cell 7104 NAND3X1_402
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7971_ layer 1 -120 30
pin name B signal _7969_ layer 1 -20 -50
pin name C signal _7970_ layer 1 40 130
pin name Y signal _7972_ layer 1 -40 340
cell 7105 AOI22X1_1297
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _7577_ layer 1 -80 -131
pin name C signal _7575_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _7973_ layer 1 5 -216
cell 7106 AOI22X1_1298
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _7648_ layer 1 -80 -131
pin name C signal _7773_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _7974_ layer 1 5 -216
cell 7107 INVX1_1038
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _7975_ layer 1 40 0
cell 7108 INVX1_1039
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _7976_ layer 1 40 0
cell 7109 OAI22X1_221
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7975_ layer 1 -120 -165
pin name B signal _7590_ layer 1 -80 -70
pin name C signal _7639_ layer 1 160 -131
pin name D signal _7976_ layer 1 80 -70
pin name Y signal _7977_ layer 1 0 -150
cell 7110 INVX1_1040
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _7978_ layer 1 40 0
cell 7111 NAND2X1_1664
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _7691_ layer 1 80 70
pin name Y signal _7979_ layer 1 50 -340
cell 7112 OAI21X1_273
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7978_ layer 1 -80 -165
pin name B signal _7596_ layer 1 -40 -70
pin name C signal _7979_ layer 1 80 150
pin name Y signal _7980_ layer 1 25 -50
cell 7113 NOR2X1_962
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7977_ layer 1 -80 -270
pin name B signal _7980_ layer 1 80 -31
pin name Y signal _7981_ layer 1 0 -150
cell 7114 NAND3X1_403
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7973_ layer 1 -120 30
pin name B signal _7974_ layer 1 -20 -50
pin name C signal _7981_ layer 1 40 130
pin name Y signal _7982_ layer 1 -40 340
cell 7115 AND2X2_180
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7604_ layer 1 -120 -131
pin name B signal _7538_ layer 1 -40 -50
pin name Y signal _7983_ layer 1 89 -340
cell 7116 AOI22X1_1299
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7543_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _7983_ layer 1 70 -90
pin name Y signal _7984_ layer 1 5 -216
cell 7117 AND2X2_181
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7602_ layer 1 -120 -131
pin name B signal _7567_ layer 1 -40 -50
pin name Y signal _7985_ layer 1 89 -340
cell 7118 AND2X2_182
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7610_ layer 1 -120 -131
pin name B signal _7567_ layer 1 -40 -50
pin name Y signal _7986_ layer 1 89 -340
cell 7119 AOI22X1_1300
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _7986_ layer 1 -80 -131
pin name C signal _7985_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _7987_ layer 1 5 -216
cell 7120 NAND2X1_1665
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _7695_ layer 1 80 70
pin name Y signal _7988_ layer 1 50 -340
cell 7121 NAND2X1_1666
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _7668_ layer 1 80 70
pin name Y signal _7989_ layer 1 50 -340
cell 7122 NAND2X1_1667
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7988_ layer 1 -80 -170
pin name B signal _7989_ layer 1 80 70
pin name Y signal _7990_ layer 1 50 -340
cell 7123 INVX1_1041
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _7991_ layer 1 40 0
cell 7124 NAND2X1_1668
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _7667_ layer 1 80 70
pin name Y signal _7992_ layer 1 50 -340
cell 7125 OAI21X1_274
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7991_ layer 1 -80 -165
pin name B signal _7620_ layer 1 -40 -70
pin name C signal _7992_ layer 1 80 150
pin name Y signal _7993_ layer 1 25 -50
cell 7126 NOR2X1_963
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7990_ layer 1 -80 -270
pin name B signal _7993_ layer 1 80 -31
pin name Y signal _7994_ layer 1 0 -150
cell 7127 NAND3X1_404
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7984_ layer 1 -120 30
pin name B signal _7987_ layer 1 -20 -50
pin name C signal _7994_ layer 1 40 130
pin name Y signal _7995_ layer 1 -40 340
cell 7128 NOR3X1_690
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7982_ layer 1 -175 -251
pin name B signal _7972_ layer 1 -100 -150
pin name C signal _7995_ layer 1 -20 -50
pin name Y signal _7996_ layer 1 -106 -335
cell 7129 INVX1_1042
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _7997_ layer 1 40 0
cell 7130 NAND2X1_1669
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _7583_ layer 1 80 70
pin name Y signal _7998_ layer 1 50 -340
cell 7131 OAI21X1_275
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7588_ layer 1 -80 -165
pin name B signal _7997_ layer 1 -40 -70
pin name C signal _7998_ layer 1 80 150
pin name Y signal _7999_ layer 1 25 -50
cell 7132 AOI21X1_196
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _7563_ layer 1 -40 -131
pin name C signal _7999_ layer 1 120 -251
pin name Y signal _8000_ layer 1 40 -340
cell 7133 INVX1_1043
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _8001_ layer 1 40 0
cell 7134 INVX1_1044
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _8002_ layer 1 40 0
cell 7135 OAI22X1_222
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7907_ layer 1 -120 -165
pin name B signal _8002_ layer 1 -80 -70
pin name C signal _8001_ layer 1 160 -131
pin name D signal _7558_ layer 1 80 -70
pin name Y signal _8003_ layer 1 0 -150
cell 7136 INVX1_1045
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _8004_ layer 1 40 0
cell 7137 NAND2X1_1670
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _7703_ layer 1 80 70
pin name Y signal _8005_ layer 1 50 -340
cell 7138 OAI21X1_276
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7568_ layer 1 -80 -165
pin name B signal _8004_ layer 1 -40 -70
pin name C signal _8005_ layer 1 80 150
pin name Y signal _8006_ layer 1 25 -50
cell 7139 NOR2X1_964
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8006_ layer 1 -80 -270
pin name B signal _8003_ layer 1 80 -31
pin name Y signal _8007_ layer 1 0 -150
cell 7140 INVX1_1046
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _8008_ layer 1 40 0
cell 7141 INVX1_1047
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _8009_ layer 1 40 0
cell 7142 OAI22X1_223
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7655_ layer 1 -120 -165
pin name B signal _8009_ layer 1 -80 -70
pin name C signal _8008_ layer 1 160 -131
pin name D signal _7656_ layer 1 80 -70
pin name Y signal _8010_ layer 1 0 -150
cell 7143 INVX1_1048
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _8011_ layer 1 40 0
cell 7144 NAND2X1_1671
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _7702_ layer 1 80 70
pin name Y signal _8012_ layer 1 50 -340
cell 7145 OAI21X1_277
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8011_ layer 1 -80 -165
pin name B signal _7638_ layer 1 -40 -70
pin name C signal _8012_ layer 1 80 150
pin name Y signal _8013_ layer 1 25 -50
cell 7146 NOR2X1_965
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8013_ layer 1 -80 -270
pin name B signal _8010_ layer 1 80 -31
pin name Y signal _8014_ layer 1 0 -150
cell 7147 NAND3X1_405
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8000_ layer 1 -120 30
pin name B signal _8014_ layer 1 -20 -50
pin name C signal _8007_ layer 1 40 130
pin name Y signal _8015_ layer 1 -40 340
cell 7148 AOI22X1_1301
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _7660_ layer 1 -80 -131
pin name C signal _7661_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _8016_ layer 1 5 -216
cell 7149 AOI22X1_1302
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7663_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _7664_ layer 1 70 -90
pin name Y signal _8017_ layer 1 5 -216
cell 7150 NAND2X1_1672
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8016_ layer 1 -80 -170
pin name B signal _8017_ layer 1 80 70
pin name Y signal _8018_ layer 1 50 -340
cell 7151 AOI22X1_1303
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _7671_ layer 1 -80 -131
pin name C signal _7670_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _8019_ layer 1 5 -216
cell 7152 AOI22X1_1304
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7614_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _7621_ layer 1 70 -90
pin name Y signal _8020_ layer 1 5 -216
cell 7153 NAND2X1_1673
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8019_ layer 1 -80 -170
pin name B signal _8020_ layer 1 80 70
pin name Y signal _8021_ layer 1 50 -340
cell 7154 NOR2X1_966
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8018_ layer 1 -80 -270
pin name B signal _8021_ layer 1 80 -31
pin name Y signal _8022_ layer 1 0 -150
cell 7155 AOI22X1_1305
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7675_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _7676_ layer 1 70 -90
pin name Y signal _8023_ layer 1 5 -216
cell 7156 AOI22X1_1306
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _7911_ layer 1 -80 -131
pin name C signal _7678_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _8024_ layer 1 5 -216
cell 7157 NAND2X1_1674
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8024_ layer 1 -80 -170
pin name B signal _8023_ layer 1 80 70
pin name Y signal _8025_ layer 1 50 -340
cell 7158 AOI22X1_1307
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _7682_ layer 1 -80 -131
pin name C signal _7683_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _8026_ layer 1 5 -216
cell 7159 AOI22X1_1308
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7685_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _7686_ layer 1 70 -90
pin name Y signal _8027_ layer 1 5 -216
cell 7160 NAND2X1_1675
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8027_ layer 1 -80 -170
pin name B signal _8026_ layer 1 80 70
pin name Y signal _8028_ layer 1 50 -340
cell 7161 NOR2X1_967
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8025_ layer 1 -80 -270
pin name B signal _8028_ layer 1 80 -31
pin name Y signal _8029_ layer 1 0 -150
cell 7162 NAND2X1_1676
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8029_ layer 1 -80 -170
pin name B signal _8022_ layer 1 80 70
pin name Y signal _8030_ layer 1 50 -340
cell 7163 AOI22X1_1309
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _7692_ layer 1 -80 -131
pin name C signal _7593_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _8031_ layer 1 5 -216
cell 7164 AOI22X1_1310
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7616_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _7694_ layer 1 70 -90
pin name Y signal _8032_ layer 1 5 -216
cell 7165 NAND2X1_1677
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8031_ layer 1 -80 -170
pin name B signal _8032_ layer 1 80 70
pin name Y signal _8033_ layer 1 50 -340
cell 7166 AOI22X1_1311
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _7700_ layer 1 -80 -131
pin name C signal _7698_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _8034_ layer 1 5 -216
cell 7167 AOI22X1_1312
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _7630_ layer 1 -80 -131
pin name C signal _7679_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _8035_ layer 1 5 -216
cell 7168 NAND2X1_1678
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8035_ layer 1 -80 -170
pin name B signal _8034_ layer 1 80 70
pin name Y signal _8036_ layer 1 50 -340
cell 7169 NOR2X1_968
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8036_ layer 1 -80 -270
pin name B signal _8033_ layer 1 80 -31
pin name Y signal _8037_ layer 1 0 -150
cell 7170 AOI22X1_1313
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _7707_ layer 1 -80 -131
pin name C signal _7708_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _8038_ layer 1 5 -216
cell 7171 NAND2X1_1679
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _7710_ layer 1 80 70
pin name Y signal _8039_ layer 1 50 -340
cell 7172 NAND2X1_1680
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _7712_ layer 1 80 70
pin name Y signal _8040_ layer 1 50 -340
cell 7173 NAND3X1_406
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8039_ layer 1 -120 30
pin name B signal _8040_ layer 1 -20 -50
pin name C signal _8038_ layer 1 40 130
pin name Y signal _8041_ layer 1 -40 340
cell 7174 AOI22X1_1314
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _7716_ layer 1 -80 -131
pin name C signal _7715_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _8042_ layer 1 5 -216
cell 7175 AOI22X1_1315
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _7719_ layer 1 -80 -131
pin name C signal _7718_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _8043_ layer 1 5 -216
cell 7176 NAND2X1_1681
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8042_ layer 1 -80 -170
pin name B signal _8043_ layer 1 80 70
pin name Y signal _8044_ layer 1 50 -340
cell 7177 NOR2X1_969
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8044_ layer 1 -80 -270
pin name B signal _8041_ layer 1 80 -31
pin name Y signal _8045_ layer 1 0 -150
cell 7178 NAND2X1_1682
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8037_ layer 1 -80 -170
pin name B signal _8045_ layer 1 80 70
pin name Y signal _8046_ layer 1 50 -340
cell 7179 NOR3X1_691
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8030_ layer 1 -175 -251
pin name B signal _8015_ layer 1 -100 -150
pin name C signal _8046_ layer 1 -20 -50
pin name Y signal _8047_ layer 1 -106 -335
cell 7180 NAND2X1_1683
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _7749_ layer 1 80 70
pin name Y signal _8048_ layer 1 50 -340
cell 7181 OAI21X1_278
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7533_ layer 1 -80 -165
pin name B signal wBusy_bF$buf3 layer 1 -40 -70
pin name C signal _8048_ layer 1 80 150
pin name Y signal _8049_ layer 1 25 -50
cell 7182 NAND2X1_1684
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _7740_ layer 1 80 70
pin name Y signal _8050_ layer 1 50 -340
cell 7183 NAND2X1_1685
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _7750_ layer 1 80 70
pin name Y signal _8051_ layer 1 50 -340
cell 7184 AOI22X1_1316
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _7752_ layer 1 -80 -131
pin name C signal _7742_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _8052_ layer 1 5 -216
cell 7185 NAND3X1_407
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8050_ layer 1 -120 30
pin name B signal _8051_ layer 1 -20 -50
pin name C signal _8052_ layer 1 40 130
pin name Y signal _8053_ layer 1 -40 340
cell 7186 OR2X2_92
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8053_ layer 1 -120 -270
pin name B signal _8049_ layer 1 -20 -111
pin name Y signal _8054_ layer 1 120 -50
cell 7187 INVX1_1049
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _8055_ layer 1 40 0
cell 7188 NAND2X1_1686
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _7753_ layer 1 80 70
pin name Y signal _8056_ layer 1 50 -340
cell 7189 OAI21X1_279
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8055_ layer 1 -80 -165
pin name B signal _7765_ layer 1 -40 -70
pin name C signal _8056_ layer 1 80 150
pin name Y signal _8057_ layer 1 25 -50
cell 7190 AOI21X1_197
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _7760_ layer 1 -40 -131
pin name C signal _8057_ layer 1 120 -251
pin name Y signal _8058_ layer 1 40 -340
cell 7191 AOI22X1_1317
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7766_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _7767_ layer 1 70 -90
pin name Y signal _8059_ layer 1 5 -216
cell 7192 AOI22X1_1318
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _7729_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _7736_ layer 1 70 -90
pin name Y signal _8060_ layer 1 5 -216
cell 7193 AND2X2_183
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8059_ layer 1 -120 -131
pin name B signal _8060_ layer 1 -40 -50
pin name Y signal _8061_ layer 1 89 -340
cell 7194 NAND2X1_1687
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _7758_ layer 1 80 70
pin name Y signal _8062_ layer 1 50 -340
cell 7195 NAND2X1_1688
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _7756_ layer 1 80 70
pin name Y signal _8063_ layer 1 50 -340
cell 7196 NAND2X1_1689
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8062_ layer 1 -80 -170
pin name B signal _8063_ layer 1 80 70
pin name Y signal _8064_ layer 1 50 -340
cell 7197 NAND2X1_1690
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _7732_ layer 1 80 70
pin name Y signal _8065_ layer 1 50 -340
cell 7198 NAND2X1_1691
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _7746_ layer 1 80 70
pin name Y signal _8066_ layer 1 50 -340
cell 7199 NAND2X1_1692
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8065_ layer 1 -80 -170
pin name B signal _8066_ layer 1 80 70
pin name Y signal _8067_ layer 1 50 -340
cell 7200 NOR2X1_970
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8064_ layer 1 -80 -270
pin name B signal _8067_ layer 1 80 -31
pin name Y signal _8068_ layer 1 0 -150
cell 7201 NAND3X1_408
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8061_ layer 1 -120 30
pin name B signal _8058_ layer 1 -20 -50
pin name C signal _8068_ layer 1 40 130
pin name Y signal _8069_ layer 1 -40 340
cell 7202 NOR2X1_971
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8054_ layer 1 -80 -270
pin name B signal _8069_ layer 1 80 -31
pin name Y signal _8070_ layer 1 0 -150
cell 7203 AOI21X1_198
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _7996_ layer 1 -80 -35
pin name B signal _8047_ layer 1 -40 -131
pin name C signal _8070_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<3> layer 1 40 -340
cell 7204 INVX1_1050
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<165> layer 1 -40 -270
pin name Y signal _8071_ layer 1 40 0
cell 7205 NOR2X1_972
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf2 layer 1 -80 -270
pin name B signal _8071_ layer 1 80 -31
pin name Y signal _8072_ layer 1 0 -150
cell 7206 INVX1_1051
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8072_ layer 1 -40 -270
pin name Y signal _8073_ layer 1 40 0
cell 7207 INVX1_1052
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<175> layer 1 -40 -270
pin name Y signal _8074_ layer 1 40 0
cell 7208 NAND2X1_1693
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<174> layer 1 -80 -170
pin name B signal _8074_ layer 1 80 70
pin name Y signal _8075_ layer 1 50 -340
cell 7209 INVX2_27
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8075_ layer 1 -40 -170
pin name Y signal _8076_ layer 1 40 0
cell 7210 OR2X2_93
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<171> layer 1 -120 -270
pin name B signal wSelec<170> layer 1 -20 -111
pin name Y signal _8077_ layer 1 120 -50
cell 7211 INVX1_1053
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<173> layer 1 -40 -270
pin name Y signal _8078_ layer 1 40 0
cell 7212 NAND2X1_1694
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<172> layer 1 -80 -170
pin name B signal _8078_ layer 1 80 70
pin name Y signal _8079_ layer 1 50 -340
cell 7213 NOR2X1_973
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8077_ layer 1 -80 -270
pin name B signal _8079_ layer 1 80 -31
pin name Y signal _8080_ layer 1 0 -150
cell 7214 AND2X2_184
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8080_ layer 1 -120 -131
pin name B signal _8076_ layer 1 -40 -50
pin name Y signal _8081_ layer 1 89 -340
cell 7215 AOI21X1_199
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _8081_ layer 1 -40 -131
pin name C signal _8073_ layer 1 120 -251
pin name Y signal _8082_ layer 1 40 -340
cell 7216 INVX1_1054
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<171> layer 1 -40 -270
pin name Y signal _8083_ layer 1 40 0
cell 7217 NAND2X1_1695
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<170> layer 1 -80 -170
pin name B signal _8083_ layer 1 80 70
pin name Y signal _8084_ layer 1 50 -340
cell 7218 OR2X2_94
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<172> layer 1 -120 -270
pin name B signal wSelec<173> layer 1 -20 -111
pin name Y signal _8085_ layer 1 120 -50
cell 7219 NOR2X1_974
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8085_ layer 1 -80 -270
pin name B signal _8084_ layer 1 80 -31
pin name Y signal _8086_ layer 1 0 -150
cell 7220 NAND2X1_1696
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8076_ layer 1 -80 -170
pin name B signal _8086_ layer 1 80 70
pin name Y signal _8087_ layer 1 50 -340
cell 7221 INVX1_1055
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8087_ layer 1 -40 -270
pin name Y signal _8088_ layer 1 40 0
cell 7222 INVX1_1056
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<170> layer 1 -40 -270
pin name Y signal _8089_ layer 1 40 0
cell 7223 NAND2X1_1697
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<171> layer 1 -80 -170
pin name B signal _8089_ layer 1 80 70
pin name Y signal _8090_ layer 1 50 -340
cell 7224 INVX1_1057
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<172> layer 1 -40 -270
pin name Y signal _8091_ layer 1 40 0
cell 7225 NAND2X1_1698
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<173> layer 1 -80 -170
pin name B signal _8091_ layer 1 80 70
pin name Y signal _8092_ layer 1 50 -340
cell 7226 NOR2X1_975
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8090_ layer 1 -80 -270
pin name B signal _8092_ layer 1 80 -31
pin name Y signal _8093_ layer 1 0 -150
cell 7227 NAND2X1_1699
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<174> layer 1 -80 -170
pin name B signal wSelec<175> layer 1 80 70
pin name Y signal _8094_ layer 1 50 -340
cell 7228 INVX1_1058
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8094_ layer 1 -40 -270
pin name Y signal _8095_ layer 1 40 0
cell 7229 NAND2X1_1700
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8095_ layer 1 -80 -170
pin name B signal _8093_ layer 1 80 70
pin name Y signal _8096_ layer 1 50 -340
cell 7230 INVX1_1059
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8096_ layer 1 -40 -270
pin name Y signal _8097_ layer 1 40 0
cell 7231 AOI22X1_1319
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8088_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _8097_ layer 1 70 -90
pin name Y signal _8098_ layer 1 5 -216
cell 7232 OR2X2_95
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8084_ layer 1 -120 -270
pin name B signal _8085_ layer 1 -20 -111
pin name Y signal _8099_ layer 1 120 -50
cell 7233 OR2X2_96
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<174> layer 1 -120 -270
pin name B signal wSelec<175> layer 1 -20 -111
pin name Y signal _8100_ layer 1 120 -50
cell 7234 NOR2X1_976
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8100_ layer 1 -80 -270
pin name B signal _8099_ layer 1 80 -31
pin name Y signal _8101_ layer 1 0 -150
cell 7235 NOR2X1_977
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8079_ layer 1 -80 -270
pin name B signal _8084_ layer 1 80 -31
pin name Y signal _8102_ layer 1 0 -150
cell 7236 INVX1_1060
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<174> layer 1 -40 -270
pin name Y signal _8103_ layer 1 40 0
cell 7237 NAND2X1_1701
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<175> layer 1 -80 -170
pin name B signal _8103_ layer 1 80 70
pin name Y signal _8104_ layer 1 50 -340
cell 7238 INVX2_28
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8104_ layer 1 -40 -170
pin name Y signal _8105_ layer 1 40 0
cell 7239 NAND2X1_1702
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8105_ layer 1 -80 -170
pin name B signal _8102_ layer 1 80 70
pin name Y signal _8106_ layer 1 50 -340
cell 7240 INVX1_1061
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8106_ layer 1 -40 -270
pin name Y signal _8107_ layer 1 40 0
cell 7241 AOI22X1_1320
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _8101_ layer 1 -80 -131
pin name C signal _8107_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _8108_ layer 1 5 -216
cell 7242 NAND3X1_409
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8082_ layer 1 -120 30
pin name B signal _8108_ layer 1 -20 -50
pin name C signal _8098_ layer 1 40 130
pin name Y signal _8109_ layer 1 -40 340
cell 7243 NOR2X1_978
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<171> layer 1 -80 -270
pin name B signal wSelec<170> layer 1 80 -31
pin name Y signal _8110_ layer 1 0 -150
cell 7244 NOR2X1_979
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<172> layer 1 -80 -270
pin name B signal wSelec<173> layer 1 80 -31
pin name Y signal _8111_ layer 1 0 -150
cell 7245 NAND2X1_1703
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8110_ layer 1 -80 -170
pin name B signal _8111_ layer 1 80 70
pin name Y signal _8112_ layer 1 50 -340
cell 7246 NOR2X1_980
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8075_ layer 1 -80 -270
pin name B signal _8112_ layer 1 80 -31
pin name Y signal _8113_ layer 1 0 -150
cell 7247 NAND2X1_1704
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<171> layer 1 -80 -170
pin name B signal wSelec<170> layer 1 80 70
pin name Y signal _8114_ layer 1 50 -340
cell 7248 NOR3X1_692
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8085_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8075_ layer 1 -20 -50
pin name Y signal _8115_ layer 1 -106 -335
cell 7249 AOI22X1_1321
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _8115_ layer 1 -80 -131
pin name C signal _8113_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _8116_ layer 1 5 -216
cell 7250 INVX1_1062
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8100_ layer 1 -40 -270
pin name Y signal _8117_ layer 1 40 0
cell 7251 NOR2X1_981
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8085_ layer 1 -80 -270
pin name B signal _8090_ layer 1 80 -31
pin name Y signal _8118_ layer 1 0 -150
cell 7252 AND2X2_185
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8118_ layer 1 -120 -131
pin name B signal _8117_ layer 1 -40 -50
pin name Y signal _8119_ layer 1 89 -340
cell 7253 NAND2X1_1705
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<172> layer 1 -80 -170
pin name B signal wSelec<173> layer 1 80 70
pin name Y signal _8120_ layer 1 50 -340
cell 7254 NOR3X1_693
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8094_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8120_ layer 1 -20 -50
pin name Y signal _8121_ layer 1 -106 -335
cell 7255 AOI22X1_1322
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _8121_ layer 1 -80 -131
pin name C signal _8119_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _8122_ layer 1 5 -216
cell 7256 INVX1_1063
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _8123_ layer 1 40 0
cell 7257 INVX1_1064
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _8124_ layer 1 40 0
cell 7258 NOR2X1_982
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8084_ layer 1 -80 -270
pin name B signal _8092_ layer 1 80 -31
pin name Y signal _8125_ layer 1 0 -150
cell 7259 NAND2X1_1706
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8095_ layer 1 -80 -170
pin name B signal _8125_ layer 1 80 70
pin name Y signal _8126_ layer 1 50 -340
cell 7260 NOR2X1_983
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8114_ layer 1 -80 -270
pin name B signal _8120_ layer 1 80 -31
pin name Y signal _8127_ layer 1 0 -150
cell 7261 NAND2X1_1707
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8127_ layer 1 -80 -170
pin name B signal _8105_ layer 1 80 70
pin name Y signal _8128_ layer 1 50 -340
cell 7262 OAI22X1_224
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8123_ layer 1 -120 -165
pin name B signal _8128_ layer 1 -80 -70
pin name C signal _8126_ layer 1 160 -131
pin name D signal _8124_ layer 1 80 -70
pin name Y signal _8129_ layer 1 0 -150
cell 7263 INVX1_1065
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _8130_ layer 1 40 0
cell 7264 NOR3X1_694
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8075_ layer 1 -175 -251
pin name B signal _8090_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8131_ layer 1 -106 -335
cell 7265 NAND2X1_1708
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _8131_ layer 1 80 70
pin name Y signal _8132_ layer 1 50 -340
cell 7266 NOR2X1_984
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8114_ layer 1 -80 -270
pin name B signal _8079_ layer 1 80 -31
pin name Y signal _8133_ layer 1 0 -150
cell 7267 NAND2X1_1709
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8105_ layer 1 -80 -170
pin name B signal _8133_ layer 1 80 70
pin name Y signal _8134_ layer 1 50 -340
cell 7268 OAI21X1_280
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8130_ layer 1 -80 -165
pin name B signal _8134_ layer 1 -40 -70
pin name C signal _8132_ layer 1 80 150
pin name Y signal _8135_ layer 1 25 -50
cell 7269 NOR2X1_985
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8129_ layer 1 -80 -270
pin name B signal _8135_ layer 1 80 -31
pin name Y signal _8136_ layer 1 0 -150
cell 7270 NAND3X1_410
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8116_ layer 1 -120 30
pin name B signal _8122_ layer 1 -20 -50
pin name C signal _8136_ layer 1 40 130
pin name Y signal _8137_ layer 1 -40 340
cell 7271 INVX1_1066
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _8138_ layer 1 40 0
cell 7272 INVX1_1067
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _8139_ layer 1 40 0
cell 7273 NOR2X1_986
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8079_ layer 1 -80 -270
pin name B signal _8090_ layer 1 80 -31
pin name Y signal _8140_ layer 1 0 -150
cell 7274 NAND2X1_1710
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8076_ layer 1 -80 -170
pin name B signal _8140_ layer 1 80 70
pin name Y signal _8141_ layer 1 50 -340
cell 7275 NOR2X1_987
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8077_ layer 1 -80 -270
pin name B signal _8092_ layer 1 80 -31
pin name Y signal _8142_ layer 1 0 -150
cell 7276 NAND2X1_1711
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8076_ layer 1 -80 -170
pin name B signal _8142_ layer 1 80 70
pin name Y signal _8143_ layer 1 50 -340
cell 7277 OAI22X1_225
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8143_ layer 1 -120 -165
pin name B signal _8138_ layer 1 -80 -70
pin name C signal _8139_ layer 1 160 -131
pin name D signal _8141_ layer 1 80 -70
pin name Y signal _8144_ layer 1 0 -150
cell 7278 INVX1_1068
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _8145_ layer 1 40 0
cell 7279 INVX1_1069
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _8146_ layer 1 40 0
cell 7280 NAND2X1_1712
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8105_ layer 1 -80 -170
pin name B signal _8140_ layer 1 80 70
pin name Y signal _8147_ layer 1 50 -340
cell 7281 NOR2X1_988
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8114_ layer 1 -80 -270
pin name B signal _8085_ layer 1 80 -31
pin name Y signal _8148_ layer 1 0 -150
cell 7282 NAND2X1_1713
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8105_ layer 1 -80 -170
pin name B signal _8148_ layer 1 80 70
pin name Y signal _8149_ layer 1 50 -340
cell 7283 OAI22X1_226
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8145_ layer 1 -120 -165
pin name B signal _8149_ layer 1 -80 -70
pin name C signal _8147_ layer 1 160 -131
pin name D signal _8146_ layer 1 80 -70
pin name Y signal _8150_ layer 1 0 -150
cell 7284 NOR2X1_989
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8150_ layer 1 -80 -270
pin name B signal _8144_ layer 1 80 -31
pin name Y signal _8151_ layer 1 0 -150
cell 7285 NOR3X1_695
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8084_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8152_ layer 1 -106 -335
cell 7286 NAND2X1_1714
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _8152_ layer 1 80 70
pin name Y signal _8153_ layer 1 50 -340
cell 7287 NOR3X1_696
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8092_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8154_ layer 1 -106 -335
cell 7288 NAND2X1_1715
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _8154_ layer 1 80 70
pin name Y signal _8155_ layer 1 50 -340
cell 7289 NAND2X1_1716
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8153_ layer 1 -80 -170
pin name B signal _8155_ layer 1 80 70
pin name Y signal _8156_ layer 1 50 -340
cell 7290 INVX1_1070
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _8157_ layer 1 40 0
cell 7291 NAND2X1_1717
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8095_ layer 1 -80 -170
pin name B signal _8080_ layer 1 80 70
pin name Y signal _8158_ layer 1 50 -340
cell 7292 NOR3X1_697
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8090_ layer 1 -175 -251
pin name B signal _8092_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8159_ layer 1 -106 -335
cell 7293 NAND2X1_1718
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _8159_ layer 1 80 70
pin name Y signal _8160_ layer 1 50 -340
cell 7294 OAI21X1_281
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8157_ layer 1 -80 -165
pin name B signal _8158_ layer 1 -40 -70
pin name C signal _8160_ layer 1 80 150
pin name Y signal _8161_ layer 1 25 -50
cell 7295 NOR2X1_990
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8156_ layer 1 -80 -270
pin name B signal _8161_ layer 1 80 -31
pin name Y signal _8162_ layer 1 0 -150
cell 7296 NAND2X1_1719
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8151_ layer 1 -80 -170
pin name B signal _8162_ layer 1 80 70
pin name Y signal _8163_ layer 1 50 -340
cell 7297 NOR3X1_698
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8109_ layer 1 -175 -251
pin name B signal _8163_ layer 1 -100 -150
pin name C signal _8137_ layer 1 -20 -50
pin name Y signal _8164_ layer 1 -106 -335
cell 7298 NAND2X1_1720
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8076_ layer 1 -80 -170
pin name B signal _8133_ layer 1 80 70
pin name Y signal _8165_ layer 1 50 -340
cell 7299 INVX1_1071
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8165_ layer 1 -40 -270
pin name Y signal _8166_ layer 1 40 0
cell 7300 INVX1_1072
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _8167_ layer 1 40 0
cell 7301 NOR3X1_699
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8100_ layer 1 -100 -150
pin name C signal _8079_ layer 1 -20 -50
pin name Y signal _8168_ layer 1 -106 -335
cell 7302 NAND2X1_1721
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _8168_ layer 1 80 70
pin name Y signal _8169_ layer 1 50 -340
cell 7303 NAND2X1_1722
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8117_ layer 1 -80 -170
pin name B signal _8140_ layer 1 80 70
pin name Y signal _8170_ layer 1 50 -340
cell 7304 OAI21X1_282
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8170_ layer 1 -80 -165
pin name B signal _8167_ layer 1 -40 -70
pin name C signal _8169_ layer 1 80 150
pin name Y signal _8171_ layer 1 25 -50
cell 7305 AOI21X1_200
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _8166_ layer 1 -40 -131
pin name C signal _8171_ layer 1 120 -251
pin name Y signal _8172_ layer 1 40 -340
cell 7306 INVX1_1073
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _8173_ layer 1 40 0
cell 7307 INVX1_1074
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _8174_ layer 1 40 0
cell 7308 NOR2X1_991
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8120_ layer 1 -80 -270
pin name B signal _8077_ layer 1 80 -31
pin name Y signal _8175_ layer 1 0 -150
cell 7309 NAND2X1_1723
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8076_ layer 1 -80 -170
pin name B signal _8175_ layer 1 80 70
pin name Y signal _8176_ layer 1 50 -340
cell 7310 NAND2X1_1724
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8117_ layer 1 -80 -170
pin name B signal _8102_ layer 1 80 70
pin name Y signal _8177_ layer 1 50 -340
cell 7311 OAI22X1_227
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8174_ layer 1 -120 -165
pin name B signal _8176_ layer 1 -80 -70
pin name C signal _8177_ layer 1 160 -131
pin name D signal _8173_ layer 1 80 -70
pin name Y signal _8178_ layer 1 0 -150
cell 7312 INVX1_1075
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _8179_ layer 1 40 0
cell 7313 INVX1_1076
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _8180_ layer 1 40 0
cell 7314 NAND2X1_1725
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8076_ layer 1 -80 -170
pin name B signal _8102_ layer 1 80 70
pin name Y signal _8181_ layer 1 50 -340
cell 7315 NAND2X1_1726
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8117_ layer 1 -80 -170
pin name B signal _8148_ layer 1 80 70
pin name Y signal _8182_ layer 1 50 -340
cell 7316 OAI22X1_228
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8179_ layer 1 -120 -165
pin name B signal _8182_ layer 1 -80 -70
pin name C signal _8181_ layer 1 160 -131
pin name D signal _8180_ layer 1 80 -70
pin name Y signal _8183_ layer 1 0 -150
cell 7317 NOR2X1_992
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8178_ layer 1 -80 -270
pin name B signal _8183_ layer 1 80 -31
pin name Y signal _8184_ layer 1 0 -150
cell 7318 INVX1_1077
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _8185_ layer 1 40 0
cell 7319 NOR3X1_700
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8100_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8079_ layer 1 -20 -50
pin name Y signal _8186_ layer 1 -106 -335
cell 7320 NAND2X1_1727
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _8186_ layer 1 80 70
pin name Y signal _8187_ layer 1 50 -340
cell 7321 OR2X2_97
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8112_ layer 1 -120 -270
pin name B signal _8094_ layer 1 -20 -111
pin name Y signal _8188_ layer 1 120 -50
cell 7322 OAI21X1_283
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8185_ layer 1 -80 -165
pin name B signal _8188_ layer 1 -40 -70
pin name C signal _8187_ layer 1 80 150
pin name Y signal _8189_ layer 1 25 -50
cell 7323 INVX1_1078
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _8190_ layer 1 40 0
cell 7324 INVX1_1079
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _8191_ layer 1 40 0
cell 7325 NOR2X1_993
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8120_ layer 1 -80 -270
pin name B signal _8090_ layer 1 80 -31
pin name Y signal _8192_ layer 1 0 -150
cell 7326 NAND2X1_1728
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8076_ layer 1 -80 -170
pin name B signal _8192_ layer 1 80 70
pin name Y signal _8193_ layer 1 50 -340
cell 7327 NAND2X1_1729
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8095_ layer 1 -80 -170
pin name B signal _8086_ layer 1 80 70
pin name Y signal _8194_ layer 1 50 -340
cell 7328 OAI22X1_229
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8193_ layer 1 -120 -165
pin name B signal _8191_ layer 1 -80 -70
pin name C signal _8190_ layer 1 160 -131
pin name D signal _8194_ layer 1 80 -70
pin name Y signal _8195_ layer 1 0 -150
cell 7329 NOR2X1_994
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8189_ layer 1 -80 -270
pin name B signal _8195_ layer 1 80 -31
pin name Y signal _8196_ layer 1 0 -150
cell 7330 NAND3X1_411
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8172_ layer 1 -120 30
pin name B signal _8196_ layer 1 -20 -50
pin name C signal _8184_ layer 1 40 130
pin name Y signal _8197_ layer 1 -40 340
cell 7331 NOR3X1_701
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8085_ layer 1 -100 -150
pin name C signal _8100_ layer 1 -20 -50
pin name Y signal _8198_ layer 1 -106 -335
cell 7332 NOR3X1_702
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8094_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8084_ layer 1 -20 -50
pin name Y signal _8199_ layer 1 -106 -335
cell 7333 AOI22X1_1323
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _8198_ layer 1 -80 -131
pin name C signal _8199_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _8200_ layer 1 5 -216
cell 7334 NOR3X1_703
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8094_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8090_ layer 1 -20 -50
pin name Y signal _8201_ layer 1 -106 -335
cell 7335 NOR3X1_704
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8094_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8202_ layer 1 -106 -335
cell 7336 AOI22X1_1324
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8201_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _8202_ layer 1 70 -90
pin name Y signal _8203_ layer 1 5 -216
cell 7337 NAND2X1_1730
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8200_ layer 1 -80 -170
pin name B signal _8203_ layer 1 80 70
pin name Y signal _8204_ layer 1 50 -340
cell 7338 NOR3X1_705
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8092_ layer 1 -175 -251
pin name B signal _8077_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8205_ layer 1 -106 -335
cell 7339 NOR3X1_706
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8084_ layer 1 -175 -251
pin name B signal _8092_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8206_ layer 1 -106 -335
cell 7340 AOI22X1_1325
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8205_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _8206_ layer 1 70 -90
pin name Y signal _8207_ layer 1 5 -216
cell 7341 NOR3X1_707
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8075_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8084_ layer 1 -20 -50
pin name Y signal _8208_ layer 1 -106 -335
cell 7342 NOR3X1_708
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8114_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8075_ layer 1 -20 -50
pin name Y signal _8209_ layer 1 -106 -335
cell 7343 AOI22X1_1326
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _8209_ layer 1 -80 -131
pin name C signal _8208_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _8210_ layer 1 5 -216
cell 7344 NAND2X1_1731
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8210_ layer 1 -80 -170
pin name B signal _8207_ layer 1 80 70
pin name Y signal _8211_ layer 1 50 -340
cell 7345 NOR2X1_995
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8204_ layer 1 -80 -270
pin name B signal _8211_ layer 1 80 -31
pin name Y signal _8212_ layer 1 0 -150
cell 7346 NOR3X1_709
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8100_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8084_ layer 1 -20 -50
pin name Y signal _8213_ layer 1 -106 -335
cell 7347 NOR3X1_710
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8100_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8090_ layer 1 -20 -50
pin name Y signal _8214_ layer 1 -106 -335
cell 7348 AOI22X1_1327
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8213_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _8214_ layer 1 70 -90
pin name Y signal _8215_ layer 1 5 -216
cell 7349 NOR3X1_711
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8100_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8216_ layer 1 -106 -335
cell 7350 NOR3X1_712
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8075_ layer 1 -175 -251
pin name B signal _8085_ layer 1 -100 -150
pin name C signal _8090_ layer 1 -20 -50
pin name Y signal _8217_ layer 1 -106 -335
cell 7351 AOI22X1_1328
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _8216_ layer 1 -80 -131
pin name C signal _8217_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _8218_ layer 1 5 -216
cell 7352 NAND2X1_1732
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8215_ layer 1 -80 -170
pin name B signal _8218_ layer 1 80 70
pin name Y signal _8219_ layer 1 50 -340
cell 7353 NOR3X1_713
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8114_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8100_ layer 1 -20 -50
pin name Y signal _8220_ layer 1 -106 -335
cell 7354 NOR3X1_714
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8090_ layer 1 -175 -251
pin name B signal _8085_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8221_ layer 1 -106 -335
cell 7355 AOI22X1_1329
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _8220_ layer 1 -80 -131
pin name C signal _8221_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _8222_ layer 1 5 -216
cell 7356 NOR3X1_715
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8085_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8223_ layer 1 -106 -335
cell 7357 NOR3X1_716
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8224_ layer 1 -106 -335
cell 7358 AOI22X1_1330
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8223_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _8224_ layer 1 70 -90
pin name Y signal _8225_ layer 1 5 -216
cell 7359 NAND2X1_1733
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8225_ layer 1 -80 -170
pin name B signal _8222_ layer 1 80 70
pin name Y signal _8226_ layer 1 50 -340
cell 7360 NOR2X1_996
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8219_ layer 1 -80 -270
pin name B signal _8226_ layer 1 80 -31
pin name Y signal _8227_ layer 1 0 -150
cell 7361 NAND2X1_1734
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8227_ layer 1 -80 -170
pin name B signal _8212_ layer 1 80 70
pin name Y signal _8228_ layer 1 50 -340
cell 7362 NOR3X1_717
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8075_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8229_ layer 1 -106 -335
cell 7363 NOR3X1_718
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8085_ layer 1 -175 -251
pin name B signal _8094_ layer 1 -100 -150
pin name C signal _8090_ layer 1 -20 -50
pin name Y signal _8230_ layer 1 -106 -335
cell 7364 AOI22X1_1331
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _8230_ layer 1 -80 -131
pin name C signal _8229_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _8231_ layer 1 5 -216
cell 7365 NOR3X1_719
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8079_ layer 1 -175 -251
pin name B signal _8077_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8232_ layer 1 -106 -335
cell 7366 NOR3X1_720
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8090_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8233_ layer 1 -106 -335
cell 7367 AOI22X1_1332
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8232_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _8233_ layer 1 70 -90
pin name Y signal _8234_ layer 1 5 -216
cell 7368 NAND2X1_1735
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8231_ layer 1 -80 -170
pin name B signal _8234_ layer 1 80 70
pin name Y signal _8235_ layer 1 50 -340
cell 7369 NOR3X1_721
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8075_ layer 1 -175 -251
pin name B signal _8084_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8236_ layer 1 -106 -335
cell 7370 NAND2X1_1736
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _8236_ layer 1 80 70
pin name Y signal _8237_ layer 1 50 -340
cell 7371 NOR3X1_722
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8094_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8079_ layer 1 -20 -50
pin name Y signal _8238_ layer 1 -106 -335
cell 7372 NAND2X1_1737
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _8238_ layer 1 80 70
pin name Y signal _8239_ layer 1 50 -340
cell 7373 NOR3X1_723
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8100_ layer 1 -20 -50
pin name Y signal _8240_ layer 1 -106 -335
cell 7374 NOR3X1_724
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8094_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8241_ layer 1 -106 -335
cell 7375 AOI22X1_1333
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _8240_ layer 1 -80 -131
pin name C signal _8241_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _8242_ layer 1 5 -216
cell 7376 NAND3X1_412
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8237_ layer 1 -120 30
pin name B signal _8239_ layer 1 -20 -50
pin name C signal _8242_ layer 1 40 130
pin name Y signal _8243_ layer 1 -40 340
cell 7377 NOR2X1_997
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8243_ layer 1 -80 -270
pin name B signal _8235_ layer 1 80 -31
pin name Y signal _8244_ layer 1 0 -150
cell 7378 NOR3X1_725
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8100_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8245_ layer 1 -106 -335
cell 7379 NOR3X1_726
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8079_ layer 1 -175 -251
pin name B signal _8094_ layer 1 -100 -150
pin name C signal _8084_ layer 1 -20 -50
pin name Y signal _8246_ layer 1 -106 -335
cell 7380 AOI22X1_1334
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _8245_ layer 1 -80 -131
pin name C signal _8246_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _8247_ layer 1 5 -216
cell 7381 NOR3X1_727
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8079_ layer 1 -175 -251
pin name B signal _8094_ layer 1 -100 -150
pin name C signal _8090_ layer 1 -20 -50
pin name Y signal _8248_ layer 1 -106 -335
cell 7382 NAND2X1_1738
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _8248_ layer 1 80 70
pin name Y signal _8249_ layer 1 50 -340
cell 7383 NOR3X1_728
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8084_ layer 1 -175 -251
pin name B signal _8085_ layer 1 -100 -150
pin name C signal _8104_ layer 1 -20 -50
pin name Y signal _8250_ layer 1 -106 -335
cell 7384 NAND2X1_1739
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _8250_ layer 1 80 70
pin name Y signal _8251_ layer 1 50 -340
cell 7385 NAND3X1_413
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8249_ layer 1 -120 30
pin name B signal _8251_ layer 1 -20 -50
pin name C signal _8247_ layer 1 40 130
pin name Y signal _8252_ layer 1 -40 340
cell 7386 NOR3X1_729
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8084_ layer 1 -175 -251
pin name B signal _8100_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8253_ layer 1 -106 -335
cell 7387 NOR3X1_730
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8094_ layer 1 -175 -251
pin name B signal _8120_ layer 1 -100 -150
pin name C signal _8077_ layer 1 -20 -50
pin name Y signal _8254_ layer 1 -106 -335
cell 7388 AOI22X1_1335
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _8254_ layer 1 -80 -131
pin name C signal _8253_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _8255_ layer 1 5 -216
cell 7389 NOR3X1_731
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8090_ layer 1 -175 -251
pin name B signal _8100_ layer 1 -100 -150
pin name C signal _8092_ layer 1 -20 -50
pin name Y signal _8256_ layer 1 -106 -335
cell 7390 NOR3X1_732
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8094_ layer 1 -175 -251
pin name B signal _8114_ layer 1 -100 -150
pin name C signal _8085_ layer 1 -20 -50
pin name Y signal _8257_ layer 1 -106 -335
cell 7391 AOI22X1_1336
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _8257_ layer 1 -80 -131
pin name C signal _8256_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _8258_ layer 1 5 -216
cell 7392 NAND2X1_1740
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8255_ layer 1 -80 -170
pin name B signal _8258_ layer 1 80 70
pin name Y signal _8259_ layer 1 50 -340
cell 7393 NOR2X1_998
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8259_ layer 1 -80 -270
pin name B signal _8252_ layer 1 80 -31
pin name Y signal _8260_ layer 1 0 -150
cell 7394 NAND2X1_1741
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8244_ layer 1 -80 -170
pin name B signal _8260_ layer 1 80 70
pin name Y signal _8261_ layer 1 50 -340
cell 7395 NOR3X1_733
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8228_ layer 1 -175 -251
pin name B signal _8197_ layer 1 -100 -150
pin name C signal _8261_ layer 1 -20 -50
pin name Y signal _8262_ layer 1 -106 -335
cell 7396 INVX1_1080
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<167> layer 1 -40 -270
pin name Y signal _8263_ layer 1 40 0
cell 7397 NAND2X1_1742
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<166> layer 1 -80 -170
pin name B signal _8263_ layer 1 80 70
pin name Y signal _8264_ layer 1 50 -340
cell 7398 INVX1_1081
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<169> layer 1 -40 -270
pin name Y signal _8265_ layer 1 40 0
cell 7399 NAND2X1_1743
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<168> layer 1 -80 -170
pin name B signal _8265_ layer 1 80 70
pin name Y signal _8266_ layer 1 50 -340
cell 7400 NOR2X1_999
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8264_ layer 1 -80 -270
pin name B signal _8266_ layer 1 80 -31
pin name Y signal _8267_ layer 1 0 -150
cell 7401 NOR2X1_1000
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<167> layer 1 -80 -270
pin name B signal wSelec<166> layer 1 80 -31
pin name Y signal _8268_ layer 1 0 -150
cell 7402 INVX1_1082
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8268_ layer 1 -40 -270
pin name Y signal _8269_ layer 1 40 0
cell 7403 NOR2X1_1001
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8266_ layer 1 -80 -270
pin name B signal _8269_ layer 1 80 -31
pin name Y signal _8270_ layer 1 0 -150
cell 7404 AOI22X1_1337
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _8267_ layer 1 -80 -131
pin name C signal _8270_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _8271_ layer 1 5 -216
cell 7405 INVX1_1083
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<166> layer 1 -40 -270
pin name Y signal _8272_ layer 1 40 0
cell 7406 NAND2X1_1744
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<167> layer 1 -80 -170
pin name B signal _8272_ layer 1 80 70
pin name Y signal _8273_ layer 1 50 -340
cell 7407 NOR2X1_1002
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8273_ layer 1 -80 -270
pin name B signal _8266_ layer 1 80 -31
pin name Y signal _8274_ layer 1 0 -150
cell 7408 NAND2X1_1745
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _8274_ layer 1 80 70
pin name Y signal _8275_ layer 1 50 -340
cell 7409 INVX1_1084
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<168> layer 1 -40 -270
pin name Y signal _8276_ layer 1 40 0
cell 7410 NAND2X1_1746
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8276_ layer 1 -80 -170
pin name B signal _8265_ layer 1 80 70
pin name Y signal _8277_ layer 1 50 -340
cell 7411 NOR2X1_1003
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8264_ layer 1 -80 -270
pin name B signal _8277_ layer 1 80 -31
pin name Y signal _8278_ layer 1 0 -150
cell 7412 NAND2X1_1747
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<167> layer 1 -80 -170
pin name B signal wSelec<166> layer 1 80 70
pin name Y signal _8279_ layer 1 50 -340
cell 7413 NOR2X1_1004
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8279_ layer 1 -80 -270
pin name B signal _8266_ layer 1 80 -31
pin name Y signal _8280_ layer 1 0 -150
cell 7414 AOI22X1_1338
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8280_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _8278_ layer 1 70 -90
pin name Y signal _8281_ layer 1 5 -216
cell 7415 NAND3X1_414
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8275_ layer 1 -120 30
pin name B signal _8281_ layer 1 -20 -50
pin name C signal _8271_ layer 1 40 130
pin name Y signal _8282_ layer 1 -40 340
cell 7416 NAND2X1_1748
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<169> layer 1 -80 -170
pin name B signal _8276_ layer 1 80 70
pin name Y signal _8283_ layer 1 50 -340
cell 7417 NOR2X1_1005
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8283_ layer 1 -80 -270
pin name B signal _8269_ layer 1 80 -31
pin name Y signal _8284_ layer 1 0 -150
cell 7418 NAND2X1_1749
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _8284_ layer 1 80 70
pin name Y signal _8285_ layer 1 50 -340
cell 7419 NAND2X1_1750
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<168> layer 1 -80 -170
pin name B signal wSelec<169> layer 1 80 70
pin name Y signal _8286_ layer 1 50 -340
cell 7420 NOR2X1_1006
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8286_ layer 1 -80 -270
pin name B signal _8273_ layer 1 80 -31
pin name Y signal _8287_ layer 1 0 -150
cell 7421 NOR2X1_1007
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8286_ layer 1 -80 -270
pin name B signal _8264_ layer 1 80 -31
pin name Y signal _8288_ layer 1 0 -150
cell 7422 AOI22X1_1339
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8287_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _8288_ layer 1 70 -90
pin name Y signal _8289_ layer 1 5 -216
cell 7423 NOR2X1_1008
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8279_ layer 1 -80 -270
pin name B signal _8286_ layer 1 80 -31
pin name Y signal _8290_ layer 1 0 -150
cell 7424 NOR2X1_1009
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8279_ layer 1 -80 -270
pin name B signal _8283_ layer 1 80 -31
pin name Y signal _8291_ layer 1 0 -150
cell 7425 AOI22X1_1340
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _8290_ layer 1 -80 -131
pin name C signal _8291_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _8292_ layer 1 5 -216
cell 7426 NAND3X1_415
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8285_ layer 1 -120 30
pin name B signal _8292_ layer 1 -20 -50
pin name C signal _8289_ layer 1 40 130
pin name Y signal _8293_ layer 1 -40 340
cell 7427 NOR2X1_1010
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8273_ layer 1 -80 -270
pin name B signal _8283_ layer 1 80 -31
pin name Y signal _8294_ layer 1 0 -150
cell 7428 NAND2X1_1751
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _8294_ layer 1 80 70
pin name Y signal _8295_ layer 1 50 -340
cell 7429 NOR2X1_1011
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8283_ layer 1 -80 -270
pin name B signal _8264_ layer 1 80 -31
pin name Y signal _8296_ layer 1 0 -150
cell 7430 NAND2X1_1752
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _8296_ layer 1 80 70
pin name Y signal _8297_ layer 1 50 -340
cell 7431 NOR2X1_1012
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8277_ layer 1 -80 -270
pin name B signal _8269_ layer 1 80 -31
pin name Y signal _8298_ layer 1 0 -150
cell 7432 NAND2X1_1753
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _8298_ layer 1 80 70
pin name Y signal _8299_ layer 1 50 -340
cell 7433 NAND3X1_416
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8295_ layer 1 -120 30
pin name B signal _8297_ layer 1 -20 -50
pin name C signal _8299_ layer 1 40 130
pin name Y signal _8300_ layer 1 -40 340
cell 7434 INVX1_1085
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _8301_ layer 1 40 0
cell 7435 NOR2X1_1013
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8276_ layer 1 -80 -270
pin name B signal _8265_ layer 1 80 -31
pin name Y signal _8302_ layer 1 0 -150
cell 7436 NAND2X1_1754
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8268_ layer 1 -80 -170
pin name B signal _8302_ layer 1 80 70
pin name Y signal _8303_ layer 1 50 -340
cell 7437 NOR2X1_1014
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8273_ layer 1 -80 -270
pin name B signal _8277_ layer 1 80 -31
pin name Y signal _8304_ layer 1 0 -150
cell 7438 NOR2X1_1015
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8279_ layer 1 -80 -270
pin name B signal _8277_ layer 1 80 -31
pin name Y signal _8305_ layer 1 0 -150
cell 7439 AOI22X1_1341
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8304_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _8305_ layer 1 70 -90
pin name Y signal _8306_ layer 1 5 -216
cell 7440 OAI21X1_284
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8301_ layer 1 -80 -165
pin name B signal _8303_ layer 1 -40 -70
pin name C signal _8306_ layer 1 80 150
pin name Y signal _8307_ layer 1 25 -50
cell 7441 OR2X2_98
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8307_ layer 1 -120 -270
pin name B signal _8300_ layer 1 -20 -111
pin name Y signal _8308_ layer 1 120 -50
cell 7442 NOR3X1_734
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8282_ layer 1 -175 -251
pin name B signal _8293_ layer 1 -100 -150
pin name C signal _8308_ layer 1 -20 -50
pin name Y signal _8309_ layer 1 -106 -335
cell 7443 AND2X2_186
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8309_ layer 1 -120 -131
pin name B signal _8073_ layer 1 -40 -50
pin name Y signal _8310_ layer 1 89 -340
cell 7444 AOI21X1_201
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8164_ layer 1 -80 -35
pin name B signal _8262_ layer 1 -40 -131
pin name C signal _8310_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<0> layer 1 40 -340
cell 7445 INVX1_1086
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8181_ layer 1 -40 -270
pin name Y signal _8311_ layer 1 40 0
cell 7446 AOI21X1_202
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _8311_ layer 1 -40 -131
pin name C signal _8073_ layer 1 120 -251
pin name Y signal _8312_ layer 1 40 -340
cell 7447 AOI22X1_1342
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _8081_ layer 1 -80 -131
pin name C signal _8097_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _8313_ layer 1 5 -216
cell 7448 AOI22X1_1343
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _8101_ layer 1 -80 -131
pin name C signal _8107_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _8314_ layer 1 5 -216
cell 7449 NAND3X1_417
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8312_ layer 1 -120 30
pin name B signal _8313_ layer 1 -20 -50
pin name C signal _8314_ layer 1 40 130
pin name Y signal _8315_ layer 1 -40 340
cell 7450 INVX1_1087
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8141_ layer 1 -40 -270
pin name Y signal _8316_ layer 1 40 0
cell 7451 AOI22X1_1344
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8166_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _8316_ layer 1 70 -90
pin name Y signal _8317_ layer 1 5 -216
cell 7452 AOI22X1_1345
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _8240_ layer 1 -80 -131
pin name C signal _8119_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _8318_ layer 1 5 -216
cell 7453 INVX1_1088
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _8319_ layer 1 40 0
cell 7454 INVX1_1089
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _8320_ layer 1 40 0
cell 7455 OAI22X1_230
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8319_ layer 1 -120 -165
pin name B signal _8128_ layer 1 -80 -70
pin name C signal _8126_ layer 1 160 -131
pin name D signal _8320_ layer 1 80 -70
pin name Y signal _8321_ layer 1 0 -150
cell 7456 INVX1_1090
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _8322_ layer 1 40 0
cell 7457 NAND2X1_1755
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _8229_ layer 1 80 70
pin name Y signal _8323_ layer 1 50 -340
cell 7458 OAI21X1_285
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8322_ layer 1 -80 -165
pin name B signal _8134_ layer 1 -40 -70
pin name C signal _8323_ layer 1 80 150
pin name Y signal _8324_ layer 1 25 -50
cell 7459 NOR2X1_1016
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8321_ layer 1 -80 -270
pin name B signal _8324_ layer 1 80 -31
pin name Y signal _8325_ layer 1 0 -150
cell 7460 NAND3X1_418
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8317_ layer 1 -120 30
pin name B signal _8318_ layer 1 -20 -50
pin name C signal _8325_ layer 1 40 130
pin name Y signal _8326_ layer 1 -40 340
cell 7461 INVX1_1091
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _8327_ layer 1 40 0
cell 7462 NAND2X1_1756
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _8113_ layer 1 80 70
pin name Y signal _8328_ layer 1 50 -340
cell 7463 OAI21X1_286
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8327_ layer 1 -80 -165
pin name B signal _8143_ layer 1 -40 -70
pin name C signal _8328_ layer 1 80 150
pin name Y signal _8329_ layer 1 25 -50
cell 7464 INVX1_1092
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _8330_ layer 1 40 0
cell 7465 INVX1_1093
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _8331_ layer 1 40 0
cell 7466 OAI22X1_231
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8330_ layer 1 -120 -165
pin name B signal _8149_ layer 1 -80 -70
pin name C signal _8147_ layer 1 160 -131
pin name D signal _8331_ layer 1 80 -70
pin name Y signal _8332_ layer 1 0 -150
cell 7467 NOR2X1_1017
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8332_ layer 1 -80 -270
pin name B signal _8329_ layer 1 80 -31
pin name Y signal _8333_ layer 1 0 -150
cell 7468 AOI22X1_1346
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8233_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _8206_ layer 1 70 -90
pin name Y signal _8334_ layer 1 5 -216
cell 7469 AND2X2_187
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8080_ layer 1 -120 -131
pin name B signal _8095_ layer 1 -40 -50
pin name Y signal _8335_ layer 1 89 -340
cell 7470 AOI22X1_1347
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _8205_ layer 1 -80 -131
pin name C signal _8335_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _8336_ layer 1 5 -216
cell 7471 NAND3X1_419
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8334_ layer 1 -120 30
pin name B signal _8336_ layer 1 -20 -50
pin name C signal _8333_ layer 1 40 130
pin name Y signal _8337_ layer 1 -40 340
cell 7472 NOR3X1_735
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8337_ layer 1 -175 -251
pin name B signal _8315_ layer 1 -100 -150
pin name C signal _8326_ layer 1 -20 -50
pin name Y signal _8338_ layer 1 -106 -335
cell 7473 INVX1_1094
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _8339_ layer 1 40 0
cell 7474 NAND2X1_1757
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _8168_ layer 1 80 70
pin name Y signal _8340_ layer 1 50 -340
cell 7475 OAI21X1_287
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8170_ layer 1 -80 -165
pin name B signal _8339_ layer 1 -40 -70
pin name C signal _8340_ layer 1 80 150
pin name Y signal _8341_ layer 1 25 -50
cell 7476 AOI21X1_203
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _8217_ layer 1 -40 -131
pin name C signal _8341_ layer 1 120 -251
pin name Y signal _8342_ layer 1 40 -340
cell 7477 INVX1_1095
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _8343_ layer 1 40 0
cell 7478 INVX1_1096
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _8344_ layer 1 40 0
cell 7479 OAI22X1_232
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8344_ layer 1 -120 -165
pin name B signal _8176_ layer 1 -80 -70
pin name C signal _8177_ layer 1 160 -131
pin name D signal _8343_ layer 1 80 -70
pin name Y signal _8345_ layer 1 0 -150
cell 7480 INVX1_1097
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _8346_ layer 1 40 0
cell 7481 NAND2X1_1758
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _8186_ layer 1 80 70
pin name Y signal _8347_ layer 1 50 -340
cell 7482 OAI21X1_288
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8087_ layer 1 -80 -165
pin name B signal _8346_ layer 1 -40 -70
pin name C signal _8347_ layer 1 80 150
pin name Y signal _8348_ layer 1 25 -50
cell 7483 NOR2X1_1018
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8348_ layer 1 -80 -270
pin name B signal _8345_ layer 1 80 -31
pin name Y signal _8349_ layer 1 0 -150
cell 7484 INVX1_1098
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _8350_ layer 1 40 0
cell 7485 INVX1_1099
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _8351_ layer 1 40 0
cell 7486 OAI22X1_233
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8182_ layer 1 -120 -165
pin name B signal _8351_ layer 1 -80 -70
pin name C signal _8188_ layer 1 160 -131
pin name D signal _8350_ layer 1 80 -70
pin name Y signal _8352_ layer 1 0 -150
cell 7487 INVX1_1100
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _8353_ layer 1 40 0
cell 7488 NOR2X1_1019
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8353_ layer 1 -80 -270
pin name B signal _8193_ layer 1 80 -31
pin name Y signal _8354_ layer 1 0 -150
cell 7489 INVX1_1101
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _8355_ layer 1 40 0
cell 7490 NOR2X1_1020
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8355_ layer 1 -80 -270
pin name B signal _8194_ layer 1 80 -31
pin name Y signal _8356_ layer 1 0 -150
cell 7491 NOR3X1_736
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8354_ layer 1 -175 -251
pin name B signal _8352_ layer 1 -100 -150
pin name C signal _8356_ layer 1 -20 -50
pin name Y signal _8357_ layer 1 -106 -335
cell 7492 NAND3X1_420
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8349_ layer 1 -120 30
pin name B signal _8342_ layer 1 -20 -50
pin name C signal _8357_ layer 1 40 130
pin name Y signal _8358_ layer 1 -40 340
cell 7493 AOI22X1_1348
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _8198_ layer 1 -80 -131
pin name C signal _8199_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _8359_ layer 1 5 -216
cell 7494 AOI22X1_1349
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8201_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _8202_ layer 1 70 -90
pin name Y signal _8360_ layer 1 5 -216
cell 7495 NAND2X1_1759
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8359_ layer 1 -80 -170
pin name B signal _8360_ layer 1 80 70
pin name Y signal _8361_ layer 1 50 -340
cell 7496 AOI22X1_1350
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _8209_ layer 1 -80 -131
pin name C signal _8208_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _8362_ layer 1 5 -216
cell 7497 AOI22X1_1351
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8152_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _8159_ layer 1 70 -90
pin name Y signal _8363_ layer 1 5 -216
cell 7498 NAND2X1_1760
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8362_ layer 1 -80 -170
pin name B signal _8363_ layer 1 80 70
pin name Y signal _8364_ layer 1 50 -340
cell 7499 NOR2X1_1021
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8361_ layer 1 -80 -270
pin name B signal _8364_ layer 1 80 -31
pin name Y signal _8365_ layer 1 0 -150
cell 7500 AOI22X1_1352
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8213_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _8214_ layer 1 70 -90
pin name Y signal _8366_ layer 1 5 -216
cell 7501 AOI22X1_1353
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8115_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _8216_ layer 1 70 -90
pin name Y signal _8367_ layer 1 5 -216
cell 7502 NAND2X1_1761
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8366_ layer 1 -80 -170
pin name B signal _8367_ layer 1 80 70
pin name Y signal _8368_ layer 1 50 -340
cell 7503 AOI22X1_1354
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _8220_ layer 1 -80 -131
pin name C signal _8221_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _8369_ layer 1 5 -216
cell 7504 AOI22X1_1355
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8223_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _8224_ layer 1 70 -90
pin name Y signal _8370_ layer 1 5 -216
cell 7505 NAND2X1_1762
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8370_ layer 1 -80 -170
pin name B signal _8369_ layer 1 80 70
pin name Y signal _8371_ layer 1 50 -340
cell 7506 NOR2X1_1022
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8368_ layer 1 -80 -270
pin name B signal _8371_ layer 1 80 -31
pin name Y signal _8372_ layer 1 0 -150
cell 7507 NAND2X1_1763
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8372_ layer 1 -80 -170
pin name B signal _8365_ layer 1 80 70
pin name Y signal _8373_ layer 1 50 -340
cell 7508 AOI22X1_1356
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _8230_ layer 1 -80 -131
pin name C signal _8131_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _8374_ layer 1 5 -216
cell 7509 AOI22X1_1357
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8154_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _8232_ layer 1 70 -90
pin name Y signal _8375_ layer 1 5 -216
cell 7510 NAND2X1_1764
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8374_ layer 1 -80 -170
pin name B signal _8375_ layer 1 80 70
pin name Y signal _8376_ layer 1 50 -340
cell 7511 AOI22X1_1358
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _8121_ layer 1 -80 -131
pin name C signal _8241_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _8377_ layer 1 5 -216
cell 7512 NAND2X1_1765
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _8236_ layer 1 80 70
pin name Y signal _8378_ layer 1 50 -340
cell 7513 NAND2X1_1766
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _8238_ layer 1 80 70
pin name Y signal _8379_ layer 1 50 -340
cell 7514 NAND3X1_421
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8378_ layer 1 -120 30
pin name B signal _8379_ layer 1 -20 -50
pin name C signal _8377_ layer 1 40 130
pin name Y signal _8380_ layer 1 -40 340
cell 7515 NOR2X1_1023
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8380_ layer 1 -80 -270
pin name B signal _8376_ layer 1 80 -31
pin name Y signal _8381_ layer 1 0 -150
cell 7516 AOI22X1_1359
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _8245_ layer 1 -80 -131
pin name C signal _8246_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _8382_ layer 1 5 -216
cell 7517 NAND2X1_1767
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _8248_ layer 1 80 70
pin name Y signal _8383_ layer 1 50 -340
cell 7518 NAND2X1_1768
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _8250_ layer 1 80 70
pin name Y signal _8384_ layer 1 50 -340
cell 7519 NAND3X1_422
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8383_ layer 1 -120 30
pin name B signal _8384_ layer 1 -20 -50
pin name C signal _8382_ layer 1 40 130
pin name Y signal _8385_ layer 1 -40 340
cell 7520 AOI22X1_1360
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _8254_ layer 1 -80 -131
pin name C signal _8253_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _8386_ layer 1 5 -216
cell 7521 AOI22X1_1361
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _8257_ layer 1 -80 -131
pin name C signal _8256_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _8387_ layer 1 5 -216
cell 7522 NAND2X1_1769
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8386_ layer 1 -80 -170
pin name B signal _8387_ layer 1 80 70
pin name Y signal _8388_ layer 1 50 -340
cell 7523 NOR2X1_1024
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8388_ layer 1 -80 -270
pin name B signal _8385_ layer 1 80 -31
pin name Y signal _8389_ layer 1 0 -150
cell 7524 NAND2X1_1770
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8381_ layer 1 -80 -170
pin name B signal _8389_ layer 1 80 70
pin name Y signal _8390_ layer 1 50 -340
cell 7525 NOR3X1_737
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8373_ layer 1 -175 -251
pin name B signal _8358_ layer 1 -100 -150
pin name C signal _8390_ layer 1 -20 -50
pin name Y signal _8391_ layer 1 -106 -335
cell 7526 AOI21X1_204
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _8267_ layer 1 -40 -131
pin name C signal _8072_ layer 1 120 -251
pin name Y signal _8392_ layer 1 40 -340
cell 7527 AOI22X1_1362
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8270_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _8298_ layer 1 70 -90
pin name Y signal _8393_ layer 1 5 -216
cell 7528 AOI22X1_1363
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8291_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _8274_ layer 1 70 -90
pin name Y signal _8394_ layer 1 5 -216
cell 7529 NAND3X1_423
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8392_ layer 1 -120 30
pin name B signal _8394_ layer 1 -20 -50
pin name C signal _8393_ layer 1 40 130
pin name Y signal _8395_ layer 1 -40 340
cell 7530 NAND3X1_424
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _8268_ layer 1 -20 -50
pin name C signal _8302_ layer 1 40 130
pin name Y signal _8396_ layer 1 -40 340
cell 7531 AOI22X1_1364
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _8290_ layer 1 -80 -131
pin name C signal _8278_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _8397_ layer 1 5 -216
cell 7532 AND2X2_188
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8397_ layer 1 -120 -131
pin name B signal _8396_ layer 1 -40 -50
pin name Y signal _8398_ layer 1 89 -340
cell 7533 AOI22X1_1365
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8287_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _8294_ layer 1 70 -90
pin name Y signal _8399_ layer 1 5 -216
cell 7534 AOI22X1_1366
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _8288_ layer 1 -80 -131
pin name C signal _8284_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _8400_ layer 1 5 -216
cell 7535 AND2X2_189
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8400_ layer 1 -120 -131
pin name B signal _8399_ layer 1 -40 -50
pin name Y signal _8401_ layer 1 89 -340
cell 7536 AOI22X1_1367
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8304_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _8305_ layer 1 70 -90
pin name Y signal _8402_ layer 1 5 -216
cell 7537 AOI22X1_1368
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8280_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _8296_ layer 1 70 -90
pin name Y signal _8403_ layer 1 5 -216
cell 7538 AND2X2_190
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8402_ layer 1 -120 -131
pin name B signal _8403_ layer 1 -40 -50
pin name Y signal _8404_ layer 1 89 -340
cell 7539 NAND3X1_425
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8398_ layer 1 -120 30
pin name B signal _8404_ layer 1 -20 -50
pin name C signal _8401_ layer 1 40 130
pin name Y signal _8405_ layer 1 -40 340
cell 7540 NOR2X1_1025
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8395_ layer 1 -80 -270
pin name B signal _8405_ layer 1 80 -31
pin name Y signal _8406_ layer 1 0 -150
cell 7541 AOI21X1_205
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8338_ layer 1 -80 -35
pin name B signal _8391_ layer 1 -40 -131
pin name C signal _8406_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<1> layer 1 40 -340
cell 7542 AOI21X1_206
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _8311_ layer 1 -40 -131
pin name C signal _8073_ layer 1 120 -251
pin name Y signal _8407_ layer 1 40 -340
cell 7543 INVX1_1102
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8170_ layer 1 -40 -270
pin name Y signal _8408_ layer 1 40 0
cell 7544 AOI22X1_1369
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _8081_ layer 1 -80 -131
pin name C signal _8408_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _8409_ layer 1 5 -216
cell 7545 INVX1_1103
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _8182_ layer 1 -40 -270
pin name Y signal _8410_ layer 1 40 0
cell 7546 AOI22X1_1370
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _8217_ layer 1 -80 -131
pin name C signal _8410_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _8411_ layer 1 5 -216
cell 7547 NAND3X1_426
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8411_ layer 1 -120 30
pin name B signal _8407_ layer 1 -20 -50
pin name C signal _8409_ layer 1 40 130
pin name Y signal _8412_ layer 1 -40 340
cell 7548 AOI22X1_1371
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8166_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _8316_ layer 1 70 -90
pin name Y signal _8413_ layer 1 5 -216
cell 7549 AOI22X1_1372
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _8115_ layer 1 -80 -131
pin name C signal _8088_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _8414_ layer 1 5 -216
cell 7550 INVX1_1104
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _8415_ layer 1 40 0
cell 7551 NAND2X1_1771
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _8205_ layer 1 80 70
pin name Y signal _8416_ layer 1 50 -340
cell 7552 OAI21X1_289
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8415_ layer 1 -80 -165
pin name B signal _8177_ layer 1 -40 -70
pin name C signal _8416_ layer 1 80 150
pin name Y signal _8417_ layer 1 25 -50
cell 7553 INVX1_1105
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _8418_ layer 1 40 0
cell 7554 NAND2X1_1772
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _8131_ layer 1 80 70
pin name Y signal _8419_ layer 1 50 -340
cell 7555 OAI21X1_290
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8418_ layer 1 -80 -165
pin name B signal _8134_ layer 1 -40 -70
pin name C signal _8419_ layer 1 80 150
pin name Y signal _8420_ layer 1 25 -50
cell 7556 NOR2X1_1026
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8417_ layer 1 -80 -270
pin name B signal _8420_ layer 1 80 -31
pin name Y signal _8421_ layer 1 0 -150
cell 7557 NAND3X1_427
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8413_ layer 1 -120 30
pin name B signal _8414_ layer 1 -20 -50
pin name C signal _8421_ layer 1 40 130
pin name Y signal _8422_ layer 1 -40 340
cell 7558 INVX1_1106
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _8423_ layer 1 40 0
cell 7559 NAND2X1_1773
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _8113_ layer 1 80 70
pin name Y signal _8424_ layer 1 50 -340
cell 7560 OAI21X1_291
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8423_ layer 1 -80 -165
pin name B signal _8143_ layer 1 -40 -70
pin name C signal _8424_ layer 1 80 150
pin name Y signal _8425_ layer 1 25 -50
cell 7561 INVX1_1107
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _8426_ layer 1 40 0
cell 7562 INVX1_1108
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _8427_ layer 1 40 0
cell 7563 OAI22X1_234
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8426_ layer 1 -120 -165
pin name B signal _8149_ layer 1 -80 -70
pin name C signal _8147_ layer 1 160 -131
pin name D signal _8427_ layer 1 80 -70
pin name Y signal _8428_ layer 1 0 -150
cell 7564 NOR2X1_1027
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8428_ layer 1 -80 -270
pin name B signal _8425_ layer 1 80 -31
pin name Y signal _8429_ layer 1 0 -150
cell 7565 AOI22X1_1373
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8233_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _8206_ layer 1 70 -90
pin name Y signal _8430_ layer 1 5 -216
cell 7566 AND2X2_191
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8105_ layer 1 -120 -131
pin name B signal _8127_ layer 1 -40 -50
pin name Y signal _8431_ layer 1 89 -340
cell 7567 AOI22X1_1374
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _8431_ layer 1 -80 -131
pin name C signal _8335_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _8432_ layer 1 5 -216
cell 7568 NAND3X1_428
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8430_ layer 1 -120 30
pin name B signal _8432_ layer 1 -20 -50
pin name C signal _8429_ layer 1 40 130
pin name Y signal _8433_ layer 1 -40 340
cell 7569 NOR3X1_738
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8433_ layer 1 -175 -251
pin name B signal _8412_ layer 1 -100 -150
pin name C signal _8422_ layer 1 -20 -50
pin name Y signal _8434_ layer 1 -106 -335
cell 7570 INVX1_1109
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _8435_ layer 1 40 0
cell 7571 NOR3X1_739
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8435_ layer 1 -175 -251
pin name B signal _8100_ layer 1 -100 -150
pin name C signal _8099_ layer 1 -20 -50
pin name Y signal _8436_ layer 1 -106 -335
cell 7572 AND2X2_192
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8121_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _8437_ layer 1 89 -340
cell 7573 AND2X2_193
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8241_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _8438_ layer 1 89 -340
cell 7574 NOR3X1_740
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8438_ layer 1 -175 -251
pin name B signal _8437_ layer 1 -100 -150
pin name C signal _8436_ layer 1 -20 -50
pin name Y signal _8439_ layer 1 -106 -335
cell 7575 INVX1_1110
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _8440_ layer 1 40 0
cell 7576 INVX1_1111
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _8441_ layer 1 40 0
cell 7577 OAI22X1_235
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8441_ layer 1 -120 -165
pin name B signal _8176_ layer 1 -80 -70
pin name C signal _8126_ layer 1 160 -131
pin name D signal _8440_ layer 1 80 -70
pin name Y signal _8442_ layer 1 0 -150
cell 7578 INVX1_1112
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _8443_ layer 1 40 0
cell 7579 INVX1_1113
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _8444_ layer 1 40 0
cell 7580 NAND2X1_1774
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8117_ layer 1 -80 -170
pin name B signal _8118_ layer 1 80 70
pin name Y signal _8445_ layer 1 50 -340
cell 7581 OAI22X1_236
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8445_ layer 1 -120 -165
pin name B signal _8444_ layer 1 -80 -70
pin name C signal _8443_ layer 1 160 -131
pin name D signal _8096_ layer 1 80 -70
pin name Y signal _8446_ layer 1 0 -150
cell 7582 NOR2X1_1028
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8442_ layer 1 -80 -270
pin name B signal _8446_ layer 1 80 -31
pin name Y signal _8447_ layer 1 0 -150
cell 7583 INVX1_1114
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _8448_ layer 1 40 0
cell 7584 NOR3X1_741
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8077_ layer 1 -175 -251
pin name B signal _8094_ layer 1 -100 -150
pin name C signal _8085_ layer 1 -20 -50
pin name Y signal _8449_ layer 1 -106 -335
cell 7585 NAND2X1_1775
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _8449_ layer 1 80 70
pin name Y signal _8450_ layer 1 50 -340
cell 7586 OAI21X1_292
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8106_ layer 1 -80 -165
pin name B signal _8448_ layer 1 -40 -70
pin name C signal _8450_ layer 1 80 150
pin name Y signal _8451_ layer 1 25 -50
cell 7587 INVX1_1115
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _8452_ layer 1 40 0
cell 7588 INVX1_1116
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _8453_ layer 1 40 0
cell 7589 OAI22X1_237
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8193_ layer 1 -120 -165
pin name B signal _8453_ layer 1 -80 -70
pin name C signal _8452_ layer 1 160 -131
pin name D signal _8194_ layer 1 80 -70
pin name Y signal _8454_ layer 1 0 -150
cell 7590 NOR2X1_1029
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8451_ layer 1 -80 -270
pin name B signal _8454_ layer 1 80 -31
pin name Y signal _8455_ layer 1 0 -150
cell 7591 NAND3X1_429
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8439_ layer 1 -120 30
pin name B signal _8455_ layer 1 -20 -50
pin name C signal _8447_ layer 1 40 130
pin name Y signal _8456_ layer 1 -40 340
cell 7592 AOI22X1_1375
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _8198_ layer 1 -80 -131
pin name C signal _8199_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _8457_ layer 1 5 -216
cell 7593 AOI22X1_1376
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8201_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _8202_ layer 1 70 -90
pin name Y signal _8458_ layer 1 5 -216
cell 7594 NAND2X1_1776
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8457_ layer 1 -80 -170
pin name B signal _8458_ layer 1 80 70
pin name Y signal _8459_ layer 1 50 -340
cell 7595 AOI22X1_1377
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _8209_ layer 1 -80 -131
pin name C signal _8208_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _8460_ layer 1 5 -216
cell 7596 AOI22X1_1378
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8152_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _8159_ layer 1 70 -90
pin name Y signal _8461_ layer 1 5 -216
cell 7597 NAND2X1_1777
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8460_ layer 1 -80 -170
pin name B signal _8461_ layer 1 80 70
pin name Y signal _8462_ layer 1 50 -340
cell 7598 NOR2X1_1030
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8459_ layer 1 -80 -270
pin name B signal _8462_ layer 1 80 -31
pin name Y signal _8463_ layer 1 0 -150
cell 7599 AOI22X1_1379
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8213_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _8214_ layer 1 70 -90
pin name Y signal _8464_ layer 1 5 -216
cell 7600 AOI22X1_1380
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _8240_ layer 1 -80 -131
pin name C signal _8216_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _8465_ layer 1 5 -216
cell 7601 NAND2X1_1778
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8465_ layer 1 -80 -170
pin name B signal _8464_ layer 1 80 70
pin name Y signal _8466_ layer 1 50 -340
cell 7602 AOI22X1_1381
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _8220_ layer 1 -80 -131
pin name C signal _8221_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _8467_ layer 1 5 -216
cell 7603 AOI22X1_1382
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8223_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _8224_ layer 1 70 -90
pin name Y signal _8468_ layer 1 5 -216
cell 7604 NAND2X1_1779
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8468_ layer 1 -80 -170
pin name B signal _8467_ layer 1 80 70
pin name Y signal _8469_ layer 1 50 -340
cell 7605 NOR2X1_1031
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8466_ layer 1 -80 -270
pin name B signal _8469_ layer 1 80 -31
pin name Y signal _8470_ layer 1 0 -150
cell 7606 NAND2X1_1780
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8470_ layer 1 -80 -170
pin name B signal _8463_ layer 1 80 70
pin name Y signal _8471_ layer 1 50 -340
cell 7607 AOI22X1_1383
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _8230_ layer 1 -80 -131
pin name C signal _8229_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _8472_ layer 1 5 -216
cell 7608 AOI22X1_1384
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8154_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _8232_ layer 1 70 -90
pin name Y signal _8473_ layer 1 5 -216
cell 7609 NAND2X1_1781
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8472_ layer 1 -80 -170
pin name B signal _8473_ layer 1 80 70
pin name Y signal _8474_ layer 1 50 -340
cell 7610 AOI22X1_1385
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _8238_ layer 1 -80 -131
pin name C signal _8236_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _8475_ layer 1 5 -216
cell 7611 AOI22X1_1386
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8168_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _8186_ layer 1 70 -90
pin name Y signal _8476_ layer 1 5 -216
cell 7612 NAND2X1_1782
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8476_ layer 1 -80 -170
pin name B signal _8475_ layer 1 80 70
pin name Y signal _8477_ layer 1 50 -340
cell 7613 NOR2X1_1032
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8477_ layer 1 -80 -270
pin name B signal _8474_ layer 1 80 -31
pin name Y signal _8478_ layer 1 0 -150
cell 7614 AOI22X1_1387
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _8245_ layer 1 -80 -131
pin name C signal _8246_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _8479_ layer 1 5 -216
cell 7615 NAND2X1_1783
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _8248_ layer 1 80 70
pin name Y signal _8480_ layer 1 50 -340
cell 7616 NAND2X1_1784
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _8250_ layer 1 80 70
pin name Y signal _8481_ layer 1 50 -340
cell 7617 NAND3X1_430
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8480_ layer 1 -120 30
pin name B signal _8481_ layer 1 -20 -50
pin name C signal _8479_ layer 1 40 130
pin name Y signal _8482_ layer 1 -40 340
cell 7618 AOI22X1_1388
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _8254_ layer 1 -80 -131
pin name C signal _8253_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _8483_ layer 1 5 -216
cell 7619 AOI22X1_1389
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _8257_ layer 1 -80 -131
pin name C signal _8256_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _8484_ layer 1 5 -216
cell 7620 NAND2X1_1785
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8483_ layer 1 -80 -170
pin name B signal _8484_ layer 1 80 70
pin name Y signal _8485_ layer 1 50 -340
cell 7621 NOR2X1_1033
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8485_ layer 1 -80 -270
pin name B signal _8482_ layer 1 80 -31
pin name Y signal _8486_ layer 1 0 -150
cell 7622 NAND2X1_1786
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8478_ layer 1 -80 -170
pin name B signal _8486_ layer 1 80 70
pin name Y signal _8487_ layer 1 50 -340
cell 7623 NOR3X1_742
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8471_ layer 1 -175 -251
pin name B signal _8456_ layer 1 -100 -150
pin name C signal _8487_ layer 1 -20 -50
pin name Y signal _8488_ layer 1 -106 -335
cell 7624 AOI22X1_1390
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8294_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _8296_ layer 1 70 -90
pin name Y signal _8489_ layer 1 5 -216
cell 7625 AOI22X1_1391
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8291_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _8298_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _8490_ layer 1 5 -216
cell 7626 NAND2X1_1787
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8489_ layer 1 -80 -170
pin name B signal _8490_ layer 1 80 70
pin name Y signal _8491_ layer 1 50 -340
cell 7627 AOI21X1_207
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _8284_ layer 1 -40 -131
pin name C signal _8491_ layer 1 120 -251
pin name Y signal _8492_ layer 1 40 -340
cell 7628 INVX1_1117
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _8493_ layer 1 40 0
cell 7629 AOI22X1_1392
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8304_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _8305_ layer 1 70 -90
pin name Y signal _8494_ layer 1 5 -216
cell 7630 OAI21X1_293
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8493_ layer 1 -80 -165
pin name B signal _8303_ layer 1 -40 -70
pin name C signal _8494_ layer 1 80 150
pin name Y signal _8495_ layer 1 25 -50
cell 7631 AOI22X1_1393
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8267_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _8270_ layer 1 70 -90
pin name Y signal _8496_ layer 1 5 -216
cell 7632 NAND2X1_1788
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _8274_ layer 1 80 70
pin name Y signal _8497_ layer 1 50 -340
cell 7633 AOI22X1_1394
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8280_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _8278_ layer 1 70 -90
pin name Y signal _8498_ layer 1 5 -216
cell 7634 NAND3X1_431
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8497_ layer 1 -120 30
pin name B signal _8498_ layer 1 -20 -50
pin name C signal _8496_ layer 1 40 130
pin name Y signal _8499_ layer 1 -40 340
cell 7635 NOR2X1_1034
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8495_ layer 1 -80 -270
pin name B signal _8499_ layer 1 80 -31
pin name Y signal _8500_ layer 1 0 -150
cell 7636 NAND2X1_1789
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _8287_ layer 1 80 70
pin name Y signal _8501_ layer 1 50 -340
cell 7637 NAND2X1_1790
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _8288_ layer 1 80 70
pin name Y signal _8502_ layer 1 50 -340
cell 7638 NAND2X1_1791
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8501_ layer 1 -80 -170
pin name B signal _8502_ layer 1 80 70
pin name Y signal _8503_ layer 1 50 -340
cell 7639 AOI21X1_208
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _8290_ layer 1 -40 -131
pin name C signal _8503_ layer 1 120 -251
pin name Y signal _8504_ layer 1 40 -340
cell 7640 NAND3X1_432
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8492_ layer 1 -120 30
pin name B signal _8504_ layer 1 -20 -50
pin name C signal _8500_ layer 1 40 130
pin name Y signal _8505_ layer 1 -40 340
cell 7641 NOR2X1_1035
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8072_ layer 1 -80 -270
pin name B signal _8505_ layer 1 80 -31
pin name Y signal _8506_ layer 1 0 -150
cell 7642 AOI21X1_209
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8434_ layer 1 -80 -35
pin name B signal _8488_ layer 1 -40 -131
pin name C signal _8506_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<2> layer 1 40 -340
cell 7643 AOI21X1_210
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _8316_ layer 1 -40 -131
pin name C signal _8073_ layer 1 120 -251
pin name Y signal _8507_ layer 1 40 -340
cell 7644 AOI22X1_1395
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8088_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _8408_ layer 1 70 -90
pin name Y signal _8508_ layer 1 5 -216
cell 7645 AOI22X1_1396
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _8410_ layer 1 -80 -131
pin name C signal _8166_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _8509_ layer 1 5 -216
cell 7646 NAND3X1_433
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8509_ layer 1 -120 30
pin name B signal _8507_ layer 1 -20 -50
pin name C signal _8508_ layer 1 40 130
pin name Y signal _8510_ layer 1 -40 340
cell 7647 AOI22X1_1397
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _8115_ layer 1 -80 -131
pin name C signal _8113_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _8511_ layer 1 5 -216
cell 7648 AOI22X1_1398
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _8186_ layer 1 -80 -131
pin name C signal _8311_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _8512_ layer 1 5 -216
cell 7649 INVX1_1118
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _8513_ layer 1 40 0
cell 7650 INVX1_1119
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _8514_ layer 1 40 0
cell 7651 OAI22X1_238
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8513_ layer 1 -120 -165
pin name B signal _8128_ layer 1 -80 -70
pin name C signal _8177_ layer 1 160 -131
pin name D signal _8514_ layer 1 80 -70
pin name Y signal _8515_ layer 1 0 -150
cell 7652 INVX1_1120
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _8516_ layer 1 40 0
cell 7653 NAND2X1_1792
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _8229_ layer 1 80 70
pin name Y signal _8517_ layer 1 50 -340
cell 7654 OAI21X1_294
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8516_ layer 1 -80 -165
pin name B signal _8134_ layer 1 -40 -70
pin name C signal _8517_ layer 1 80 150
pin name Y signal _8518_ layer 1 25 -50
cell 7655 NOR2X1_1036
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8515_ layer 1 -80 -270
pin name B signal _8518_ layer 1 80 -31
pin name Y signal _8519_ layer 1 0 -150
cell 7656 NAND3X1_434
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8511_ layer 1 -120 30
pin name B signal _8512_ layer 1 -20 -50
pin name C signal _8519_ layer 1 40 130
pin name Y signal _8520_ layer 1 -40 340
cell 7657 AND2X2_194
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8142_ layer 1 -120 -131
pin name B signal _8076_ layer 1 -40 -50
pin name Y signal _8521_ layer 1 89 -340
cell 7658 AOI22X1_1399
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8081_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _8521_ layer 1 70 -90
pin name Y signal _8522_ layer 1 5 -216
cell 7659 AND2X2_195
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8140_ layer 1 -120 -131
pin name B signal _8105_ layer 1 -40 -50
pin name Y signal _8523_ layer 1 89 -340
cell 7660 AND2X2_196
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8148_ layer 1 -120 -131
pin name B signal _8105_ layer 1 -40 -50
pin name Y signal _8524_ layer 1 89 -340
cell 7661 AOI22X1_1400
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _8524_ layer 1 -80 -131
pin name C signal _8523_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _8525_ layer 1 5 -216
cell 7662 NAND2X1_1793
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _8233_ layer 1 80 70
pin name Y signal _8526_ layer 1 50 -340
cell 7663 NAND2X1_1794
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _8206_ layer 1 80 70
pin name Y signal _8527_ layer 1 50 -340
cell 7664 NAND2X1_1795
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8526_ layer 1 -80 -170
pin name B signal _8527_ layer 1 80 70
pin name Y signal _8528_ layer 1 50 -340
cell 7665 INVX1_1121
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _8529_ layer 1 40 0
cell 7666 NAND2X1_1796
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _8205_ layer 1 80 70
pin name Y signal _8530_ layer 1 50 -340
cell 7667 OAI21X1_295
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8529_ layer 1 -80 -165
pin name B signal _8158_ layer 1 -40 -70
pin name C signal _8530_ layer 1 80 150
pin name Y signal _8531_ layer 1 25 -50
cell 7668 NOR2X1_1037
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8528_ layer 1 -80 -270
pin name B signal _8531_ layer 1 80 -31
pin name Y signal _8532_ layer 1 0 -150
cell 7669 NAND3X1_435
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8522_ layer 1 -120 30
pin name B signal _8525_ layer 1 -20 -50
pin name C signal _8532_ layer 1 40 130
pin name Y signal _8533_ layer 1 -40 340
cell 7670 NOR3X1_743
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8520_ layer 1 -175 -251
pin name B signal _8510_ layer 1 -100 -150
pin name C signal _8533_ layer 1 -20 -50
pin name Y signal _8534_ layer 1 -106 -335
cell 7671 INVX1_1122
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _8535_ layer 1 40 0
cell 7672 NAND2X1_1797
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _8121_ layer 1 80 70
pin name Y signal _8536_ layer 1 50 -340
cell 7673 OAI21X1_296
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8126_ layer 1 -80 -165
pin name B signal _8535_ layer 1 -40 -70
pin name C signal _8536_ layer 1 80 150
pin name Y signal _8537_ layer 1 25 -50
cell 7674 AOI21X1_211
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _8101_ layer 1 -40 -131
pin name C signal _8537_ layer 1 120 -251
pin name Y signal _8538_ layer 1 40 -340
cell 7675 INVX1_1123
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _8539_ layer 1 40 0
cell 7676 INVX1_1124
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _8540_ layer 1 40 0
cell 7677 OAI22X1_239
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8445_ layer 1 -120 -165
pin name B signal _8540_ layer 1 -80 -70
pin name C signal _8539_ layer 1 160 -131
pin name D signal _8096_ layer 1 80 -70
pin name Y signal _8541_ layer 1 0 -150
cell 7678 INVX1_1125
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _8542_ layer 1 40 0
cell 7679 NAND2X1_1798
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _8241_ layer 1 80 70
pin name Y signal _8543_ layer 1 50 -340
cell 7680 OAI21X1_297
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8106_ layer 1 -80 -165
pin name B signal _8542_ layer 1 -40 -70
pin name C signal _8543_ layer 1 80 150
pin name Y signal _8544_ layer 1 25 -50
cell 7681 NOR2X1_1038
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8544_ layer 1 -80 -270
pin name B signal _8541_ layer 1 80 -31
pin name Y signal _8545_ layer 1 0 -150
cell 7682 INVX1_1126
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _8546_ layer 1 40 0
cell 7683 INVX1_1127
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _8547_ layer 1 40 0
cell 7684 OAI22X1_240
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8193_ layer 1 -120 -165
pin name B signal _8547_ layer 1 -80 -70
pin name C signal _8546_ layer 1 160 -131
pin name D signal _8194_ layer 1 80 -70
pin name Y signal _8548_ layer 1 0 -150
cell 7685 INVX1_1128
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _8549_ layer 1 40 0
cell 7686 NAND2X1_1799
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _8240_ layer 1 80 70
pin name Y signal _8550_ layer 1 50 -340
cell 7687 OAI21X1_298
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8549_ layer 1 -80 -165
pin name B signal _8176_ layer 1 -40 -70
pin name C signal _8550_ layer 1 80 150
pin name Y signal _8551_ layer 1 25 -50
cell 7688 NOR2X1_1039
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8551_ layer 1 -80 -270
pin name B signal _8548_ layer 1 80 -31
pin name Y signal _8552_ layer 1 0 -150
cell 7689 NAND3X1_436
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8538_ layer 1 -120 30
pin name B signal _8552_ layer 1 -20 -50
pin name C signal _8545_ layer 1 40 130
pin name Y signal _8553_ layer 1 -40 340
cell 7690 AOI22X1_1401
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _8198_ layer 1 -80 -131
pin name C signal _8199_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _8554_ layer 1 5 -216
cell 7691 AOI22X1_1402
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8201_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _8202_ layer 1 70 -90
pin name Y signal _8555_ layer 1 5 -216
cell 7692 NAND2X1_1800
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8554_ layer 1 -80 -170
pin name B signal _8555_ layer 1 80 70
pin name Y signal _8556_ layer 1 50 -340
cell 7693 AOI22X1_1403
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _8209_ layer 1 -80 -131
pin name C signal _8208_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _8557_ layer 1 5 -216
cell 7694 AOI22X1_1404
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8152_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _8159_ layer 1 70 -90
pin name Y signal _8558_ layer 1 5 -216
cell 7695 NAND2X1_1801
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8557_ layer 1 -80 -170
pin name B signal _8558_ layer 1 80 70
pin name Y signal _8559_ layer 1 50 -340
cell 7696 NOR2X1_1040
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8556_ layer 1 -80 -270
pin name B signal _8559_ layer 1 80 -31
pin name Y signal _8560_ layer 1 0 -150
cell 7697 AOI22X1_1405
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8213_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _8214_ layer 1 70 -90
pin name Y signal _8561_ layer 1 5 -216
cell 7698 AOI22X1_1406
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _8449_ layer 1 -80 -131
pin name C signal _8216_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _8562_ layer 1 5 -216
cell 7699 NAND2X1_1802
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8562_ layer 1 -80 -170
pin name B signal _8561_ layer 1 80 70
pin name Y signal _8563_ layer 1 50 -340
cell 7700 AOI22X1_1407
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _8220_ layer 1 -80 -131
pin name C signal _8221_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _8564_ layer 1 5 -216
cell 7701 AOI22X1_1408
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8223_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _8224_ layer 1 70 -90
pin name Y signal _8565_ layer 1 5 -216
cell 7702 NAND2X1_1803
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8565_ layer 1 -80 -170
pin name B signal _8564_ layer 1 80 70
pin name Y signal _8566_ layer 1 50 -340
cell 7703 NOR2X1_1041
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8563_ layer 1 -80 -270
pin name B signal _8566_ layer 1 80 -31
pin name Y signal _8567_ layer 1 0 -150
cell 7704 NAND2X1_1804
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8567_ layer 1 -80 -170
pin name B signal _8560_ layer 1 80 70
pin name Y signal _8568_ layer 1 50 -340
cell 7705 AOI22X1_1409
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _8230_ layer 1 -80 -131
pin name C signal _8131_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _8569_ layer 1 5 -216
cell 7706 AOI22X1_1410
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8154_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _8232_ layer 1 70 -90
pin name Y signal _8570_ layer 1 5 -216
cell 7707 NAND2X1_1805
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8569_ layer 1 -80 -170
pin name B signal _8570_ layer 1 80 70
pin name Y signal _8571_ layer 1 50 -340
cell 7708 AOI22X1_1411
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _8238_ layer 1 -80 -131
pin name C signal _8236_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _8572_ layer 1 5 -216
cell 7709 AOI22X1_1412
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _8168_ layer 1 -80 -131
pin name C signal _8217_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _8573_ layer 1 5 -216
cell 7710 NAND2X1_1806
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8573_ layer 1 -80 -170
pin name B signal _8572_ layer 1 80 70
pin name Y signal _8574_ layer 1 50 -340
cell 7711 NOR2X1_1042
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8574_ layer 1 -80 -270
pin name B signal _8571_ layer 1 80 -31
pin name Y signal _8575_ layer 1 0 -150
cell 7712 AOI22X1_1413
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _8245_ layer 1 -80 -131
pin name C signal _8246_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _8576_ layer 1 5 -216
cell 7713 NAND2X1_1807
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _8248_ layer 1 80 70
pin name Y signal _8577_ layer 1 50 -340
cell 7714 NAND2X1_1808
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _8250_ layer 1 80 70
pin name Y signal _8578_ layer 1 50 -340
cell 7715 NAND3X1_437
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8577_ layer 1 -120 30
pin name B signal _8578_ layer 1 -20 -50
pin name C signal _8576_ layer 1 40 130
pin name Y signal _8579_ layer 1 -40 340
cell 7716 AOI22X1_1414
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _8254_ layer 1 -80 -131
pin name C signal _8253_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _8580_ layer 1 5 -216
cell 7717 AOI22X1_1415
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _8257_ layer 1 -80 -131
pin name C signal _8256_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _8581_ layer 1 5 -216
cell 7718 NAND2X1_1809
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8580_ layer 1 -80 -170
pin name B signal _8581_ layer 1 80 70
pin name Y signal _8582_ layer 1 50 -340
cell 7719 NOR2X1_1043
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8582_ layer 1 -80 -270
pin name B signal _8579_ layer 1 80 -31
pin name Y signal _8583_ layer 1 0 -150
cell 7720 NAND2X1_1810
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8575_ layer 1 -80 -170
pin name B signal _8583_ layer 1 80 70
pin name Y signal _8584_ layer 1 50 -340
cell 7721 NOR3X1_744
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _8568_ layer 1 -175 -251
pin name B signal _8553_ layer 1 -100 -150
pin name C signal _8584_ layer 1 -20 -50
pin name Y signal _8585_ layer 1 -106 -335
cell 7722 NAND2X1_1811
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _8287_ layer 1 80 70
pin name Y signal _8586_ layer 1 50 -340
cell 7723 OAI21X1_299
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8071_ layer 1 -80 -165
pin name B signal wBusy_bF$buf1 layer 1 -40 -70
pin name C signal _8586_ layer 1 80 150
pin name Y signal _8587_ layer 1 25 -50
cell 7724 NAND2X1_1812
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _8278_ layer 1 80 70
pin name Y signal _8588_ layer 1 50 -340
cell 7725 NAND2X1_1813
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _8288_ layer 1 80 70
pin name Y signal _8589_ layer 1 50 -340
cell 7726 AOI22X1_1416
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _8290_ layer 1 -80 -131
pin name C signal _8280_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _8590_ layer 1 5 -216
cell 7727 NAND3X1_438
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8588_ layer 1 -120 30
pin name B signal _8589_ layer 1 -20 -50
pin name C signal _8590_ layer 1 40 130
pin name Y signal _8591_ layer 1 -40 340
cell 7728 OR2X2_99
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8591_ layer 1 -120 -270
pin name B signal _8587_ layer 1 -20 -111
pin name Y signal _8592_ layer 1 120 -50
cell 7729 INVX1_1129
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _8593_ layer 1 40 0
cell 7730 NAND2X1_1814
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _8291_ layer 1 80 70
pin name Y signal _8594_ layer 1 50 -340
cell 7731 OAI21X1_300
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8593_ layer 1 -80 -165
pin name B signal _8303_ layer 1 -40 -70
pin name C signal _8594_ layer 1 80 150
pin name Y signal _8595_ layer 1 25 -50
cell 7732 AOI21X1_212
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _8298_ layer 1 -40 -131
pin name C signal _8595_ layer 1 120 -251
pin name Y signal _8596_ layer 1 40 -340
cell 7733 AOI22X1_1417
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8304_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _8305_ layer 1 70 -90
pin name Y signal _8597_ layer 1 5 -216
cell 7734 AOI22X1_1418
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _8267_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _8274_ layer 1 70 -90
pin name Y signal _8598_ layer 1 5 -216
cell 7735 AND2X2_197
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8597_ layer 1 -120 -131
pin name B signal _8598_ layer 1 -40 -50
pin name Y signal _8599_ layer 1 89 -340
cell 7736 NAND2X1_1815
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _8296_ layer 1 80 70
pin name Y signal _8600_ layer 1 50 -340
cell 7737 NAND2X1_1816
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _8294_ layer 1 80 70
pin name Y signal _8601_ layer 1 50 -340
cell 7738 NAND2X1_1817
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8600_ layer 1 -80 -170
pin name B signal _8601_ layer 1 80 70
pin name Y signal _8602_ layer 1 50 -340
cell 7739 NAND2X1_1818
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _8270_ layer 1 80 70
pin name Y signal _8603_ layer 1 50 -340
cell 7740 NAND2X1_1819
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _8284_ layer 1 80 70
pin name Y signal _8604_ layer 1 50 -340
cell 7741 NAND2X1_1820
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8603_ layer 1 -80 -170
pin name B signal _8604_ layer 1 80 70
pin name Y signal _8605_ layer 1 50 -340
cell 7742 NOR2X1_1044
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8602_ layer 1 -80 -270
pin name B signal _8605_ layer 1 80 -31
pin name Y signal _8606_ layer 1 0 -150
cell 7743 NAND3X1_439
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8599_ layer 1 -120 30
pin name B signal _8596_ layer 1 -20 -50
pin name C signal _8606_ layer 1 40 130
pin name Y signal _8607_ layer 1 -40 340
cell 7744 NOR2X1_1045
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8592_ layer 1 -80 -270
pin name B signal _8607_ layer 1 80 -31
pin name Y signal _8608_ layer 1 0 -150
cell 7745 AOI21X1_213
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8534_ layer 1 -80 -35
pin name B signal _8585_ layer 1 -40 -131
pin name C signal _8608_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<3> layer 1 40 -340
cell 7746 NOR2X1_1046
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 -80 -270
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf5 layer 1 80 -31
pin name Y signal _8699_ layer 1 0 -150
cell 7747 OAI21X1_301
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf3 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<0> layer 1 80 150
pin name Y signal _8700_ layer 1 25 -50
cell 7748 INVX4_1
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal rst_bF$buf2 layer 1 -80 -170
pin name Y signal _8701_ layer 1 0 0
cell 7749 INVX4_2
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf4 layer 1 -80 -170
pin name Y signal _8702_ layer 1 0 0
cell 7750 NAND3X1_440
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf4 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8703_ layer 1 -40 340
cell 7751 NAND3X1_441
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf3 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf3 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<0> layer 1 40 130
pin name Y signal _8704_ layer 1 -40 340
cell 7752 INVX4_3
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf2 layer 1 -80 -170
pin name Y signal _8705_ layer 1 0 0
cell 7753 NAND3X1_442
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf2 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8706_ layer 1 -40 340
cell 7754 NAND3X1_443
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8704_ layer 1 -120 30
pin name B signal _8703_ layer 1 -20 -50
pin name C signal _8706_ layer 1 40 130
pin name Y signal _8707_ layer 1 -40 340
cell 7755 NAND2X1_1821
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf3 layer 1 -80 -170
pin name B signal _8707_ layer 1 80 70
pin name Y signal _8708_ layer 1 50 -340
cell 7756 NAND2X1_1822
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8700_ layer 1 -80 -170
pin name B signal _8708_ layer 1 80 70
pin name Y signal _8610_<0> layer 1 50 -340
cell 7757 OAI21X1_302
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf1 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<1> layer 1 80 150
pin name Y signal _8709_ layer 1 25 -50
cell 7758 NAND3X1_444
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf1 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8710_ layer 1 -40 340
cell 7759 NAND3X1_445
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf0 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf1 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<1> layer 1 40 130
pin name Y signal _8711_ layer 1 -40 340
cell 7760 NAND3X1_446
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf0 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8611_ layer 1 -40 340
cell 7761 NAND3X1_447
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8711_ layer 1 -120 30
pin name B signal _8710_ layer 1 -20 -50
pin name C signal _8611_ layer 1 40 130
pin name Y signal _8612_ layer 1 -40 340
cell 7762 NAND2X1_1823
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf2 layer 1 -80 -170
pin name B signal _8612_ layer 1 80 70
pin name Y signal _8613_ layer 1 50 -340
cell 7763 NAND2X1_1824
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8709_ layer 1 -80 -170
pin name B signal _8613_ layer 1 80 70
pin name Y signal _8610_<1> layer 1 50 -340
cell 7764 OAI21X1_303
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf0 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<2> layer 1 80 150
pin name Y signal _8614_ layer 1 25 -50
cell 7765 NAND3X1_448
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8615_ layer 1 -40 340
cell 7766 NAND3X1_449
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf4 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf5 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<2> layer 1 40 130
pin name Y signal _8616_ layer 1 -40 340
cell 7767 NAND3X1_450
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf4 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8617_ layer 1 -40 340
cell 7768 NAND3X1_451
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8616_ layer 1 -120 30
pin name B signal _8615_ layer 1 -20 -50
pin name C signal _8617_ layer 1 40 130
pin name Y signal _8618_ layer 1 -40 340
cell 7769 NAND2X1_1825
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf1 layer 1 -80 -170
pin name B signal _8618_ layer 1 80 70
pin name Y signal _8619_ layer 1 50 -340
cell 7770 NAND2X1_1826
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8614_ layer 1 -80 -170
pin name B signal _8619_ layer 1 80 70
pin name Y signal _8610_<2> layer 1 50 -340
cell 7771 OAI21X1_304
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf3 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<0>.input_selector.r<3> layer 1 80 150
pin name Y signal _8620_ layer 1 25 -50
cell 7772 NAND3X1_452
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<0>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8621_ layer 1 -40 340
cell 7773 NAND3X1_453
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf2 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf3 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<3> layer 1 40 130
pin name Y signal _8622_ layer 1 -40 340
cell 7774 NAND3X1_454
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf2 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<0>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8623_ layer 1 -40 340
cell 7775 NAND3X1_455
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8622_ layer 1 -120 30
pin name B signal _8621_ layer 1 -20 -50
pin name C signal _8623_ layer 1 40 130
pin name Y signal _8624_ layer 1 -40 340
cell 7776 NAND2X1_1827
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf0 layer 1 -80 -170
pin name B signal _8624_ layer 1 80 70
pin name Y signal _8625_ layer 1 50 -340
cell 7777 NAND2X1_1828
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8620_ layer 1 -80 -170
pin name B signal _8625_ layer 1 80 70
pin name Y signal _8610_<3> layer 1 50 -340
cell 7778 OAI21X1_305
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf2 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<0> layer 1 80 150
pin name Y signal _8626_ layer 1 25 -50
cell 7779 NAND3X1_456
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf1 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8627_ layer 1 -40 340
cell 7780 NAND3X1_457
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf0 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf1 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<0> layer 1 40 130
pin name Y signal _8628_ layer 1 -40 340
cell 7781 NAND3X1_458
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf0 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8629_ layer 1 -40 340
cell 7782 NAND3X1_459
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8628_ layer 1 -120 30
pin name B signal _8627_ layer 1 -20 -50
pin name C signal _8629_ layer 1 40 130
pin name Y signal _8630_ layer 1 -40 340
cell 7783 NAND2X1_1829
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf3 layer 1 -80 -170
pin name B signal _8630_ layer 1 80 70
pin name Y signal _8631_ layer 1 50 -340
cell 7784 NAND2X1_1830
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8626_ layer 1 -80 -170
pin name B signal _8631_ layer 1 80 70
pin name Y signal _8610_<4> layer 1 50 -340
cell 7785 OAI21X1_306
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf1 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<1> layer 1 80 150
pin name Y signal _8632_ layer 1 25 -50
cell 7786 NAND3X1_460
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf5 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8633_ layer 1 -40 340
cell 7787 NAND3X1_461
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8634_ layer 1 -40 340
cell 7788 NAND3X1_462
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf4 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf4 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<1> layer 1 40 130
pin name Y signal _8635_ layer 1 -40 340
cell 7789 NAND3X1_463
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8635_ layer 1 -120 30
pin name B signal _8633_ layer 1 -20 -50
pin name C signal _8634_ layer 1 40 130
pin name Y signal _8636_ layer 1 -40 340
cell 7790 NAND2X1_1831
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf2 layer 1 -80 -170
pin name B signal _8636_ layer 1 80 70
pin name Y signal _8637_ layer 1 50 -340
cell 7791 NAND2X1_1832
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8632_ layer 1 -80 -170
pin name B signal _8637_ layer 1 80 70
pin name Y signal _8610_<5> layer 1 50 -340
cell 7792 OAI21X1_307
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf0 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<2> layer 1 80 150
pin name Y signal _8638_ layer 1 25 -50
cell 7793 NAND3X1_464
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8639_ layer 1 -40 340
cell 7794 NAND3X1_465
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8640_ layer 1 -40 340
cell 7795 NAND3X1_466
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf2 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf2 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<2> layer 1 40 130
pin name Y signal _8641_ layer 1 -40 340
cell 7796 NAND3X1_467
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8641_ layer 1 -120 30
pin name B signal _8639_ layer 1 -20 -50
pin name C signal _8640_ layer 1 40 130
pin name Y signal _8642_ layer 1 -40 340
cell 7797 NAND2X1_1833
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf1 layer 1 -80 -170
pin name B signal _8642_ layer 1 80 70
pin name Y signal _8643_ layer 1 50 -340
cell 7798 NAND2X1_1834
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8638_ layer 1 -80 -170
pin name B signal _8643_ layer 1 80 70
pin name Y signal _8610_<6> layer 1 50 -340
cell 7799 OAI21X1_308
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf3 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<1>.input_selector.r<3> layer 1 80 150
pin name Y signal _8644_ layer 1 25 -50
cell 7800 NAND3X1_468
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf1 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<1>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8645_ layer 1 -40 340
cell 7801 NAND3X1_469
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf1 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<1>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8646_ layer 1 -40 340
cell 7802 NAND3X1_470
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf0 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf0 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<3> layer 1 40 130
pin name Y signal _8647_ layer 1 -40 340
cell 7803 NAND3X1_471
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8647_ layer 1 -120 30
pin name B signal _8645_ layer 1 -20 -50
pin name C signal _8646_ layer 1 40 130
pin name Y signal _8648_ layer 1 -40 340
cell 7804 NAND2X1_1835
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf0 layer 1 -80 -170
pin name B signal _8648_ layer 1 80 70
pin name Y signal _8649_ layer 1 50 -340
cell 7805 NAND2X1_1836
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8644_ layer 1 -80 -170
pin name B signal _8649_ layer 1 80 70
pin name Y signal _8610_<7> layer 1 50 -340
cell 7806 OAI21X1_309
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf2 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<0> layer 1 80 150
pin name Y signal _8650_ layer 1 25 -50
cell 7807 NAND3X1_472
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8651_ layer 1 -40 340
cell 7808 NAND3X1_473
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf4 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf5 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<0> layer 1 40 130
pin name Y signal _8652_ layer 1 -40 340
cell 7809 NAND3X1_474
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf4 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8653_ layer 1 -40 340
cell 7810 NAND3X1_475
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8652_ layer 1 -120 30
pin name B signal _8651_ layer 1 -20 -50
pin name C signal _8653_ layer 1 40 130
pin name Y signal _8654_ layer 1 -40 340
cell 7811 NAND2X1_1837
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf3 layer 1 -80 -170
pin name B signal _8654_ layer 1 80 70
pin name Y signal _8655_ layer 1 50 -340
cell 7812 NAND2X1_1838
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8650_ layer 1 -80 -170
pin name B signal _8655_ layer 1 80 70
pin name Y signal _8610_<8> layer 1 50 -340
cell 7813 OAI21X1_310
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf1 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<1> layer 1 80 150
pin name Y signal _8656_ layer 1 25 -50
cell 7814 NAND3X1_476
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8657_ layer 1 -40 340
cell 7815 NAND3X1_477
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf2 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf3 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<1> layer 1 40 130
pin name Y signal _8658_ layer 1 -40 340
cell 7816 NAND3X1_478
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf2 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8659_ layer 1 -40 340
cell 7817 NAND3X1_479
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8658_ layer 1 -120 30
pin name B signal _8657_ layer 1 -20 -50
pin name C signal _8659_ layer 1 40 130
pin name Y signal _8660_ layer 1 -40 340
cell 7818 NAND2X1_1839
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf2 layer 1 -80 -170
pin name B signal _8660_ layer 1 80 70
pin name Y signal _8661_ layer 1 50 -340
cell 7819 NAND2X1_1840
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8656_ layer 1 -80 -170
pin name B signal _8661_ layer 1 80 70
pin name Y signal _8610_<9> layer 1 50 -340
cell 7820 OAI21X1_311
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf0 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<2> layer 1 80 150
pin name Y signal _8662_ layer 1 25 -50
cell 7821 NAND3X1_480
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf1 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8663_ layer 1 -40 340
cell 7822 NAND3X1_481
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf0 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf1 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<2> layer 1 40 130
pin name Y signal _8664_ layer 1 -40 340
cell 7823 NAND3X1_482
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf0 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8665_ layer 1 -40 340
cell 7824 NAND3X1_483
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8664_ layer 1 -120 30
pin name B signal _8663_ layer 1 -20 -50
pin name C signal _8665_ layer 1 40 130
pin name Y signal _8666_ layer 1 -40 340
cell 7825 NAND2X1_1841
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf1 layer 1 -80 -170
pin name B signal _8666_ layer 1 80 70
pin name Y signal _8667_ layer 1 50 -340
cell 7826 NAND2X1_1842
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8662_ layer 1 -80 -170
pin name B signal _8667_ layer 1 80 70
pin name Y signal _8610_<10> layer 1 50 -340
cell 7827 OAI21X1_312
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf3 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<2>.input_selector.r<3> layer 1 80 150
pin name Y signal _8668_ layer 1 25 -50
cell 7828 NAND3X1_484
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<2>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8669_ layer 1 -40 340
cell 7829 NAND3X1_485
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf4 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf5 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<2>.input_selector.r<3> layer 1 40 130
pin name Y signal _8670_ layer 1 -40 340
cell 7830 NAND3X1_486
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf4 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<2>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8671_ layer 1 -40 340
cell 7831 NAND3X1_487
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8670_ layer 1 -120 30
pin name B signal _8669_ layer 1 -20 -50
pin name C signal _8671_ layer 1 40 130
pin name Y signal _8672_ layer 1 -40 340
cell 7832 NAND2X1_1843
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf0 layer 1 -80 -170
pin name B signal _8672_ layer 1 80 70
pin name Y signal _8673_ layer 1 50 -340
cell 7833 NAND2X1_1844
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8668_ layer 1 -80 -170
pin name B signal _8673_ layer 1 80 70
pin name Y signal _8610_<11> layer 1 50 -340
cell 7834 OAI21X1_313
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf2 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<0> layer 1 80 150
pin name Y signal _8674_ layer 1 25 -50
cell 7835 NAND3X1_488
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8675_ layer 1 -40 340
cell 7836 NAND3X1_489
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<0> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8676_ layer 1 -40 340
cell 7837 NAND3X1_490
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf2 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf2 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<0> layer 1 40 130
pin name Y signal _8677_ layer 1 -40 340
cell 7838 NAND3X1_491
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8677_ layer 1 -120 30
pin name B signal _8675_ layer 1 -20 -50
pin name C signal _8676_ layer 1 40 130
pin name Y signal _8678_ layer 1 -40 340
cell 7839 NAND2X1_1845
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf3 layer 1 -80 -170
pin name B signal _8678_ layer 1 80 70
pin name Y signal _8679_ layer 1 50 -340
cell 7840 NAND2X1_1846
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8674_ layer 1 -80 -170
pin name B signal _8679_ layer 1 80 70
pin name Y signal _8610_<12> layer 1 50 -340
cell 7841 OAI21X1_314
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf1 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<1> layer 1 80 150
pin name Y signal _8680_ layer 1 25 -50
cell 7842 NAND3X1_492
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf1 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8681_ layer 1 -40 340
cell 7843 NAND3X1_493
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf1 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<1> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8682_ layer 1 -40 340
cell 7844 NAND3X1_494
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf0 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf0 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<1> layer 1 40 130
pin name Y signal _8683_ layer 1 -40 340
cell 7845 NAND3X1_495
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8683_ layer 1 -120 30
pin name B signal _8681_ layer 1 -20 -50
pin name C signal _8682_ layer 1 40 130
pin name Y signal _8684_ layer 1 -40 340
cell 7846 NAND2X1_1847
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf2 layer 1 -80 -170
pin name B signal _8684_ layer 1 80 70
pin name Y signal _8685_ layer 1 50 -340
cell 7847 NAND2X1_1848
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8680_ layer 1 -80 -170
pin name B signal _8685_ layer 1 80 70
pin name Y signal _8610_<13> layer 1 50 -340
cell 7848 OAI21X1_315
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf0 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<2> layer 1 80 150
pin name Y signal _8686_ layer 1 25 -50
cell 7849 NAND3X1_496
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8687_ layer 1 -40 340
cell 7850 NAND3X1_497
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf4 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf5 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<2> layer 1 40 130
pin name Y signal _8688_ layer 1 -40 340
cell 7851 NAND3X1_498
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf4 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<2> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8689_ layer 1 -40 340
cell 7852 NAND3X1_499
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8688_ layer 1 -120 30
pin name B signal _8687_ layer 1 -20 -50
pin name C signal _8689_ layer 1 40 130
pin name Y signal _8690_ layer 1 -40 340
cell 7853 NAND2X1_1849
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf1 layer 1 -80 -170
pin name B signal _8690_ layer 1 80 70
pin name Y signal _8691_ layer 1 50 -340
cell 7854 NAND2X1_1850
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8686_ layer 1 -80 -170
pin name B signal _8691_ layer 1 80 70
pin name Y signal _8610_<14> layer 1 50 -340
cell 7855 OAI21X1_316
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8699_ layer 1 -80 -165
pin name B signal rst_bF$buf3 layer 1 -40 -70
pin name C signal input_selector_block.input_selector_i<3>.input_selector_j<3>.input_selector.r<3> layer 1 80 150
pin name Y signal _8692_ layer 1 25 -50
cell 7856 NAND3X1_500
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_1_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<1>.input_selector_j<3>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8705_ layer 1 40 130
pin name Y signal _8693_ layer 1 -40 340
cell 7857 NAND3X1_501
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf3 layer 1 -120 30
pin name B signal input_selector_block.input_selector_i<2>.input_selector_j<3>.input_selector.r<3> layer 1 -20 -50
pin name C signal _8702_ layer 1 40 130
pin name Y signal _8694_ layer 1 -40 340
cell 7858 NAND3X1_502
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf2 layer 1 -120 30
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf2 layer 1 -20 -50
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<3>.input_selector.r<3> layer 1 40 130
pin name Y signal _8695_ layer 1 -40 340
cell 7859 NAND3X1_503
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _8695_ layer 1 -120 30
pin name B signal _8693_ layer 1 -20 -50
pin name C signal _8694_ layer 1 40 130
pin name Y signal _8696_ layer 1 -40 340
cell 7860 NAND2X1_1851
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8701__bF$buf0 layer 1 -80 -170
pin name B signal _8696_ layer 1 80 70
pin name Y signal _8697_ layer 1 50 -340
cell 7861 NAND2X1_1852
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _8692_ layer 1 -80 -170
pin name B signal _8697_ layer 1 80 70
pin name Y signal _8610_<15> layer 1 50 -340
cell 7862 NOR2X1_1047
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf1 layer 1 -80 -270
pin name B signal rst_bF$buf2 layer 1 80 -31
pin name Y signal _8609_<0> layer 1 0 -150
cell 7863 OAI21X1_317
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf0 layer 1 -80 -165
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf1 layer 1 -40 -70
pin name C signal _8701__bF$buf3 layer 1 80 150
pin name Y signal _8698_ layer 1 25 -50
cell 7864 AOI21X1_214
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal scheduler_block.scheduler.ctr_0_bF$buf5 layer 1 -80 -35
pin name B signal scheduler_block.scheduler.ctr_1_bF$buf0 layer 1 -40 -131
pin name C signal _8698_ layer 1 120 -251
pin name Y signal _8609_<1> layer 1 40 -340
cell 7865 DFFPOSX1_1
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf42 layer 1 -250 -140
pin name D signal _8610_<0> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<0> layer 1 290 -210
cell 7866 DFFPOSX1_2
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf41 layer 1 -250 -140
pin name D signal _8610_<1> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<1> layer 1 290 -210
cell 7867 DFFPOSX1_3
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf40 layer 1 -250 -140
pin name D signal _8610_<2> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<2> layer 1 290 -210
cell 7868 DFFPOSX1_4
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf39 layer 1 -250 -140
pin name D signal _8610_<3> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<3> layer 1 290 -210
cell 7869 DFFPOSX1_5
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf38 layer 1 -250 -140
pin name D signal _8610_<4> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<4> layer 1 290 -210
cell 7870 DFFPOSX1_6
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf37 layer 1 -250 -140
pin name D signal _8610_<5> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<5> layer 1 290 -210
cell 7871 DFFPOSX1_7
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf36 layer 1 -250 -140
pin name D signal _8610_<6> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<6> layer 1 290 -210
cell 7872 DFFPOSX1_8
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf35 layer 1 -250 -140
pin name D signal _8610_<7> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<7> layer 1 290 -210
cell 7873 DFFPOSX1_9
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf34 layer 1 -250 -140
pin name D signal _8610_<8> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<8> layer 1 290 -210
cell 7874 DFFPOSX1_10
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf33 layer 1 -250 -140
pin name D signal _8610_<9> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<9> layer 1 290 -210
cell 7875 DFFPOSX1_11
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf32 layer 1 -250 -140
pin name D signal _8610_<10> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<10> layer 1 290 -210
cell 7876 DFFPOSX1_12
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf31 layer 1 -250 -140
pin name D signal _8610_<11> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<11> layer 1 290 -210
cell 7877 DFFPOSX1_13
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf30 layer 1 -250 -140
pin name D signal _8610_<12> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<12> layer 1 290 -210
cell 7878 DFFPOSX1_14
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf29 layer 1 -250 -140
pin name D signal _8610_<13> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<13> layer 1 290 -210
cell 7879 DFFPOSX1_15
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf28 layer 1 -250 -140
pin name D signal _8610_<14> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<14> layer 1 290 -210
cell 7880 DFFPOSX1_16
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf27 layer 1 -250 -140
pin name D signal _8610_<15> layer 1 -225 -56
pin name Q signal scheduler_block.data_out<15> layer 1 290 -210
cell 7881 DFFPOSX1_17
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf26 layer 1 -250 -140
pin name D signal _8609_<0> layer 1 -225 -56
pin name Q signal scheduler_block.scheduler.ctr<0> layer 1 290 -210
cell 7882 DFFPOSX1_18
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf25 layer 1 -250 -140
pin name D signal _8609_<1> layer 1 -225 -56
pin name Q signal scheduler_block.scheduler.ctr<1> layer 1 290 -210
cell 7883 BUFX2_32
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<0> layer 1 -80 -70
pin name Y signal data_out<0> layer 1 85 0
cell 7884 BUFX2_33
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<1> layer 1 -80 -70
pin name Y signal data_out<1> layer 1 85 0
cell 7885 BUFX2_34
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<2> layer 1 -80 -70
pin name Y signal data_out<2> layer 1 85 0
cell 7886 BUFX2_35
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<3> layer 1 -80 -70
pin name Y signal data_out<3> layer 1 85 0
cell 7887 BUFX2_36
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<4> layer 1 -80 -70
pin name Y signal data_out<4> layer 1 85 0
cell 7888 BUFX2_37
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<5> layer 1 -80 -70
pin name Y signal data_out<5> layer 1 85 0
cell 7889 BUFX2_38
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<6> layer 1 -80 -70
pin name Y signal data_out<6> layer 1 85 0
cell 7890 BUFX2_39
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<7> layer 1 -80 -70
pin name Y signal data_out<7> layer 1 85 0
cell 7891 BUFX2_40
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<8> layer 1 -80 -70
pin name Y signal data_out<8> layer 1 85 0
cell 7892 BUFX2_41
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<9> layer 1 -80 -70
pin name Y signal data_out<9> layer 1 85 0
cell 7893 BUFX2_42
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<10> layer 1 -80 -70
pin name Y signal data_out<10> layer 1 85 0
cell 7894 BUFX2_43
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<11> layer 1 -80 -70
pin name Y signal data_out<11> layer 1 85 0
cell 7895 BUFX2_44
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<12> layer 1 -80 -70
pin name Y signal data_out<12> layer 1 85 0
cell 7896 BUFX2_45
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<13> layer 1 -80 -70
pin name Y signal data_out<13> layer 1 85 0
cell 7897 BUFX2_46
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<14> layer 1 -80 -70
pin name Y signal data_out<14> layer 1 85 0
cell 7898 BUFX2_47
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _0_<15> layer 1 -80 -70
pin name Y signal data_out<15> layer 1 85 0
cell 7899 DFFPOSX1_19
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf24 layer 1 -250 -140
pin name D signal wRegs0<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 290 -210
cell 7900 DFFPOSX1_20
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf23 layer 1 -250 -140
pin name D signal wRegs0<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 290 -210
cell 7901 DFFPOSX1_21
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf22 layer 1 -250 -140
pin name D signal wRegs0<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 290 -210
cell 7902 DFFPOSX1_22
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf21 layer 1 -250 -140
pin name D signal wRegs0<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 290 -210
cell 7903 DFFPOSX1_23
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf20 layer 1 -250 -140
pin name D signal wRegs0<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 290 -210
cell 7904 DFFPOSX1_24
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf19 layer 1 -250 -140
pin name D signal wRegs0<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 290 -210
cell 7905 DFFPOSX1_25
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf18 layer 1 -250 -140
pin name D signal wRegs0<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 290 -210
cell 7906 DFFPOSX1_26
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf17 layer 1 -250 -140
pin name D signal wRegs0<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 290 -210
cell 7907 DFFPOSX1_27
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf16 layer 1 -250 -140
pin name D signal wRegs0<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 290 -210
cell 7908 DFFPOSX1_28
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf15 layer 1 -250 -140
pin name D signal wRegs0<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 290 -210
cell 7909 DFFPOSX1_29
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf14 layer 1 -250 -140
pin name D signal wRegs0<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 290 -210
cell 7910 DFFPOSX1_30
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf13 layer 1 -250 -140
pin name D signal wRegs0<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 290 -210
cell 7911 DFFPOSX1_31
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf12 layer 1 -250 -140
pin name D signal wRegs0<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 290 -210
cell 7912 DFFPOSX1_32
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf11 layer 1 -250 -140
pin name D signal wRegs0<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 290 -210
cell 7913 DFFPOSX1_33
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf10 layer 1 -250 -140
pin name D signal wRegs0<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 290 -210
cell 7914 DFFPOSX1_34
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf9 layer 1 -250 -140
pin name D signal wRegs0<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 290 -210
cell 7915 DFFPOSX1_35
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf8 layer 1 -250 -140
pin name D signal wRegs0<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 290 -210
cell 7916 DFFPOSX1_36
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf7 layer 1 -250 -140
pin name D signal wRegs0<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 290 -210
cell 7917 DFFPOSX1_37
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf6 layer 1 -250 -140
pin name D signal wRegs0<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 290 -210
cell 7918 DFFPOSX1_38
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf5 layer 1 -250 -140
pin name D signal wRegs0<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 290 -210
cell 7919 DFFPOSX1_39
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf4 layer 1 -250 -140
pin name D signal wRegs0<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 290 -210
cell 7920 DFFPOSX1_40
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf3 layer 1 -250 -140
pin name D signal wRegs0<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 290 -210
cell 7921 DFFPOSX1_41
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf2 layer 1 -250 -140
pin name D signal wRegs0<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 290 -210
cell 7922 DFFPOSX1_42
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf1 layer 1 -250 -140
pin name D signal wRegs0<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 290 -210
cell 7923 DFFPOSX1_43
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf0 layer 1 -250 -140
pin name D signal wRegs0<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 290 -210
cell 7924 DFFPOSX1_44
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf42 layer 1 -250 -140
pin name D signal wRegs0<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 290 -210
cell 7925 DFFPOSX1_45
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf41 layer 1 -250 -140
pin name D signal wRegs0<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 290 -210
cell 7926 DFFPOSX1_46
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf40 layer 1 -250 -140
pin name D signal wRegs0<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 290 -210
cell 7927 DFFPOSX1_47
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf39 layer 1 -250 -140
pin name D signal wRegs0<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 290 -210
cell 7928 DFFPOSX1_48
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf38 layer 1 -250 -140
pin name D signal wRegs0<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 290 -210
cell 7929 DFFPOSX1_49
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf37 layer 1 -250 -140
pin name D signal wRegs0<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 290 -210
cell 7930 DFFPOSX1_50
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf36 layer 1 -250 -140
pin name D signal wRegs0<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 290 -210
cell 7931 DFFPOSX1_51
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf35 layer 1 -250 -140
pin name D signal wRegs1<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 290 -210
cell 7932 DFFPOSX1_52
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf34 layer 1 -250 -140
pin name D signal wRegs1<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 290 -210
cell 7933 DFFPOSX1_53
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf33 layer 1 -250 -140
pin name D signal wRegs1<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 290 -210
cell 7934 DFFPOSX1_54
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf32 layer 1 -250 -140
pin name D signal wRegs1<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 290 -210
cell 7935 DFFPOSX1_55
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf31 layer 1 -250 -140
pin name D signal wRegs1<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 290 -210
cell 7936 DFFPOSX1_56
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf30 layer 1 -250 -140
pin name D signal wRegs1<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 290 -210
cell 7937 DFFPOSX1_57
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf29 layer 1 -250 -140
pin name D signal wRegs1<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 290 -210
cell 7938 DFFPOSX1_58
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf28 layer 1 -250 -140
pin name D signal wRegs1<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 290 -210
cell 7939 DFFPOSX1_59
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf27 layer 1 -250 -140
pin name D signal wRegs1<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 290 -210
cell 7940 DFFPOSX1_60
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf26 layer 1 -250 -140
pin name D signal wRegs1<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 290 -210
cell 7941 DFFPOSX1_61
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf25 layer 1 -250 -140
pin name D signal wRegs1<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 290 -210
cell 7942 DFFPOSX1_62
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf24 layer 1 -250 -140
pin name D signal wRegs1<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 290 -210
cell 7943 DFFPOSX1_63
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf23 layer 1 -250 -140
pin name D signal wRegs1<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 290 -210
cell 7944 DFFPOSX1_64
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf22 layer 1 -250 -140
pin name D signal wRegs1<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 290 -210
cell 7945 DFFPOSX1_65
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf21 layer 1 -250 -140
pin name D signal wRegs1<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 290 -210
cell 7946 DFFPOSX1_66
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf20 layer 1 -250 -140
pin name D signal wRegs1<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 290 -210
cell 7947 DFFPOSX1_67
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf19 layer 1 -250 -140
pin name D signal wRegs1<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 290 -210
cell 7948 DFFPOSX1_68
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf18 layer 1 -250 -140
pin name D signal wRegs1<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 290 -210
cell 7949 DFFPOSX1_69
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf17 layer 1 -250 -140
pin name D signal wRegs1<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 290 -210
cell 7950 DFFPOSX1_70
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf16 layer 1 -250 -140
pin name D signal wRegs1<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 290 -210
cell 7951 DFFPOSX1_71
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf15 layer 1 -250 -140
pin name D signal wRegs1<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 290 -210
cell 7952 DFFPOSX1_72
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf14 layer 1 -250 -140
pin name D signal wRegs1<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 290 -210
cell 7953 DFFPOSX1_73
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf13 layer 1 -250 -140
pin name D signal wRegs1<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 290 -210
cell 7954 DFFPOSX1_74
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf12 layer 1 -250 -140
pin name D signal wRegs1<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 290 -210
cell 7955 DFFPOSX1_75
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf11 layer 1 -250 -140
pin name D signal wRegs1<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 290 -210
cell 7956 DFFPOSX1_76
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf10 layer 1 -250 -140
pin name D signal wRegs1<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 290 -210
cell 7957 DFFPOSX1_77
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf9 layer 1 -250 -140
pin name D signal wRegs1<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 290 -210
cell 7958 DFFPOSX1_78
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf8 layer 1 -250 -140
pin name D signal wRegs1<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 290 -210
cell 7959 DFFPOSX1_79
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf7 layer 1 -250 -140
pin name D signal wRegs1<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 290 -210
cell 7960 DFFPOSX1_80
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf6 layer 1 -250 -140
pin name D signal wRegs1<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 290 -210
cell 7961 DFFPOSX1_81
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf5 layer 1 -250 -140
pin name D signal wRegs1<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 290 -210
cell 7962 DFFPOSX1_82
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf4 layer 1 -250 -140
pin name D signal wRegs1<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 290 -210
cell 7963 DFFPOSX1_83
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf3 layer 1 -250 -140
pin name D signal wRegs2<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 290 -210
cell 7964 DFFPOSX1_84
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf2 layer 1 -250 -140
pin name D signal wRegs2<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 290 -210
cell 7965 DFFPOSX1_85
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf1 layer 1 -250 -140
pin name D signal wRegs2<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 290 -210
cell 7966 DFFPOSX1_86
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf0 layer 1 -250 -140
pin name D signal wRegs2<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 290 -210
cell 7967 DFFPOSX1_87
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf42 layer 1 -250 -140
pin name D signal wRegs2<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 290 -210
cell 7968 DFFPOSX1_88
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf41 layer 1 -250 -140
pin name D signal wRegs2<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 290 -210
cell 7969 DFFPOSX1_89
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf40 layer 1 -250 -140
pin name D signal wRegs2<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 290 -210
cell 7970 DFFPOSX1_90
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf39 layer 1 -250 -140
pin name D signal wRegs2<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 290 -210
cell 7971 DFFPOSX1_91
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf38 layer 1 -250 -140
pin name D signal wRegs2<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 290 -210
cell 7972 DFFPOSX1_92
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf37 layer 1 -250 -140
pin name D signal wRegs2<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 290 -210
cell 7973 DFFPOSX1_93
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf36 layer 1 -250 -140
pin name D signal wRegs2<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 290 -210
cell 7974 DFFPOSX1_94
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf35 layer 1 -250 -140
pin name D signal wRegs2<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 290 -210
cell 7975 DFFPOSX1_95
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf34 layer 1 -250 -140
pin name D signal wRegs2<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 290 -210
cell 7976 DFFPOSX1_96
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf33 layer 1 -250 -140
pin name D signal wRegs2<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 290 -210
cell 7977 DFFPOSX1_97
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf32 layer 1 -250 -140
pin name D signal wRegs2<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 290 -210
cell 7978 DFFPOSX1_98
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf31 layer 1 -250 -140
pin name D signal wRegs2<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 290 -210
cell 7979 DFFPOSX1_99
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf30 layer 1 -250 -140
pin name D signal wRegs2<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 290 -210
cell 7980 DFFPOSX1_100
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf29 layer 1 -250 -140
pin name D signal wRegs2<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 290 -210
cell 7981 DFFPOSX1_101
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf28 layer 1 -250 -140
pin name D signal wRegs2<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 290 -210
cell 7982 DFFPOSX1_102
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf27 layer 1 -250 -140
pin name D signal wRegs2<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 290 -210
cell 7983 DFFPOSX1_103
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf26 layer 1 -250 -140
pin name D signal wRegs2<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 290 -210
cell 7984 DFFPOSX1_104
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf25 layer 1 -250 -140
pin name D signal wRegs2<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 290 -210
cell 7985 DFFPOSX1_105
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf24 layer 1 -250 -140
pin name D signal wRegs2<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 290 -210
cell 7986 DFFPOSX1_106
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf23 layer 1 -250 -140
pin name D signal wRegs2<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 290 -210
cell 7987 DFFPOSX1_107
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf22 layer 1 -250 -140
pin name D signal wRegs2<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 290 -210
cell 7988 DFFPOSX1_108
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf21 layer 1 -250 -140
pin name D signal wRegs2<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 290 -210
cell 7989 DFFPOSX1_109
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf20 layer 1 -250 -140
pin name D signal wRegs2<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 290 -210
cell 7990 DFFPOSX1_110
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf19 layer 1 -250 -140
pin name D signal wRegs2<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 290 -210
cell 7991 DFFPOSX1_111
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf18 layer 1 -250 -140
pin name D signal wRegs2<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 290 -210
cell 7992 DFFPOSX1_112
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf17 layer 1 -250 -140
pin name D signal wRegs2<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 290 -210
cell 7993 DFFPOSX1_113
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf16 layer 1 -250 -140
pin name D signal wRegs2<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 290 -210
cell 7994 DFFPOSX1_114
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf15 layer 1 -250 -140
pin name D signal wRegs2<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 290 -210
cell 7995 DFFPOSX1_115
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf14 layer 1 -250 -140
pin name D signal wRegs3<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 290 -210
cell 7996 DFFPOSX1_116
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf13 layer 1 -250 -140
pin name D signal wRegs3<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 290 -210
cell 7997 DFFPOSX1_117
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf12 layer 1 -250 -140
pin name D signal wRegs3<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 290 -210
cell 7998 DFFPOSX1_118
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf11 layer 1 -250 -140
pin name D signal wRegs3<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 290 -210
cell 7999 DFFPOSX1_119
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf10 layer 1 -250 -140
pin name D signal wRegs3<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 290 -210
cell 8000 DFFPOSX1_120
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf9 layer 1 -250 -140
pin name D signal wRegs3<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 290 -210
cell 8001 DFFPOSX1_121
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf8 layer 1 -250 -140
pin name D signal wRegs3<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 290 -210
cell 8002 DFFPOSX1_122
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf7 layer 1 -250 -140
pin name D signal wRegs3<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 290 -210
cell 8003 DFFPOSX1_123
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf6 layer 1 -250 -140
pin name D signal wRegs3<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 290 -210
cell 8004 DFFPOSX1_124
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf5 layer 1 -250 -140
pin name D signal wRegs3<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 290 -210
cell 8005 DFFPOSX1_125
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf4 layer 1 -250 -140
pin name D signal wRegs3<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 290 -210
cell 8006 DFFPOSX1_126
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf3 layer 1 -250 -140
pin name D signal wRegs3<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 290 -210
cell 8007 DFFPOSX1_127
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf2 layer 1 -250 -140
pin name D signal wRegs3<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 290 -210
cell 8008 DFFPOSX1_128
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf1 layer 1 -250 -140
pin name D signal wRegs3<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 290 -210
cell 8009 DFFPOSX1_129
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf0 layer 1 -250 -140
pin name D signal wRegs3<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 290 -210
cell 8010 DFFPOSX1_130
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf42 layer 1 -250 -140
pin name D signal wRegs3<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 290 -210
cell 8011 DFFPOSX1_131
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf41 layer 1 -250 -140
pin name D signal wRegs3<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 290 -210
cell 8012 DFFPOSX1_132
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf40 layer 1 -250 -140
pin name D signal wRegs3<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 290 -210
cell 8013 DFFPOSX1_133
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf39 layer 1 -250 -140
pin name D signal wRegs3<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 290 -210
cell 8014 DFFPOSX1_134
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf38 layer 1 -250 -140
pin name D signal wRegs3<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 290 -210
cell 8015 DFFPOSX1_135
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf37 layer 1 -250 -140
pin name D signal wRegs3<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 290 -210
cell 8016 DFFPOSX1_136
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf36 layer 1 -250 -140
pin name D signal wRegs3<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 290 -210
cell 8017 DFFPOSX1_137
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf35 layer 1 -250 -140
pin name D signal wRegs3<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 290 -210
cell 8018 DFFPOSX1_138
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf34 layer 1 -250 -140
pin name D signal wRegs3<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 290 -210
cell 8019 DFFPOSX1_139
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf33 layer 1 -250 -140
pin name D signal wRegs3<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 290 -210
cell 8020 DFFPOSX1_140
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf32 layer 1 -250 -140
pin name D signal wRegs3<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 290 -210
cell 8021 DFFPOSX1_141
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf31 layer 1 -250 -140
pin name D signal wRegs3<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 290 -210
cell 8022 DFFPOSX1_142
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf30 layer 1 -250 -140
pin name D signal wRegs3<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 290 -210
cell 8023 DFFPOSX1_143
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf29 layer 1 -250 -140
pin name D signal wRegs3<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 290 -210
cell 8024 DFFPOSX1_144
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf28 layer 1 -250 -140
pin name D signal wRegs3<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 290 -210
cell 8025 DFFPOSX1_145
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf27 layer 1 -250 -140
pin name D signal wRegs3<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 290 -210
cell 8026 DFFPOSX1_146
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf26 layer 1 -250 -140
pin name D signal wRegs3<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 290 -210
cell 8027 DFFPOSX1_147
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf25 layer 1 -250 -140
pin name D signal wRegs4<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 290 -210
cell 8028 DFFPOSX1_148
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf24 layer 1 -250 -140
pin name D signal wRegs4<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 290 -210
cell 8029 DFFPOSX1_149
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf23 layer 1 -250 -140
pin name D signal wRegs4<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 290 -210
cell 8030 DFFPOSX1_150
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf22 layer 1 -250 -140
pin name D signal wRegs4<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 290 -210
cell 8031 DFFPOSX1_151
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf21 layer 1 -250 -140
pin name D signal wRegs4<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 290 -210
cell 8032 DFFPOSX1_152
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf20 layer 1 -250 -140
pin name D signal wRegs4<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 290 -210
cell 8033 DFFPOSX1_153
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf19 layer 1 -250 -140
pin name D signal wRegs4<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 290 -210
cell 8034 DFFPOSX1_154
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf18 layer 1 -250 -140
pin name D signal wRegs4<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 290 -210
cell 8035 DFFPOSX1_155
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf17 layer 1 -250 -140
pin name D signal wRegs4<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 290 -210
cell 8036 DFFPOSX1_156
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf16 layer 1 -250 -140
pin name D signal wRegs4<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 290 -210
cell 8037 DFFPOSX1_157
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf15 layer 1 -250 -140
pin name D signal wRegs4<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 290 -210
cell 8038 DFFPOSX1_158
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf14 layer 1 -250 -140
pin name D signal wRegs4<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 290 -210
cell 8039 DFFPOSX1_159
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf13 layer 1 -250 -140
pin name D signal wRegs4<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 290 -210
cell 8040 DFFPOSX1_160
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf12 layer 1 -250 -140
pin name D signal wRegs4<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 290 -210
cell 8041 DFFPOSX1_161
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf11 layer 1 -250 -140
pin name D signal wRegs4<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 290 -210
cell 8042 DFFPOSX1_162
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf10 layer 1 -250 -140
pin name D signal wRegs4<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 290 -210
cell 8043 DFFPOSX1_163
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf9 layer 1 -250 -140
pin name D signal wRegs4<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 290 -210
cell 8044 DFFPOSX1_164
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf8 layer 1 -250 -140
pin name D signal wRegs4<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 290 -210
cell 8045 DFFPOSX1_165
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf7 layer 1 -250 -140
pin name D signal wRegs4<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 290 -210
cell 8046 DFFPOSX1_166
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf6 layer 1 -250 -140
pin name D signal wRegs4<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 290 -210
cell 8047 DFFPOSX1_167
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf5 layer 1 -250 -140
pin name D signal wRegs4<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 290 -210
cell 8048 DFFPOSX1_168
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf4 layer 1 -250 -140
pin name D signal wRegs4<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 290 -210
cell 8049 DFFPOSX1_169
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf3 layer 1 -250 -140
pin name D signal wRegs4<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 290 -210
cell 8050 DFFPOSX1_170
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf2 layer 1 -250 -140
pin name D signal wRegs4<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 290 -210
cell 8051 DFFPOSX1_171
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf1 layer 1 -250 -140
pin name D signal wRegs4<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 290 -210
cell 8052 DFFPOSX1_172
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf0 layer 1 -250 -140
pin name D signal wRegs4<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 290 -210
cell 8053 DFFPOSX1_173
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf42 layer 1 -250 -140
pin name D signal wRegs4<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 290 -210
cell 8054 DFFPOSX1_174
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf41 layer 1 -250 -140
pin name D signal wRegs4<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 290 -210
cell 8055 DFFPOSX1_175
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf40 layer 1 -250 -140
pin name D signal wRegs4<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 290 -210
cell 8056 DFFPOSX1_176
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf39 layer 1 -250 -140
pin name D signal wRegs4<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 290 -210
cell 8057 DFFPOSX1_177
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf38 layer 1 -250 -140
pin name D signal wRegs4<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 290 -210
cell 8058 DFFPOSX1_178
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf37 layer 1 -250 -140
pin name D signal wRegs4<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 290 -210
cell 8059 DFFPOSX1_179
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf36 layer 1 -250 -140
pin name D signal wRegs5<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 290 -210
cell 8060 DFFPOSX1_180
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf35 layer 1 -250 -140
pin name D signal wRegs5<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 290 -210
cell 8061 DFFPOSX1_181
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf34 layer 1 -250 -140
pin name D signal wRegs5<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 290 -210
cell 8062 DFFPOSX1_182
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf33 layer 1 -250 -140
pin name D signal wRegs5<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 290 -210
cell 8063 DFFPOSX1_183
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf32 layer 1 -250 -140
pin name D signal wRegs5<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 290 -210
cell 8064 DFFPOSX1_184
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf31 layer 1 -250 -140
pin name D signal wRegs5<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 290 -210
cell 8065 DFFPOSX1_185
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf30 layer 1 -250 -140
pin name D signal wRegs5<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 290 -210
cell 8066 DFFPOSX1_186
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf29 layer 1 -250 -140
pin name D signal wRegs5<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 290 -210
cell 8067 DFFPOSX1_187
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf28 layer 1 -250 -140
pin name D signal wRegs5<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 290 -210
cell 8068 DFFPOSX1_188
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf27 layer 1 -250 -140
pin name D signal wRegs5<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 290 -210
cell 8069 DFFPOSX1_189
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf26 layer 1 -250 -140
pin name D signal wRegs5<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 290 -210
cell 8070 DFFPOSX1_190
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf25 layer 1 -250 -140
pin name D signal wRegs5<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 290 -210
cell 8071 DFFPOSX1_191
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf24 layer 1 -250 -140
pin name D signal wRegs5<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 290 -210
cell 8072 DFFPOSX1_192
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf23 layer 1 -250 -140
pin name D signal wRegs5<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 290 -210
cell 8073 DFFPOSX1_193
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf22 layer 1 -250 -140
pin name D signal wRegs5<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 290 -210
cell 8074 DFFPOSX1_194
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf21 layer 1 -250 -140
pin name D signal wRegs5<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 290 -210
cell 8075 DFFPOSX1_195
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf20 layer 1 -250 -140
pin name D signal wRegs5<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 290 -210
cell 8076 DFFPOSX1_196
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf19 layer 1 -250 -140
pin name D signal wRegs5<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 290 -210
cell 8077 DFFPOSX1_197
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf18 layer 1 -250 -140
pin name D signal wRegs5<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 290 -210
cell 8078 DFFPOSX1_198
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf17 layer 1 -250 -140
pin name D signal wRegs5<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 290 -210
cell 8079 DFFPOSX1_199
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf16 layer 1 -250 -140
pin name D signal wRegs5<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 290 -210
cell 8080 DFFPOSX1_200
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf15 layer 1 -250 -140
pin name D signal wRegs5<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 290 -210
cell 8081 DFFPOSX1_201
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf14 layer 1 -250 -140
pin name D signal wRegs5<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 290 -210
cell 8082 DFFPOSX1_202
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf13 layer 1 -250 -140
pin name D signal wRegs5<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 290 -210
cell 8083 DFFPOSX1_203
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf12 layer 1 -250 -140
pin name D signal wRegs5<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 290 -210
cell 8084 DFFPOSX1_204
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf11 layer 1 -250 -140
pin name D signal wRegs5<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 290 -210
cell 8085 DFFPOSX1_205
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf10 layer 1 -250 -140
pin name D signal wRegs5<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 290 -210
cell 8086 DFFPOSX1_206
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf9 layer 1 -250 -140
pin name D signal wRegs5<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 290 -210
cell 8087 DFFPOSX1_207
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf8 layer 1 -250 -140
pin name D signal wRegs5<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 290 -210
cell 8088 DFFPOSX1_208
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf7 layer 1 -250 -140
pin name D signal wRegs5<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 290 -210
cell 8089 DFFPOSX1_209
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf6 layer 1 -250 -140
pin name D signal wRegs5<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 290 -210
cell 8090 DFFPOSX1_210
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf5 layer 1 -250 -140
pin name D signal wRegs5<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 290 -210
cell 8091 DFFPOSX1_211
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf4 layer 1 -250 -140
pin name D signal wRegs6<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 290 -210
cell 8092 DFFPOSX1_212
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf3 layer 1 -250 -140
pin name D signal wRegs6<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 290 -210
cell 8093 DFFPOSX1_213
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf2 layer 1 -250 -140
pin name D signal wRegs6<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 290 -210
cell 8094 DFFPOSX1_214
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf1 layer 1 -250 -140
pin name D signal wRegs6<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 290 -210
cell 8095 DFFPOSX1_215
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf0 layer 1 -250 -140
pin name D signal wRegs6<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 290 -210
cell 8096 DFFPOSX1_216
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf42 layer 1 -250 -140
pin name D signal wRegs6<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 290 -210
cell 8097 DFFPOSX1_217
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf41 layer 1 -250 -140
pin name D signal wRegs6<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 290 -210
cell 8098 DFFPOSX1_218
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf40 layer 1 -250 -140
pin name D signal wRegs6<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 290 -210
cell 8099 DFFPOSX1_219
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf39 layer 1 -250 -140
pin name D signal wRegs6<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 290 -210
cell 8100 DFFPOSX1_220
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf38 layer 1 -250 -140
pin name D signal wRegs6<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 290 -210
cell 8101 DFFPOSX1_221
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf37 layer 1 -250 -140
pin name D signal wRegs6<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 290 -210
cell 8102 DFFPOSX1_222
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf36 layer 1 -250 -140
pin name D signal wRegs6<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 290 -210
cell 8103 DFFPOSX1_223
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf35 layer 1 -250 -140
pin name D signal wRegs6<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 290 -210
cell 8104 DFFPOSX1_224
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf34 layer 1 -250 -140
pin name D signal wRegs6<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 290 -210
cell 8105 DFFPOSX1_225
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf33 layer 1 -250 -140
pin name D signal wRegs6<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 290 -210
cell 8106 DFFPOSX1_226
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf32 layer 1 -250 -140
pin name D signal wRegs6<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 290 -210
cell 8107 DFFPOSX1_227
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf31 layer 1 -250 -140
pin name D signal wRegs6<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 290 -210
cell 8108 DFFPOSX1_228
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf30 layer 1 -250 -140
pin name D signal wRegs6<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 290 -210
cell 8109 DFFPOSX1_229
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf29 layer 1 -250 -140
pin name D signal wRegs6<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 290 -210
cell 8110 DFFPOSX1_230
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf28 layer 1 -250 -140
pin name D signal wRegs6<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 290 -210
cell 8111 DFFPOSX1_231
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf27 layer 1 -250 -140
pin name D signal wRegs6<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 290 -210
cell 8112 DFFPOSX1_232
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf26 layer 1 -250 -140
pin name D signal wRegs6<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 290 -210
cell 8113 DFFPOSX1_233
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf25 layer 1 -250 -140
pin name D signal wRegs6<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 290 -210
cell 8114 DFFPOSX1_234
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf24 layer 1 -250 -140
pin name D signal wRegs6<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 290 -210
cell 8115 DFFPOSX1_235
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf23 layer 1 -250 -140
pin name D signal wRegs6<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 290 -210
cell 8116 DFFPOSX1_236
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf22 layer 1 -250 -140
pin name D signal wRegs6<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 290 -210
cell 8117 DFFPOSX1_237
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf21 layer 1 -250 -140
pin name D signal wRegs6<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 290 -210
cell 8118 DFFPOSX1_238
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf20 layer 1 -250 -140
pin name D signal wRegs6<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 290 -210
cell 8119 DFFPOSX1_239
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf19 layer 1 -250 -140
pin name D signal wRegs6<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 290 -210
cell 8120 DFFPOSX1_240
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf18 layer 1 -250 -140
pin name D signal wRegs6<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 290 -210
cell 8121 DFFPOSX1_241
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf17 layer 1 -250 -140
pin name D signal wRegs6<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 290 -210
cell 8122 DFFPOSX1_242
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf16 layer 1 -250 -140
pin name D signal wRegs6<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 290 -210
cell 8123 DFFPOSX1_243
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf15 layer 1 -250 -140
pin name D signal wRegs7<0> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 290 -210
cell 8124 DFFPOSX1_244
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf14 layer 1 -250 -140
pin name D signal wRegs7<1> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 290 -210
cell 8125 DFFPOSX1_245
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf13 layer 1 -250 -140
pin name D signal wRegs7<2> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 290 -210
cell 8126 DFFPOSX1_246
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf12 layer 1 -250 -140
pin name D signal wRegs7<3> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 290 -210
cell 8127 DFFPOSX1_247
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf11 layer 1 -250 -140
pin name D signal wRegs7<4> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 290 -210
cell 8128 DFFPOSX1_248
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf10 layer 1 -250 -140
pin name D signal wRegs7<5> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 290 -210
cell 8129 DFFPOSX1_249
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf9 layer 1 -250 -140
pin name D signal wRegs7<6> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 290 -210
cell 8130 DFFPOSX1_250
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf8 layer 1 -250 -140
pin name D signal wRegs7<7> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 290 -210
cell 8131 DFFPOSX1_251
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf7 layer 1 -250 -140
pin name D signal wRegs7<8> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 290 -210
cell 8132 DFFPOSX1_252
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf6 layer 1 -250 -140
pin name D signal wRegs7<9> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 290 -210
cell 8133 DFFPOSX1_253
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf5 layer 1 -250 -140
pin name D signal wRegs7<10> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 290 -210
cell 8134 DFFPOSX1_254
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf4 layer 1 -250 -140
pin name D signal wRegs7<11> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 290 -210
cell 8135 DFFPOSX1_255
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf3 layer 1 -250 -140
pin name D signal wRegs7<12> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 290 -210
cell 8136 DFFPOSX1_256
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf2 layer 1 -250 -140
pin name D signal wRegs7<13> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 290 -210
cell 8137 DFFPOSX1_257
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf1 layer 1 -250 -140
pin name D signal wRegs7<14> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 290 -210
cell 8138 DFFPOSX1_258
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf0 layer 1 -250 -140
pin name D signal wRegs7<15> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 290 -210
cell 8139 DFFPOSX1_259
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf42 layer 1 -250 -140
pin name D signal wRegs7<16> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 290 -210
cell 8140 DFFPOSX1_260
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf41 layer 1 -250 -140
pin name D signal wRegs7<17> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 290 -210
cell 8141 DFFPOSX1_261
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf40 layer 1 -250 -140
pin name D signal wRegs7<18> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 290 -210
cell 8142 DFFPOSX1_262
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf39 layer 1 -250 -140
pin name D signal wRegs7<19> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 290 -210
cell 8143 DFFPOSX1_263
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf38 layer 1 -250 -140
pin name D signal wRegs7<20> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 290 -210
cell 8144 DFFPOSX1_264
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf37 layer 1 -250 -140
pin name D signal wRegs7<21> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 290 -210
cell 8145 DFFPOSX1_265
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf36 layer 1 -250 -140
pin name D signal wRegs7<22> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 290 -210
cell 8146 DFFPOSX1_266
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf35 layer 1 -250 -140
pin name D signal wRegs7<23> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 290 -210
cell 8147 DFFPOSX1_267
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf34 layer 1 -250 -140
pin name D signal wRegs7<24> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 290 -210
cell 8148 DFFPOSX1_268
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf33 layer 1 -250 -140
pin name D signal wRegs7<25> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 290 -210
cell 8149 DFFPOSX1_269
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf32 layer 1 -250 -140
pin name D signal wRegs7<26> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 290 -210
cell 8150 DFFPOSX1_270
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf31 layer 1 -250 -140
pin name D signal wRegs7<27> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 290 -210
cell 8151 DFFPOSX1_271
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf30 layer 1 -250 -140
pin name D signal wRegs7<28> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 290 -210
cell 8152 DFFPOSX1_272
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf29 layer 1 -250 -140
pin name D signal wRegs7<29> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 290 -210
cell 8153 DFFPOSX1_273
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf28 layer 1 -250 -140
pin name D signal wRegs7<30> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 290 -210
cell 8154 DFFPOSX1_274
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf27 layer 1 -250 -140
pin name D signal wRegs7<31> layer 1 -225 -56
pin name Q signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 290 -210
cell 8155 DFFPOSX1_275
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf26 layer 1 -250 -140
pin name D signal scheduler_block.data_out<0> layer 1 -225 -56
pin name Q signal _0_<0> layer 1 290 -210
cell 8156 DFFPOSX1_276
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf25 layer 1 -250 -140
pin name D signal scheduler_block.data_out<1> layer 1 -225 -56
pin name Q signal _0_<1> layer 1 290 -210
cell 8157 DFFPOSX1_277
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf24 layer 1 -250 -140
pin name D signal scheduler_block.data_out<2> layer 1 -225 -56
pin name Q signal _0_<2> layer 1 290 -210
cell 8158 DFFPOSX1_278
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf23 layer 1 -250 -140
pin name D signal scheduler_block.data_out<3> layer 1 -225 -56
pin name Q signal _0_<3> layer 1 290 -210
cell 8159 DFFPOSX1_279
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf22 layer 1 -250 -140
pin name D signal scheduler_block.data_out<4> layer 1 -225 -56
pin name Q signal _0_<4> layer 1 290 -210
cell 8160 DFFPOSX1_280
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf21 layer 1 -250 -140
pin name D signal scheduler_block.data_out<5> layer 1 -225 -56
pin name Q signal _0_<5> layer 1 290 -210
cell 8161 DFFPOSX1_281
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf20 layer 1 -250 -140
pin name D signal scheduler_block.data_out<6> layer 1 -225 -56
pin name Q signal _0_<6> layer 1 290 -210
cell 8162 DFFPOSX1_282
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf19 layer 1 -250 -140
pin name D signal scheduler_block.data_out<7> layer 1 -225 -56
pin name Q signal _0_<7> layer 1 290 -210
cell 8163 DFFPOSX1_283
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf18 layer 1 -250 -140
pin name D signal scheduler_block.data_out<8> layer 1 -225 -56
pin name Q signal _0_<8> layer 1 290 -210
cell 8164 DFFPOSX1_284
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf17 layer 1 -250 -140
pin name D signal scheduler_block.data_out<9> layer 1 -225 -56
pin name Q signal _0_<9> layer 1 290 -210
cell 8165 DFFPOSX1_285
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf16 layer 1 -250 -140
pin name D signal scheduler_block.data_out<10> layer 1 -225 -56
pin name Q signal _0_<10> layer 1 290 -210
cell 8166 DFFPOSX1_286
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf15 layer 1 -250 -140
pin name D signal scheduler_block.data_out<11> layer 1 -225 -56
pin name Q signal _0_<11> layer 1 290 -210
cell 8167 DFFPOSX1_287
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf14 layer 1 -250 -140
pin name D signal scheduler_block.data_out<12> layer 1 -225 -56
pin name Q signal _0_<12> layer 1 290 -210
cell 8168 DFFPOSX1_288
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf13 layer 1 -250 -140
pin name D signal scheduler_block.data_out<13> layer 1 -225 -56
pin name Q signal _0_<13> layer 1 290 -210
cell 8169 DFFPOSX1_289
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf12 layer 1 -250 -140
pin name D signal scheduler_block.data_out<14> layer 1 -225 -56
pin name Q signal _0_<14> layer 1 290 -210
cell 8170 DFFPOSX1_290
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -500
   equiv name twfeed1 layer 1 -400 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed2 layer 1 -240 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed5 layer 1 240 500
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -500
   equiv name twfeed6 layer 1 400 500
pin name CLK signal clk_bF$buf11 layer 1 -250 -140
pin name D signal scheduler_block.data_out<15> layer 1 -225 -56
pin name Q signal _0_<15> layer 1 290 -210
cell 8171 INVX1_1130
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<0> layer 1 -40 -270
pin name Y signal _1_ layer 1 40 0
cell 8172 NOR2X1_1048
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf0 layer 1 -80 -270
pin name B signal _1_ layer 1 80 -31
pin name Y signal _2_ layer 1 0 -150
cell 8173 INVX1_1131
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _2_ layer 1 -40 -270
pin name Y signal _3_ layer 1 40 0
cell 8174 INVX1_1132
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<10> layer 1 -40 -270
pin name Y signal _4_ layer 1 40 0
cell 8175 NAND2X1_1853
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<9> layer 1 -80 -170
pin name B signal _4_ layer 1 80 70
pin name Y signal _5_ layer 1 50 -340
cell 8176 INVX2_29
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _5_ layer 1 -40 -170
pin name Y signal _6_ layer 1 40 0
cell 8177 OR2X2_100
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<6> layer 1 -120 -270
pin name B signal wSelec<5> layer 1 -20 -111
pin name Y signal _7_ layer 1 120 -50
cell 8178 INVX1_1133
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<8> layer 1 -40 -270
pin name Y signal _8_ layer 1 40 0
cell 8179 NAND2X1_1854
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<7> layer 1 -80 -170
pin name B signal _8_ layer 1 80 70
pin name Y signal _9_ layer 1 50 -340
cell 8180 NOR2X1_1049
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7_ layer 1 -80 -270
pin name B signal _9_ layer 1 80 -31
pin name Y signal _10_ layer 1 0 -150
cell 8181 AND2X2_198
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _10_ layer 1 -120 -131
pin name B signal _6_ layer 1 -40 -50
pin name Y signal _11_ layer 1 89 -340
cell 8182 AOI21X1_215
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _11_ layer 1 -40 -131
pin name C signal _3_ layer 1 120 -251
pin name Y signal _12_ layer 1 40 -340
cell 8183 INVX1_1134
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<6> layer 1 -40 -270
pin name Y signal _13_ layer 1 40 0
cell 8184 NAND2X1_1855
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<5> layer 1 -80 -170
pin name B signal _13_ layer 1 80 70
pin name Y signal _14_ layer 1 50 -340
cell 8185 OR2X2_101
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<7> layer 1 -120 -270
pin name B signal wSelec<8> layer 1 -20 -111
pin name Y signal _15_ layer 1 120 -50
cell 8186 NOR2X1_1050
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _15_ layer 1 -80 -270
pin name B signal _14_ layer 1 80 -31
pin name Y signal _16_ layer 1 0 -150
cell 8187 NAND2X1_1856
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6_ layer 1 -80 -170
pin name B signal _16_ layer 1 80 70
pin name Y signal _17_ layer 1 50 -340
cell 8188 INVX1_1135
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _17_ layer 1 -40 -270
pin name Y signal _18_ layer 1 40 0
cell 8189 INVX1_1136
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<5> layer 1 -40 -270
pin name Y signal _19_ layer 1 40 0
cell 8190 NAND2X1_1857
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<6> layer 1 -80 -170
pin name B signal _19_ layer 1 80 70
pin name Y signal _20_ layer 1 50 -340
cell 8191 INVX1_1137
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<7> layer 1 -40 -270
pin name Y signal _21_ layer 1 40 0
cell 8192 NAND2X1_1858
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<8> layer 1 -80 -170
pin name B signal _21_ layer 1 80 70
pin name Y signal _22_ layer 1 50 -340
cell 8193 NOR2X1_1051
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _20_ layer 1 -80 -270
pin name B signal _22_ layer 1 80 -31
pin name Y signal _23_ layer 1 0 -150
cell 8194 NAND2X1_1859
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<9> layer 1 -80 -170
pin name B signal wSelec<10> layer 1 80 70
pin name Y signal _24_ layer 1 50 -340
cell 8195 INVX1_1138
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _24_ layer 1 -40 -270
pin name Y signal _25_ layer 1 40 0
cell 8196 NAND2X1_1860
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _25_ layer 1 -80 -170
pin name B signal _23_ layer 1 80 70
pin name Y signal _26_ layer 1 50 -340
cell 8197 INVX1_1139
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _26_ layer 1 -40 -270
pin name Y signal _27_ layer 1 40 0
cell 8198 AOI22X1_1419
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _18_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _27_ layer 1 70 -90
pin name Y signal _28_ layer 1 5 -216
cell 8199 OR2X2_102
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _14_ layer 1 -120 -270
pin name B signal _15_ layer 1 -20 -111
pin name Y signal _29_ layer 1 120 -50
cell 8200 OR2X2_103
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<9> layer 1 -120 -270
pin name B signal wSelec<10> layer 1 -20 -111
pin name Y signal _30_ layer 1 120 -50
cell 8201 NOR2X1_1052
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _30_ layer 1 -80 -270
pin name B signal _29_ layer 1 80 -31
pin name Y signal _31_ layer 1 0 -150
cell 8202 NOR2X1_1053
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _9_ layer 1 -80 -270
pin name B signal _14_ layer 1 80 -31
pin name Y signal _32_ layer 1 0 -150
cell 8203 INVX1_1140
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<9> layer 1 -40 -270
pin name Y signal _33_ layer 1 40 0
cell 8204 NAND2X1_1861
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<10> layer 1 -80 -170
pin name B signal _33_ layer 1 80 70
pin name Y signal _34_ layer 1 50 -340
cell 8205 INVX2_30
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _34_ layer 1 -40 -170
pin name Y signal _35_ layer 1 40 0
cell 8206 NAND2X1_1862
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _35_ layer 1 -80 -170
pin name B signal _32_ layer 1 80 70
pin name Y signal _36_ layer 1 50 -340
cell 8207 INVX1_1141
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _36_ layer 1 -40 -270
pin name Y signal _37_ layer 1 40 0
cell 8208 AOI22X1_1420
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _31_ layer 1 -80 -131
pin name C signal _37_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _38_ layer 1 5 -216
cell 8209 NAND3X1_504
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _12_ layer 1 -120 30
pin name B signal _38_ layer 1 -20 -50
pin name C signal _28_ layer 1 40 130
pin name Y signal _39_ layer 1 -40 340
cell 8210 NOR2X1_1054
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<6> layer 1 -80 -270
pin name B signal wSelec<5> layer 1 80 -31
pin name Y signal _40_ layer 1 0 -150
cell 8211 NOR2X1_1055
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<7> layer 1 -80 -270
pin name B signal wSelec<8> layer 1 80 -31
pin name Y signal _41_ layer 1 0 -150
cell 8212 NAND2X1_1863
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _40_ layer 1 -80 -170
pin name B signal _41_ layer 1 80 70
pin name Y signal _42_ layer 1 50 -340
cell 8213 NOR2X1_1056
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _5_ layer 1 -80 -270
pin name B signal _42_ layer 1 80 -31
pin name Y signal _43_ layer 1 0 -150
cell 8214 NAND2X1_1864
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<6> layer 1 -80 -170
pin name B signal wSelec<5> layer 1 80 70
pin name Y signal _44_ layer 1 50 -340
cell 8215 NOR3X1_745
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _15_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _5_ layer 1 -20 -50
pin name Y signal _45_ layer 1 -106 -335
cell 8216 AOI22X1_1421
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _45_ layer 1 -80 -131
pin name C signal _43_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _46_ layer 1 5 -216
cell 8217 INVX1_1142
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _30_ layer 1 -40 -270
pin name Y signal _47_ layer 1 40 0
cell 8218 NOR2X1_1057
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _15_ layer 1 -80 -270
pin name B signal _20_ layer 1 80 -31
pin name Y signal _48_ layer 1 0 -150
cell 8219 AND2X2_199
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _48_ layer 1 -120 -131
pin name B signal _47_ layer 1 -40 -50
pin name Y signal _49_ layer 1 89 -340
cell 8220 NAND2X1_1865
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<7> layer 1 -80 -170
pin name B signal wSelec<8> layer 1 80 70
pin name Y signal _50_ layer 1 50 -340
cell 8221 NOR3X1_746
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _24_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _50_ layer 1 -20 -50
pin name Y signal _51_ layer 1 -106 -335
cell 8222 AOI22X1_1422
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _51_ layer 1 -80 -131
pin name C signal _49_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _52_ layer 1 5 -216
cell 8223 INVX1_1143
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _53_ layer 1 40 0
cell 8224 INVX1_1144
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _54_ layer 1 40 0
cell 8225 NOR2X1_1058
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _14_ layer 1 -80 -270
pin name B signal _22_ layer 1 80 -31
pin name Y signal _55_ layer 1 0 -150
cell 8226 NAND2X1_1866
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _25_ layer 1 -80 -170
pin name B signal _55_ layer 1 80 70
pin name Y signal _56_ layer 1 50 -340
cell 8227 NOR2X1_1059
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _44_ layer 1 -80 -270
pin name B signal _50_ layer 1 80 -31
pin name Y signal _57_ layer 1 0 -150
cell 8228 NAND2X1_1867
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _57_ layer 1 -80 -170
pin name B signal _35_ layer 1 80 70
pin name Y signal _58_ layer 1 50 -340
cell 8229 OAI22X1_241
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _53_ layer 1 -120 -165
pin name B signal _58_ layer 1 -80 -70
pin name C signal _56_ layer 1 160 -131
pin name D signal _54_ layer 1 80 -70
pin name Y signal _59_ layer 1 0 -150
cell 8230 INVX1_1145
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _60_ layer 1 40 0
cell 8231 NOR3X1_747
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5_ layer 1 -175 -251
pin name B signal _20_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _61_ layer 1 -106 -335
cell 8232 NAND2X1_1868
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _61_ layer 1 80 70
pin name Y signal _62_ layer 1 50 -340
cell 8233 NOR2X1_1060
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _44_ layer 1 -80 -270
pin name B signal _9_ layer 1 80 -31
pin name Y signal _63_ layer 1 0 -150
cell 8234 NAND2X1_1869
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _35_ layer 1 -80 -170
pin name B signal _63_ layer 1 80 70
pin name Y signal _64_ layer 1 50 -340
cell 8235 OAI21X1_318
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _60_ layer 1 -80 -165
pin name B signal _64_ layer 1 -40 -70
pin name C signal _62_ layer 1 80 150
pin name Y signal _65_ layer 1 25 -50
cell 8236 NOR2X1_1061
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _59_ layer 1 -80 -270
pin name B signal _65_ layer 1 80 -31
pin name Y signal _66_ layer 1 0 -150
cell 8237 NAND3X1_505
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _46_ layer 1 -120 30
pin name B signal _52_ layer 1 -20 -50
pin name C signal _66_ layer 1 40 130
pin name Y signal _67_ layer 1 -40 340
cell 8238 INVX1_1146
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _68_ layer 1 40 0
cell 8239 INVX1_1147
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _69_ layer 1 40 0
cell 8240 NOR2X1_1062
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _9_ layer 1 -80 -270
pin name B signal _20_ layer 1 80 -31
pin name Y signal _70_ layer 1 0 -150
cell 8241 NAND2X1_1870
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6_ layer 1 -80 -170
pin name B signal _70_ layer 1 80 70
pin name Y signal _71_ layer 1 50 -340
cell 8242 NOR2X1_1063
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _7_ layer 1 -80 -270
pin name B signal _22_ layer 1 80 -31
pin name Y signal _72_ layer 1 0 -150
cell 8243 NAND2X1_1871
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6_ layer 1 -80 -170
pin name B signal _72_ layer 1 80 70
pin name Y signal _73_ layer 1 50 -340
cell 8244 OAI22X1_242
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _73_ layer 1 -120 -165
pin name B signal _68_ layer 1 -80 -70
pin name C signal _69_ layer 1 160 -131
pin name D signal _71_ layer 1 80 -70
pin name Y signal _74_ layer 1 0 -150
cell 8245 INVX1_1148
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _75_ layer 1 40 0
cell 8246 INVX1_1149
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _76_ layer 1 40 0
cell 8247 NAND2X1_1872
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _35_ layer 1 -80 -170
pin name B signal _70_ layer 1 80 70
pin name Y signal _77_ layer 1 50 -340
cell 8248 NOR2X1_1064
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _44_ layer 1 -80 -270
pin name B signal _15_ layer 1 80 -31
pin name Y signal _78_ layer 1 0 -150
cell 8249 NAND2X1_1873
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _35_ layer 1 -80 -170
pin name B signal _78_ layer 1 80 70
pin name Y signal _79_ layer 1 50 -340
cell 8250 OAI22X1_243
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _75_ layer 1 -120 -165
pin name B signal _79_ layer 1 -80 -70
pin name C signal _77_ layer 1 160 -131
pin name D signal _76_ layer 1 80 -70
pin name Y signal _80_ layer 1 0 -150
cell 8251 NOR2X1_1065
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _80_ layer 1 -80 -270
pin name B signal _74_ layer 1 80 -31
pin name Y signal _81_ layer 1 0 -150
cell 8252 NOR3X1_748
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _14_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _82_ layer 1 -106 -335
cell 8253 NAND2X1_1874
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _82_ layer 1 80 70
pin name Y signal _83_ layer 1 50 -340
cell 8254 NOR3X1_749
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _22_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _84_ layer 1 -106 -335
cell 8255 NAND2X1_1875
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _84_ layer 1 80 70
pin name Y signal _85_ layer 1 50 -340
cell 8256 NAND2X1_1876
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _83_ layer 1 -80 -170
pin name B signal _85_ layer 1 80 70
pin name Y signal _86_ layer 1 50 -340
cell 8257 INVX1_1150
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _87_ layer 1 40 0
cell 8258 NAND2X1_1877
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _25_ layer 1 -80 -170
pin name B signal _10_ layer 1 80 70
pin name Y signal _88_ layer 1 50 -340
cell 8259 NOR3X1_750
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _20_ layer 1 -175 -251
pin name B signal _22_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _89_ layer 1 -106 -335
cell 8260 NAND2X1_1878
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _89_ layer 1 80 70
pin name Y signal _90_ layer 1 50 -340
cell 8261 OAI21X1_319
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _87_ layer 1 -80 -165
pin name B signal _88_ layer 1 -40 -70
pin name C signal _90_ layer 1 80 150
pin name Y signal _91_ layer 1 25 -50
cell 8262 NOR2X1_1066
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _86_ layer 1 -80 -270
pin name B signal _91_ layer 1 80 -31
pin name Y signal _92_ layer 1 0 -150
cell 8263 NAND2X1_1879
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _81_ layer 1 -80 -170
pin name B signal _92_ layer 1 80 70
pin name Y signal _93_ layer 1 50 -340
cell 8264 NOR3X1_751
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _39_ layer 1 -175 -251
pin name B signal _93_ layer 1 -100 -150
pin name C signal _67_ layer 1 -20 -50
pin name Y signal _94_ layer 1 -106 -335
cell 8265 NAND2X1_1880
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6_ layer 1 -80 -170
pin name B signal _63_ layer 1 80 70
pin name Y signal _95_ layer 1 50 -340
cell 8266 INVX1_1151
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _95_ layer 1 -40 -270
pin name Y signal _96_ layer 1 40 0
cell 8267 INVX1_1152
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _97_ layer 1 40 0
cell 8268 NOR3X1_752
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _30_ layer 1 -100 -150
pin name C signal _9_ layer 1 -20 -50
pin name Y signal _98_ layer 1 -106 -335
cell 8269 NAND2X1_1881
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _98_ layer 1 80 70
pin name Y signal _99_ layer 1 50 -340
cell 8270 NAND2X1_1882
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _47_ layer 1 -80 -170
pin name B signal _70_ layer 1 80 70
pin name Y signal _100_ layer 1 50 -340
cell 8271 OAI21X1_320
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _100_ layer 1 -80 -165
pin name B signal _97_ layer 1 -40 -70
pin name C signal _99_ layer 1 80 150
pin name Y signal _101_ layer 1 25 -50
cell 8272 AOI21X1_216
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _96_ layer 1 -40 -131
pin name C signal _101_ layer 1 120 -251
pin name Y signal _102_ layer 1 40 -340
cell 8273 INVX1_1153
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _103_ layer 1 40 0
cell 8274 INVX1_1154
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _104_ layer 1 40 0
cell 8275 NOR2X1_1067
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _50_ layer 1 -80 -270
pin name B signal _7_ layer 1 80 -31
pin name Y signal _105_ layer 1 0 -150
cell 8276 NAND2X1_1883
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6_ layer 1 -80 -170
pin name B signal _105_ layer 1 80 70
pin name Y signal _106_ layer 1 50 -340
cell 8277 NAND2X1_1884
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _47_ layer 1 -80 -170
pin name B signal _32_ layer 1 80 70
pin name Y signal _107_ layer 1 50 -340
cell 8278 OAI22X1_244
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _104_ layer 1 -120 -165
pin name B signal _106_ layer 1 -80 -70
pin name C signal _107_ layer 1 160 -131
pin name D signal _103_ layer 1 80 -70
pin name Y signal _108_ layer 1 0 -150
cell 8279 INVX1_1155
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _109_ layer 1 40 0
cell 8280 INVX1_1156
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _110_ layer 1 40 0
cell 8281 NAND2X1_1885
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6_ layer 1 -80 -170
pin name B signal _32_ layer 1 80 70
pin name Y signal _111_ layer 1 50 -340
cell 8282 NAND2X1_1886
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _47_ layer 1 -80 -170
pin name B signal _78_ layer 1 80 70
pin name Y signal _112_ layer 1 50 -340
cell 8283 OAI22X1_245
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _109_ layer 1 -120 -165
pin name B signal _112_ layer 1 -80 -70
pin name C signal _111_ layer 1 160 -131
pin name D signal _110_ layer 1 80 -70
pin name Y signal _113_ layer 1 0 -150
cell 8284 NOR2X1_1068
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _108_ layer 1 -80 -270
pin name B signal _113_ layer 1 80 -31
pin name Y signal _114_ layer 1 0 -150
cell 8285 INVX1_1157
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _115_ layer 1 40 0
cell 8286 NOR3X1_753
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _30_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _9_ layer 1 -20 -50
pin name Y signal _116_ layer 1 -106 -335
cell 8287 NAND2X1_1887
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _116_ layer 1 80 70
pin name Y signal _117_ layer 1 50 -340
cell 8288 OR2X2_104
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _42_ layer 1 -120 -270
pin name B signal _24_ layer 1 -20 -111
pin name Y signal _118_ layer 1 120 -50
cell 8289 OAI21X1_321
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _115_ layer 1 -80 -165
pin name B signal _118_ layer 1 -40 -70
pin name C signal _117_ layer 1 80 150
pin name Y signal _119_ layer 1 25 -50
cell 8290 INVX1_1158
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _120_ layer 1 40 0
cell 8291 INVX1_1159
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _121_ layer 1 40 0
cell 8292 NOR2X1_1069
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _50_ layer 1 -80 -270
pin name B signal _20_ layer 1 80 -31
pin name Y signal _122_ layer 1 0 -150
cell 8293 NAND2X1_1888
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _6_ layer 1 -80 -170
pin name B signal _122_ layer 1 80 70
pin name Y signal _123_ layer 1 50 -340
cell 8294 NAND2X1_1889
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _25_ layer 1 -80 -170
pin name B signal _16_ layer 1 80 70
pin name Y signal _124_ layer 1 50 -340
cell 8295 OAI22X1_246
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _123_ layer 1 -120 -165
pin name B signal _121_ layer 1 -80 -70
pin name C signal _120_ layer 1 160 -131
pin name D signal _124_ layer 1 80 -70
pin name Y signal _125_ layer 1 0 -150
cell 8296 NOR2X1_1070
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _119_ layer 1 -80 -270
pin name B signal _125_ layer 1 80 -31
pin name Y signal _126_ layer 1 0 -150
cell 8297 NAND3X1_506
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _102_ layer 1 -120 30
pin name B signal _126_ layer 1 -20 -50
pin name C signal _114_ layer 1 40 130
pin name Y signal _127_ layer 1 -40 340
cell 8298 NOR3X1_754
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _15_ layer 1 -100 -150
pin name C signal _30_ layer 1 -20 -50
pin name Y signal _128_ layer 1 -106 -335
cell 8299 NOR3X1_755
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _24_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _14_ layer 1 -20 -50
pin name Y signal _129_ layer 1 -106 -335
cell 8300 AOI22X1_1423
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _128_ layer 1 -80 -131
pin name C signal _129_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _130_ layer 1 5 -216
cell 8301 NOR3X1_756
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _24_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _20_ layer 1 -20 -50
pin name Y signal _131_ layer 1 -106 -335
cell 8302 NOR3X1_757
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _24_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _132_ layer 1 -106 -335
cell 8303 AOI22X1_1424
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _131_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _132_ layer 1 70 -90
pin name Y signal _133_ layer 1 5 -216
cell 8304 NAND2X1_1890
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _130_ layer 1 -80 -170
pin name B signal _133_ layer 1 80 70
pin name Y signal _134_ layer 1 50 -340
cell 8305 NOR3X1_758
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _22_ layer 1 -175 -251
pin name B signal _7_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _135_ layer 1 -106 -335
cell 8306 NOR3X1_759
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _14_ layer 1 -175 -251
pin name B signal _22_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _136_ layer 1 -106 -335
cell 8307 AOI22X1_1425
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _135_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _136_ layer 1 70 -90
pin name Y signal _137_ layer 1 5 -216
cell 8308 NOR3X1_760
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _14_ layer 1 -20 -50
pin name Y signal _138_ layer 1 -106 -335
cell 8309 NOR3X1_761
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _44_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _5_ layer 1 -20 -50
pin name Y signal _139_ layer 1 -106 -335
cell 8310 AOI22X1_1426
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _139_ layer 1 -80 -131
pin name C signal _138_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _140_ layer 1 5 -216
cell 8311 NAND2X1_1891
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _140_ layer 1 -80 -170
pin name B signal _137_ layer 1 80 70
pin name Y signal _141_ layer 1 50 -340
cell 8312 NOR2X1_1071
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _134_ layer 1 -80 -270
pin name B signal _141_ layer 1 80 -31
pin name Y signal _142_ layer 1 0 -150
cell 8313 NOR3X1_762
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _30_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _14_ layer 1 -20 -50
pin name Y signal _143_ layer 1 -106 -335
cell 8314 NOR3X1_763
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _30_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _20_ layer 1 -20 -50
pin name Y signal _144_ layer 1 -106 -335
cell 8315 AOI22X1_1427
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _143_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _144_ layer 1 70 -90
pin name Y signal _145_ layer 1 5 -216
cell 8316 NOR3X1_764
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _30_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _146_ layer 1 -106 -335
cell 8317 NOR3X1_765
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5_ layer 1 -175 -251
pin name B signal _15_ layer 1 -100 -150
pin name C signal _20_ layer 1 -20 -50
pin name Y signal _147_ layer 1 -106 -335
cell 8318 AOI22X1_1428
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _146_ layer 1 -80 -131
pin name C signal _147_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _148_ layer 1 5 -216
cell 8319 NAND2X1_1892
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _145_ layer 1 -80 -170
pin name B signal _148_ layer 1 80 70
pin name Y signal _149_ layer 1 50 -340
cell 8320 NOR3X1_766
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _44_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _30_ layer 1 -20 -50
pin name Y signal _150_ layer 1 -106 -335
cell 8321 NOR3X1_767
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _20_ layer 1 -175 -251
pin name B signal _15_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _151_ layer 1 -106 -335
cell 8322 AOI22X1_1429
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _150_ layer 1 -80 -131
pin name C signal _151_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _152_ layer 1 5 -216
cell 8323 NOR3X1_768
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _15_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _153_ layer 1 -106 -335
cell 8324 NOR3X1_769
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _154_ layer 1 -106 -335
cell 8325 AOI22X1_1430
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _153_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _154_ layer 1 70 -90
pin name Y signal _155_ layer 1 5 -216
cell 8326 NAND2X1_1893
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _155_ layer 1 -80 -170
pin name B signal _152_ layer 1 80 70
pin name Y signal _156_ layer 1 50 -340
cell 8327 NOR2X1_1072
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _149_ layer 1 -80 -270
pin name B signal _156_ layer 1 80 -31
pin name Y signal _157_ layer 1 0 -150
cell 8328 NAND2X1_1894
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _157_ layer 1 -80 -170
pin name B signal _142_ layer 1 80 70
pin name Y signal _158_ layer 1 50 -340
cell 8329 NOR3X1_770
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _159_ layer 1 -106 -335
cell 8330 NOR3X1_771
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _15_ layer 1 -175 -251
pin name B signal _24_ layer 1 -100 -150
pin name C signal _20_ layer 1 -20 -50
pin name Y signal _160_ layer 1 -106 -335
cell 8331 AOI22X1_1431
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _160_ layer 1 -80 -131
pin name C signal _159_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _161_ layer 1 5 -216
cell 8332 NOR3X1_772
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _9_ layer 1 -175 -251
pin name B signal _7_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _162_ layer 1 -106 -335
cell 8333 NOR3X1_773
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _20_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _163_ layer 1 -106 -335
cell 8334 AOI22X1_1432
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _162_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _163_ layer 1 70 -90
pin name Y signal _164_ layer 1 5 -216
cell 8335 NAND2X1_1895
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _161_ layer 1 -80 -170
pin name B signal _164_ layer 1 80 70
pin name Y signal _165_ layer 1 50 -340
cell 8336 NOR3X1_774
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _5_ layer 1 -175 -251
pin name B signal _14_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _166_ layer 1 -106 -335
cell 8337 NAND2X1_1896
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _166_ layer 1 80 70
pin name Y signal _167_ layer 1 50 -340
cell 8338 NOR3X1_775
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _24_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _9_ layer 1 -20 -50
pin name Y signal _168_ layer 1 -106 -335
cell 8339 NAND2X1_1897
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _168_ layer 1 80 70
pin name Y signal _169_ layer 1 50 -340
cell 8340 NOR3X1_776
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _30_ layer 1 -20 -50
pin name Y signal _170_ layer 1 -106 -335
cell 8341 NOR3X1_777
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _24_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _171_ layer 1 -106 -335
cell 8342 AOI22X1_1433
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _170_ layer 1 -80 -131
pin name C signal _171_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _172_ layer 1 5 -216
cell 8343 NAND3X1_507
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _167_ layer 1 -120 30
pin name B signal _169_ layer 1 -20 -50
pin name C signal _172_ layer 1 40 130
pin name Y signal _173_ layer 1 -40 340
cell 8344 NOR2X1_1073
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _173_ layer 1 -80 -270
pin name B signal _165_ layer 1 80 -31
pin name Y signal _174_ layer 1 0 -150
cell 8345 NOR3X1_778
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _30_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _175_ layer 1 -106 -335
cell 8346 NOR3X1_779
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _9_ layer 1 -175 -251
pin name B signal _24_ layer 1 -100 -150
pin name C signal _14_ layer 1 -20 -50
pin name Y signal _176_ layer 1 -106 -335
cell 8347 AOI22X1_1434
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _175_ layer 1 -80 -131
pin name C signal _176_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _177_ layer 1 5 -216
cell 8348 NOR3X1_780
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _9_ layer 1 -175 -251
pin name B signal _24_ layer 1 -100 -150
pin name C signal _20_ layer 1 -20 -50
pin name Y signal _178_ layer 1 -106 -335
cell 8349 NAND2X1_1898
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _178_ layer 1 80 70
pin name Y signal _179_ layer 1 50 -340
cell 8350 NOR3X1_781
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _14_ layer 1 -175 -251
pin name B signal _15_ layer 1 -100 -150
pin name C signal _34_ layer 1 -20 -50
pin name Y signal _180_ layer 1 -106 -335
cell 8351 NAND2X1_1899
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _180_ layer 1 80 70
pin name Y signal _181_ layer 1 50 -340
cell 8352 NAND3X1_508
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _179_ layer 1 -120 30
pin name B signal _181_ layer 1 -20 -50
pin name C signal _177_ layer 1 40 130
pin name Y signal _182_ layer 1 -40 340
cell 8353 NOR3X1_782
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _14_ layer 1 -175 -251
pin name B signal _30_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _183_ layer 1 -106 -335
cell 8354 NOR3X1_783
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _24_ layer 1 -175 -251
pin name B signal _50_ layer 1 -100 -150
pin name C signal _7_ layer 1 -20 -50
pin name Y signal _184_ layer 1 -106 -335
cell 8355 AOI22X1_1435
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _184_ layer 1 -80 -131
pin name C signal _183_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _185_ layer 1 5 -216
cell 8356 NOR3X1_784
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _20_ layer 1 -175 -251
pin name B signal _30_ layer 1 -100 -150
pin name C signal _22_ layer 1 -20 -50
pin name Y signal _186_ layer 1 -106 -335
cell 8357 NOR3X1_785
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _24_ layer 1 -175 -251
pin name B signal _44_ layer 1 -100 -150
pin name C signal _15_ layer 1 -20 -50
pin name Y signal _187_ layer 1 -106 -335
cell 8358 AOI22X1_1436
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _187_ layer 1 -80 -131
pin name C signal _186_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _188_ layer 1 5 -216
cell 8359 NAND2X1_1900
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _185_ layer 1 -80 -170
pin name B signal _188_ layer 1 80 70
pin name Y signal _189_ layer 1 50 -340
cell 8360 NOR2X1_1074
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _189_ layer 1 -80 -270
pin name B signal _182_ layer 1 80 -31
pin name Y signal _190_ layer 1 0 -150
cell 8361 NAND2X1_1901
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _174_ layer 1 -80 -170
pin name B signal _190_ layer 1 80 70
pin name Y signal _191_ layer 1 50 -340
cell 8362 NOR3X1_786
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _158_ layer 1 -175 -251
pin name B signal _127_ layer 1 -100 -150
pin name C signal _191_ layer 1 -20 -50
pin name Y signal _192_ layer 1 -106 -335
cell 8363 INVX1_1160
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<2> layer 1 -40 -270
pin name Y signal _193_ layer 1 40 0
cell 8364 NAND2X1_1902
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<1> layer 1 -80 -170
pin name B signal _193_ layer 1 80 70
pin name Y signal _194_ layer 1 50 -340
cell 8365 INVX1_1161
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<4> layer 1 -40 -270
pin name Y signal _195_ layer 1 40 0
cell 8366 NAND2X1_1903
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<3> layer 1 -80 -170
pin name B signal _195_ layer 1 80 70
pin name Y signal _196_ layer 1 50 -340
cell 8367 NOR2X1_1075
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _194_ layer 1 -80 -270
pin name B signal _196_ layer 1 80 -31
pin name Y signal _197_ layer 1 0 -150
cell 8368 NOR2X1_1076
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<2> layer 1 -80 -270
pin name B signal wSelec<1> layer 1 80 -31
pin name Y signal _198_ layer 1 0 -150
cell 8369 INVX1_1162
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _198_ layer 1 -40 -270
pin name Y signal _199_ layer 1 40 0
cell 8370 NOR2X1_1077
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _196_ layer 1 -80 -270
pin name B signal _199_ layer 1 80 -31
pin name Y signal _200_ layer 1 0 -150
cell 8371 AOI22X1_1437
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _197_ layer 1 -80 -131
pin name C signal _200_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _201_ layer 1 5 -216
cell 8372 INVX1_1163
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<1> layer 1 -40 -270
pin name Y signal _202_ layer 1 40 0
cell 8373 NAND2X1_1904
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<2> layer 1 -80 -170
pin name B signal _202_ layer 1 80 70
pin name Y signal _203_ layer 1 50 -340
cell 8374 NOR2X1_1078
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _203_ layer 1 -80 -270
pin name B signal _196_ layer 1 80 -31
pin name Y signal _204_ layer 1 0 -150
cell 8375 NAND2X1_1905
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _204_ layer 1 80 70
pin name Y signal _205_ layer 1 50 -340
cell 8376 INVX1_1164
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<3> layer 1 -40 -270
pin name Y signal _206_ layer 1 40 0
cell 8377 NAND2X1_1906
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _206_ layer 1 -80 -170
pin name B signal _195_ layer 1 80 70
pin name Y signal _207_ layer 1 50 -340
cell 8378 NOR2X1_1079
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _194_ layer 1 -80 -270
pin name B signal _207_ layer 1 80 -31
pin name Y signal _208_ layer 1 0 -150
cell 8379 NAND2X1_1907
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<2> layer 1 -80 -170
pin name B signal wSelec<1> layer 1 80 70
pin name Y signal _209_ layer 1 50 -340
cell 8380 NOR2X1_1080
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _209_ layer 1 -80 -270
pin name B signal _196_ layer 1 80 -31
pin name Y signal _210_ layer 1 0 -150
cell 8381 AOI22X1_1438
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _210_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _208_ layer 1 70 -90
pin name Y signal _211_ layer 1 5 -216
cell 8382 NAND3X1_509
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _205_ layer 1 -120 30
pin name B signal _211_ layer 1 -20 -50
pin name C signal _201_ layer 1 40 130
pin name Y signal _212_ layer 1 -40 340
cell 8383 NAND2X1_1908
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<4> layer 1 -80 -170
pin name B signal _206_ layer 1 80 70
pin name Y signal _213_ layer 1 50 -340
cell 8384 NOR2X1_1081
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _213_ layer 1 -80 -270
pin name B signal _199_ layer 1 80 -31
pin name Y signal _214_ layer 1 0 -150
cell 8385 NAND2X1_1909
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _214_ layer 1 80 70
pin name Y signal _215_ layer 1 50 -340
cell 8386 NAND2X1_1910
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<3> layer 1 -80 -170
pin name B signal wSelec<4> layer 1 80 70
pin name Y signal _216_ layer 1 50 -340
cell 8387 NOR2X1_1082
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _216_ layer 1 -80 -270
pin name B signal _203_ layer 1 80 -31
pin name Y signal _217_ layer 1 0 -150
cell 8388 NOR2X1_1083
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _216_ layer 1 -80 -270
pin name B signal _194_ layer 1 80 -31
pin name Y signal _218_ layer 1 0 -150
cell 8389 AOI22X1_1439
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _217_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _218_ layer 1 70 -90
pin name Y signal _219_ layer 1 5 -216
cell 8390 NOR2X1_1084
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _209_ layer 1 -80 -270
pin name B signal _216_ layer 1 80 -31
pin name Y signal _220_ layer 1 0 -150
cell 8391 NOR2X1_1085
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _209_ layer 1 -80 -270
pin name B signal _213_ layer 1 80 -31
pin name Y signal _221_ layer 1 0 -150
cell 8392 AOI22X1_1440
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _220_ layer 1 -80 -131
pin name C signal _221_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _222_ layer 1 5 -216
cell 8393 NAND3X1_510
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _215_ layer 1 -120 30
pin name B signal _222_ layer 1 -20 -50
pin name C signal _219_ layer 1 40 130
pin name Y signal _223_ layer 1 -40 340
cell 8394 NOR2X1_1086
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _203_ layer 1 -80 -270
pin name B signal _213_ layer 1 80 -31
pin name Y signal _224_ layer 1 0 -150
cell 8395 NAND2X1_1911
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _224_ layer 1 80 70
pin name Y signal _225_ layer 1 50 -340
cell 8396 NOR2X1_1087
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _213_ layer 1 -80 -270
pin name B signal _194_ layer 1 80 -31
pin name Y signal _226_ layer 1 0 -150
cell 8397 NAND2X1_1912
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _226_ layer 1 80 70
pin name Y signal _227_ layer 1 50 -340
cell 8398 NOR2X1_1088
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _207_ layer 1 -80 -270
pin name B signal _199_ layer 1 80 -31
pin name Y signal _228_ layer 1 0 -150
cell 8399 NAND2X1_1913
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _228_ layer 1 80 70
pin name Y signal _229_ layer 1 50 -340
cell 8400 NAND3X1_511
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _225_ layer 1 -120 30
pin name B signal _227_ layer 1 -20 -50
pin name C signal _229_ layer 1 40 130
pin name Y signal _230_ layer 1 -40 340
cell 8401 INVX1_1165
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _231_ layer 1 40 0
cell 8402 NOR2X1_1089
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _206_ layer 1 -80 -270
pin name B signal _195_ layer 1 80 -31
pin name Y signal _232_ layer 1 0 -150
cell 8403 NAND2X1_1914
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _198_ layer 1 -80 -170
pin name B signal _232_ layer 1 80 70
pin name Y signal _233_ layer 1 50 -340
cell 8404 NOR2X1_1090
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _203_ layer 1 -80 -270
pin name B signal _207_ layer 1 80 -31
pin name Y signal _234_ layer 1 0 -150
cell 8405 NOR2X1_1091
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _209_ layer 1 -80 -270
pin name B signal _207_ layer 1 80 -31
pin name Y signal _235_ layer 1 0 -150
cell 8406 AOI22X1_1441
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _234_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _235_ layer 1 70 -90
pin name Y signal _236_ layer 1 5 -216
cell 8407 OAI21X1_322
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _231_ layer 1 -80 -165
pin name B signal _233_ layer 1 -40 -70
pin name C signal _236_ layer 1 80 150
pin name Y signal _237_ layer 1 25 -50
cell 8408 OR2X2_105
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _237_ layer 1 -120 -270
pin name B signal _230_ layer 1 -20 -111
pin name Y signal _238_ layer 1 120 -50
cell 8409 NOR3X1_787
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _212_ layer 1 -175 -251
pin name B signal _223_ layer 1 -100 -150
pin name C signal _238_ layer 1 -20 -50
pin name Y signal _239_ layer 1 -106 -335
cell 8410 AND2X2_200
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _239_ layer 1 -120 -131
pin name B signal _3_ layer 1 -40 -50
pin name Y signal _240_ layer 1 89 -340
cell 8411 AOI21X1_217
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _94_ layer 1 -80 -35
pin name B signal _192_ layer 1 -40 -131
pin name C signal _240_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<0> layer 1 40 -340
cell 8412 INVX1_1166
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _111_ layer 1 -40 -270
pin name Y signal _241_ layer 1 40 0
cell 8413 AOI21X1_218
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _241_ layer 1 -40 -131
pin name C signal _3_ layer 1 120 -251
pin name Y signal _242_ layer 1 40 -340
cell 8414 AOI22X1_1442
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _11_ layer 1 -80 -131
pin name C signal _27_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _243_ layer 1 5 -216
cell 8415 AOI22X1_1443
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _31_ layer 1 -80 -131
pin name C signal _37_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _244_ layer 1 5 -216
cell 8416 NAND3X1_512
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _242_ layer 1 -120 30
pin name B signal _243_ layer 1 -20 -50
pin name C signal _244_ layer 1 40 130
pin name Y signal _245_ layer 1 -40 340
cell 8417 INVX1_1167
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _71_ layer 1 -40 -270
pin name Y signal _246_ layer 1 40 0
cell 8418 AOI22X1_1444
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _96_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _246_ layer 1 70 -90
pin name Y signal _247_ layer 1 5 -216
cell 8419 AOI22X1_1445
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _170_ layer 1 -80 -131
pin name C signal _49_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _248_ layer 1 5 -216
cell 8420 INVX1_1168
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _249_ layer 1 40 0
cell 8421 INVX1_1169
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _250_ layer 1 40 0
cell 8422 OAI22X1_247
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _249_ layer 1 -120 -165
pin name B signal _58_ layer 1 -80 -70
pin name C signal _56_ layer 1 160 -131
pin name D signal _250_ layer 1 80 -70
pin name Y signal _251_ layer 1 0 -150
cell 8423 INVX1_1170
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _252_ layer 1 40 0
cell 8424 NAND2X1_1915
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _159_ layer 1 80 70
pin name Y signal _253_ layer 1 50 -340
cell 8425 OAI21X1_323
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _252_ layer 1 -80 -165
pin name B signal _64_ layer 1 -40 -70
pin name C signal _253_ layer 1 80 150
pin name Y signal _254_ layer 1 25 -50
cell 8426 NOR2X1_1092
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _251_ layer 1 -80 -270
pin name B signal _254_ layer 1 80 -31
pin name Y signal _255_ layer 1 0 -150
cell 8427 NAND3X1_513
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _247_ layer 1 -120 30
pin name B signal _248_ layer 1 -20 -50
pin name C signal _255_ layer 1 40 130
pin name Y signal _256_ layer 1 -40 340
cell 8428 INVX1_1171
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _257_ layer 1 40 0
cell 8429 NAND2X1_1916
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _43_ layer 1 80 70
pin name Y signal _258_ layer 1 50 -340
cell 8430 OAI21X1_324
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _257_ layer 1 -80 -165
pin name B signal _73_ layer 1 -40 -70
pin name C signal _258_ layer 1 80 150
pin name Y signal _259_ layer 1 25 -50
cell 8431 INVX1_1172
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _260_ layer 1 40 0
cell 8432 INVX1_1173
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _261_ layer 1 40 0
cell 8433 OAI22X1_248
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _260_ layer 1 -120 -165
pin name B signal _79_ layer 1 -80 -70
pin name C signal _77_ layer 1 160 -131
pin name D signal _261_ layer 1 80 -70
pin name Y signal _262_ layer 1 0 -150
cell 8434 NOR2X1_1093
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _262_ layer 1 -80 -270
pin name B signal _259_ layer 1 80 -31
pin name Y signal _263_ layer 1 0 -150
cell 8435 AOI22X1_1446
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _163_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _136_ layer 1 70 -90
pin name Y signal _264_ layer 1 5 -216
cell 8436 AND2X2_201
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _10_ layer 1 -120 -131
pin name B signal _25_ layer 1 -40 -50
pin name Y signal _265_ layer 1 89 -340
cell 8437 AOI22X1_1447
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _135_ layer 1 -80 -131
pin name C signal _265_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _266_ layer 1 5 -216
cell 8438 NAND3X1_514
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _264_ layer 1 -120 30
pin name B signal _266_ layer 1 -20 -50
pin name C signal _263_ layer 1 40 130
pin name Y signal _267_ layer 1 -40 340
cell 8439 NOR3X1_788
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _267_ layer 1 -175 -251
pin name B signal _245_ layer 1 -100 -150
pin name C signal _256_ layer 1 -20 -50
pin name Y signal _268_ layer 1 -106 -335
cell 8440 INVX1_1174
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _269_ layer 1 40 0
cell 8441 NAND2X1_1917
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _98_ layer 1 80 70
pin name Y signal _270_ layer 1 50 -340
cell 8442 OAI21X1_325
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _100_ layer 1 -80 -165
pin name B signal _269_ layer 1 -40 -70
pin name C signal _270_ layer 1 80 150
pin name Y signal _271_ layer 1 25 -50
cell 8443 AOI21X1_219
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _147_ layer 1 -40 -131
pin name C signal _271_ layer 1 120 -251
pin name Y signal _272_ layer 1 40 -340
cell 8444 INVX1_1175
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _273_ layer 1 40 0
cell 8445 INVX1_1176
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _274_ layer 1 40 0
cell 8446 OAI22X1_249
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _274_ layer 1 -120 -165
pin name B signal _106_ layer 1 -80 -70
pin name C signal _107_ layer 1 160 -131
pin name D signal _273_ layer 1 80 -70
pin name Y signal _275_ layer 1 0 -150
cell 8447 INVX1_1177
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _276_ layer 1 40 0
cell 8448 NAND2X1_1918
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _116_ layer 1 80 70
pin name Y signal _277_ layer 1 50 -340
cell 8449 OAI21X1_326
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _17_ layer 1 -80 -165
pin name B signal _276_ layer 1 -40 -70
pin name C signal _277_ layer 1 80 150
pin name Y signal _278_ layer 1 25 -50
cell 8450 NOR2X1_1094
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _278_ layer 1 -80 -270
pin name B signal _275_ layer 1 80 -31
pin name Y signal _279_ layer 1 0 -150
cell 8451 INVX1_1178
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _280_ layer 1 40 0
cell 8452 INVX1_1179
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _281_ layer 1 40 0
cell 8453 OAI22X1_250
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _112_ layer 1 -120 -165
pin name B signal _281_ layer 1 -80 -70
pin name C signal _118_ layer 1 160 -131
pin name D signal _280_ layer 1 80 -70
pin name Y signal _282_ layer 1 0 -150
cell 8454 INVX1_1180
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _283_ layer 1 40 0
cell 8455 NOR2X1_1095
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _283_ layer 1 -80 -270
pin name B signal _123_ layer 1 80 -31
pin name Y signal _284_ layer 1 0 -150
cell 8456 INVX1_1181
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _285_ layer 1 40 0
cell 8457 NOR2X1_1096
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _285_ layer 1 -80 -270
pin name B signal _124_ layer 1 80 -31
pin name Y signal _286_ layer 1 0 -150
cell 8458 NOR3X1_789
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _284_ layer 1 -175 -251
pin name B signal _282_ layer 1 -100 -150
pin name C signal _286_ layer 1 -20 -50
pin name Y signal _287_ layer 1 -106 -335
cell 8459 NAND3X1_515
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _279_ layer 1 -120 30
pin name B signal _272_ layer 1 -20 -50
pin name C signal _287_ layer 1 40 130
pin name Y signal _288_ layer 1 -40 340
cell 8460 AOI22X1_1448
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _128_ layer 1 -80 -131
pin name C signal _129_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _289_ layer 1 5 -216
cell 8461 AOI22X1_1449
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _131_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _132_ layer 1 70 -90
pin name Y signal _290_ layer 1 5 -216
cell 8462 NAND2X1_1919
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _289_ layer 1 -80 -170
pin name B signal _290_ layer 1 80 70
pin name Y signal _291_ layer 1 50 -340
cell 8463 AOI22X1_1450
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _139_ layer 1 -80 -131
pin name C signal _138_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _292_ layer 1 5 -216
cell 8464 AOI22X1_1451
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _82_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _89_ layer 1 70 -90
pin name Y signal _293_ layer 1 5 -216
cell 8465 NAND2X1_1920
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _292_ layer 1 -80 -170
pin name B signal _293_ layer 1 80 70
pin name Y signal _294_ layer 1 50 -340
cell 8466 NOR2X1_1097
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _291_ layer 1 -80 -270
pin name B signal _294_ layer 1 80 -31
pin name Y signal _295_ layer 1 0 -150
cell 8467 AOI22X1_1452
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _143_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _144_ layer 1 70 -90
pin name Y signal _296_ layer 1 5 -216
cell 8468 AOI22X1_1453
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _45_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _146_ layer 1 70 -90
pin name Y signal _297_ layer 1 5 -216
cell 8469 NAND2X1_1921
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _296_ layer 1 -80 -170
pin name B signal _297_ layer 1 80 70
pin name Y signal _298_ layer 1 50 -340
cell 8470 AOI22X1_1454
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _150_ layer 1 -80 -131
pin name C signal _151_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _299_ layer 1 5 -216
cell 8471 AOI22X1_1455
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _153_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _154_ layer 1 70 -90
pin name Y signal _300_ layer 1 5 -216
cell 8472 NAND2X1_1922
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _300_ layer 1 -80 -170
pin name B signal _299_ layer 1 80 70
pin name Y signal _301_ layer 1 50 -340
cell 8473 NOR2X1_1098
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _298_ layer 1 -80 -270
pin name B signal _301_ layer 1 80 -31
pin name Y signal _302_ layer 1 0 -150
cell 8474 NAND2X1_1923
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _302_ layer 1 -80 -170
pin name B signal _295_ layer 1 80 70
pin name Y signal _303_ layer 1 50 -340
cell 8475 AOI22X1_1456
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _160_ layer 1 -80 -131
pin name C signal _61_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _304_ layer 1 5 -216
cell 8476 AOI22X1_1457
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _84_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _162_ layer 1 70 -90
pin name Y signal _305_ layer 1 5 -216
cell 8477 NAND2X1_1924
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _304_ layer 1 -80 -170
pin name B signal _305_ layer 1 80 70
pin name Y signal _306_ layer 1 50 -340
cell 8478 AOI22X1_1458
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _51_ layer 1 -80 -131
pin name C signal _171_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _307_ layer 1 5 -216
cell 8479 NAND2X1_1925
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _166_ layer 1 80 70
pin name Y signal _308_ layer 1 50 -340
cell 8480 NAND2X1_1926
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _168_ layer 1 80 70
pin name Y signal _309_ layer 1 50 -340
cell 8481 NAND3X1_516
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _308_ layer 1 -120 30
pin name B signal _309_ layer 1 -20 -50
pin name C signal _307_ layer 1 40 130
pin name Y signal _310_ layer 1 -40 340
cell 8482 NOR2X1_1099
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _310_ layer 1 -80 -270
pin name B signal _306_ layer 1 80 -31
pin name Y signal _311_ layer 1 0 -150
cell 8483 AOI22X1_1459
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _175_ layer 1 -80 -131
pin name C signal _176_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _312_ layer 1 5 -216
cell 8484 NAND2X1_1927
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _178_ layer 1 80 70
pin name Y signal _313_ layer 1 50 -340
cell 8485 NAND2X1_1928
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _180_ layer 1 80 70
pin name Y signal _314_ layer 1 50 -340
cell 8486 NAND3X1_517
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _313_ layer 1 -120 30
pin name B signal _314_ layer 1 -20 -50
pin name C signal _312_ layer 1 40 130
pin name Y signal _315_ layer 1 -40 340
cell 8487 AOI22X1_1460
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _184_ layer 1 -80 -131
pin name C signal _183_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _316_ layer 1 5 -216
cell 8488 AOI22X1_1461
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _187_ layer 1 -80 -131
pin name C signal _186_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _317_ layer 1 5 -216
cell 8489 NAND2X1_1929
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _316_ layer 1 -80 -170
pin name B signal _317_ layer 1 80 70
pin name Y signal _318_ layer 1 50 -340
cell 8490 NOR2X1_1100
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _318_ layer 1 -80 -270
pin name B signal _315_ layer 1 80 -31
pin name Y signal _319_ layer 1 0 -150
cell 8491 NAND2X1_1930
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _311_ layer 1 -80 -170
pin name B signal _319_ layer 1 80 70
pin name Y signal _320_ layer 1 50 -340
cell 8492 NOR3X1_790
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _303_ layer 1 -175 -251
pin name B signal _288_ layer 1 -100 -150
pin name C signal _320_ layer 1 -20 -50
pin name Y signal _321_ layer 1 -106 -335
cell 8493 AOI21X1_220
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _197_ layer 1 -40 -131
pin name C signal _2_ layer 1 120 -251
pin name Y signal _322_ layer 1 40 -340
cell 8494 AOI22X1_1462
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _200_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _228_ layer 1 70 -90
pin name Y signal _323_ layer 1 5 -216
cell 8495 AOI22X1_1463
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _221_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _204_ layer 1 70 -90
pin name Y signal _324_ layer 1 5 -216
cell 8496 NAND3X1_518
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _324_ layer 1 -20 -50
pin name C signal _323_ layer 1 40 130
pin name Y signal _325_ layer 1 -40 340
cell 8497 NAND3X1_519
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _198_ layer 1 -20 -50
pin name C signal _232_ layer 1 40 130
pin name Y signal _326_ layer 1 -40 340
cell 8498 AOI22X1_1464
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _220_ layer 1 -80 -131
pin name C signal _208_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _327_ layer 1 5 -216
cell 8499 AND2X2_202
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _327_ layer 1 -120 -131
pin name B signal _326_ layer 1 -40 -50
pin name Y signal _328_ layer 1 89 -340
cell 8500 AOI22X1_1465
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _217_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _224_ layer 1 70 -90
pin name Y signal _329_ layer 1 5 -216
cell 8501 AOI22X1_1466
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _218_ layer 1 -80 -131
pin name C signal _214_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _330_ layer 1 5 -216
cell 8502 AND2X2_203
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _330_ layer 1 -120 -131
pin name B signal _329_ layer 1 -40 -50
pin name Y signal _331_ layer 1 89 -340
cell 8503 AOI22X1_1467
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _234_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _235_ layer 1 70 -90
pin name Y signal _332_ layer 1 5 -216
cell 8504 AOI22X1_1468
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _210_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _226_ layer 1 70 -90
pin name Y signal _333_ layer 1 5 -216
cell 8505 AND2X2_204
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _332_ layer 1 -120 -131
pin name B signal _333_ layer 1 -40 -50
pin name Y signal _334_ layer 1 89 -340
cell 8506 NAND3X1_520
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _328_ layer 1 -120 30
pin name B signal _334_ layer 1 -20 -50
pin name C signal _331_ layer 1 40 130
pin name Y signal _335_ layer 1 -40 340
cell 8507 NOR2X1_1101
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _325_ layer 1 -80 -270
pin name B signal _335_ layer 1 80 -31
pin name Y signal _336_ layer 1 0 -150
cell 8508 AOI21X1_221
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _268_ layer 1 -80 -35
pin name B signal _321_ layer 1 -40 -131
pin name C signal _336_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<1> layer 1 40 -340
cell 8509 AOI21X1_222
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _241_ layer 1 -40 -131
pin name C signal _3_ layer 1 120 -251
pin name Y signal _337_ layer 1 40 -340
cell 8510 INVX1_1182
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _100_ layer 1 -40 -270
pin name Y signal _338_ layer 1 40 0
cell 8511 AOI22X1_1469
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _11_ layer 1 -80 -131
pin name C signal _338_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _339_ layer 1 5 -216
cell 8512 INVX1_1183
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _112_ layer 1 -40 -270
pin name Y signal _340_ layer 1 40 0
cell 8513 AOI22X1_1470
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _147_ layer 1 -80 -131
pin name C signal _340_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _341_ layer 1 5 -216
cell 8514 NAND3X1_521
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _341_ layer 1 -120 30
pin name B signal _337_ layer 1 -20 -50
pin name C signal _339_ layer 1 40 130
pin name Y signal _342_ layer 1 -40 340
cell 8515 AOI22X1_1471
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _96_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _246_ layer 1 70 -90
pin name Y signal _343_ layer 1 5 -216
cell 8516 AOI22X1_1472
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _45_ layer 1 -80 -131
pin name C signal _18_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _344_ layer 1 5 -216
cell 8517 INVX1_1184
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _345_ layer 1 40 0
cell 8518 NAND2X1_1931
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _135_ layer 1 80 70
pin name Y signal _346_ layer 1 50 -340
cell 8519 OAI21X1_327
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _345_ layer 1 -80 -165
pin name B signal _107_ layer 1 -40 -70
pin name C signal _346_ layer 1 80 150
pin name Y signal _347_ layer 1 25 -50
cell 8520 INVX1_1185
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _348_ layer 1 40 0
cell 8521 NAND2X1_1932
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _61_ layer 1 80 70
pin name Y signal _349_ layer 1 50 -340
cell 8522 OAI21X1_328
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _348_ layer 1 -80 -165
pin name B signal _64_ layer 1 -40 -70
pin name C signal _349_ layer 1 80 150
pin name Y signal _350_ layer 1 25 -50
cell 8523 NOR2X1_1102
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _347_ layer 1 -80 -270
pin name B signal _350_ layer 1 80 -31
pin name Y signal _351_ layer 1 0 -150
cell 8524 NAND3X1_522
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _343_ layer 1 -120 30
pin name B signal _344_ layer 1 -20 -50
pin name C signal _351_ layer 1 40 130
pin name Y signal _352_ layer 1 -40 340
cell 8525 INVX1_1186
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _353_ layer 1 40 0
cell 8526 NAND2X1_1933
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _43_ layer 1 80 70
pin name Y signal _354_ layer 1 50 -340
cell 8527 OAI21X1_329
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _353_ layer 1 -80 -165
pin name B signal _73_ layer 1 -40 -70
pin name C signal _354_ layer 1 80 150
pin name Y signal _355_ layer 1 25 -50
cell 8528 INVX1_1187
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _356_ layer 1 40 0
cell 8529 INVX1_1188
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _357_ layer 1 40 0
cell 8530 OAI22X1_251
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _356_ layer 1 -120 -165
pin name B signal _79_ layer 1 -80 -70
pin name C signal _77_ layer 1 160 -131
pin name D signal _357_ layer 1 80 -70
pin name Y signal _358_ layer 1 0 -150
cell 8531 NOR2X1_1103
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _358_ layer 1 -80 -270
pin name B signal _355_ layer 1 80 -31
pin name Y signal _359_ layer 1 0 -150
cell 8532 AOI22X1_1473
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _163_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _136_ layer 1 70 -90
pin name Y signal _360_ layer 1 5 -216
cell 8533 AND2X2_205
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _35_ layer 1 -120 -131
pin name B signal _57_ layer 1 -40 -50
pin name Y signal _361_ layer 1 89 -340
cell 8534 AOI22X1_1474
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _361_ layer 1 -80 -131
pin name C signal _265_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _362_ layer 1 5 -216
cell 8535 NAND3X1_523
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _360_ layer 1 -120 30
pin name B signal _362_ layer 1 -20 -50
pin name C signal _359_ layer 1 40 130
pin name Y signal _363_ layer 1 -40 340
cell 8536 NOR3X1_791
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _363_ layer 1 -175 -251
pin name B signal _342_ layer 1 -100 -150
pin name C signal _352_ layer 1 -20 -50
pin name Y signal _364_ layer 1 -106 -335
cell 8537 INVX1_1189
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _365_ layer 1 40 0
cell 8538 NOR3X1_792
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _365_ layer 1 -175 -251
pin name B signal _30_ layer 1 -100 -150
pin name C signal _29_ layer 1 -20 -50
pin name Y signal _366_ layer 1 -106 -335
cell 8539 AND2X2_206
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _51_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _367_ layer 1 89 -340
cell 8540 AND2X2_207
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _171_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _368_ layer 1 89 -340
cell 8541 NOR3X1_793
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _368_ layer 1 -175 -251
pin name B signal _367_ layer 1 -100 -150
pin name C signal _366_ layer 1 -20 -50
pin name Y signal _369_ layer 1 -106 -335
cell 8542 INVX1_1190
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _370_ layer 1 40 0
cell 8543 INVX1_1191
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _371_ layer 1 40 0
cell 8544 OAI22X1_252
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _371_ layer 1 -120 -165
pin name B signal _106_ layer 1 -80 -70
pin name C signal _56_ layer 1 160 -131
pin name D signal _370_ layer 1 80 -70
pin name Y signal _372_ layer 1 0 -150
cell 8545 INVX1_1192
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _373_ layer 1 40 0
cell 8546 INVX1_1193
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _374_ layer 1 40 0
cell 8547 NAND2X1_1934
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _47_ layer 1 -80 -170
pin name B signal _48_ layer 1 80 70
pin name Y signal _375_ layer 1 50 -340
cell 8548 OAI22X1_253
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _375_ layer 1 -120 -165
pin name B signal _374_ layer 1 -80 -70
pin name C signal _373_ layer 1 160 -131
pin name D signal _26_ layer 1 80 -70
pin name Y signal _376_ layer 1 0 -150
cell 8549 NOR2X1_1104
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _372_ layer 1 -80 -270
pin name B signal _376_ layer 1 80 -31
pin name Y signal _377_ layer 1 0 -150
cell 8550 INVX1_1194
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _378_ layer 1 40 0
cell 8551 NOR3X1_794
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _7_ layer 1 -175 -251
pin name B signal _24_ layer 1 -100 -150
pin name C signal _15_ layer 1 -20 -50
pin name Y signal _379_ layer 1 -106 -335
cell 8552 NAND2X1_1935
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _379_ layer 1 80 70
pin name Y signal _380_ layer 1 50 -340
cell 8553 OAI21X1_330
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _36_ layer 1 -80 -165
pin name B signal _378_ layer 1 -40 -70
pin name C signal _380_ layer 1 80 150
pin name Y signal _381_ layer 1 25 -50
cell 8554 INVX1_1195
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _382_ layer 1 40 0
cell 8555 INVX1_1196
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _383_ layer 1 40 0
cell 8556 OAI22X1_254
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _123_ layer 1 -120 -165
pin name B signal _383_ layer 1 -80 -70
pin name C signal _382_ layer 1 160 -131
pin name D signal _124_ layer 1 80 -70
pin name Y signal _384_ layer 1 0 -150
cell 8557 NOR2X1_1105
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _381_ layer 1 -80 -270
pin name B signal _384_ layer 1 80 -31
pin name Y signal _385_ layer 1 0 -150
cell 8558 NAND3X1_524
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _369_ layer 1 -120 30
pin name B signal _385_ layer 1 -20 -50
pin name C signal _377_ layer 1 40 130
pin name Y signal _386_ layer 1 -40 340
cell 8559 AOI22X1_1475
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _128_ layer 1 -80 -131
pin name C signal _129_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _387_ layer 1 5 -216
cell 8560 AOI22X1_1476
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _131_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _132_ layer 1 70 -90
pin name Y signal _388_ layer 1 5 -216
cell 8561 NAND2X1_1936
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _387_ layer 1 -80 -170
pin name B signal _388_ layer 1 80 70
pin name Y signal _389_ layer 1 50 -340
cell 8562 AOI22X1_1477
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _139_ layer 1 -80 -131
pin name C signal _138_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _390_ layer 1 5 -216
cell 8563 AOI22X1_1478
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _82_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _89_ layer 1 70 -90
pin name Y signal _391_ layer 1 5 -216
cell 8564 NAND2X1_1937
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _390_ layer 1 -80 -170
pin name B signal _391_ layer 1 80 70
pin name Y signal _392_ layer 1 50 -340
cell 8565 NOR2X1_1106
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _389_ layer 1 -80 -270
pin name B signal _392_ layer 1 80 -31
pin name Y signal _393_ layer 1 0 -150
cell 8566 AOI22X1_1479
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _143_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _144_ layer 1 70 -90
pin name Y signal _394_ layer 1 5 -216
cell 8567 AOI22X1_1480
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _170_ layer 1 -80 -131
pin name C signal _146_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _395_ layer 1 5 -216
cell 8568 NAND2X1_1938
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _395_ layer 1 -80 -170
pin name B signal _394_ layer 1 80 70
pin name Y signal _396_ layer 1 50 -340
cell 8569 AOI22X1_1481
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _150_ layer 1 -80 -131
pin name C signal _151_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _397_ layer 1 5 -216
cell 8570 AOI22X1_1482
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _153_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _154_ layer 1 70 -90
pin name Y signal _398_ layer 1 5 -216
cell 8571 NAND2X1_1939
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _398_ layer 1 -80 -170
pin name B signal _397_ layer 1 80 70
pin name Y signal _399_ layer 1 50 -340
cell 8572 NOR2X1_1107
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _396_ layer 1 -80 -270
pin name B signal _399_ layer 1 80 -31
pin name Y signal _400_ layer 1 0 -150
cell 8573 NAND2X1_1940
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _400_ layer 1 -80 -170
pin name B signal _393_ layer 1 80 70
pin name Y signal _401_ layer 1 50 -340
cell 8574 AOI22X1_1483
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _160_ layer 1 -80 -131
pin name C signal _159_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _402_ layer 1 5 -216
cell 8575 AOI22X1_1484
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _84_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _162_ layer 1 70 -90
pin name Y signal _403_ layer 1 5 -216
cell 8576 NAND2X1_1941
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _402_ layer 1 -80 -170
pin name B signal _403_ layer 1 80 70
pin name Y signal _404_ layer 1 50 -340
cell 8577 AOI22X1_1485
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _168_ layer 1 -80 -131
pin name C signal _166_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _405_ layer 1 5 -216
cell 8578 AOI22X1_1486
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _98_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _116_ layer 1 70 -90
pin name Y signal _406_ layer 1 5 -216
cell 8579 NAND2X1_1942
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _406_ layer 1 -80 -170
pin name B signal _405_ layer 1 80 70
pin name Y signal _407_ layer 1 50 -340
cell 8580 NOR2X1_1108
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _407_ layer 1 -80 -270
pin name B signal _404_ layer 1 80 -31
pin name Y signal _408_ layer 1 0 -150
cell 8581 AOI22X1_1487
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _175_ layer 1 -80 -131
pin name C signal _176_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _409_ layer 1 5 -216
cell 8582 NAND2X1_1943
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _178_ layer 1 80 70
pin name Y signal _410_ layer 1 50 -340
cell 8583 NAND2X1_1944
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _180_ layer 1 80 70
pin name Y signal _411_ layer 1 50 -340
cell 8584 NAND3X1_525
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _410_ layer 1 -120 30
pin name B signal _411_ layer 1 -20 -50
pin name C signal _409_ layer 1 40 130
pin name Y signal _412_ layer 1 -40 340
cell 8585 AOI22X1_1488
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _184_ layer 1 -80 -131
pin name C signal _183_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _413_ layer 1 5 -216
cell 8586 AOI22X1_1489
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _187_ layer 1 -80 -131
pin name C signal _186_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _414_ layer 1 5 -216
cell 8587 NAND2X1_1945
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _413_ layer 1 -80 -170
pin name B signal _414_ layer 1 80 70
pin name Y signal _415_ layer 1 50 -340
cell 8588 NOR2X1_1109
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _415_ layer 1 -80 -270
pin name B signal _412_ layer 1 80 -31
pin name Y signal _416_ layer 1 0 -150
cell 8589 NAND2X1_1946
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _408_ layer 1 -80 -170
pin name B signal _416_ layer 1 80 70
pin name Y signal _417_ layer 1 50 -340
cell 8590 NOR3X1_795
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _401_ layer 1 -175 -251
pin name B signal _386_ layer 1 -100 -150
pin name C signal _417_ layer 1 -20 -50
pin name Y signal _418_ layer 1 -106 -335
cell 8591 AOI22X1_1490
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _224_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _226_ layer 1 70 -90
pin name Y signal _419_ layer 1 5 -216
cell 8592 AOI22X1_1491
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _221_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _228_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _420_ layer 1 5 -216
cell 8593 NAND2X1_1947
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _419_ layer 1 -80 -170
pin name B signal _420_ layer 1 80 70
pin name Y signal _421_ layer 1 50 -340
cell 8594 AOI21X1_223
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _214_ layer 1 -40 -131
pin name C signal _421_ layer 1 120 -251
pin name Y signal _422_ layer 1 40 -340
cell 8595 INVX1_1197
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _423_ layer 1 40 0
cell 8596 AOI22X1_1492
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _234_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _235_ layer 1 70 -90
pin name Y signal _424_ layer 1 5 -216
cell 8597 OAI21X1_331
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _423_ layer 1 -80 -165
pin name B signal _233_ layer 1 -40 -70
pin name C signal _424_ layer 1 80 150
pin name Y signal _425_ layer 1 25 -50
cell 8598 AOI22X1_1493
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _197_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _200_ layer 1 70 -90
pin name Y signal _426_ layer 1 5 -216
cell 8599 NAND2X1_1948
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _204_ layer 1 80 70
pin name Y signal _427_ layer 1 50 -340
cell 8600 AOI22X1_1494
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _210_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _208_ layer 1 70 -90
pin name Y signal _428_ layer 1 5 -216
cell 8601 NAND3X1_526
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _427_ layer 1 -120 30
pin name B signal _428_ layer 1 -20 -50
pin name C signal _426_ layer 1 40 130
pin name Y signal _429_ layer 1 -40 340
cell 8602 NOR2X1_1110
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _425_ layer 1 -80 -270
pin name B signal _429_ layer 1 80 -31
pin name Y signal _430_ layer 1 0 -150
cell 8603 NAND2X1_1949
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _217_ layer 1 80 70
pin name Y signal _431_ layer 1 50 -340
cell 8604 NAND2X1_1950
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _218_ layer 1 80 70
pin name Y signal _432_ layer 1 50 -340
cell 8605 NAND2X1_1951
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _431_ layer 1 -80 -170
pin name B signal _432_ layer 1 80 70
pin name Y signal _433_ layer 1 50 -340
cell 8606 AOI21X1_224
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _220_ layer 1 -40 -131
pin name C signal _433_ layer 1 120 -251
pin name Y signal _434_ layer 1 40 -340
cell 8607 NAND3X1_527
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _422_ layer 1 -120 30
pin name B signal _434_ layer 1 -20 -50
pin name C signal _430_ layer 1 40 130
pin name Y signal _435_ layer 1 -40 340
cell 8608 NOR2X1_1111
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _2_ layer 1 -80 -270
pin name B signal _435_ layer 1 80 -31
pin name Y signal _436_ layer 1 0 -150
cell 8609 AOI21X1_225
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _364_ layer 1 -80 -35
pin name B signal _418_ layer 1 -40 -131
pin name C signal _436_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<2> layer 1 40 -340
cell 8610 AOI21X1_226
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _246_ layer 1 -40 -131
pin name C signal _3_ layer 1 120 -251
pin name Y signal _437_ layer 1 40 -340
cell 8611 AOI22X1_1495
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _18_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _338_ layer 1 70 -90
pin name Y signal _438_ layer 1 5 -216
cell 8612 AOI22X1_1496
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _340_ layer 1 -80 -131
pin name C signal _96_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _439_ layer 1 5 -216
cell 8613 NAND3X1_528
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _439_ layer 1 -120 30
pin name B signal _437_ layer 1 -20 -50
pin name C signal _438_ layer 1 40 130
pin name Y signal _440_ layer 1 -40 340
cell 8614 AOI22X1_1497
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _45_ layer 1 -80 -131
pin name C signal _43_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _441_ layer 1 5 -216
cell 8615 AOI22X1_1498
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _116_ layer 1 -80 -131
pin name C signal _241_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _442_ layer 1 5 -216
cell 8616 INVX1_1198
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _443_ layer 1 40 0
cell 8617 INVX1_1199
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _444_ layer 1 40 0
cell 8618 OAI22X1_255
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _443_ layer 1 -120 -165
pin name B signal _58_ layer 1 -80 -70
pin name C signal _107_ layer 1 160 -131
pin name D signal _444_ layer 1 80 -70
pin name Y signal _445_ layer 1 0 -150
cell 8619 INVX1_1200
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _446_ layer 1 40 0
cell 8620 NAND2X1_1952
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _159_ layer 1 80 70
pin name Y signal _447_ layer 1 50 -340
cell 8621 OAI21X1_332
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _446_ layer 1 -80 -165
pin name B signal _64_ layer 1 -40 -70
pin name C signal _447_ layer 1 80 150
pin name Y signal _448_ layer 1 25 -50
cell 8622 NOR2X1_1112
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _445_ layer 1 -80 -270
pin name B signal _448_ layer 1 80 -31
pin name Y signal _449_ layer 1 0 -150
cell 8623 NAND3X1_529
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _441_ layer 1 -120 30
pin name B signal _442_ layer 1 -20 -50
pin name C signal _449_ layer 1 40 130
pin name Y signal _450_ layer 1 -40 340
cell 8624 AND2X2_208
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _72_ layer 1 -120 -131
pin name B signal _6_ layer 1 -40 -50
pin name Y signal _451_ layer 1 89 -340
cell 8625 AOI22X1_1499
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _11_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _451_ layer 1 70 -90
pin name Y signal _452_ layer 1 5 -216
cell 8626 AND2X2_209
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _70_ layer 1 -120 -131
pin name B signal _35_ layer 1 -40 -50
pin name Y signal _453_ layer 1 89 -340
cell 8627 AND2X2_210
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _78_ layer 1 -120 -131
pin name B signal _35_ layer 1 -40 -50
pin name Y signal _454_ layer 1 89 -340
cell 8628 AOI22X1_1500
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _454_ layer 1 -80 -131
pin name C signal _453_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _455_ layer 1 5 -216
cell 8629 NAND2X1_1953
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><3> layer 1 -80 -170
pin name B signal _163_ layer 1 80 70
pin name Y signal _456_ layer 1 50 -340
cell 8630 NAND2X1_1954
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><3> layer 1 -80 -170
pin name B signal _136_ layer 1 80 70
pin name Y signal _457_ layer 1 50 -340
cell 8631 NAND2X1_1955
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _456_ layer 1 -80 -170
pin name B signal _457_ layer 1 80 70
pin name Y signal _458_ layer 1 50 -340
cell 8632 INVX1_1201
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><3> layer 1 -40 -270
pin name Y signal _459_ layer 1 40 0
cell 8633 NAND2X1_1956
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><3> layer 1 -80 -170
pin name B signal _135_ layer 1 80 70
pin name Y signal _460_ layer 1 50 -340
cell 8634 OAI21X1_333
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _459_ layer 1 -80 -165
pin name B signal _88_ layer 1 -40 -70
pin name C signal _460_ layer 1 80 150
pin name Y signal _461_ layer 1 25 -50
cell 8635 NOR2X1_1113
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _458_ layer 1 -80 -270
pin name B signal _461_ layer 1 80 -31
pin name Y signal _462_ layer 1 0 -150
cell 8636 NAND3X1_530
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _452_ layer 1 -120 30
pin name B signal _455_ layer 1 -20 -50
pin name C signal _462_ layer 1 40 130
pin name Y signal _463_ layer 1 -40 340
cell 8637 NOR3X1_796
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _450_ layer 1 -175 -251
pin name B signal _440_ layer 1 -100 -150
pin name C signal _463_ layer 1 -20 -50
pin name Y signal _464_ layer 1 -106 -335
cell 8638 INVX1_1202
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><3> layer 1 -40 -270
pin name Y signal _465_ layer 1 40 0
cell 8639 NAND2X1_1957
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><3> layer 1 -80 -170
pin name B signal _51_ layer 1 80 70
pin name Y signal _466_ layer 1 50 -340
cell 8640 OAI21X1_334
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _56_ layer 1 -80 -165
pin name B signal _465_ layer 1 -40 -70
pin name C signal _466_ layer 1 80 150
pin name Y signal _467_ layer 1 25 -50
cell 8641 AOI21X1_227
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><3> layer 1 -80 -35
pin name B signal _31_ layer 1 -40 -131
pin name C signal _467_ layer 1 120 -251
pin name Y signal _468_ layer 1 40 -340
cell 8642 INVX1_1203
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><3> layer 1 -40 -270
pin name Y signal _469_ layer 1 40 0
cell 8643 INVX1_1204
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><3> layer 1 -40 -270
pin name Y signal _470_ layer 1 40 0
cell 8644 OAI22X1_256
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _375_ layer 1 -120 -165
pin name B signal _470_ layer 1 -80 -70
pin name C signal _469_ layer 1 160 -131
pin name D signal _26_ layer 1 80 -70
pin name Y signal _471_ layer 1 0 -150
cell 8645 INVX1_1205
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><3> layer 1 -40 -270
pin name Y signal _472_ layer 1 40 0
cell 8646 NAND2X1_1958
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><3> layer 1 -80 -170
pin name B signal _171_ layer 1 80 70
pin name Y signal _473_ layer 1 50 -340
cell 8647 OAI21X1_335
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _36_ layer 1 -80 -165
pin name B signal _472_ layer 1 -40 -70
pin name C signal _473_ layer 1 80 150
pin name Y signal _474_ layer 1 25 -50
cell 8648 NOR2X1_1114
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _474_ layer 1 -80 -270
pin name B signal _471_ layer 1 80 -31
pin name Y signal _475_ layer 1 0 -150
cell 8649 INVX1_1206
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><3> layer 1 -40 -270
pin name Y signal _476_ layer 1 40 0
cell 8650 INVX1_1207
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><3> layer 1 -40 -270
pin name Y signal _477_ layer 1 40 0
cell 8651 OAI22X1_257
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _123_ layer 1 -120 -165
pin name B signal _477_ layer 1 -80 -70
pin name C signal _476_ layer 1 160 -131
pin name D signal _124_ layer 1 80 -70
pin name Y signal _478_ layer 1 0 -150
cell 8652 INVX1_1208
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><3> layer 1 -40 -270
pin name Y signal _479_ layer 1 40 0
cell 8653 NAND2X1_1959
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><3> layer 1 -80 -170
pin name B signal _170_ layer 1 80 70
pin name Y signal _480_ layer 1 50 -340
cell 8654 OAI21X1_336
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _479_ layer 1 -80 -165
pin name B signal _106_ layer 1 -40 -70
pin name C signal _480_ layer 1 80 150
pin name Y signal _481_ layer 1 25 -50
cell 8655 NOR2X1_1115
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _481_ layer 1 -80 -270
pin name B signal _478_ layer 1 80 -31
pin name Y signal _482_ layer 1 0 -150
cell 8656 NAND3X1_531
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _468_ layer 1 -120 30
pin name B signal _482_ layer 1 -20 -50
pin name C signal _475_ layer 1 40 130
pin name Y signal _483_ layer 1 -40 340
cell 8657 AOI22X1_1501
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><3> layer 1 -120 -35
pin name B signal _128_ layer 1 -80 -131
pin name C signal _129_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><3> layer 1 70 -90
pin name Y signal _484_ layer 1 5 -216
cell 8658 AOI22X1_1502
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _131_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><3> layer 1 160 -31
pin name D signal _132_ layer 1 70 -90
pin name Y signal _485_ layer 1 5 -216
cell 8659 NAND2X1_1960
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _484_ layer 1 -80 -170
pin name B signal _485_ layer 1 80 70
pin name Y signal _486_ layer 1 50 -340
cell 8660 AOI22X1_1503
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><3> layer 1 -120 -35
pin name B signal _139_ layer 1 -80 -131
pin name C signal _138_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><3> layer 1 70 -90
pin name Y signal _487_ layer 1 5 -216
cell 8661 AOI22X1_1504
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _82_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><3> layer 1 160 -31
pin name D signal _89_ layer 1 70 -90
pin name Y signal _488_ layer 1 5 -216
cell 8662 NAND2X1_1961
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _487_ layer 1 -80 -170
pin name B signal _488_ layer 1 80 70
pin name Y signal _489_ layer 1 50 -340
cell 8663 NOR2X1_1116
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _486_ layer 1 -80 -270
pin name B signal _489_ layer 1 80 -31
pin name Y signal _490_ layer 1 0 -150
cell 8664 AOI22X1_1505
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _143_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><3> layer 1 160 -31
pin name D signal _144_ layer 1 70 -90
pin name Y signal _491_ layer 1 5 -216
cell 8665 AOI22X1_1506
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><3> layer 1 -120 -35
pin name B signal _379_ layer 1 -80 -131
pin name C signal _146_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><3> layer 1 70 -90
pin name Y signal _492_ layer 1 5 -216
cell 8666 NAND2X1_1962
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _492_ layer 1 -80 -170
pin name B signal _491_ layer 1 80 70
pin name Y signal _493_ layer 1 50 -340
cell 8667 AOI22X1_1507
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><3> layer 1 -120 -35
pin name B signal _150_ layer 1 -80 -131
pin name C signal _151_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><3> layer 1 70 -90
pin name Y signal _494_ layer 1 5 -216
cell 8668 AOI22X1_1508
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _153_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><3> layer 1 160 -31
pin name D signal _154_ layer 1 70 -90
pin name Y signal _495_ layer 1 5 -216
cell 8669 NAND2X1_1963
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _495_ layer 1 -80 -170
pin name B signal _494_ layer 1 80 70
pin name Y signal _496_ layer 1 50 -340
cell 8670 NOR2X1_1117
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _493_ layer 1 -80 -270
pin name B signal _496_ layer 1 80 -31
pin name Y signal _497_ layer 1 0 -150
cell 8671 NAND2X1_1964
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _497_ layer 1 -80 -170
pin name B signal _490_ layer 1 80 70
pin name Y signal _498_ layer 1 50 -340
cell 8672 AOI22X1_1509
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><3> layer 1 -120 -35
pin name B signal _160_ layer 1 -80 -131
pin name C signal _61_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><3> layer 1 70 -90
pin name Y signal _499_ layer 1 5 -216
cell 8673 AOI22X1_1510
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _84_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><3> layer 1 160 -31
pin name D signal _162_ layer 1 70 -90
pin name Y signal _500_ layer 1 5 -216
cell 8674 NAND2X1_1965
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _499_ layer 1 -80 -170
pin name B signal _500_ layer 1 80 70
pin name Y signal _501_ layer 1 50 -340
cell 8675 AOI22X1_1511
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><3> layer 1 -120 -35
pin name B signal _168_ layer 1 -80 -131
pin name C signal _166_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><3> layer 1 70 -90
pin name Y signal _502_ layer 1 5 -216
cell 8676 AOI22X1_1512
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><3> layer 1 -120 -35
pin name B signal _98_ layer 1 -80 -131
pin name C signal _147_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><3> layer 1 70 -90
pin name Y signal _503_ layer 1 5 -216
cell 8677 NAND2X1_1966
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _503_ layer 1 -80 -170
pin name B signal _502_ layer 1 80 70
pin name Y signal _504_ layer 1 50 -340
cell 8678 NOR2X1_1118
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _504_ layer 1 -80 -270
pin name B signal _501_ layer 1 80 -31
pin name Y signal _505_ layer 1 0 -150
cell 8679 AOI22X1_1513
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><3> layer 1 -120 -35
pin name B signal _175_ layer 1 -80 -131
pin name C signal _176_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><3> layer 1 70 -90
pin name Y signal _506_ layer 1 5 -216
cell 8680 NAND2X1_1967
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><3> layer 1 -80 -170
pin name B signal _178_ layer 1 80 70
pin name Y signal _507_ layer 1 50 -340
cell 8681 NAND2X1_1968
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><3> layer 1 -80 -170
pin name B signal _180_ layer 1 80 70
pin name Y signal _508_ layer 1 50 -340
cell 8682 NAND3X1_532
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _507_ layer 1 -120 30
pin name B signal _508_ layer 1 -20 -50
pin name C signal _506_ layer 1 40 130
pin name Y signal _509_ layer 1 -40 340
cell 8683 AOI22X1_1514
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><3> layer 1 -120 -35
pin name B signal _184_ layer 1 -80 -131
pin name C signal _183_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><3> layer 1 70 -90
pin name Y signal _510_ layer 1 5 -216
cell 8684 AOI22X1_1515
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><3> layer 1 -120 -35
pin name B signal _187_ layer 1 -80 -131
pin name C signal _186_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><3> layer 1 70 -90
pin name Y signal _511_ layer 1 5 -216
cell 8685 NAND2X1_1969
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _510_ layer 1 -80 -170
pin name B signal _511_ layer 1 80 70
pin name Y signal _512_ layer 1 50 -340
cell 8686 NOR2X1_1119
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _512_ layer 1 -80 -270
pin name B signal _509_ layer 1 80 -31
pin name Y signal _513_ layer 1 0 -150
cell 8687 NAND2X1_1970
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _505_ layer 1 -80 -170
pin name B signal _513_ layer 1 80 70
pin name Y signal _514_ layer 1 50 -340
cell 8688 NOR3X1_797
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _498_ layer 1 -175 -251
pin name B signal _483_ layer 1 -100 -150
pin name C signal _514_ layer 1 -20 -50
pin name Y signal _515_ layer 1 -106 -335
cell 8689 NAND2X1_1971
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<59> layer 1 -80 -170
pin name B signal _217_ layer 1 80 70
pin name Y signal _516_ layer 1 50 -340
cell 8690 OAI21X1_337
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1_ layer 1 -80 -165
pin name B signal wBusy_bF$buf4 layer 1 -40 -70
pin name C signal _516_ layer 1 80 150
pin name Y signal _517_ layer 1 25 -50
cell 8691 NAND2X1_1972
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<7> layer 1 -80 -170
pin name B signal _208_ layer 1 80 70
pin name Y signal _518_ layer 1 50 -340
cell 8692 NAND2X1_1973
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<55> layer 1 -80 -170
pin name B signal _218_ layer 1 80 70
pin name Y signal _519_ layer 1 50 -340
cell 8693 AOI22X1_1516
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<63> layer 1 -120 -35
pin name B signal _220_ layer 1 -80 -131
pin name C signal _210_ layer 1 160 -31
pin name D signal wData<31> layer 1 70 -90
pin name Y signal _520_ layer 1 5 -216
cell 8694 NAND3X1_533
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _518_ layer 1 -120 30
pin name B signal _519_ layer 1 -20 -50
pin name C signal _520_ layer 1 40 130
pin name Y signal _521_ layer 1 -40 340
cell 8695 OR2X2_106
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _521_ layer 1 -120 -270
pin name B signal _517_ layer 1 -20 -111
pin name Y signal _522_ layer 1 120 -50
cell 8696 INVX1_1209
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<51> layer 1 -40 -270
pin name Y signal _523_ layer 1 40 0
cell 8697 NAND2X1_1974
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<47> layer 1 -80 -170
pin name B signal _221_ layer 1 80 70
pin name Y signal _524_ layer 1 50 -340
cell 8698 OAI21X1_338
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _523_ layer 1 -80 -165
pin name B signal _233_ layer 1 -40 -70
pin name C signal _524_ layer 1 80 150
pin name Y signal _525_ layer 1 25 -50
cell 8699 AOI21X1_228
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<3> layer 1 -80 -35
pin name B signal _228_ layer 1 -40 -131
pin name C signal _525_ layer 1 120 -251
pin name Y signal _526_ layer 1 40 -340
cell 8700 AOI22X1_1517
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _234_ layer 1 -120 -35
pin name B signal wData<11> layer 1 -80 -131
pin name C signal wData<15> layer 1 160 -31
pin name D signal _235_ layer 1 70 -90
pin name Y signal _527_ layer 1 5 -216
cell 8701 AOI22X1_1518
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _197_ layer 1 -120 -35
pin name B signal wData<23> layer 1 -80 -131
pin name C signal wData<27> layer 1 160 -31
pin name D signal _204_ layer 1 70 -90
pin name Y signal _528_ layer 1 5 -216
cell 8702 AND2X2_211
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _527_ layer 1 -120 -131
pin name B signal _528_ layer 1 -40 -50
pin name Y signal _529_ layer 1 89 -340
cell 8703 NAND2X1_1975
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<39> layer 1 -80 -170
pin name B signal _226_ layer 1 80 70
pin name Y signal _530_ layer 1 50 -340
cell 8704 NAND2X1_1976
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<43> layer 1 -80 -170
pin name B signal _224_ layer 1 80 70
pin name Y signal _531_ layer 1 50 -340
cell 8705 NAND2X1_1977
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _530_ layer 1 -80 -170
pin name B signal _531_ layer 1 80 70
pin name Y signal _532_ layer 1 50 -340
cell 8706 NAND2X1_1978
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<19> layer 1 -80 -170
pin name B signal _200_ layer 1 80 70
pin name Y signal _533_ layer 1 50 -340
cell 8707 NAND2X1_1979
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<35> layer 1 -80 -170
pin name B signal _214_ layer 1 80 70
pin name Y signal _534_ layer 1 50 -340
cell 8708 NAND2X1_1980
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _533_ layer 1 -80 -170
pin name B signal _534_ layer 1 80 70
pin name Y signal _535_ layer 1 50 -340
cell 8709 NOR2X1_1120
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _532_ layer 1 -80 -270
pin name B signal _535_ layer 1 80 -31
pin name Y signal _536_ layer 1 0 -150
cell 8710 NAND3X1_534
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _529_ layer 1 -120 30
pin name B signal _526_ layer 1 -20 -50
pin name C signal _536_ layer 1 40 130
pin name Y signal _537_ layer 1 -40 340
cell 8711 NOR2X1_1121
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _522_ layer 1 -80 -270
pin name B signal _537_ layer 1 80 -31
pin name Y signal _538_ layer 1 0 -150
cell 8712 AOI21X1_229
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _464_ layer 1 -80 -35
pin name B signal _515_ layer 1 -40 -131
pin name C signal _538_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.r<3> layer 1 40 -340
cell 8713 INVX1_1210
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<11> layer 1 -40 -270
pin name Y signal _539_ layer 1 40 0
cell 8714 NOR2X1_1122
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wBusy_bF$buf3 layer 1 -80 -270
pin name B signal _539_ layer 1 80 -31
pin name Y signal _540_ layer 1 0 -150
cell 8715 INVX1_1211
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _540_ layer 1 -40 -270
pin name Y signal _541_ layer 1 40 0
cell 8716 INVX1_1212
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<21> layer 1 -40 -270
pin name Y signal _542_ layer 1 40 0
cell 8717 NAND2X1_1981
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<20> layer 1 -80 -170
pin name B signal _542_ layer 1 80 70
pin name Y signal _543_ layer 1 50 -340
cell 8718 INVX2_31
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _543_ layer 1 -40 -170
pin name Y signal _544_ layer 1 40 0
cell 8719 OR2X2_107
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<17> layer 1 -120 -270
pin name B signal wSelec<16> layer 1 -20 -111
pin name Y signal _545_ layer 1 120 -50
cell 8720 INVX1_1213
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<19> layer 1 -40 -270
pin name Y signal _546_ layer 1 40 0
cell 8721 NAND2X1_1982
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<18> layer 1 -80 -170
pin name B signal _546_ layer 1 80 70
pin name Y signal _547_ layer 1 50 -340
cell 8722 NOR2X1_1123
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _545_ layer 1 -80 -270
pin name B signal _547_ layer 1 80 -31
pin name Y signal _548_ layer 1 0 -150
cell 8723 AND2X2_212
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _548_ layer 1 -120 -131
pin name B signal _544_ layer 1 -40 -50
pin name Y signal _549_ layer 1 89 -340
cell 8724 AOI21X1_230
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><0> layer 1 -80 -35
pin name B signal _549_ layer 1 -40 -131
pin name C signal _541_ layer 1 120 -251
pin name Y signal _550_ layer 1 40 -340
cell 8725 INVX1_1214
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<17> layer 1 -40 -270
pin name Y signal _551_ layer 1 40 0
cell 8726 NAND2X1_1983
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<16> layer 1 -80 -170
pin name B signal _551_ layer 1 80 70
pin name Y signal _552_ layer 1 50 -340
cell 8727 OR2X2_108
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<18> layer 1 -120 -270
pin name B signal wSelec<19> layer 1 -20 -111
pin name Y signal _553_ layer 1 120 -50
cell 8728 NOR2X1_1124
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _553_ layer 1 -80 -270
pin name B signal _552_ layer 1 80 -31
pin name Y signal _554_ layer 1 0 -150
cell 8729 NAND2X1_1984
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _544_ layer 1 -80 -170
pin name B signal _554_ layer 1 80 70
pin name Y signal _555_ layer 1 50 -340
cell 8730 INVX1_1215
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _555_ layer 1 -40 -270
pin name Y signal _556_ layer 1 40 0
cell 8731 INVX1_1216
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<16> layer 1 -40 -270
pin name Y signal _557_ layer 1 40 0
cell 8732 NAND2X1_1985
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<17> layer 1 -80 -170
pin name B signal _557_ layer 1 80 70
pin name Y signal _558_ layer 1 50 -340
cell 8733 INVX1_1217
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<18> layer 1 -40 -270
pin name Y signal _559_ layer 1 40 0
cell 8734 NAND2X1_1986
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<19> layer 1 -80 -170
pin name B signal _559_ layer 1 80 70
pin name Y signal _560_ layer 1 50 -340
cell 8735 NOR2X1_1125
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _558_ layer 1 -80 -270
pin name B signal _560_ layer 1 80 -31
pin name Y signal _561_ layer 1 0 -150
cell 8736 NAND2X1_1987
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<20> layer 1 -80 -170
pin name B signal wSelec<21> layer 1 80 70
pin name Y signal _562_ layer 1 50 -340
cell 8737 INVX1_1218
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _562_ layer 1 -40 -270
pin name Y signal _563_ layer 1 40 0
cell 8738 NAND2X1_1988
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _563_ layer 1 -80 -170
pin name B signal _561_ layer 1 80 70
pin name Y signal _564_ layer 1 50 -340
cell 8739 INVX1_1219
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _564_ layer 1 -40 -270
pin name Y signal _565_ layer 1 40 0
cell 8740 AOI22X1_1519
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _556_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><0> layer 1 160 -31
pin name D signal _565_ layer 1 70 -90
pin name Y signal _566_ layer 1 5 -216
cell 8741 OR2X2_109
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _552_ layer 1 -120 -270
pin name B signal _553_ layer 1 -20 -111
pin name Y signal _567_ layer 1 120 -50
cell 8742 OR2X2_110
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wSelec<20> layer 1 -120 -270
pin name B signal wSelec<21> layer 1 -20 -111
pin name Y signal _568_ layer 1 120 -50
cell 8743 NOR2X1_1126
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _568_ layer 1 -80 -270
pin name B signal _567_ layer 1 80 -31
pin name Y signal _569_ layer 1 0 -150
cell 8744 NOR2X1_1127
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _547_ layer 1 -80 -270
pin name B signal _552_ layer 1 80 -31
pin name Y signal _570_ layer 1 0 -150
cell 8745 INVX1_1220
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<20> layer 1 -40 -270
pin name Y signal _571_ layer 1 40 0
cell 8746 NAND2X1_1989
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<21> layer 1 -80 -170
pin name B signal _571_ layer 1 80 70
pin name Y signal _572_ layer 1 50 -340
cell 8747 INVX2_32
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _572_ layer 1 -40 -170
pin name Y signal _573_ layer 1 40 0
cell 8748 NAND2X1_1990
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _573_ layer 1 -80 -170
pin name B signal _570_ layer 1 80 70
pin name Y signal _574_ layer 1 50 -340
cell 8749 INVX1_1221
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _574_ layer 1 -40 -270
pin name Y signal _575_ layer 1 40 0
cell 8750 AOI22X1_1520
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><0> layer 1 -120 -35
pin name B signal _569_ layer 1 -80 -131
pin name C signal _575_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><0> layer 1 70 -90
pin name Y signal _576_ layer 1 5 -216
cell 8751 NAND3X1_535
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _550_ layer 1 -120 30
pin name B signal _576_ layer 1 -20 -50
pin name C signal _566_ layer 1 40 130
pin name Y signal _577_ layer 1 -40 340
cell 8752 NOR2X1_1128
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<17> layer 1 -80 -270
pin name B signal wSelec<16> layer 1 80 -31
pin name Y signal _578_ layer 1 0 -150
cell 8753 NOR2X1_1129
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<18> layer 1 -80 -270
pin name B signal wSelec<19> layer 1 80 -31
pin name Y signal _579_ layer 1 0 -150
cell 8754 NAND2X1_1991
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _578_ layer 1 -80 -170
pin name B signal _579_ layer 1 80 70
pin name Y signal _580_ layer 1 50 -340
cell 8755 NOR2X1_1130
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _543_ layer 1 -80 -270
pin name B signal _580_ layer 1 80 -31
pin name Y signal _581_ layer 1 0 -150
cell 8756 NAND2X1_1992
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<17> layer 1 -80 -170
pin name B signal wSelec<16> layer 1 80 70
pin name Y signal _582_ layer 1 50 -340
cell 8757 NOR3X1_798
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _553_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _543_ layer 1 -20 -50
pin name Y signal _583_ layer 1 -106 -335
cell 8758 AOI22X1_1521
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><0> layer 1 -120 -35
pin name B signal _583_ layer 1 -80 -131
pin name C signal _581_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><0> layer 1 70 -90
pin name Y signal _584_ layer 1 5 -216
cell 8759 INVX1_1222
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _568_ layer 1 -40 -270
pin name Y signal _585_ layer 1 40 0
cell 8760 NOR2X1_1131
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _553_ layer 1 -80 -270
pin name B signal _558_ layer 1 80 -31
pin name Y signal _586_ layer 1 0 -150
cell 8761 AND2X2_213
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _586_ layer 1 -120 -131
pin name B signal _585_ layer 1 -40 -50
pin name Y signal _587_ layer 1 89 -340
cell 8762 NAND2X1_1993
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<18> layer 1 -80 -170
pin name B signal wSelec<19> layer 1 80 70
pin name Y signal _588_ layer 1 50 -340
cell 8763 NOR3X1_799
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _562_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _588_ layer 1 -20 -50
pin name Y signal _589_ layer 1 -106 -335
cell 8764 AOI22X1_1522
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><0> layer 1 -120 -35
pin name B signal _589_ layer 1 -80 -131
pin name C signal _587_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><0> layer 1 70 -90
pin name Y signal _590_ layer 1 5 -216
cell 8765 INVX1_1223
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><0> layer 1 -40 -270
pin name Y signal _591_ layer 1 40 0
cell 8766 INVX1_1224
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><0> layer 1 -40 -270
pin name Y signal _592_ layer 1 40 0
cell 8767 NOR2X1_1132
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _552_ layer 1 -80 -270
pin name B signal _560_ layer 1 80 -31
pin name Y signal _593_ layer 1 0 -150
cell 8768 NAND2X1_1994
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _563_ layer 1 -80 -170
pin name B signal _593_ layer 1 80 70
pin name Y signal _594_ layer 1 50 -340
cell 8769 NOR2X1_1133
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _582_ layer 1 -80 -270
pin name B signal _588_ layer 1 80 -31
pin name Y signal _595_ layer 1 0 -150
cell 8770 NAND2X1_1995
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _595_ layer 1 -80 -170
pin name B signal _573_ layer 1 80 70
pin name Y signal _596_ layer 1 50 -340
cell 8771 OAI22X1_258
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _591_ layer 1 -120 -165
pin name B signal _596_ layer 1 -80 -70
pin name C signal _594_ layer 1 160 -131
pin name D signal _592_ layer 1 80 -70
pin name Y signal _597_ layer 1 0 -150
cell 8772 INVX1_1225
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><0> layer 1 -40 -270
pin name Y signal _598_ layer 1 40 0
cell 8773 NOR3X1_800
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _543_ layer 1 -175 -251
pin name B signal _558_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _599_ layer 1 -106 -335
cell 8774 NAND2X1_1996
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><0> layer 1 -80 -170
pin name B signal _599_ layer 1 80 70
pin name Y signal _600_ layer 1 50 -340
cell 8775 NOR2X1_1134
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _582_ layer 1 -80 -270
pin name B signal _547_ layer 1 80 -31
pin name Y signal _601_ layer 1 0 -150
cell 8776 NAND2X1_1997
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _573_ layer 1 -80 -170
pin name B signal _601_ layer 1 80 70
pin name Y signal _602_ layer 1 50 -340
cell 8777 OAI21X1_339
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _598_ layer 1 -80 -165
pin name B signal _602_ layer 1 -40 -70
pin name C signal _600_ layer 1 80 150
pin name Y signal _603_ layer 1 25 -50
cell 8778 NOR2X1_1135
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _597_ layer 1 -80 -270
pin name B signal _603_ layer 1 80 -31
pin name Y signal _604_ layer 1 0 -150
cell 8779 NAND3X1_536
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _584_ layer 1 -120 30
pin name B signal _590_ layer 1 -20 -50
pin name C signal _604_ layer 1 40 130
pin name Y signal _605_ layer 1 -40 340
cell 8780 INVX1_1226
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><0> layer 1 -40 -270
pin name Y signal _606_ layer 1 40 0
cell 8781 INVX1_1227
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><0> layer 1 -40 -270
pin name Y signal _607_ layer 1 40 0
cell 8782 NOR2X1_1136
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _547_ layer 1 -80 -270
pin name B signal _558_ layer 1 80 -31
pin name Y signal _608_ layer 1 0 -150
cell 8783 NAND2X1_1998
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _544_ layer 1 -80 -170
pin name B signal _608_ layer 1 80 70
pin name Y signal _609_ layer 1 50 -340
cell 8784 NOR2X1_1137
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _545_ layer 1 -80 -270
pin name B signal _560_ layer 1 80 -31
pin name Y signal _610_ layer 1 0 -150
cell 8785 NAND2X1_1999
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _544_ layer 1 -80 -170
pin name B signal _610_ layer 1 80 70
pin name Y signal _611_ layer 1 50 -340
cell 8786 OAI22X1_259
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _611_ layer 1 -120 -165
pin name B signal _606_ layer 1 -80 -70
pin name C signal _607_ layer 1 160 -131
pin name D signal _609_ layer 1 80 -70
pin name Y signal _612_ layer 1 0 -150
cell 8787 INVX1_1228
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><0> layer 1 -40 -270
pin name Y signal _613_ layer 1 40 0
cell 8788 INVX1_1229
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><0> layer 1 -40 -270
pin name Y signal _614_ layer 1 40 0
cell 8789 NAND2X1_2000
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _573_ layer 1 -80 -170
pin name B signal _608_ layer 1 80 70
pin name Y signal _615_ layer 1 50 -340
cell 8790 NOR2X1_1138
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _582_ layer 1 -80 -270
pin name B signal _553_ layer 1 80 -31
pin name Y signal _616_ layer 1 0 -150
cell 8791 NAND2X1_2001
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _573_ layer 1 -80 -170
pin name B signal _616_ layer 1 80 70
pin name Y signal _617_ layer 1 50 -340
cell 8792 OAI22X1_260
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _613_ layer 1 -120 -165
pin name B signal _617_ layer 1 -80 -70
pin name C signal _615_ layer 1 160 -131
pin name D signal _614_ layer 1 80 -70
pin name Y signal _618_ layer 1 0 -150
cell 8793 NOR2X1_1139
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _618_ layer 1 -80 -270
pin name B signal _612_ layer 1 80 -31
pin name Y signal _619_ layer 1 0 -150
cell 8794 NOR3X1_801
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _552_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _620_ layer 1 -106 -335
cell 8795 NAND2X1_2002
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><0> layer 1 -80 -170
pin name B signal _620_ layer 1 80 70
pin name Y signal _621_ layer 1 50 -340
cell 8796 NOR3X1_802
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _560_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _622_ layer 1 -106 -335
cell 8797 NAND2X1_2003
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><0> layer 1 -80 -170
pin name B signal _622_ layer 1 80 70
pin name Y signal _623_ layer 1 50 -340
cell 8798 NAND2X1_2004
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _621_ layer 1 -80 -170
pin name B signal _623_ layer 1 80 70
pin name Y signal _624_ layer 1 50 -340
cell 8799 INVX1_1230
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><0> layer 1 -40 -270
pin name Y signal _625_ layer 1 40 0
cell 8800 NAND2X1_2005
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _563_ layer 1 -80 -170
pin name B signal _548_ layer 1 80 70
pin name Y signal _626_ layer 1 50 -340
cell 8801 NOR3X1_803
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _558_ layer 1 -175 -251
pin name B signal _560_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _627_ layer 1 -106 -335
cell 8802 NAND2X1_2006
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><0> layer 1 -80 -170
pin name B signal _627_ layer 1 80 70
pin name Y signal _628_ layer 1 50 -340
cell 8803 OAI21X1_340
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _625_ layer 1 -80 -165
pin name B signal _626_ layer 1 -40 -70
pin name C signal _628_ layer 1 80 150
pin name Y signal _629_ layer 1 25 -50
cell 8804 NOR2X1_1140
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _624_ layer 1 -80 -270
pin name B signal _629_ layer 1 80 -31
pin name Y signal _630_ layer 1 0 -150
cell 8805 NAND2X1_2007
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _619_ layer 1 -80 -170
pin name B signal _630_ layer 1 80 70
pin name Y signal _631_ layer 1 50 -340
cell 8806 NOR3X1_804
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _577_ layer 1 -175 -251
pin name B signal _631_ layer 1 -100 -150
pin name C signal _605_ layer 1 -20 -50
pin name Y signal _632_ layer 1 -106 -335
cell 8807 NAND2X1_2008
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _544_ layer 1 -80 -170
pin name B signal _601_ layer 1 80 70
pin name Y signal _633_ layer 1 50 -340
cell 8808 INVX1_1231
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _633_ layer 1 -40 -270
pin name Y signal _634_ layer 1 40 0
cell 8809 INVX1_1232
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><0> layer 1 -40 -270
pin name Y signal _635_ layer 1 40 0
cell 8810 NOR3X1_805
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _568_ layer 1 -100 -150
pin name C signal _547_ layer 1 -20 -50
pin name Y signal _636_ layer 1 -106 -335
cell 8811 NAND2X1_2009
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><0> layer 1 -80 -170
pin name B signal _636_ layer 1 80 70
pin name Y signal _637_ layer 1 50 -340
cell 8812 NAND2X1_2010
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _585_ layer 1 -80 -170
pin name B signal _608_ layer 1 80 70
pin name Y signal _638_ layer 1 50 -340
cell 8813 OAI21X1_341
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _638_ layer 1 -80 -165
pin name B signal _635_ layer 1 -40 -70
pin name C signal _637_ layer 1 80 150
pin name Y signal _639_ layer 1 25 -50
cell 8814 AOI21X1_231
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><0> layer 1 -80 -35
pin name B signal _634_ layer 1 -40 -131
pin name C signal _639_ layer 1 120 -251
pin name Y signal _640_ layer 1 40 -340
cell 8815 INVX1_1233
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><0> layer 1 -40 -270
pin name Y signal _641_ layer 1 40 0
cell 8816 INVX1_1234
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><0> layer 1 -40 -270
pin name Y signal _642_ layer 1 40 0
cell 8817 NOR2X1_1141
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _588_ layer 1 -80 -270
pin name B signal _545_ layer 1 80 -31
pin name Y signal _643_ layer 1 0 -150
cell 8818 NAND2X1_2011
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _544_ layer 1 -80 -170
pin name B signal _643_ layer 1 80 70
pin name Y signal _644_ layer 1 50 -340
cell 8819 NAND2X1_2012
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _585_ layer 1 -80 -170
pin name B signal _570_ layer 1 80 70
pin name Y signal _645_ layer 1 50 -340
cell 8820 OAI22X1_261
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _642_ layer 1 -120 -165
pin name B signal _644_ layer 1 -80 -70
pin name C signal _645_ layer 1 160 -131
pin name D signal _641_ layer 1 80 -70
pin name Y signal _646_ layer 1 0 -150
cell 8821 INVX1_1235
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><0> layer 1 -40 -270
pin name Y signal _647_ layer 1 40 0
cell 8822 INVX1_1236
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><0> layer 1 -40 -270
pin name Y signal _648_ layer 1 40 0
cell 8823 NAND2X1_2013
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _544_ layer 1 -80 -170
pin name B signal _570_ layer 1 80 70
pin name Y signal _649_ layer 1 50 -340
cell 8824 NAND2X1_2014
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _585_ layer 1 -80 -170
pin name B signal _616_ layer 1 80 70
pin name Y signal _650_ layer 1 50 -340
cell 8825 OAI22X1_262
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _647_ layer 1 -120 -165
pin name B signal _650_ layer 1 -80 -70
pin name C signal _649_ layer 1 160 -131
pin name D signal _648_ layer 1 80 -70
pin name Y signal _651_ layer 1 0 -150
cell 8826 NOR2X1_1142
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _646_ layer 1 -80 -270
pin name B signal _651_ layer 1 80 -31
pin name Y signal _652_ layer 1 0 -150
cell 8827 INVX1_1237
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><0> layer 1 -40 -270
pin name Y signal _653_ layer 1 40 0
cell 8828 NOR3X1_806
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _568_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _547_ layer 1 -20 -50
pin name Y signal _654_ layer 1 -106 -335
cell 8829 NAND2X1_2015
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><0> layer 1 -80 -170
pin name B signal _654_ layer 1 80 70
pin name Y signal _655_ layer 1 50 -340
cell 8830 OR2X2_111
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _580_ layer 1 -120 -270
pin name B signal _562_ layer 1 -20 -111
pin name Y signal _656_ layer 1 120 -50
cell 8831 OAI21X1_342
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _653_ layer 1 -80 -165
pin name B signal _656_ layer 1 -40 -70
pin name C signal _655_ layer 1 80 150
pin name Y signal _657_ layer 1 25 -50
cell 8832 INVX1_1238
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><0> layer 1 -40 -270
pin name Y signal _658_ layer 1 40 0
cell 8833 INVX1_1239
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><0> layer 1 -40 -270
pin name Y signal _659_ layer 1 40 0
cell 8834 NOR2X1_1143
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _588_ layer 1 -80 -270
pin name B signal _558_ layer 1 80 -31
pin name Y signal _660_ layer 1 0 -150
cell 8835 NAND2X1_2016
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _544_ layer 1 -80 -170
pin name B signal _660_ layer 1 80 70
pin name Y signal _661_ layer 1 50 -340
cell 8836 NAND2X1_2017
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _563_ layer 1 -80 -170
pin name B signal _554_ layer 1 80 70
pin name Y signal _662_ layer 1 50 -340
cell 8837 OAI22X1_263
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _661_ layer 1 -120 -165
pin name B signal _659_ layer 1 -80 -70
pin name C signal _658_ layer 1 160 -131
pin name D signal _662_ layer 1 80 -70
pin name Y signal _663_ layer 1 0 -150
cell 8838 NOR2X1_1144
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _657_ layer 1 -80 -270
pin name B signal _663_ layer 1 80 -31
pin name Y signal _664_ layer 1 0 -150
cell 8839 NAND3X1_537
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _640_ layer 1 -120 30
pin name B signal _664_ layer 1 -20 -50
pin name C signal _652_ layer 1 40 130
pin name Y signal _665_ layer 1 -40 340
cell 8840 NOR3X1_807
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _553_ layer 1 -100 -150
pin name C signal _568_ layer 1 -20 -50
pin name Y signal _666_ layer 1 -106 -335
cell 8841 NOR3X1_808
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _562_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _552_ layer 1 -20 -50
pin name Y signal _667_ layer 1 -106 -335
cell 8842 AOI22X1_1523
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><0> layer 1 -120 -35
pin name B signal _666_ layer 1 -80 -131
pin name C signal _667_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><0> layer 1 70 -90
pin name Y signal _668_ layer 1 5 -216
cell 8843 NOR3X1_809
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _562_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _558_ layer 1 -20 -50
pin name Y signal _669_ layer 1 -106 -335
cell 8844 NOR3X1_810
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _562_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _670_ layer 1 -106 -335
cell 8845 AOI22X1_1524
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _669_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><0> layer 1 160 -31
pin name D signal _670_ layer 1 70 -90
pin name Y signal _671_ layer 1 5 -216
cell 8846 NAND2X1_2018
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _668_ layer 1 -80 -170
pin name B signal _671_ layer 1 80 70
pin name Y signal _672_ layer 1 50 -340
cell 8847 NOR3X1_811
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _560_ layer 1 -175 -251
pin name B signal _545_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _673_ layer 1 -106 -335
cell 8848 NOR3X1_812
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _552_ layer 1 -175 -251
pin name B signal _560_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _674_ layer 1 -106 -335
cell 8849 AOI22X1_1525
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _673_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><0> layer 1 160 -31
pin name D signal _674_ layer 1 70 -90
pin name Y signal _675_ layer 1 5 -216
cell 8850 NOR3X1_813
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _543_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _552_ layer 1 -20 -50
pin name Y signal _676_ layer 1 -106 -335
cell 8851 NOR3X1_814
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _582_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _543_ layer 1 -20 -50
pin name Y signal _677_ layer 1 -106 -335
cell 8852 AOI22X1_1526
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><0> layer 1 -120 -35
pin name B signal _677_ layer 1 -80 -131
pin name C signal _676_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><0> layer 1 70 -90
pin name Y signal _678_ layer 1 5 -216
cell 8853 NAND2X1_2019
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _678_ layer 1 -80 -170
pin name B signal _675_ layer 1 80 70
pin name Y signal _679_ layer 1 50 -340
cell 8854 NOR2X1_1145
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _672_ layer 1 -80 -270
pin name B signal _679_ layer 1 80 -31
pin name Y signal _680_ layer 1 0 -150
cell 8855 NOR3X1_815
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _568_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _552_ layer 1 -20 -50
pin name Y signal _681_ layer 1 -106 -335
cell 8856 NOR3X1_816
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _568_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _558_ layer 1 -20 -50
pin name Y signal _682_ layer 1 -106 -335
cell 8857 AOI22X1_1527
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _681_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><0> layer 1 160 -31
pin name D signal _682_ layer 1 70 -90
pin name Y signal _683_ layer 1 5 -216
cell 8858 NOR3X1_817
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _568_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _684_ layer 1 -106 -335
cell 8859 NOR3X1_818
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _543_ layer 1 -175 -251
pin name B signal _553_ layer 1 -100 -150
pin name C signal _558_ layer 1 -20 -50
pin name Y signal _685_ layer 1 -106 -335
cell 8860 AOI22X1_1528
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><0> layer 1 -120 -35
pin name B signal _684_ layer 1 -80 -131
pin name C signal _685_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><0> layer 1 70 -90
pin name Y signal _686_ layer 1 5 -216
cell 8861 NAND2X1_2020
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _683_ layer 1 -80 -170
pin name B signal _686_ layer 1 80 70
pin name Y signal _687_ layer 1 50 -340
cell 8862 NOR3X1_819
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _582_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _568_ layer 1 -20 -50
pin name Y signal _688_ layer 1 -106 -335
cell 8863 NOR3X1_820
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _558_ layer 1 -175 -251
pin name B signal _553_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _689_ layer 1 -106 -335
cell 8864 AOI22X1_1529
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><0> layer 1 -120 -35
pin name B signal _688_ layer 1 -80 -131
pin name C signal _689_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><0> layer 1 70 -90
pin name Y signal _690_ layer 1 5 -216
cell 8865 NOR3X1_821
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _553_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _691_ layer 1 -106 -335
cell 8866 NOR3X1_822
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _692_ layer 1 -106 -335
cell 8867 AOI22X1_1530
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _691_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><0> layer 1 160 -31
pin name D signal _692_ layer 1 70 -90
pin name Y signal _693_ layer 1 5 -216
cell 8868 NAND2X1_2021
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _693_ layer 1 -80 -170
pin name B signal _690_ layer 1 80 70
pin name Y signal _694_ layer 1 50 -340
cell 8869 NOR2X1_1146
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _687_ layer 1 -80 -270
pin name B signal _694_ layer 1 80 -31
pin name Y signal _695_ layer 1 0 -150
cell 8870 NAND2X1_2022
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _695_ layer 1 -80 -170
pin name B signal _680_ layer 1 80 70
pin name Y signal _696_ layer 1 50 -340
cell 8871 NOR3X1_823
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _543_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _697_ layer 1 -106 -335
cell 8872 NOR3X1_824
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _553_ layer 1 -175 -251
pin name B signal _562_ layer 1 -100 -150
pin name C signal _558_ layer 1 -20 -50
pin name Y signal _698_ layer 1 -106 -335
cell 8873 AOI22X1_1531
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><0> layer 1 -120 -35
pin name B signal _698_ layer 1 -80 -131
pin name C signal _697_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><0> layer 1 70 -90
pin name Y signal _699_ layer 1 5 -216
cell 8874 NOR3X1_825
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _547_ layer 1 -175 -251
pin name B signal _545_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _700_ layer 1 -106 -335
cell 8875 NOR3X1_826
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _558_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _701_ layer 1 -106 -335
cell 8876 AOI22X1_1532
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _700_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><0> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><0> layer 1 160 -31
pin name D signal _701_ layer 1 70 -90
pin name Y signal _702_ layer 1 5 -216
cell 8877 NAND2X1_2023
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _699_ layer 1 -80 -170
pin name B signal _702_ layer 1 80 70
pin name Y signal _703_ layer 1 50 -340
cell 8878 NOR3X1_827
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _543_ layer 1 -175 -251
pin name B signal _552_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _704_ layer 1 -106 -335
cell 8879 NAND2X1_2024
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><0> layer 1 -80 -170
pin name B signal _704_ layer 1 80 70
pin name Y signal _705_ layer 1 50 -340
cell 8880 NOR3X1_828
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _562_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _547_ layer 1 -20 -50
pin name Y signal _706_ layer 1 -106 -335
cell 8881 NAND2X1_2025
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><0> layer 1 -80 -170
pin name B signal _706_ layer 1 80 70
pin name Y signal _707_ layer 1 50 -340
cell 8882 NOR3X1_829
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _568_ layer 1 -20 -50
pin name Y signal _708_ layer 1 -106 -335
cell 8883 NOR3X1_830
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _562_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _709_ layer 1 -106 -335
cell 8884 AOI22X1_1533
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><0> layer 1 -120 -35
pin name B signal _708_ layer 1 -80 -131
pin name C signal _709_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><0> layer 1 70 -90
pin name Y signal _710_ layer 1 5 -216
cell 8885 NAND3X1_538
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _705_ layer 1 -120 30
pin name B signal _707_ layer 1 -20 -50
pin name C signal _710_ layer 1 40 130
pin name Y signal _711_ layer 1 -40 340
cell 8886 NOR2X1_1147
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _711_ layer 1 -80 -270
pin name B signal _703_ layer 1 80 -31
pin name Y signal _712_ layer 1 0 -150
cell 8887 NOR3X1_831
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _568_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _713_ layer 1 -106 -335
cell 8888 NOR3X1_832
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _547_ layer 1 -175 -251
pin name B signal _562_ layer 1 -100 -150
pin name C signal _552_ layer 1 -20 -50
pin name Y signal _714_ layer 1 -106 -335
cell 8889 AOI22X1_1534
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><0> layer 1 -120 -35
pin name B signal _713_ layer 1 -80 -131
pin name C signal _714_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><0> layer 1 70 -90
pin name Y signal _715_ layer 1 5 -216
cell 8890 NOR3X1_833
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _547_ layer 1 -175 -251
pin name B signal _562_ layer 1 -100 -150
pin name C signal _558_ layer 1 -20 -50
pin name Y signal _716_ layer 1 -106 -335
cell 8891 NAND2X1_2026
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><0> layer 1 -80 -170
pin name B signal _716_ layer 1 80 70
pin name Y signal _717_ layer 1 50 -340
cell 8892 NOR3X1_834
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _552_ layer 1 -175 -251
pin name B signal _553_ layer 1 -100 -150
pin name C signal _572_ layer 1 -20 -50
pin name Y signal _718_ layer 1 -106 -335
cell 8893 NAND2X1_2027
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><0> layer 1 -80 -170
pin name B signal _718_ layer 1 80 70
pin name Y signal _719_ layer 1 50 -340
cell 8894 NAND3X1_539
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _717_ layer 1 -120 30
pin name B signal _719_ layer 1 -20 -50
pin name C signal _715_ layer 1 40 130
pin name Y signal _720_ layer 1 -40 340
cell 8895 NOR3X1_835
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _552_ layer 1 -175 -251
pin name B signal _568_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _721_ layer 1 -106 -335
cell 8896 NOR3X1_836
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _562_ layer 1 -175 -251
pin name B signal _588_ layer 1 -100 -150
pin name C signal _545_ layer 1 -20 -50
pin name Y signal _722_ layer 1 -106 -335
cell 8897 AOI22X1_1535
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><0> layer 1 -120 -35
pin name B signal _722_ layer 1 -80 -131
pin name C signal _721_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><0> layer 1 70 -90
pin name Y signal _723_ layer 1 5 -216
cell 8898 NOR3X1_837
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _558_ layer 1 -175 -251
pin name B signal _568_ layer 1 -100 -150
pin name C signal _560_ layer 1 -20 -50
pin name Y signal _724_ layer 1 -106 -335
cell 8899 NOR3X1_838
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _562_ layer 1 -175 -251
pin name B signal _582_ layer 1 -100 -150
pin name C signal _553_ layer 1 -20 -50
pin name Y signal _725_ layer 1 -106 -335
cell 8900 AOI22X1_1536
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><0> layer 1 -120 -35
pin name B signal _725_ layer 1 -80 -131
pin name C signal _724_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><0> layer 1 70 -90
pin name Y signal _726_ layer 1 5 -216
cell 8901 NAND2X1_2028
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _723_ layer 1 -80 -170
pin name B signal _726_ layer 1 80 70
pin name Y signal _727_ layer 1 50 -340
cell 8902 NOR2X1_1148
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _727_ layer 1 -80 -270
pin name B signal _720_ layer 1 80 -31
pin name Y signal _728_ layer 1 0 -150
cell 8903 NAND2X1_2029
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _712_ layer 1 -80 -170
pin name B signal _728_ layer 1 80 70
pin name Y signal _729_ layer 1 50 -340
cell 8904 NOR3X1_839
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _696_ layer 1 -175 -251
pin name B signal _665_ layer 1 -100 -150
pin name C signal _729_ layer 1 -20 -50
pin name Y signal _730_ layer 1 -106 -335
cell 8905 INVX1_1240
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<13> layer 1 -40 -270
pin name Y signal _731_ layer 1 40 0
cell 8906 NAND2X1_2030
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<12> layer 1 -80 -170
pin name B signal _731_ layer 1 80 70
pin name Y signal _732_ layer 1 50 -340
cell 8907 INVX1_1241
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<15> layer 1 -40 -270
pin name Y signal _733_ layer 1 40 0
cell 8908 NAND2X1_2031
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<14> layer 1 -80 -170
pin name B signal _733_ layer 1 80 70
pin name Y signal _734_ layer 1 50 -340
cell 8909 NOR2X1_1149
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _732_ layer 1 -80 -270
pin name B signal _734_ layer 1 80 -31
pin name Y signal _735_ layer 1 0 -150
cell 8910 NOR2X1_1150
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<13> layer 1 -80 -270
pin name B signal wSelec<12> layer 1 80 -31
pin name Y signal _736_ layer 1 0 -150
cell 8911 INVX1_1242
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _736_ layer 1 -40 -270
pin name Y signal _737_ layer 1 40 0
cell 8912 NOR2X1_1151
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _734_ layer 1 -80 -270
pin name B signal _737_ layer 1 80 -31
pin name Y signal _738_ layer 1 0 -150
cell 8913 AOI22X1_1537
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<20> layer 1 -120 -35
pin name B signal _735_ layer 1 -80 -131
pin name C signal _738_ layer 1 160 -31
pin name D signal wData<16> layer 1 70 -90
pin name Y signal _739_ layer 1 5 -216
cell 8914 INVX1_1243
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<12> layer 1 -40 -270
pin name Y signal _740_ layer 1 40 0
cell 8915 NAND2X1_2032
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<13> layer 1 -80 -170
pin name B signal _740_ layer 1 80 70
pin name Y signal _741_ layer 1 50 -340
cell 8916 NOR2X1_1152
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _741_ layer 1 -80 -270
pin name B signal _734_ layer 1 80 -31
pin name Y signal _742_ layer 1 0 -150
cell 8917 NAND2X1_2033
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<24> layer 1 -80 -170
pin name B signal _742_ layer 1 80 70
pin name Y signal _743_ layer 1 50 -340
cell 8918 INVX1_1244
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wSelec<14> layer 1 -40 -270
pin name Y signal _744_ layer 1 40 0
cell 8919 NAND2X1_2034
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _744_ layer 1 -80 -170
pin name B signal _733_ layer 1 80 70
pin name Y signal _745_ layer 1 50 -340
cell 8920 NOR2X1_1153
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _732_ layer 1 -80 -270
pin name B signal _745_ layer 1 80 -31
pin name Y signal _746_ layer 1 0 -150
cell 8921 NAND2X1_2035
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<13> layer 1 -80 -170
pin name B signal wSelec<12> layer 1 80 70
pin name Y signal _747_ layer 1 50 -340
cell 8922 NOR2X1_1154
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _747_ layer 1 -80 -270
pin name B signal _734_ layer 1 80 -31
pin name Y signal _748_ layer 1 0 -150
cell 8923 AOI22X1_1538
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _748_ layer 1 -120 -35
pin name B signal wData<28> layer 1 -80 -131
pin name C signal wData<4> layer 1 160 -31
pin name D signal _746_ layer 1 70 -90
pin name Y signal _749_ layer 1 5 -216
cell 8924 NAND3X1_540
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _743_ layer 1 -120 30
pin name B signal _749_ layer 1 -20 -50
pin name C signal _739_ layer 1 40 130
pin name Y signal _750_ layer 1 -40 340
cell 8925 NAND2X1_2036
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<15> layer 1 -80 -170
pin name B signal _744_ layer 1 80 70
pin name Y signal _751_ layer 1 50 -340
cell 8926 NOR2X1_1155
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _751_ layer 1 -80 -270
pin name B signal _737_ layer 1 80 -31
pin name Y signal _752_ layer 1 0 -150
cell 8927 NAND2X1_2037
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<32> layer 1 -80 -170
pin name B signal _752_ layer 1 80 70
pin name Y signal _753_ layer 1 50 -340
cell 8928 NAND2X1_2038
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wSelec<14> layer 1 -80 -170
pin name B signal wSelec<15> layer 1 80 70
pin name Y signal _754_ layer 1 50 -340
cell 8929 NOR2X1_1156
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _754_ layer 1 -80 -270
pin name B signal _741_ layer 1 80 -31
pin name Y signal _755_ layer 1 0 -150
cell 8930 NOR2X1_1157
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _754_ layer 1 -80 -270
pin name B signal _732_ layer 1 80 -31
pin name Y signal _756_ layer 1 0 -150
cell 8931 AOI22X1_1539
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _755_ layer 1 -120 -35
pin name B signal wData<56> layer 1 -80 -131
pin name C signal wData<52> layer 1 160 -31
pin name D signal _756_ layer 1 70 -90
pin name Y signal _757_ layer 1 5 -216
cell 8932 NOR2X1_1158
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _747_ layer 1 -80 -270
pin name B signal _754_ layer 1 80 -31
pin name Y signal _758_ layer 1 0 -150
cell 8933 NOR2X1_1159
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _747_ layer 1 -80 -270
pin name B signal _751_ layer 1 80 -31
pin name Y signal _759_ layer 1 0 -150
cell 8934 AOI22X1_1540
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<60> layer 1 -120 -35
pin name B signal _758_ layer 1 -80 -131
pin name C signal _759_ layer 1 160 -31
pin name D signal wData<44> layer 1 70 -90
pin name Y signal _760_ layer 1 5 -216
cell 8935 NAND3X1_541
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _753_ layer 1 -120 30
pin name B signal _760_ layer 1 -20 -50
pin name C signal _757_ layer 1 40 130
pin name Y signal _761_ layer 1 -40 340
cell 8936 NOR2X1_1160
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _741_ layer 1 -80 -270
pin name B signal _751_ layer 1 80 -31
pin name Y signal _762_ layer 1 0 -150
cell 8937 NAND2X1_2039
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<40> layer 1 -80 -170
pin name B signal _762_ layer 1 80 70
pin name Y signal _763_ layer 1 50 -340
cell 8938 NOR2X1_1161
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _751_ layer 1 -80 -270
pin name B signal _732_ layer 1 80 -31
pin name Y signal _764_ layer 1 0 -150
cell 8939 NAND2X1_2040
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<36> layer 1 -80 -170
pin name B signal _764_ layer 1 80 70
pin name Y signal _765_ layer 1 50 -340
cell 8940 NOR2X1_1162
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _745_ layer 1 -80 -270
pin name B signal _737_ layer 1 80 -31
pin name Y signal _766_ layer 1 0 -150
cell 8941 NAND2X1_2041
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<0> layer 1 -80 -170
pin name B signal _766_ layer 1 80 70
pin name Y signal _767_ layer 1 50 -340
cell 8942 NAND3X1_542
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _763_ layer 1 -120 30
pin name B signal _765_ layer 1 -20 -50
pin name C signal _767_ layer 1 40 130
pin name Y signal _768_ layer 1 -40 340
cell 8943 INVX1_1245
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<48> layer 1 -40 -270
pin name Y signal _769_ layer 1 40 0
cell 8944 NOR2X1_1163
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _744_ layer 1 -80 -270
pin name B signal _733_ layer 1 80 -31
pin name Y signal _770_ layer 1 0 -150
cell 8945 NAND2X1_2042
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _736_ layer 1 -80 -170
pin name B signal _770_ layer 1 80 70
pin name Y signal _771_ layer 1 50 -340
cell 8946 NOR2X1_1164
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _741_ layer 1 -80 -270
pin name B signal _745_ layer 1 80 -31
pin name Y signal _772_ layer 1 0 -150
cell 8947 NOR2X1_1165
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _747_ layer 1 -80 -270
pin name B signal _745_ layer 1 80 -31
pin name Y signal _773_ layer 1 0 -150
cell 8948 AOI22X1_1541
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _772_ layer 1 -120 -35
pin name B signal wData<8> layer 1 -80 -131
pin name C signal wData<12> layer 1 160 -31
pin name D signal _773_ layer 1 70 -90
pin name Y signal _774_ layer 1 5 -216
cell 8949 OAI21X1_343
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _769_ layer 1 -80 -165
pin name B signal _771_ layer 1 -40 -70
pin name C signal _774_ layer 1 80 150
pin name Y signal _775_ layer 1 25 -50
cell 8950 OR2X2_112
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _775_ layer 1 -120 -270
pin name B signal _768_ layer 1 -20 -111
pin name Y signal _776_ layer 1 120 -50
cell 8951 NOR3X1_840
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _750_ layer 1 -175 -251
pin name B signal _761_ layer 1 -100 -150
pin name C signal _776_ layer 1 -20 -50
pin name Y signal _777_ layer 1 -106 -335
cell 8952 AND2X2_214
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _777_ layer 1 -120 -131
pin name B signal _541_ layer 1 -40 -50
pin name Y signal _778_ layer 1 89 -340
cell 8953 AOI21X1_232
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _632_ layer 1 -80 -35
pin name B signal _730_ layer 1 -40 -131
pin name C signal _778_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<0> layer 1 40 -340
cell 8954 INVX1_1246
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _649_ layer 1 -40 -270
pin name Y signal _779_ layer 1 40 0
cell 8955 AOI21X1_233
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><1> layer 1 -80 -35
pin name B signal _779_ layer 1 -40 -131
pin name C signal _541_ layer 1 120 -251
pin name Y signal _780_ layer 1 40 -340
cell 8956 AOI22X1_1542
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><1> layer 1 -120 -35
pin name B signal _549_ layer 1 -80 -131
pin name C signal _565_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><1> layer 1 70 -90
pin name Y signal _781_ layer 1 5 -216
cell 8957 AOI22X1_1543
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><1> layer 1 -120 -35
pin name B signal _569_ layer 1 -80 -131
pin name C signal _575_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><1> layer 1 70 -90
pin name Y signal _782_ layer 1 5 -216
cell 8958 NAND3X1_543
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _780_ layer 1 -120 30
pin name B signal _781_ layer 1 -20 -50
pin name C signal _782_ layer 1 40 130
pin name Y signal _783_ layer 1 -40 340
cell 8959 INVX1_1247
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _609_ layer 1 -40 -270
pin name Y signal _784_ layer 1 40 0
cell 8960 AOI22X1_1544
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _634_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><1> layer 1 160 -31
pin name D signal _784_ layer 1 70 -90
pin name Y signal _785_ layer 1 5 -216
cell 8961 AOI22X1_1545
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><1> layer 1 -120 -35
pin name B signal _708_ layer 1 -80 -131
pin name C signal _587_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><1> layer 1 70 -90
pin name Y signal _786_ layer 1 5 -216
cell 8962 INVX1_1248
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><1> layer 1 -40 -270
pin name Y signal _787_ layer 1 40 0
cell 8963 INVX1_1249
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><1> layer 1 -40 -270
pin name Y signal _788_ layer 1 40 0
cell 8964 OAI22X1_264
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _787_ layer 1 -120 -165
pin name B signal _596_ layer 1 -80 -70
pin name C signal _594_ layer 1 160 -131
pin name D signal _788_ layer 1 80 -70
pin name Y signal _789_ layer 1 0 -150
cell 8965 INVX1_1250
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><1> layer 1 -40 -270
pin name Y signal _790_ layer 1 40 0
cell 8966 NAND2X1_2043
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><1> layer 1 -80 -170
pin name B signal _697_ layer 1 80 70
pin name Y signal _791_ layer 1 50 -340
cell 8967 OAI21X1_344
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _790_ layer 1 -80 -165
pin name B signal _602_ layer 1 -40 -70
pin name C signal _791_ layer 1 80 150
pin name Y signal _792_ layer 1 25 -50
cell 8968 NOR2X1_1166
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _789_ layer 1 -80 -270
pin name B signal _792_ layer 1 80 -31
pin name Y signal _793_ layer 1 0 -150
cell 8969 NAND3X1_544
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _785_ layer 1 -120 30
pin name B signal _786_ layer 1 -20 -50
pin name C signal _793_ layer 1 40 130
pin name Y signal _794_ layer 1 -40 340
cell 8970 INVX1_1251
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><1> layer 1 -40 -270
pin name Y signal _795_ layer 1 40 0
cell 8971 NAND2X1_2044
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><1> layer 1 -80 -170
pin name B signal _581_ layer 1 80 70
pin name Y signal _796_ layer 1 50 -340
cell 8972 OAI21X1_345
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _795_ layer 1 -80 -165
pin name B signal _611_ layer 1 -40 -70
pin name C signal _796_ layer 1 80 150
pin name Y signal _797_ layer 1 25 -50
cell 8973 INVX1_1252
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><1> layer 1 -40 -270
pin name Y signal _798_ layer 1 40 0
cell 8974 INVX1_1253
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><1> layer 1 -40 -270
pin name Y signal _799_ layer 1 40 0
cell 8975 OAI22X1_265
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _798_ layer 1 -120 -165
pin name B signal _617_ layer 1 -80 -70
pin name C signal _615_ layer 1 160 -131
pin name D signal _799_ layer 1 80 -70
pin name Y signal _800_ layer 1 0 -150
cell 8976 NOR2X1_1167
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _800_ layer 1 -80 -270
pin name B signal _797_ layer 1 80 -31
pin name Y signal _801_ layer 1 0 -150
cell 8977 AOI22X1_1546
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _701_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><1> layer 1 160 -31
pin name D signal _674_ layer 1 70 -90
pin name Y signal _802_ layer 1 5 -216
cell 8978 AND2X2_215
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _548_ layer 1 -120 -131
pin name B signal _563_ layer 1 -40 -50
pin name Y signal _803_ layer 1 89 -340
cell 8979 AOI22X1_1547
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><1> layer 1 -120 -35
pin name B signal _673_ layer 1 -80 -131
pin name C signal _803_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><1> layer 1 70 -90
pin name Y signal _804_ layer 1 5 -216
cell 8980 NAND3X1_545
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _802_ layer 1 -120 30
pin name B signal _804_ layer 1 -20 -50
pin name C signal _801_ layer 1 40 130
pin name Y signal _805_ layer 1 -40 340
cell 8981 NOR3X1_841
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _805_ layer 1 -175 -251
pin name B signal _783_ layer 1 -100 -150
pin name C signal _794_ layer 1 -20 -50
pin name Y signal _806_ layer 1 -106 -335
cell 8982 INVX1_1254
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><1> layer 1 -40 -270
pin name Y signal _807_ layer 1 40 0
cell 8983 NAND2X1_2045
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><1> layer 1 -80 -170
pin name B signal _636_ layer 1 80 70
pin name Y signal _808_ layer 1 50 -340
cell 8984 OAI21X1_346
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _638_ layer 1 -80 -165
pin name B signal _807_ layer 1 -40 -70
pin name C signal _808_ layer 1 80 150
pin name Y signal _809_ layer 1 25 -50
cell 8985 AOI21X1_234
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><1> layer 1 -80 -35
pin name B signal _685_ layer 1 -40 -131
pin name C signal _809_ layer 1 120 -251
pin name Y signal _810_ layer 1 40 -340
cell 8986 INVX1_1255
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><1> layer 1 -40 -270
pin name Y signal _811_ layer 1 40 0
cell 8987 INVX1_1256
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><1> layer 1 -40 -270
pin name Y signal _812_ layer 1 40 0
cell 8988 OAI22X1_266
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _812_ layer 1 -120 -165
pin name B signal _644_ layer 1 -80 -70
pin name C signal _645_ layer 1 160 -131
pin name D signal _811_ layer 1 80 -70
pin name Y signal _813_ layer 1 0 -150
cell 8989 INVX1_1257
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><1> layer 1 -40 -270
pin name Y signal _814_ layer 1 40 0
cell 8990 NAND2X1_2046
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><1> layer 1 -80 -170
pin name B signal _654_ layer 1 80 70
pin name Y signal _815_ layer 1 50 -340
cell 8991 OAI21X1_347
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _555_ layer 1 -80 -165
pin name B signal _814_ layer 1 -40 -70
pin name C signal _815_ layer 1 80 150
pin name Y signal _816_ layer 1 25 -50
cell 8992 NOR2X1_1168
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _816_ layer 1 -80 -270
pin name B signal _813_ layer 1 80 -31
pin name Y signal _817_ layer 1 0 -150
cell 8993 INVX1_1258
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><1> layer 1 -40 -270
pin name Y signal _818_ layer 1 40 0
cell 8994 INVX1_1259
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><1> layer 1 -40 -270
pin name Y signal _819_ layer 1 40 0
cell 8995 OAI22X1_267
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _650_ layer 1 -120 -165
pin name B signal _819_ layer 1 -80 -70
pin name C signal _656_ layer 1 160 -131
pin name D signal _818_ layer 1 80 -70
pin name Y signal _820_ layer 1 0 -150
cell 8996 INVX1_1260
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><1> layer 1 -40 -270
pin name Y signal _821_ layer 1 40 0
cell 8997 NOR2X1_1169
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _821_ layer 1 -80 -270
pin name B signal _661_ layer 1 80 -31
pin name Y signal _822_ layer 1 0 -150
cell 8998 INVX1_1261
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><1> layer 1 -40 -270
pin name Y signal _823_ layer 1 40 0
cell 8999 NOR2X1_1170
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _823_ layer 1 -80 -270
pin name B signal _662_ layer 1 80 -31
pin name Y signal _824_ layer 1 0 -150
cell 9000 NOR3X1_842
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _822_ layer 1 -175 -251
pin name B signal _820_ layer 1 -100 -150
pin name C signal _824_ layer 1 -20 -50
pin name Y signal _825_ layer 1 -106 -335
cell 9001 NAND3X1_546
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _817_ layer 1 -120 30
pin name B signal _810_ layer 1 -20 -50
pin name C signal _825_ layer 1 40 130
pin name Y signal _826_ layer 1 -40 340
cell 9002 AOI22X1_1548
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><1> layer 1 -120 -35
pin name B signal _666_ layer 1 -80 -131
pin name C signal _667_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><1> layer 1 70 -90
pin name Y signal _827_ layer 1 5 -216
cell 9003 AOI22X1_1549
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _669_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><1> layer 1 160 -31
pin name D signal _670_ layer 1 70 -90
pin name Y signal _828_ layer 1 5 -216
cell 9004 NAND2X1_2047
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _827_ layer 1 -80 -170
pin name B signal _828_ layer 1 80 70
pin name Y signal _829_ layer 1 50 -340
cell 9005 AOI22X1_1550
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><1> layer 1 -120 -35
pin name B signal _677_ layer 1 -80 -131
pin name C signal _676_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><1> layer 1 70 -90
pin name Y signal _830_ layer 1 5 -216
cell 9006 AOI22X1_1551
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _620_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><1> layer 1 160 -31
pin name D signal _627_ layer 1 70 -90
pin name Y signal _831_ layer 1 5 -216
cell 9007 NAND2X1_2048
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _830_ layer 1 -80 -170
pin name B signal _831_ layer 1 80 70
pin name Y signal _832_ layer 1 50 -340
cell 9008 NOR2X1_1171
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _829_ layer 1 -80 -270
pin name B signal _832_ layer 1 80 -31
pin name Y signal _833_ layer 1 0 -150
cell 9009 AOI22X1_1552
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _681_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><1> layer 1 160 -31
pin name D signal _682_ layer 1 70 -90
pin name Y signal _834_ layer 1 5 -216
cell 9010 AOI22X1_1553
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _583_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><1> layer 1 160 -31
pin name D signal _684_ layer 1 70 -90
pin name Y signal _835_ layer 1 5 -216
cell 9011 NAND2X1_2049
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _834_ layer 1 -80 -170
pin name B signal _835_ layer 1 80 70
pin name Y signal _836_ layer 1 50 -340
cell 9012 AOI22X1_1554
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><1> layer 1 -120 -35
pin name B signal _688_ layer 1 -80 -131
pin name C signal _689_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><1> layer 1 70 -90
pin name Y signal _837_ layer 1 5 -216
cell 9013 AOI22X1_1555
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _691_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><1> layer 1 160 -31
pin name D signal _692_ layer 1 70 -90
pin name Y signal _838_ layer 1 5 -216
cell 9014 NAND2X1_2050
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _838_ layer 1 -80 -170
pin name B signal _837_ layer 1 80 70
pin name Y signal _839_ layer 1 50 -340
cell 9015 NOR2X1_1172
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _836_ layer 1 -80 -270
pin name B signal _839_ layer 1 80 -31
pin name Y signal _840_ layer 1 0 -150
cell 9016 NAND2X1_2051
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _840_ layer 1 -80 -170
pin name B signal _833_ layer 1 80 70
pin name Y signal _841_ layer 1 50 -340
cell 9017 AOI22X1_1556
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><1> layer 1 -120 -35
pin name B signal _698_ layer 1 -80 -131
pin name C signal _599_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><1> layer 1 70 -90
pin name Y signal _842_ layer 1 5 -216
cell 9018 AOI22X1_1557
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _622_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><1> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><1> layer 1 160 -31
pin name D signal _700_ layer 1 70 -90
pin name Y signal _843_ layer 1 5 -216
cell 9019 NAND2X1_2052
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _842_ layer 1 -80 -170
pin name B signal _843_ layer 1 80 70
pin name Y signal _844_ layer 1 50 -340
cell 9020 AOI22X1_1558
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><1> layer 1 -120 -35
pin name B signal _589_ layer 1 -80 -131
pin name C signal _709_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><1> layer 1 70 -90
pin name Y signal _845_ layer 1 5 -216
cell 9021 NAND2X1_2053
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><1> layer 1 -80 -170
pin name B signal _704_ layer 1 80 70
pin name Y signal _846_ layer 1 50 -340
cell 9022 NAND2X1_2054
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><1> layer 1 -80 -170
pin name B signal _706_ layer 1 80 70
pin name Y signal _847_ layer 1 50 -340
cell 9023 NAND3X1_547
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _846_ layer 1 -120 30
pin name B signal _847_ layer 1 -20 -50
pin name C signal _845_ layer 1 40 130
pin name Y signal _848_ layer 1 -40 340
cell 9024 NOR2X1_1173
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _848_ layer 1 -80 -270
pin name B signal _844_ layer 1 80 -31
pin name Y signal _849_ layer 1 0 -150
cell 9025 AOI22X1_1559
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><1> layer 1 -120 -35
pin name B signal _713_ layer 1 -80 -131
pin name C signal _714_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><1> layer 1 70 -90
pin name Y signal _850_ layer 1 5 -216
cell 9026 NAND2X1_2055
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><1> layer 1 -80 -170
pin name B signal _716_ layer 1 80 70
pin name Y signal _851_ layer 1 50 -340
cell 9027 NAND2X1_2056
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><1> layer 1 -80 -170
pin name B signal _718_ layer 1 80 70
pin name Y signal _852_ layer 1 50 -340
cell 9028 NAND3X1_548
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _851_ layer 1 -120 30
pin name B signal _852_ layer 1 -20 -50
pin name C signal _850_ layer 1 40 130
pin name Y signal _853_ layer 1 -40 340
cell 9029 AOI22X1_1560
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><1> layer 1 -120 -35
pin name B signal _722_ layer 1 -80 -131
pin name C signal _721_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><1> layer 1 70 -90
pin name Y signal _854_ layer 1 5 -216
cell 9030 AOI22X1_1561
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><1> layer 1 -120 -35
pin name B signal _725_ layer 1 -80 -131
pin name C signal _724_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><1> layer 1 70 -90
pin name Y signal _855_ layer 1 5 -216
cell 9031 NAND2X1_2057
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _854_ layer 1 -80 -170
pin name B signal _855_ layer 1 80 70
pin name Y signal _856_ layer 1 50 -340
cell 9032 NOR2X1_1174
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _856_ layer 1 -80 -270
pin name B signal _853_ layer 1 80 -31
pin name Y signal _857_ layer 1 0 -150
cell 9033 NAND2X1_2058
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _849_ layer 1 -80 -170
pin name B signal _857_ layer 1 80 70
pin name Y signal _858_ layer 1 50 -340
cell 9034 NOR3X1_843
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _841_ layer 1 -175 -251
pin name B signal _826_ layer 1 -100 -150
pin name C signal _858_ layer 1 -20 -50
pin name Y signal _859_ layer 1 -106 -335
cell 9035 AOI21X1_235
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<21> layer 1 -80 -35
pin name B signal _735_ layer 1 -40 -131
pin name C signal _540_ layer 1 120 -251
pin name Y signal _860_ layer 1 40 -340
cell 9036 AOI22X1_1562
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _738_ layer 1 -120 -35
pin name B signal wData<17> layer 1 -80 -131
pin name C signal wData<1> layer 1 160 -31
pin name D signal _766_ layer 1 70 -90
pin name Y signal _861_ layer 1 5 -216
cell 9037 AOI22X1_1563
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _759_ layer 1 -120 -35
pin name B signal wData<45> layer 1 -80 -131
pin name C signal wData<25> layer 1 160 -31
pin name D signal _742_ layer 1 70 -90
pin name Y signal _862_ layer 1 5 -216
cell 9038 NAND3X1_549
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _860_ layer 1 -120 30
pin name B signal _862_ layer 1 -20 -50
pin name C signal _861_ layer 1 40 130
pin name Y signal _863_ layer 1 -40 340
cell 9039 NAND3X1_550
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<49> layer 1 -120 30
pin name B signal _736_ layer 1 -20 -50
pin name C signal _770_ layer 1 40 130
pin name Y signal _864_ layer 1 -40 340
cell 9040 AOI22X1_1564
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<61> layer 1 -120 -35
pin name B signal _758_ layer 1 -80 -131
pin name C signal _746_ layer 1 160 -31
pin name D signal wData<5> layer 1 70 -90
pin name Y signal _865_ layer 1 5 -216
cell 9041 AND2X2_216
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _865_ layer 1 -120 -131
pin name B signal _864_ layer 1 -40 -50
pin name Y signal _866_ layer 1 89 -340
cell 9042 AOI22X1_1565
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _755_ layer 1 -120 -35
pin name B signal wData<57> layer 1 -80 -131
pin name C signal wData<41> layer 1 160 -31
pin name D signal _762_ layer 1 70 -90
pin name Y signal _867_ layer 1 5 -216
cell 9043 AOI22X1_1566
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal wData<53> layer 1 -120 -35
pin name B signal _756_ layer 1 -80 -131
pin name C signal _752_ layer 1 160 -31
pin name D signal wData<33> layer 1 70 -90
pin name Y signal _868_ layer 1 5 -216
cell 9044 AND2X2_217
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _868_ layer 1 -120 -131
pin name B signal _867_ layer 1 -40 -50
pin name Y signal _869_ layer 1 89 -340
cell 9045 AOI22X1_1567
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _772_ layer 1 -120 -35
pin name B signal wData<9> layer 1 -80 -131
pin name C signal wData<13> layer 1 160 -31
pin name D signal _773_ layer 1 70 -90
pin name Y signal _870_ layer 1 5 -216
cell 9046 AOI22X1_1568
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _748_ layer 1 -120 -35
pin name B signal wData<29> layer 1 -80 -131
pin name C signal wData<37> layer 1 160 -31
pin name D signal _764_ layer 1 70 -90
pin name Y signal _871_ layer 1 5 -216
cell 9047 AND2X2_218
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _870_ layer 1 -120 -131
pin name B signal _871_ layer 1 -40 -50
pin name Y signal _872_ layer 1 89 -340
cell 9048 NAND3X1_551
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _866_ layer 1 -120 30
pin name B signal _872_ layer 1 -20 -50
pin name C signal _869_ layer 1 40 130
pin name Y signal _873_ layer 1 -40 340
cell 9049 NOR2X1_1175
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _863_ layer 1 -80 -270
pin name B signal _873_ layer 1 80 -31
pin name Y signal _874_ layer 1 0 -150
cell 9050 AOI21X1_236
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _806_ layer 1 -80 -35
pin name B signal _859_ layer 1 -40 -131
pin name C signal _874_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<1> layer 1 40 -340
cell 9051 AOI21X1_237
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><2> layer 1 -80 -35
pin name B signal _779_ layer 1 -40 -131
pin name C signal _541_ layer 1 120 -251
pin name Y signal _875_ layer 1 40 -340
cell 9052 INVX1_1262
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _638_ layer 1 -40 -270
pin name Y signal _876_ layer 1 40 0
cell 9053 AOI22X1_1569
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><2> layer 1 -120 -35
pin name B signal _549_ layer 1 -80 -131
pin name C signal _876_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><2> layer 1 70 -90
pin name Y signal _877_ layer 1 5 -216
cell 9054 INVX1_1263
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal _650_ layer 1 -40 -270
pin name Y signal _878_ layer 1 40 0
cell 9055 AOI22X1_1570
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<18><2> layer 1 -120 -35
pin name B signal _685_ layer 1 -80 -131
pin name C signal _878_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><2> layer 1 70 -90
pin name Y signal _879_ layer 1 5 -216
cell 9056 NAND3X1_552
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _879_ layer 1 -120 30
pin name B signal _875_ layer 1 -20 -50
pin name C signal _877_ layer 1 40 130
pin name Y signal _880_ layer 1 -40 340
cell 9057 AOI22X1_1571
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _634_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><2> layer 1 160 -31
pin name D signal _784_ layer 1 70 -90
pin name Y signal _881_ layer 1 5 -216
cell 9058 AOI22X1_1572
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><2> layer 1 -120 -35
pin name B signal _583_ layer 1 -80 -131
pin name C signal _556_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><2> layer 1 70 -90
pin name Y signal _882_ layer 1 5 -216
cell 9059 INVX1_1264
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><2> layer 1 -40 -270
pin name Y signal _883_ layer 1 40 0
cell 9060 NAND2X1_2059
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<40><2> layer 1 -80 -170
pin name B signal _673_ layer 1 80 70
pin name Y signal _884_ layer 1 50 -340
cell 9061 OAI21X1_348
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _883_ layer 1 -80 -165
pin name B signal _645_ layer 1 -40 -70
pin name C signal _884_ layer 1 80 150
pin name Y signal _885_ layer 1 25 -50
cell 9062 INVX1_1265
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><2> layer 1 -40 -270
pin name Y signal _886_ layer 1 40 0
cell 9063 NAND2X1_2060
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<26><2> layer 1 -80 -170
pin name B signal _599_ layer 1 80 70
pin name Y signal _887_ layer 1 50 -340
cell 9064 OAI21X1_349
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _886_ layer 1 -80 -165
pin name B signal _602_ layer 1 -40 -70
pin name C signal _887_ layer 1 80 150
pin name Y signal _888_ layer 1 25 -50
cell 9065 NOR2X1_1176
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _885_ layer 1 -80 -270
pin name B signal _888_ layer 1 80 -31
pin name Y signal _889_ layer 1 0 -150
cell 9066 NAND3X1_553
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _881_ layer 1 -120 30
pin name B signal _882_ layer 1 -20 -50
pin name C signal _889_ layer 1 40 130
pin name Y signal _890_ layer 1 -40 340
cell 9067 INVX1_1266
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><2> layer 1 -40 -270
pin name Y signal _891_ layer 1 40 0
cell 9068 NAND2X1_2061
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><2> layer 1 -80 -170
pin name B signal _581_ layer 1 80 70
pin name Y signal _892_ layer 1 50 -340
cell 9069 OAI21X1_350
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _891_ layer 1 -80 -165
pin name B signal _611_ layer 1 -40 -70
pin name C signal _892_ layer 1 80 150
pin name Y signal _893_ layer 1 25 -50
cell 9070 INVX1_1267
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><2> layer 1 -40 -270
pin name Y signal _894_ layer 1 40 0
cell 9071 INVX1_1268
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><2> layer 1 -40 -270
pin name Y signal _895_ layer 1 40 0
cell 9072 OAI22X1_268
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _894_ layer 1 -120 -165
pin name B signal _617_ layer 1 -80 -70
pin name C signal _615_ layer 1 160 -131
pin name D signal _895_ layer 1 80 -70
pin name Y signal _896_ layer 1 0 -150
cell 9073 NOR2X1_1177
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _896_ layer 1 -80 -270
pin name B signal _893_ layer 1 80 -31
pin name Y signal _897_ layer 1 0 -150
cell 9074 AOI22X1_1573
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _701_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<46><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<41><2> layer 1 160 -31
pin name D signal _674_ layer 1 70 -90
pin name Y signal _898_ layer 1 5 -216
cell 9075 AND2X2_219
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _573_ layer 1 -120 -131
pin name B signal _595_ layer 1 -40 -50
pin name Y signal _899_ layer 1 89 -340
cell 9076 AOI22X1_1574
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><2> layer 1 -120 -35
pin name B signal _899_ layer 1 -80 -131
pin name C signal _803_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<52><2> layer 1 70 -90
pin name Y signal _900_ layer 1 5 -216
cell 9077 NAND3X1_554
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _898_ layer 1 -120 30
pin name B signal _900_ layer 1 -20 -50
pin name C signal _897_ layer 1 40 130
pin name Y signal _901_ layer 1 -40 340
cell 9078 NOR3X1_844
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _901_ layer 1 -175 -251
pin name B signal _880_ layer 1 -100 -150
pin name C signal _890_ layer 1 -20 -50
pin name Y signal _902_ layer 1 -106 -335
cell 9079 INVX1_1269
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<1><2> layer 1 -40 -270
pin name Y signal _903_ layer 1 40 0
cell 9080 NOR3X1_845
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _903_ layer 1 -175 -251
pin name B signal _568_ layer 1 -100 -150
pin name C signal _567_ layer 1 -20 -50
pin name Y signal _904_ layer 1 -106 -335
cell 9081 AND2X2_220
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _589_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<63><2> layer 1 -40 -50
pin name Y signal _905_ layer 1 89 -340
cell 9082 AND2X2_221
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _709_ layer 1 -120 -131
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<56><2> layer 1 -40 -50
pin name Y signal _906_ layer 1 89 -340
cell 9083 NOR3X1_846
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _906_ layer 1 -175 -251
pin name B signal _905_ layer 1 -100 -150
pin name C signal _904_ layer 1 -20 -50
pin name Y signal _907_ layer 1 -106 -335
cell 9084 INVX1_1270
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<57><2> layer 1 -40 -270
pin name Y signal _908_ layer 1 40 0
cell 9085 INVX1_1271
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<28><2> layer 1 -40 -270
pin name Y signal _909_ layer 1 40 0
cell 9086 OAI22X1_269
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _909_ layer 1 -120 -165
pin name B signal _644_ layer 1 -80 -70
pin name C signal _594_ layer 1 160 -131
pin name D signal _908_ layer 1 80 -70
pin name Y signal _910_ layer 1 0 -150
cell 9087 INVX1_1272
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<58><2> layer 1 -40 -270
pin name Y signal _911_ layer 1 40 0
cell 9088 INVX1_1273
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<2><2> layer 1 -40 -270
pin name Y signal _912_ layer 1 40 0
cell 9089 NAND2X1_2062
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _585_ layer 1 -80 -170
pin name B signal _586_ layer 1 80 70
pin name Y signal _913_ layer 1 50 -340
cell 9090 OAI22X1_270
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _913_ layer 1 -120 -165
pin name B signal _912_ layer 1 -80 -70
pin name C signal _911_ layer 1 160 -131
pin name D signal _564_ layer 1 80 -70
pin name Y signal _914_ layer 1 0 -150
cell 9091 NOR2X1_1178
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _910_ layer 1 -80 -270
pin name B signal _914_ layer 1 80 -31
pin name Y signal _915_ layer 1 0 -150
cell 9092 INVX1_1274
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<37><2> layer 1 -40 -270
pin name Y signal _916_ layer 1 40 0
cell 9093 NOR3X1_847
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _545_ layer 1 -175 -251
pin name B signal _562_ layer 1 -100 -150
pin name C signal _553_ layer 1 -20 -50
pin name Y signal _917_ layer 1 -106 -335
cell 9094 NAND2X1_2063
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<48><2> layer 1 -80 -170
pin name B signal _917_ layer 1 80 70
pin name Y signal _918_ layer 1 50 -340
cell 9095 OAI21X1_351
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _574_ layer 1 -80 -165
pin name B signal _916_ layer 1 -40 -70
pin name C signal _918_ layer 1 80 150
pin name Y signal _919_ layer 1 25 -50
cell 9096 INVX1_1275
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<49><2> layer 1 -40 -270
pin name Y signal _920_ layer 1 40 0
cell 9097 INVX1_1276
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<30><2> layer 1 -40 -270
pin name Y signal _921_ layer 1 40 0
cell 9098 OAI22X1_271
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _661_ layer 1 -120 -165
pin name B signal _921_ layer 1 -80 -70
pin name C signal _920_ layer 1 160 -131
pin name D signal _662_ layer 1 80 -70
pin name Y signal _922_ layer 1 0 -150
cell 9099 NOR2X1_1179
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _919_ layer 1 -80 -270
pin name B signal _922_ layer 1 80 -31
pin name Y signal _923_ layer 1 0 -150
cell 9100 NAND3X1_555
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _907_ layer 1 -120 30
pin name B signal _923_ layer 1 -20 -50
pin name C signal _915_ layer 1 40 130
pin name Y signal _924_ layer 1 -40 340
cell 9101 AOI22X1_1575
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<0><2> layer 1 -120 -35
pin name B signal _666_ layer 1 -80 -131
pin name C signal _667_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<61><2> layer 1 70 -90
pin name Y signal _925_ layer 1 5 -216
cell 9102 AOI22X1_1576
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _669_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<62><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<59><2> layer 1 160 -31
pin name D signal _670_ layer 1 70 -90
pin name Y signal _926_ layer 1 5 -216
cell 9103 NAND2X1_2064
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _925_ layer 1 -80 -170
pin name B signal _926_ layer 1 80 70
pin name Y signal _927_ layer 1 50 -340
cell 9104 AOI22X1_1577
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<31><2> layer 1 -120 -35
pin name B signal _677_ layer 1 -80 -131
pin name C signal _676_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<29><2> layer 1 70 -90
pin name Y signal _928_ layer 1 5 -216
cell 9105 AOI22X1_1578
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _620_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<45><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<42><2> layer 1 160 -31
pin name D signal _627_ layer 1 70 -90
pin name Y signal _929_ layer 1 5 -216
cell 9106 NAND2X1_2065
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _928_ layer 1 -80 -170
pin name B signal _929_ layer 1 80 70
pin name Y signal _930_ layer 1 50 -340
cell 9107 NOR2X1_1180
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _927_ layer 1 -80 -270
pin name B signal _930_ layer 1 80 -31
pin name Y signal _931_ layer 1 0 -150
cell 9108 AOI22X1_1579
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _681_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<13><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<14><2> layer 1 160 -31
pin name D signal _682_ layer 1 70 -90
pin name Y signal _932_ layer 1 5 -216
cell 9109 AOI22X1_1580
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<12><2> layer 1 -120 -35
pin name B signal _708_ layer 1 -80 -131
pin name C signal _684_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<11><2> layer 1 70 -90
pin name Y signal _933_ layer 1 5 -216
cell 9110 NAND2X1_2066
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _933_ layer 1 -80 -170
pin name B signal _932_ layer 1 80 70
pin name Y signal _934_ layer 1 50 -340
cell 9111 AOI22X1_1581
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<15><2> layer 1 -120 -35
pin name B signal _688_ layer 1 -80 -131
pin name C signal _689_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<34><2> layer 1 70 -90
pin name Y signal _935_ layer 1 5 -216
cell 9112 AOI22X1_1582
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _691_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<32><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<44><2> layer 1 160 -31
pin name D signal _692_ layer 1 70 -90
pin name Y signal _936_ layer 1 5 -216
cell 9113 NAND2X1_2067
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _936_ layer 1 -80 -170
pin name B signal _935_ layer 1 80 70
pin name Y signal _937_ layer 1 50 -340
cell 9114 NOR2X1_1181
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _934_ layer 1 -80 -270
pin name B signal _937_ layer 1 80 -31
pin name Y signal _938_ layer 1 0 -150
cell 9115 NAND2X1_2068
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _938_ layer 1 -80 -170
pin name B signal _931_ layer 1 80 70
pin name Y signal _939_ layer 1 50 -340
cell 9116 AOI22X1_1583
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<50><2> layer 1 -120 -35
pin name B signal _698_ layer 1 -80 -131
pin name C signal _697_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><2> layer 1 70 -90
pin name Y signal _940_ layer 1 5 -216
cell 9117 AOI22X1_1584
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _622_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<43><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<36><2> layer 1 160 -31
pin name D signal _700_ layer 1 70 -90
pin name Y signal _941_ layer 1 5 -216
cell 9118 NAND2X1_2069
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _940_ layer 1 -80 -170
pin name B signal _941_ layer 1 80 70
pin name Y signal _942_ layer 1 50 -340
cell 9119 AOI22X1_1585
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<55><2> layer 1 -120 -35
pin name B signal _706_ layer 1 -80 -131
pin name C signal _704_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<25><2> layer 1 70 -90
pin name Y signal _943_ layer 1 5 -216
cell 9120 AOI22X1_1586
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _636_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<4><2> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><2> layer 1 160 -31
pin name D signal _654_ layer 1 70 -90
pin name Y signal _944_ layer 1 5 -216
cell 9121 NAND2X1_2070
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _944_ layer 1 -80 -170
pin name B signal _943_ layer 1 80 70
pin name Y signal _945_ layer 1 50 -340
cell 9122 NOR2X1_1182
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _945_ layer 1 -80 -270
pin name B signal _942_ layer 1 80 -31
pin name Y signal _946_ layer 1 0 -150
cell 9123 AOI22X1_1587
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<8><2> layer 1 -120 -35
pin name B signal _713_ layer 1 -80 -131
pin name C signal _714_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<53><2> layer 1 70 -90
pin name Y signal _947_ layer 1 5 -216
cell 9124 NAND2X1_2071
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<54><2> layer 1 -80 -170
pin name B signal _716_ layer 1 80 70
pin name Y signal _948_ layer 1 50 -340
cell 9125 NAND2X1_2072
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<33><2> layer 1 -80 -170
pin name B signal _718_ layer 1 80 70
pin name Y signal _949_ layer 1 50 -340
cell 9126 NAND3X1_556
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _948_ layer 1 -120 30
pin name B signal _949_ layer 1 -20 -50
pin name C signal _947_ layer 1 40 130
pin name Y signal _950_ layer 1 -40 340
cell 9127 AOI22X1_1588
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<60><2> layer 1 -120 -35
pin name B signal _722_ layer 1 -80 -131
pin name C signal _721_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<9><2> layer 1 70 -90
pin name Y signal _951_ layer 1 5 -216
cell 9128 AOI22X1_1589
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<51><2> layer 1 -120 -35
pin name B signal _725_ layer 1 -80 -131
pin name C signal _724_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<10><2> layer 1 70 -90
pin name Y signal _952_ layer 1 5 -216
cell 9129 NAND2X1_2073
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _951_ layer 1 -80 -170
pin name B signal _952_ layer 1 80 70
pin name Y signal _953_ layer 1 50 -340
cell 9130 NOR2X1_1183
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _953_ layer 1 -80 -270
pin name B signal _950_ layer 1 80 -31
pin name Y signal _954_ layer 1 0 -150
cell 9131 NAND2X1_2074
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _946_ layer 1 -80 -170
pin name B signal _954_ layer 1 80 70
pin name Y signal _955_ layer 1 50 -340
cell 9132 NOR3X1_848
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed4 layer 1 240 500
pin name A signal _939_ layer 1 -175 -251
pin name B signal _924_ layer 1 -100 -150
pin name C signal _955_ layer 1 -20 -50
pin name Y signal _956_ layer 1 -106 -335
cell 9133 AOI22X1_1590
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _762_ layer 1 -120 -35
pin name B signal wData<42> layer 1 -80 -131
pin name C signal wData<38> layer 1 160 -31
pin name D signal _764_ layer 1 70 -90
pin name Y signal _957_ layer 1 5 -216
cell 9134 AOI22X1_1591
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _759_ layer 1 -120 -35
pin name B signal wData<46> layer 1 -80 -131
pin name C signal _766_ layer 1 160 -31
pin name D signal wData<2> layer 1 70 -90
pin name Y signal _958_ layer 1 5 -216
cell 9135 NAND2X1_2075
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _957_ layer 1 -80 -170
pin name B signal _958_ layer 1 80 70
pin name Y signal _959_ layer 1 50 -340
cell 9136 AOI21X1_238
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<34> layer 1 -80 -35
pin name B signal _752_ layer 1 -40 -131
pin name C signal _959_ layer 1 120 -251
pin name Y signal _960_ layer 1 40 -340
cell 9137 INVX1_1277
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal wData<50> layer 1 -40 -270
pin name Y signal _961_ layer 1 40 0
cell 9138 AOI22X1_1592
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _772_ layer 1 -120 -35
pin name B signal wData<10> layer 1 -80 -131
pin name C signal wData<14> layer 1 160 -31
pin name D signal _773_ layer 1 70 -90
pin name Y signal _962_ layer 1 5 -216
cell 9139 OAI21X1_352
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _961_ layer 1 -80 -165
pin name B signal _771_ layer 1 -40 -70
pin name C signal _962_ layer 1 80 150
pin name Y signal _963_ layer 1 25 -50
cell 9140 AOI22X1_1593
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _735_ layer 1 -120 -35
pin name B signal wData<22> layer 1 -80 -131
pin name C signal wData<18> layer 1 160 -31
pin name D signal _738_ layer 1 70 -90
pin name Y signal _964_ layer 1 5 -216
cell 9141 NAND2X1_2076
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<26> layer 1 -80 -170
pin name B signal _742_ layer 1 80 70
pin name Y signal _965_ layer 1 50 -340
cell 9142 AOI22X1_1594
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _748_ layer 1 -120 -35
pin name B signal wData<30> layer 1 -80 -131
pin name C signal wData<6> layer 1 160 -31
pin name D signal _746_ layer 1 70 -90
pin name Y signal _966_ layer 1 5 -216
cell 9143 NAND3X1_557
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _965_ layer 1 -120 30
pin name B signal _966_ layer 1 -20 -50
pin name C signal _964_ layer 1 40 130
pin name Y signal _967_ layer 1 -40 340
cell 9144 NOR2X1_1184
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _963_ layer 1 -80 -270
pin name B signal _967_ layer 1 80 -31
pin name Y signal _968_ layer 1 0 -150
cell 9145 NAND2X1_2077
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<58> layer 1 -80 -170
pin name B signal _755_ layer 1 80 70
pin name Y signal _969_ layer 1 50 -340
cell 9146 NAND2X1_2078
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal wData<54> layer 1 -80 -170
pin name B signal _756_ layer 1 80 70
pin name Y signal _970_ layer 1 50 -340
cell 9147 NAND2X1_2079
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _969_ layer 1 -80 -170
pin name B signal _970_ layer 1 80 70
pin name Y signal _971_ layer 1 50 -340
cell 9148 AOI21X1_239
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal wData<62> layer 1 -80 -35
pin name B signal _758_ layer 1 -40 -131
pin name C signal _971_ layer 1 120 -251
pin name Y signal _972_ layer 1 40 -340
cell 9149 NAND3X1_558
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _960_ layer 1 -120 30
pin name B signal _972_ layer 1 -20 -50
pin name C signal _968_ layer 1 40 130
pin name Y signal _973_ layer 1 -40 340
cell 9150 NOR2X1_1185
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _540_ layer 1 -80 -270
pin name B signal _973_ layer 1 80 -31
pin name Y signal _974_ layer 1 0 -150
cell 9151 AOI21X1_240
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _902_ layer 1 -80 -35
pin name B signal _956_ layer 1 -40 -131
pin name C signal _974_ layer 1 120 -251
pin name Y signal input_selector_block.input_selector_i<0>.input_selector_j<1>.input_selector.r<2> layer 1 40 -340
cell 9152 AOI21X1_241
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<22><3> layer 1 -80 -35
pin name B signal _784_ layer 1 -40 -131
pin name C signal _541_ layer 1 120 -251
pin name Y signal _975_ layer 1 40 -340
cell 9153 AOI22X1_1595
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _556_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<17><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<6><3> layer 1 160 -31
pin name D signal _876_ layer 1 70 -90
pin name Y signal _976_ layer 1 5 -216
cell 9154 AOI22X1_1596
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<3><3> layer 1 -120 -35
pin name B signal _878_ layer 1 -80 -131
pin name C signal _634_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<23><3> layer 1 70 -90
pin name Y signal _977_ layer 1 5 -216
cell 9155 NAND3X1_559
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _977_ layer 1 -120 30
pin name B signal _975_ layer 1 -20 -50
pin name C signal _976_ layer 1 40 130
pin name Y signal _978_ layer 1 -40 340
cell 9156 AOI22X1_1597
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<19><3> layer 1 -120 -35
pin name B signal _583_ layer 1 -80 -131
pin name C signal _581_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<16><3> layer 1 70 -90
pin name Y signal _979_ layer 1 5 -216
cell 9157 AOI22X1_1598
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<7><3> layer 1 -120 -35
pin name B signal _654_ layer 1 -80 -131
pin name C signal _779_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<21><3> layer 1 70 -90
pin name Y signal _980_ layer 1 5 -216
cell 9158 INVX1_1278
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<47><3> layer 1 -40 -270
pin name Y signal _981_ layer 1 40 0
cell 9159 INVX1_1279
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<5><3> layer 1 -40 -270
pin name Y signal _982_ layer 1 40 0
cell 9160 OAI22X1_272
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _981_ layer 1 -120 -165
pin name B signal _596_ layer 1 -80 -70
pin name C signal _645_ layer 1 160 -131
pin name D signal _982_ layer 1 80 -70
pin name Y signal _983_ layer 1 0 -150
cell 9161 INVX1_1280
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<39><3> layer 1 -40 -270
pin name Y signal _984_ layer 1 40 0
cell 9162 NAND2X1_2080
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<27><3> layer 1 -80 -170
pin name B signal _697_ layer 1 80 70
pin name Y signal _985_ layer 1 50 -340
cell 9163 OAI21X1_353
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _984_ layer 1 -80 -165
pin name B signal _602_ layer 1 -40 -70
pin name C signal _985_ layer 1 80 150
pin name Y signal _986_ layer 1 25 -50
cell 9164 NOR2X1_1186
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name A signal _983_ layer 1 -80 -270
pin name B signal _986_ layer 1 80 -31
pin name Y signal _987_ layer 1 0 -150
cell 9165 NAND3X1_560
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _979_ layer 1 -120 30
pin name B signal _980_ layer 1 -20 -50
pin name C signal _987_ layer 1 40 130
pin name Y signal _988_ layer 1 -40 340
cell 9166 AND2X2_222
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _610_ layer 1 -120 -131
pin name B signal _544_ layer 1 -40 -50
pin name Y signal _989_ layer 1 89 -340
cell 9167 AOI22X1_1599
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal _549_ layer 1 -120 -35
pin name B signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<20><3> layer 1 -80 -131
pin name C signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<24><3> layer 1 160 -31
pin name D signal _989_ layer 1 70 -90
pin name Y signal _990_ layer 1 5 -216
cell 9168 AND2X2_223
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _608_ layer 1 -120 -131
pin name B signal _573_ layer 1 -40 -50
pin name Y signal _991_ layer 1 89 -340
cell 9169 AND2X2_224
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _616_ layer 1 -120 -131
pin name B signal _573_ layer 1 -40 -50
pin name Y signal _992_ layer 1 89 -340
cell 9170 AOI22X1_1600
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed1 layer 1 -120 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name A signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<35><3> layer 1 -120 -35
pin name B signal _992_ layer 1 -80 -131
pin name C signal _991_ layer 1 160 -31
pin name D signal input_selector_block.input_selector_i<0>.input_selector_j<0>.input_selector.chunksRegs<38><3> layer 1 70 -90
pin name Y signal _993_ layer 1 5 -216
pad 1 name twpin_clk
corners 4 -80 -100 -80 100 80 100 80 -100
pin name clk signal clk layer 1 0 0

pad 2 name twpin_rst
corners 4 -80 -100 -80 100 80 100 80 -100
pin name rst signal rst layer 1 0 0

pad 3 name twpin_wBusy
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wBusy signal wBusy layer 1 0 0

pad 4 name twpin_wSelec<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<0> signal wSelec<0> layer 1 0 0

pad 5 name twpin_wSelec<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<1> signal wSelec<1> layer 1 0 0

pad 6 name twpin_wSelec<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<2> signal wSelec<2> layer 1 0 0

pad 7 name twpin_wSelec<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<3> signal wSelec<3> layer 1 0 0

pad 8 name twpin_wSelec<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<4> signal wSelec<4> layer 1 0 0

pad 9 name twpin_wSelec<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<5> signal wSelec<5> layer 1 0 0

pad 10 name twpin_wSelec<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<6> signal wSelec<6> layer 1 0 0

pad 11 name twpin_wSelec<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<7> signal wSelec<7> layer 1 0 0

pad 12 name twpin_wSelec<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<8> signal wSelec<8> layer 1 0 0

pad 13 name twpin_wSelec<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<9> signal wSelec<9> layer 1 0 0

pad 14 name twpin_wSelec<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<10> signal wSelec<10> layer 1 0 0

pad 15 name twpin_wSelec<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<11> signal wSelec<11> layer 1 0 0

pad 16 name twpin_wSelec<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<12> signal wSelec<12> layer 1 0 0

pad 17 name twpin_wSelec<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<13> signal wSelec<13> layer 1 0 0

pad 18 name twpin_wSelec<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<14> signal wSelec<14> layer 1 0 0

pad 19 name twpin_wSelec<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<15> signal wSelec<15> layer 1 0 0

pad 20 name twpin_wSelec<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<16> signal wSelec<16> layer 1 0 0

pad 21 name twpin_wSelec<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<17> signal wSelec<17> layer 1 0 0

pad 22 name twpin_wSelec<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<18> signal wSelec<18> layer 1 0 0

pad 23 name twpin_wSelec<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<19> signal wSelec<19> layer 1 0 0

pad 24 name twpin_wSelec<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<20> signal wSelec<20> layer 1 0 0

pad 25 name twpin_wSelec<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<21> signal wSelec<21> layer 1 0 0

pad 26 name twpin_wSelec<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<22> signal wSelec<22> layer 1 0 0

pad 27 name twpin_wSelec<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<23> signal wSelec<23> layer 1 0 0

pad 28 name twpin_wSelec<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<24> signal wSelec<24> layer 1 0 0

pad 29 name twpin_wSelec<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<25> signal wSelec<25> layer 1 0 0

pad 30 name twpin_wSelec<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<26> signal wSelec<26> layer 1 0 0

pad 31 name twpin_wSelec<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<27> signal wSelec<27> layer 1 0 0

pad 32 name twpin_wSelec<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<28> signal wSelec<28> layer 1 0 0

pad 33 name twpin_wSelec<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<29> signal wSelec<29> layer 1 0 0

pad 34 name twpin_wSelec<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<30> signal wSelec<30> layer 1 0 0

pad 35 name twpin_wSelec<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<31> signal wSelec<31> layer 1 0 0

pad 36 name twpin_wSelec<32>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<32> signal wSelec<32> layer 1 0 0

pad 37 name twpin_wSelec<33>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<33> signal wSelec<33> layer 1 0 0

pad 38 name twpin_wSelec<34>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<34> signal wSelec<34> layer 1 0 0

pad 39 name twpin_wSelec<35>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<35> signal wSelec<35> layer 1 0 0

pad 40 name twpin_wSelec<36>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<36> signal wSelec<36> layer 1 0 0

pad 41 name twpin_wSelec<37>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<37> signal wSelec<37> layer 1 0 0

pad 42 name twpin_wSelec<38>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<38> signal wSelec<38> layer 1 0 0

pad 43 name twpin_wSelec<39>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<39> signal wSelec<39> layer 1 0 0

pad 44 name twpin_wSelec<40>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<40> signal wSelec<40> layer 1 0 0

pad 45 name twpin_wSelec<41>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<41> signal wSelec<41> layer 1 0 0

pad 46 name twpin_wSelec<42>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<42> signal wSelec<42> layer 1 0 0

pad 47 name twpin_wSelec<43>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<43> signal wSelec<43> layer 1 0 0

pad 48 name twpin_wSelec<44>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<44> signal wSelec<44> layer 1 0 0

pad 49 name twpin_wSelec<45>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<45> signal wSelec<45> layer 1 0 0

pad 50 name twpin_wSelec<46>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<46> signal wSelec<46> layer 1 0 0

pad 51 name twpin_wSelec<47>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<47> signal wSelec<47> layer 1 0 0

pad 52 name twpin_wSelec<48>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<48> signal wSelec<48> layer 1 0 0

pad 53 name twpin_wSelec<49>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<49> signal wSelec<49> layer 1 0 0

pad 54 name twpin_wSelec<50>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<50> signal wSelec<50> layer 1 0 0

pad 55 name twpin_wSelec<51>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<51> signal wSelec<51> layer 1 0 0

pad 56 name twpin_wSelec<52>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<52> signal wSelec<52> layer 1 0 0

pad 57 name twpin_wSelec<53>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<53> signal wSelec<53> layer 1 0 0

pad 58 name twpin_wSelec<54>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<54> signal wSelec<54> layer 1 0 0

pad 59 name twpin_wSelec<55>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<55> signal wSelec<55> layer 1 0 0

pad 60 name twpin_wSelec<56>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<56> signal wSelec<56> layer 1 0 0

pad 61 name twpin_wSelec<57>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<57> signal wSelec<57> layer 1 0 0

pad 62 name twpin_wSelec<58>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<58> signal wSelec<58> layer 1 0 0

pad 63 name twpin_wSelec<59>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<59> signal wSelec<59> layer 1 0 0

pad 64 name twpin_wSelec<60>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<60> signal wSelec<60> layer 1 0 0

pad 65 name twpin_wSelec<61>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<61> signal wSelec<61> layer 1 0 0

pad 66 name twpin_wSelec<62>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<62> signal wSelec<62> layer 1 0 0

pad 67 name twpin_wSelec<63>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<63> signal wSelec<63> layer 1 0 0

pad 68 name twpin_wSelec<64>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<64> signal wSelec<64> layer 1 0 0

pad 69 name twpin_wSelec<65>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<65> signal wSelec<65> layer 1 0 0

pad 70 name twpin_wSelec<66>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<66> signal wSelec<66> layer 1 0 0

pad 71 name twpin_wSelec<67>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<67> signal wSelec<67> layer 1 0 0

pad 72 name twpin_wSelec<68>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<68> signal wSelec<68> layer 1 0 0

pad 73 name twpin_wSelec<69>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<69> signal wSelec<69> layer 1 0 0

pad 74 name twpin_wSelec<70>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<70> signal wSelec<70> layer 1 0 0

pad 75 name twpin_wSelec<71>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<71> signal wSelec<71> layer 1 0 0

pad 76 name twpin_wSelec<72>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<72> signal wSelec<72> layer 1 0 0

pad 77 name twpin_wSelec<73>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<73> signal wSelec<73> layer 1 0 0

pad 78 name twpin_wSelec<74>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<74> signal wSelec<74> layer 1 0 0

pad 79 name twpin_wSelec<75>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<75> signal wSelec<75> layer 1 0 0

pad 80 name twpin_wSelec<76>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<76> signal wSelec<76> layer 1 0 0

pad 81 name twpin_wSelec<77>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<77> signal wSelec<77> layer 1 0 0

pad 82 name twpin_wSelec<78>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<78> signal wSelec<78> layer 1 0 0

pad 83 name twpin_wSelec<79>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<79> signal wSelec<79> layer 1 0 0

pad 84 name twpin_wSelec<80>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<80> signal wSelec<80> layer 1 0 0

pad 85 name twpin_wSelec<81>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<81> signal wSelec<81> layer 1 0 0

pad 86 name twpin_wSelec<82>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<82> signal wSelec<82> layer 1 0 0

pad 87 name twpin_wSelec<83>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<83> signal wSelec<83> layer 1 0 0

pad 88 name twpin_wSelec<84>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<84> signal wSelec<84> layer 1 0 0

pad 89 name twpin_wSelec<85>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<85> signal wSelec<85> layer 1 0 0

pad 90 name twpin_wSelec<86>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<86> signal wSelec<86> layer 1 0 0

pad 91 name twpin_wSelec<87>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<87> signal wSelec<87> layer 1 0 0

pad 92 name twpin_wSelec<88>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<88> signal wSelec<88> layer 1 0 0

pad 93 name twpin_wSelec<89>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<89> signal wSelec<89> layer 1 0 0

pad 94 name twpin_wSelec<90>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<90> signal wSelec<90> layer 1 0 0

pad 95 name twpin_wSelec<91>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<91> signal wSelec<91> layer 1 0 0

pad 96 name twpin_wSelec<92>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<92> signal wSelec<92> layer 1 0 0

pad 97 name twpin_wSelec<93>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<93> signal wSelec<93> layer 1 0 0

pad 98 name twpin_wSelec<94>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<94> signal wSelec<94> layer 1 0 0

pad 99 name twpin_wSelec<95>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<95> signal wSelec<95> layer 1 0 0

pad 100 name twpin_wSelec<96>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<96> signal wSelec<96> layer 1 0 0

pad 101 name twpin_wSelec<97>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<97> signal wSelec<97> layer 1 0 0

pad 102 name twpin_wSelec<98>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<98> signal wSelec<98> layer 1 0 0

pad 103 name twpin_wSelec<99>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<99> signal wSelec<99> layer 1 0 0

pad 104 name twpin_wSelec<100>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<100> signal wSelec<100> layer 1 0 0

pad 105 name twpin_wSelec<101>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<101> signal wSelec<101> layer 1 0 0

pad 106 name twpin_wSelec<102>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<102> signal wSelec<102> layer 1 0 0

pad 107 name twpin_wSelec<103>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<103> signal wSelec<103> layer 1 0 0

pad 108 name twpin_wSelec<104>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<104> signal wSelec<104> layer 1 0 0

pad 109 name twpin_wSelec<105>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<105> signal wSelec<105> layer 1 0 0

pad 110 name twpin_wSelec<106>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<106> signal wSelec<106> layer 1 0 0

pad 111 name twpin_wSelec<107>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<107> signal wSelec<107> layer 1 0 0

pad 112 name twpin_wSelec<108>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<108> signal wSelec<108> layer 1 0 0

pad 113 name twpin_wSelec<109>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<109> signal wSelec<109> layer 1 0 0

pad 114 name twpin_wSelec<110>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<110> signal wSelec<110> layer 1 0 0

pad 115 name twpin_wSelec<111>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<111> signal wSelec<111> layer 1 0 0

pad 116 name twpin_wSelec<112>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<112> signal wSelec<112> layer 1 0 0

pad 117 name twpin_wSelec<113>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<113> signal wSelec<113> layer 1 0 0

pad 118 name twpin_wSelec<114>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<114> signal wSelec<114> layer 1 0 0

pad 119 name twpin_wSelec<115>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<115> signal wSelec<115> layer 1 0 0

pad 120 name twpin_wSelec<116>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<116> signal wSelec<116> layer 1 0 0

pad 121 name twpin_wSelec<117>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<117> signal wSelec<117> layer 1 0 0

pad 122 name twpin_wSelec<118>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<118> signal wSelec<118> layer 1 0 0

pad 123 name twpin_wSelec<119>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<119> signal wSelec<119> layer 1 0 0

pad 124 name twpin_wSelec<120>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<120> signal wSelec<120> layer 1 0 0

pad 125 name twpin_wSelec<121>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<121> signal wSelec<121> layer 1 0 0

pad 126 name twpin_wSelec<122>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<122> signal wSelec<122> layer 1 0 0

pad 127 name twpin_wSelec<123>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<123> signal wSelec<123> layer 1 0 0

pad 128 name twpin_wSelec<124>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<124> signal wSelec<124> layer 1 0 0

pad 129 name twpin_wSelec<125>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<125> signal wSelec<125> layer 1 0 0

pad 130 name twpin_wSelec<126>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<126> signal wSelec<126> layer 1 0 0

pad 131 name twpin_wSelec<127>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<127> signal wSelec<127> layer 1 0 0

pad 132 name twpin_wSelec<128>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<128> signal wSelec<128> layer 1 0 0

pad 133 name twpin_wSelec<129>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<129> signal wSelec<129> layer 1 0 0

pad 134 name twpin_wSelec<130>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<130> signal wSelec<130> layer 1 0 0

pad 135 name twpin_wSelec<131>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<131> signal wSelec<131> layer 1 0 0

pad 136 name twpin_wSelec<132>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<132> signal wSelec<132> layer 1 0 0

pad 137 name twpin_wSelec<133>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<133> signal wSelec<133> layer 1 0 0

pad 138 name twpin_wSelec<134>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<134> signal wSelec<134> layer 1 0 0

pad 139 name twpin_wSelec<135>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<135> signal wSelec<135> layer 1 0 0

pad 140 name twpin_wSelec<136>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<136> signal wSelec<136> layer 1 0 0

pad 141 name twpin_wSelec<137>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<137> signal wSelec<137> layer 1 0 0

pad 142 name twpin_wSelec<138>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<138> signal wSelec<138> layer 1 0 0

pad 143 name twpin_wSelec<139>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<139> signal wSelec<139> layer 1 0 0

pad 144 name twpin_wSelec<140>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<140> signal wSelec<140> layer 1 0 0

pad 145 name twpin_wSelec<141>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<141> signal wSelec<141> layer 1 0 0

pad 146 name twpin_wSelec<142>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<142> signal wSelec<142> layer 1 0 0

pad 147 name twpin_wSelec<143>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<143> signal wSelec<143> layer 1 0 0

pad 148 name twpin_wSelec<144>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<144> signal wSelec<144> layer 1 0 0

pad 149 name twpin_wSelec<145>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<145> signal wSelec<145> layer 1 0 0

pad 150 name twpin_wSelec<146>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<146> signal wSelec<146> layer 1 0 0

pad 151 name twpin_wSelec<147>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<147> signal wSelec<147> layer 1 0 0

pad 152 name twpin_wSelec<148>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<148> signal wSelec<148> layer 1 0 0

pad 153 name twpin_wSelec<149>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<149> signal wSelec<149> layer 1 0 0

pad 154 name twpin_wSelec<150>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<150> signal wSelec<150> layer 1 0 0

pad 155 name twpin_wSelec<151>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<151> signal wSelec<151> layer 1 0 0

pad 156 name twpin_wSelec<152>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<152> signal wSelec<152> layer 1 0 0

pad 157 name twpin_wSelec<153>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<153> signal wSelec<153> layer 1 0 0

pad 158 name twpin_wSelec<154>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<154> signal wSelec<154> layer 1 0 0

pad 159 name twpin_wSelec<155>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<155> signal wSelec<155> layer 1 0 0

pad 160 name twpin_wSelec<156>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<156> signal wSelec<156> layer 1 0 0

pad 161 name twpin_wSelec<157>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<157> signal wSelec<157> layer 1 0 0

pad 162 name twpin_wSelec<158>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<158> signal wSelec<158> layer 1 0 0

pad 163 name twpin_wSelec<159>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<159> signal wSelec<159> layer 1 0 0

pad 164 name twpin_wSelec<160>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<160> signal wSelec<160> layer 1 0 0

pad 165 name twpin_wSelec<161>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<161> signal wSelec<161> layer 1 0 0

pad 166 name twpin_wSelec<162>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<162> signal wSelec<162> layer 1 0 0

pad 167 name twpin_wSelec<163>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<163> signal wSelec<163> layer 1 0 0

pad 168 name twpin_wSelec<164>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<164> signal wSelec<164> layer 1 0 0

pad 169 name twpin_wSelec<165>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<165> signal wSelec<165> layer 1 0 0

pad 170 name twpin_wSelec<166>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<166> signal wSelec<166> layer 1 0 0

pad 171 name twpin_wSelec<167>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<167> signal wSelec<167> layer 1 0 0

pad 172 name twpin_wSelec<168>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<168> signal wSelec<168> layer 1 0 0

pad 173 name twpin_wSelec<169>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<169> signal wSelec<169> layer 1 0 0

pad 174 name twpin_wSelec<170>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<170> signal wSelec<170> layer 1 0 0

pad 175 name twpin_wSelec<171>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<171> signal wSelec<171> layer 1 0 0

pad 176 name twpin_wSelec<172>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<172> signal wSelec<172> layer 1 0 0

pad 177 name twpin_wSelec<173>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<173> signal wSelec<173> layer 1 0 0

pad 178 name twpin_wSelec<174>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<174> signal wSelec<174> layer 1 0 0

pad 179 name twpin_wSelec<175>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wSelec<175> signal wSelec<175> layer 1 0 0

pad 180 name twpin_wData<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<0> signal wData<0> layer 1 0 0

pad 181 name twpin_wData<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<1> signal wData<1> layer 1 0 0

pad 182 name twpin_wData<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<2> signal wData<2> layer 1 0 0

pad 183 name twpin_wData<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<3> signal wData<3> layer 1 0 0

pad 184 name twpin_wData<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<4> signal wData<4> layer 1 0 0

pad 185 name twpin_wData<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<5> signal wData<5> layer 1 0 0

pad 186 name twpin_wData<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<6> signal wData<6> layer 1 0 0

pad 187 name twpin_wData<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<7> signal wData<7> layer 1 0 0

pad 188 name twpin_wData<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<8> signal wData<8> layer 1 0 0

pad 189 name twpin_wData<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<9> signal wData<9> layer 1 0 0

pad 190 name twpin_wData<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<10> signal wData<10> layer 1 0 0

pad 191 name twpin_wData<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<11> signal wData<11> layer 1 0 0

pad 192 name twpin_wData<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<12> signal wData<12> layer 1 0 0

pad 193 name twpin_wData<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<13> signal wData<13> layer 1 0 0

pad 194 name twpin_wData<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<14> signal wData<14> layer 1 0 0

pad 195 name twpin_wData<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<15> signal wData<15> layer 1 0 0

pad 196 name twpin_wData<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<16> signal wData<16> layer 1 0 0

pad 197 name twpin_wData<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<17> signal wData<17> layer 1 0 0

pad 198 name twpin_wData<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<18> signal wData<18> layer 1 0 0

pad 199 name twpin_wData<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<19> signal wData<19> layer 1 0 0

pad 200 name twpin_wData<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<20> signal wData<20> layer 1 0 0

pad 201 name twpin_wData<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<21> signal wData<21> layer 1 0 0

pad 202 name twpin_wData<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<22> signal wData<22> layer 1 0 0

pad 203 name twpin_wData<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<23> signal wData<23> layer 1 0 0

pad 204 name twpin_wData<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<24> signal wData<24> layer 1 0 0

pad 205 name twpin_wData<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<25> signal wData<25> layer 1 0 0

pad 206 name twpin_wData<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<26> signal wData<26> layer 1 0 0

pad 207 name twpin_wData<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<27> signal wData<27> layer 1 0 0

pad 208 name twpin_wData<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<28> signal wData<28> layer 1 0 0

pad 209 name twpin_wData<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<29> signal wData<29> layer 1 0 0

pad 210 name twpin_wData<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<30> signal wData<30> layer 1 0 0

pad 211 name twpin_wData<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<31> signal wData<31> layer 1 0 0

pad 212 name twpin_wData<32>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<32> signal wData<32> layer 1 0 0

pad 213 name twpin_wData<33>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<33> signal wData<33> layer 1 0 0

pad 214 name twpin_wData<34>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<34> signal wData<34> layer 1 0 0

pad 215 name twpin_wData<35>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<35> signal wData<35> layer 1 0 0

pad 216 name twpin_wData<36>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<36> signal wData<36> layer 1 0 0

pad 217 name twpin_wData<37>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<37> signal wData<37> layer 1 0 0

pad 218 name twpin_wData<38>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<38> signal wData<38> layer 1 0 0

pad 219 name twpin_wData<39>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<39> signal wData<39> layer 1 0 0

pad 220 name twpin_wData<40>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<40> signal wData<40> layer 1 0 0

pad 221 name twpin_wData<41>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<41> signal wData<41> layer 1 0 0

pad 222 name twpin_wData<42>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<42> signal wData<42> layer 1 0 0

pad 223 name twpin_wData<43>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<43> signal wData<43> layer 1 0 0

pad 224 name twpin_wData<44>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<44> signal wData<44> layer 1 0 0

pad 225 name twpin_wData<45>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<45> signal wData<45> layer 1 0 0

pad 226 name twpin_wData<46>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<46> signal wData<46> layer 1 0 0

pad 227 name twpin_wData<47>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<47> signal wData<47> layer 1 0 0

pad 228 name twpin_wData<48>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<48> signal wData<48> layer 1 0 0

pad 229 name twpin_wData<49>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<49> signal wData<49> layer 1 0 0

pad 230 name twpin_wData<50>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<50> signal wData<50> layer 1 0 0

pad 231 name twpin_wData<51>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<51> signal wData<51> layer 1 0 0

pad 232 name twpin_wData<52>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<52> signal wData<52> layer 1 0 0

pad 233 name twpin_wData<53>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<53> signal wData<53> layer 1 0 0

pad 234 name twpin_wData<54>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<54> signal wData<54> layer 1 0 0

pad 235 name twpin_wData<55>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<55> signal wData<55> layer 1 0 0

pad 236 name twpin_wData<56>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<56> signal wData<56> layer 1 0 0

pad 237 name twpin_wData<57>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<57> signal wData<57> layer 1 0 0

pad 238 name twpin_wData<58>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<58> signal wData<58> layer 1 0 0

pad 239 name twpin_wData<59>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<59> signal wData<59> layer 1 0 0

pad 240 name twpin_wData<60>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<60> signal wData<60> layer 1 0 0

pad 241 name twpin_wData<61>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<61> signal wData<61> layer 1 0 0

pad 242 name twpin_wData<62>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<62> signal wData<62> layer 1 0 0

pad 243 name twpin_wData<63>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wData<63> signal wData<63> layer 1 0 0

pad 244 name twpin_wRegs0<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<0> signal wRegs0<0> layer 1 0 0

pad 245 name twpin_wRegs0<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<1> signal wRegs0<1> layer 1 0 0

pad 246 name twpin_wRegs0<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<2> signal wRegs0<2> layer 1 0 0

pad 247 name twpin_wRegs0<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<3> signal wRegs0<3> layer 1 0 0

pad 248 name twpin_wRegs0<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<4> signal wRegs0<4> layer 1 0 0

pad 249 name twpin_wRegs0<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<5> signal wRegs0<5> layer 1 0 0

pad 250 name twpin_wRegs0<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<6> signal wRegs0<6> layer 1 0 0

pad 251 name twpin_wRegs0<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<7> signal wRegs0<7> layer 1 0 0

pad 252 name twpin_wRegs0<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<8> signal wRegs0<8> layer 1 0 0

pad 253 name twpin_wRegs0<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<9> signal wRegs0<9> layer 1 0 0

pad 254 name twpin_wRegs0<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<10> signal wRegs0<10> layer 1 0 0

pad 255 name twpin_wRegs0<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<11> signal wRegs0<11> layer 1 0 0

pad 256 name twpin_wRegs0<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<12> signal wRegs0<12> layer 1 0 0

pad 257 name twpin_wRegs0<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<13> signal wRegs0<13> layer 1 0 0

pad 258 name twpin_wRegs0<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<14> signal wRegs0<14> layer 1 0 0

pad 259 name twpin_wRegs0<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<15> signal wRegs0<15> layer 1 0 0

pad 260 name twpin_wRegs0<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<16> signal wRegs0<16> layer 1 0 0

pad 261 name twpin_wRegs0<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<17> signal wRegs0<17> layer 1 0 0

pad 262 name twpin_wRegs0<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<18> signal wRegs0<18> layer 1 0 0

pad 263 name twpin_wRegs0<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<19> signal wRegs0<19> layer 1 0 0

pad 264 name twpin_wRegs0<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<20> signal wRegs0<20> layer 1 0 0

pad 265 name twpin_wRegs0<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<21> signal wRegs0<21> layer 1 0 0

pad 266 name twpin_wRegs0<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<22> signal wRegs0<22> layer 1 0 0

pad 267 name twpin_wRegs0<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<23> signal wRegs0<23> layer 1 0 0

pad 268 name twpin_wRegs0<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<24> signal wRegs0<24> layer 1 0 0

pad 269 name twpin_wRegs0<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<25> signal wRegs0<25> layer 1 0 0

pad 270 name twpin_wRegs0<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<26> signal wRegs0<26> layer 1 0 0

pad 271 name twpin_wRegs0<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<27> signal wRegs0<27> layer 1 0 0

pad 272 name twpin_wRegs0<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<28> signal wRegs0<28> layer 1 0 0

pad 273 name twpin_wRegs0<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<29> signal wRegs0<29> layer 1 0 0

pad 274 name twpin_wRegs0<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<30> signal wRegs0<30> layer 1 0 0

pad 275 name twpin_wRegs0<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs0<31> signal wRegs0<31> layer 1 0 0

pad 276 name twpin_wRegs1<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<0> signal wRegs1<0> layer 1 0 0

pad 277 name twpin_wRegs1<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<1> signal wRegs1<1> layer 1 0 0

pad 278 name twpin_wRegs1<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<2> signal wRegs1<2> layer 1 0 0

pad 279 name twpin_wRegs1<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<3> signal wRegs1<3> layer 1 0 0

pad 280 name twpin_wRegs1<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<4> signal wRegs1<4> layer 1 0 0

pad 281 name twpin_wRegs1<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<5> signal wRegs1<5> layer 1 0 0

pad 282 name twpin_wRegs1<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<6> signal wRegs1<6> layer 1 0 0

pad 283 name twpin_wRegs1<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<7> signal wRegs1<7> layer 1 0 0

pad 284 name twpin_wRegs1<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<8> signal wRegs1<8> layer 1 0 0

pad 285 name twpin_wRegs1<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<9> signal wRegs1<9> layer 1 0 0

pad 286 name twpin_wRegs1<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<10> signal wRegs1<10> layer 1 0 0

pad 287 name twpin_wRegs1<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<11> signal wRegs1<11> layer 1 0 0

pad 288 name twpin_wRegs1<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<12> signal wRegs1<12> layer 1 0 0

pad 289 name twpin_wRegs1<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<13> signal wRegs1<13> layer 1 0 0

pad 290 name twpin_wRegs1<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<14> signal wRegs1<14> layer 1 0 0

pad 291 name twpin_wRegs1<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<15> signal wRegs1<15> layer 1 0 0

pad 292 name twpin_wRegs1<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<16> signal wRegs1<16> layer 1 0 0

pad 293 name twpin_wRegs1<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<17> signal wRegs1<17> layer 1 0 0

pad 294 name twpin_wRegs1<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<18> signal wRegs1<18> layer 1 0 0

pad 295 name twpin_wRegs1<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<19> signal wRegs1<19> layer 1 0 0

pad 296 name twpin_wRegs1<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<20> signal wRegs1<20> layer 1 0 0

pad 297 name twpin_wRegs1<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<21> signal wRegs1<21> layer 1 0 0

pad 298 name twpin_wRegs1<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<22> signal wRegs1<22> layer 1 0 0

pad 299 name twpin_wRegs1<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<23> signal wRegs1<23> layer 1 0 0

pad 300 name twpin_wRegs1<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<24> signal wRegs1<24> layer 1 0 0

pad 301 name twpin_wRegs1<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<25> signal wRegs1<25> layer 1 0 0

pad 302 name twpin_wRegs1<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<26> signal wRegs1<26> layer 1 0 0

pad 303 name twpin_wRegs1<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<27> signal wRegs1<27> layer 1 0 0

pad 304 name twpin_wRegs1<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<28> signal wRegs1<28> layer 1 0 0

pad 305 name twpin_wRegs1<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<29> signal wRegs1<29> layer 1 0 0

pad 306 name twpin_wRegs1<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<30> signal wRegs1<30> layer 1 0 0

pad 307 name twpin_wRegs1<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs1<31> signal wRegs1<31> layer 1 0 0

pad 308 name twpin_wRegs2<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<0> signal wRegs2<0> layer 1 0 0

pad 309 name twpin_wRegs2<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<1> signal wRegs2<1> layer 1 0 0

pad 310 name twpin_wRegs2<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<2> signal wRegs2<2> layer 1 0 0

pad 311 name twpin_wRegs2<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<3> signal wRegs2<3> layer 1 0 0

pad 312 name twpin_wRegs2<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<4> signal wRegs2<4> layer 1 0 0

pad 313 name twpin_wRegs2<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<5> signal wRegs2<5> layer 1 0 0

pad 314 name twpin_wRegs2<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<6> signal wRegs2<6> layer 1 0 0

pad 315 name twpin_wRegs2<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<7> signal wRegs2<7> layer 1 0 0

pad 316 name twpin_wRegs2<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<8> signal wRegs2<8> layer 1 0 0

pad 317 name twpin_wRegs2<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<9> signal wRegs2<9> layer 1 0 0

pad 318 name twpin_wRegs2<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<10> signal wRegs2<10> layer 1 0 0

pad 319 name twpin_wRegs2<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<11> signal wRegs2<11> layer 1 0 0

pad 320 name twpin_wRegs2<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<12> signal wRegs2<12> layer 1 0 0

pad 321 name twpin_wRegs2<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<13> signal wRegs2<13> layer 1 0 0

pad 322 name twpin_wRegs2<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<14> signal wRegs2<14> layer 1 0 0

pad 323 name twpin_wRegs2<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<15> signal wRegs2<15> layer 1 0 0

pad 324 name twpin_wRegs2<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<16> signal wRegs2<16> layer 1 0 0

pad 325 name twpin_wRegs2<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<17> signal wRegs2<17> layer 1 0 0

pad 326 name twpin_wRegs2<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<18> signal wRegs2<18> layer 1 0 0

pad 327 name twpin_wRegs2<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<19> signal wRegs2<19> layer 1 0 0

pad 328 name twpin_wRegs2<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<20> signal wRegs2<20> layer 1 0 0

pad 329 name twpin_wRegs2<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<21> signal wRegs2<21> layer 1 0 0

pad 330 name twpin_wRegs2<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<22> signal wRegs2<22> layer 1 0 0

pad 331 name twpin_wRegs2<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<23> signal wRegs2<23> layer 1 0 0

pad 332 name twpin_wRegs2<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<24> signal wRegs2<24> layer 1 0 0

pad 333 name twpin_wRegs2<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<25> signal wRegs2<25> layer 1 0 0

pad 334 name twpin_wRegs2<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<26> signal wRegs2<26> layer 1 0 0

pad 335 name twpin_wRegs2<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<27> signal wRegs2<27> layer 1 0 0

pad 336 name twpin_wRegs2<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<28> signal wRegs2<28> layer 1 0 0

pad 337 name twpin_wRegs2<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<29> signal wRegs2<29> layer 1 0 0

pad 338 name twpin_wRegs2<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<30> signal wRegs2<30> layer 1 0 0

pad 339 name twpin_wRegs2<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs2<31> signal wRegs2<31> layer 1 0 0

pad 340 name twpin_wRegs3<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<0> signal wRegs3<0> layer 1 0 0

pad 341 name twpin_wRegs3<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<1> signal wRegs3<1> layer 1 0 0

pad 342 name twpin_wRegs3<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<2> signal wRegs3<2> layer 1 0 0

pad 343 name twpin_wRegs3<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<3> signal wRegs3<3> layer 1 0 0

pad 344 name twpin_wRegs3<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<4> signal wRegs3<4> layer 1 0 0

pad 345 name twpin_wRegs3<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<5> signal wRegs3<5> layer 1 0 0

pad 346 name twpin_wRegs3<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<6> signal wRegs3<6> layer 1 0 0

pad 347 name twpin_wRegs3<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<7> signal wRegs3<7> layer 1 0 0

pad 348 name twpin_wRegs3<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<8> signal wRegs3<8> layer 1 0 0

pad 349 name twpin_wRegs3<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<9> signal wRegs3<9> layer 1 0 0

pad 350 name twpin_wRegs3<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<10> signal wRegs3<10> layer 1 0 0

pad 351 name twpin_wRegs3<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<11> signal wRegs3<11> layer 1 0 0

pad 352 name twpin_wRegs3<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<12> signal wRegs3<12> layer 1 0 0

pad 353 name twpin_wRegs3<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<13> signal wRegs3<13> layer 1 0 0

pad 354 name twpin_wRegs3<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<14> signal wRegs3<14> layer 1 0 0

pad 355 name twpin_wRegs3<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<15> signal wRegs3<15> layer 1 0 0

pad 356 name twpin_wRegs3<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<16> signal wRegs3<16> layer 1 0 0

pad 357 name twpin_wRegs3<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<17> signal wRegs3<17> layer 1 0 0

pad 358 name twpin_wRegs3<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<18> signal wRegs3<18> layer 1 0 0

pad 359 name twpin_wRegs3<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<19> signal wRegs3<19> layer 1 0 0

pad 360 name twpin_wRegs3<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<20> signal wRegs3<20> layer 1 0 0

pad 361 name twpin_wRegs3<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<21> signal wRegs3<21> layer 1 0 0

pad 362 name twpin_wRegs3<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<22> signal wRegs3<22> layer 1 0 0

pad 363 name twpin_wRegs3<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<23> signal wRegs3<23> layer 1 0 0

pad 364 name twpin_wRegs3<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<24> signal wRegs3<24> layer 1 0 0

pad 365 name twpin_wRegs3<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<25> signal wRegs3<25> layer 1 0 0

pad 366 name twpin_wRegs3<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<26> signal wRegs3<26> layer 1 0 0

pad 367 name twpin_wRegs3<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<27> signal wRegs3<27> layer 1 0 0

pad 368 name twpin_wRegs3<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<28> signal wRegs3<28> layer 1 0 0

pad 369 name twpin_wRegs3<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<29> signal wRegs3<29> layer 1 0 0

pad 370 name twpin_wRegs3<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<30> signal wRegs3<30> layer 1 0 0

pad 371 name twpin_wRegs3<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs3<31> signal wRegs3<31> layer 1 0 0

pad 372 name twpin_wRegs4<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<0> signal wRegs4<0> layer 1 0 0

pad 373 name twpin_wRegs4<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<1> signal wRegs4<1> layer 1 0 0

pad 374 name twpin_wRegs4<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<2> signal wRegs4<2> layer 1 0 0

pad 375 name twpin_wRegs4<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<3> signal wRegs4<3> layer 1 0 0

pad 376 name twpin_wRegs4<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<4> signal wRegs4<4> layer 1 0 0

pad 377 name twpin_wRegs4<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<5> signal wRegs4<5> layer 1 0 0

pad 378 name twpin_wRegs4<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<6> signal wRegs4<6> layer 1 0 0

pad 379 name twpin_wRegs4<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<7> signal wRegs4<7> layer 1 0 0

pad 380 name twpin_wRegs4<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<8> signal wRegs4<8> layer 1 0 0

pad 381 name twpin_wRegs4<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<9> signal wRegs4<9> layer 1 0 0

pad 382 name twpin_wRegs4<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<10> signal wRegs4<10> layer 1 0 0

pad 383 name twpin_wRegs4<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<11> signal wRegs4<11> layer 1 0 0

pad 384 name twpin_wRegs4<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<12> signal wRegs4<12> layer 1 0 0

pad 385 name twpin_wRegs4<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<13> signal wRegs4<13> layer 1 0 0

pad 386 name twpin_wRegs4<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<14> signal wRegs4<14> layer 1 0 0

pad 387 name twpin_wRegs4<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<15> signal wRegs4<15> layer 1 0 0

pad 388 name twpin_wRegs4<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<16> signal wRegs4<16> layer 1 0 0

pad 389 name twpin_wRegs4<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<17> signal wRegs4<17> layer 1 0 0

pad 390 name twpin_wRegs4<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<18> signal wRegs4<18> layer 1 0 0

pad 391 name twpin_wRegs4<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<19> signal wRegs4<19> layer 1 0 0

pad 392 name twpin_wRegs4<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<20> signal wRegs4<20> layer 1 0 0

pad 393 name twpin_wRegs4<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<21> signal wRegs4<21> layer 1 0 0

pad 394 name twpin_wRegs4<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<22> signal wRegs4<22> layer 1 0 0

pad 395 name twpin_wRegs4<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<23> signal wRegs4<23> layer 1 0 0

pad 396 name twpin_wRegs4<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<24> signal wRegs4<24> layer 1 0 0

pad 397 name twpin_wRegs4<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<25> signal wRegs4<25> layer 1 0 0

pad 398 name twpin_wRegs4<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<26> signal wRegs4<26> layer 1 0 0

pad 399 name twpin_wRegs4<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<27> signal wRegs4<27> layer 1 0 0

pad 400 name twpin_wRegs4<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<28> signal wRegs4<28> layer 1 0 0

pad 401 name twpin_wRegs4<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<29> signal wRegs4<29> layer 1 0 0

pad 402 name twpin_wRegs4<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<30> signal wRegs4<30> layer 1 0 0

pad 403 name twpin_wRegs4<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs4<31> signal wRegs4<31> layer 1 0 0

pad 404 name twpin_wRegs5<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<0> signal wRegs5<0> layer 1 0 0

pad 405 name twpin_wRegs5<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<1> signal wRegs5<1> layer 1 0 0

pad 406 name twpin_wRegs5<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<2> signal wRegs5<2> layer 1 0 0

pad 407 name twpin_wRegs5<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<3> signal wRegs5<3> layer 1 0 0

pad 408 name twpin_wRegs5<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<4> signal wRegs5<4> layer 1 0 0

pad 409 name twpin_wRegs5<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<5> signal wRegs5<5> layer 1 0 0

pad 410 name twpin_wRegs5<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<6> signal wRegs5<6> layer 1 0 0

pad 411 name twpin_wRegs5<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<7> signal wRegs5<7> layer 1 0 0

pad 412 name twpin_wRegs5<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<8> signal wRegs5<8> layer 1 0 0

pad 413 name twpin_wRegs5<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<9> signal wRegs5<9> layer 1 0 0

pad 414 name twpin_wRegs5<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<10> signal wRegs5<10> layer 1 0 0

pad 415 name twpin_wRegs5<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<11> signal wRegs5<11> layer 1 0 0

pad 416 name twpin_wRegs5<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<12> signal wRegs5<12> layer 1 0 0

pad 417 name twpin_wRegs5<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<13> signal wRegs5<13> layer 1 0 0

pad 418 name twpin_wRegs5<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<14> signal wRegs5<14> layer 1 0 0

pad 419 name twpin_wRegs5<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<15> signal wRegs5<15> layer 1 0 0

pad 420 name twpin_wRegs5<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<16> signal wRegs5<16> layer 1 0 0

pad 421 name twpin_wRegs5<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<17> signal wRegs5<17> layer 1 0 0

pad 422 name twpin_wRegs5<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<18> signal wRegs5<18> layer 1 0 0

pad 423 name twpin_wRegs5<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<19> signal wRegs5<19> layer 1 0 0

pad 424 name twpin_wRegs5<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<20> signal wRegs5<20> layer 1 0 0

pad 425 name twpin_wRegs5<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<21> signal wRegs5<21> layer 1 0 0

pad 426 name twpin_wRegs5<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<22> signal wRegs5<22> layer 1 0 0

pad 427 name twpin_wRegs5<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<23> signal wRegs5<23> layer 1 0 0

pad 428 name twpin_wRegs5<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<24> signal wRegs5<24> layer 1 0 0

pad 429 name twpin_wRegs5<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<25> signal wRegs5<25> layer 1 0 0

pad 430 name twpin_wRegs5<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<26> signal wRegs5<26> layer 1 0 0

pad 431 name twpin_wRegs5<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<27> signal wRegs5<27> layer 1 0 0

pad 432 name twpin_wRegs5<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<28> signal wRegs5<28> layer 1 0 0

pad 433 name twpin_wRegs5<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<29> signal wRegs5<29> layer 1 0 0

pad 434 name twpin_wRegs5<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<30> signal wRegs5<30> layer 1 0 0

pad 435 name twpin_wRegs5<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs5<31> signal wRegs5<31> layer 1 0 0

pad 436 name twpin_wRegs6<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<0> signal wRegs6<0> layer 1 0 0

pad 437 name twpin_wRegs6<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<1> signal wRegs6<1> layer 1 0 0

pad 438 name twpin_wRegs6<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<2> signal wRegs6<2> layer 1 0 0

pad 439 name twpin_wRegs6<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<3> signal wRegs6<3> layer 1 0 0

pad 440 name twpin_wRegs6<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<4> signal wRegs6<4> layer 1 0 0

pad 441 name twpin_wRegs6<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<5> signal wRegs6<5> layer 1 0 0

pad 442 name twpin_wRegs6<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<6> signal wRegs6<6> layer 1 0 0

pad 443 name twpin_wRegs6<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<7> signal wRegs6<7> layer 1 0 0

pad 444 name twpin_wRegs6<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<8> signal wRegs6<8> layer 1 0 0

pad 445 name twpin_wRegs6<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<9> signal wRegs6<9> layer 1 0 0

pad 446 name twpin_wRegs6<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<10> signal wRegs6<10> layer 1 0 0

pad 447 name twpin_wRegs6<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<11> signal wRegs6<11> layer 1 0 0

pad 448 name twpin_wRegs6<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<12> signal wRegs6<12> layer 1 0 0

pad 449 name twpin_wRegs6<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<13> signal wRegs6<13> layer 1 0 0

pad 450 name twpin_wRegs6<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<14> signal wRegs6<14> layer 1 0 0

pad 451 name twpin_wRegs6<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<15> signal wRegs6<15> layer 1 0 0

pad 452 name twpin_wRegs6<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<16> signal wRegs6<16> layer 1 0 0

pad 453 name twpin_wRegs6<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<17> signal wRegs6<17> layer 1 0 0

pad 454 name twpin_wRegs6<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<18> signal wRegs6<18> layer 1 0 0

pad 455 name twpin_wRegs6<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<19> signal wRegs6<19> layer 1 0 0

pad 456 name twpin_wRegs6<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<20> signal wRegs6<20> layer 1 0 0

pad 457 name twpin_wRegs6<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<21> signal wRegs6<21> layer 1 0 0

pad 458 name twpin_wRegs6<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<22> signal wRegs6<22> layer 1 0 0

pad 459 name twpin_wRegs6<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<23> signal wRegs6<23> layer 1 0 0

pad 460 name twpin_wRegs6<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<24> signal wRegs6<24> layer 1 0 0

pad 461 name twpin_wRegs6<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<25> signal wRegs6<25> layer 1 0 0

pad 462 name twpin_wRegs6<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<26> signal wRegs6<26> layer 1 0 0

pad 463 name twpin_wRegs6<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<27> signal wRegs6<27> layer 1 0 0

pad 464 name twpin_wRegs6<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<28> signal wRegs6<28> layer 1 0 0

pad 465 name twpin_wRegs6<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<29> signal wRegs6<29> layer 1 0 0

pad 466 name twpin_wRegs6<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<30> signal wRegs6<30> layer 1 0 0

pad 467 name twpin_wRegs6<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs6<31> signal wRegs6<31> layer 1 0 0

pad 468 name twpin_wRegs7<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<0> signal wRegs7<0> layer 1 0 0

pad 469 name twpin_wRegs7<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<1> signal wRegs7<1> layer 1 0 0

pad 470 name twpin_wRegs7<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<2> signal wRegs7<2> layer 1 0 0

pad 471 name twpin_wRegs7<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<3> signal wRegs7<3> layer 1 0 0

pad 472 name twpin_wRegs7<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<4> signal wRegs7<4> layer 1 0 0

pad 473 name twpin_wRegs7<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<5> signal wRegs7<5> layer 1 0 0

pad 474 name twpin_wRegs7<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<6> signal wRegs7<6> layer 1 0 0

pad 475 name twpin_wRegs7<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<7> signal wRegs7<7> layer 1 0 0

pad 476 name twpin_wRegs7<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<8> signal wRegs7<8> layer 1 0 0

pad 477 name twpin_wRegs7<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<9> signal wRegs7<9> layer 1 0 0

pad 478 name twpin_wRegs7<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<10> signal wRegs7<10> layer 1 0 0

pad 479 name twpin_wRegs7<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<11> signal wRegs7<11> layer 1 0 0

pad 480 name twpin_wRegs7<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<12> signal wRegs7<12> layer 1 0 0

pad 481 name twpin_wRegs7<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<13> signal wRegs7<13> layer 1 0 0

pad 482 name twpin_wRegs7<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<14> signal wRegs7<14> layer 1 0 0

pad 483 name twpin_wRegs7<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<15> signal wRegs7<15> layer 1 0 0

pad 484 name twpin_wRegs7<16>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<16> signal wRegs7<16> layer 1 0 0

pad 485 name twpin_wRegs7<17>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<17> signal wRegs7<17> layer 1 0 0

pad 486 name twpin_wRegs7<18>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<18> signal wRegs7<18> layer 1 0 0

pad 487 name twpin_wRegs7<19>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<19> signal wRegs7<19> layer 1 0 0

pad 488 name twpin_wRegs7<20>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<20> signal wRegs7<20> layer 1 0 0

pad 489 name twpin_wRegs7<21>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<21> signal wRegs7<21> layer 1 0 0

pad 490 name twpin_wRegs7<22>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<22> signal wRegs7<22> layer 1 0 0

pad 491 name twpin_wRegs7<23>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<23> signal wRegs7<23> layer 1 0 0

pad 492 name twpin_wRegs7<24>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<24> signal wRegs7<24> layer 1 0 0

pad 493 name twpin_wRegs7<25>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<25> signal wRegs7<25> layer 1 0 0

pad 494 name twpin_wRegs7<26>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<26> signal wRegs7<26> layer 1 0 0

pad 495 name twpin_wRegs7<27>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<27> signal wRegs7<27> layer 1 0 0

pad 496 name twpin_wRegs7<28>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<28> signal wRegs7<28> layer 1 0 0

pad 497 name twpin_wRegs7<29>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<29> signal wRegs7<29> layer 1 0 0

pad 498 name twpin_wRegs7<30>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<30> signal wRegs7<30> layer 1 0 0

pad 499 name twpin_wRegs7<31>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name wRegs7<31> signal wRegs7<31> layer 1 0 0

pad 500 name twpin_data_out<0>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<0> signal data_out<0> layer 1 0 0

pad 501 name twpin_data_out<1>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<1> signal data_out<1> layer 1 0 0

pad 502 name twpin_data_out<2>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<2> signal data_out<2> layer 1 0 0

pad 503 name twpin_data_out<3>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<3> signal data_out<3> layer 1 0 0

pad 504 name twpin_data_out<4>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<4> signal data_out<4> layer 1 0 0

pad 505 name twpin_data_out<5>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<5> signal data_out<5> layer 1 0 0

pad 506 name twpin_data_out<6>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<6> signal data_out<6> layer 1 0 0

pad 507 name twpin_data_out<7>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<7> signal data_out<7> layer 1 0 0

pad 508 name twpin_data_out<8>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<8> signal data_out<8> layer 1 0 0

pad 509 name twpin_data_out<9>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<9> signal data_out<9> layer 1 0 0

pad 510 name twpin_data_out<10>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<10> signal data_out<10> layer 1 0 0

pad 511 name twpin_data_out<11>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<11> signal data_out<11> layer 1 0 0

pad 512 name twpin_data_out<12>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<12> signal data_out<12> layer 1 0 0

pad 513 name twpin_data_out<13>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<13> signal data_out<13> layer 1 0 0

pad 514 name twpin_data_out<14>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<14> signal data_out<14> layer 1 0 0

pad 515 name twpin_data_out<15>
corners 4 -80 -100 -80 100 80 100 80 -100
pin name data_out<15> signal data_out<15> layer 1 0 0

