{
  "performance": {
    "max_number_of_threads": "half",
    "minimize_probing_sets": "no"
  },
  "simulation": {
    "groups": [
      "4'h$",
      "4'hf"
    ],
    "output_shares": [
      "x1",
      "x2"
    ],
    "expected_output": [
      "1'b$",
      "1'b1"
    ],
    "number_of_clock_cycles": 3,
    "input_sequence": [
      {
        "signals": [
          {
            "name": "{a1,b1,a2,b2,a2_bar,b2_bar,c1,d1,c2,d2,c2_bar,d2_bar,r0,r1,r2}",
            "value": "15'b000000000000000"
          },
          {
            "name": "rst",
            "value": "1'b1"
          }
        ]
      },
      {
        "signals": [
          {
            "name": "a1",
            "value": "group_in0[0]"
          },
          {
            "name": "b1",
            "value": "group_in0[1]"
          },
          {
            "name": "c1",
            "value": "group_in0[2]"
          },
          {
            "name": "d1",
            "value": "group_in0[3]"
          },
          {
            "name": "{r0,r1,r2}",
            "value": "3'b$$$"
          },
          {
            "name": "rst",
            "value": "1'b0"
          }
        ]
      },
      {
        "signals": [
          {
            "name": "a2",
            "value": "group_in1[0]"
          },
          {
            "name": "b2",
            "value": "group_in1[1]"
          },
          {
            "name": "c2",
            "value": "group_in1[2]"
          },
          {
            "name": "d2",
            "value": "group_in1[3]"
          },
          {
            "name": "a2_bar",
            "value": "~group_in1[0]"
          },
          {
            "name": "b2_bar",
            "value": "~group_in1[1]"
          },
          {
            "name": "c2_bar",
            "value": "~group_in1[2]"
          },
          {
            "name": "d2_bar",
            "value": "~group_in1[3]"
          }
        ]
      } 
    ],
    "number_of_simulations": 65536,
    "number_of_simulations_per_step": 4096
  },
  "hardware": {
    "clock_signal_name": "clk"
  },
  "side_channel_analysis": {
    "order": 1,
    "relaxed_model": true
  },
  "fault_injection": {
    "type": "StuckAt1",
    "minimum_number_of_faults_per_run": 1,
    "maximum_number_of_faults_per_run": 1,
    "minimum_number_of_faults_per_cycle": 0,
    "maximum_number_of_faults_per_cycle": 1,
    "clock_cycles": [
      "1"
    ],
    "fault_locations":
    {
      "include": {
        "signals": ".*reg.*"
      },	
      "exclude": {
        "signals": "(?!)"
      }   
    }
  }
}