
*** Running vivado
    with args -log design_1_xbar_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_4.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_xbar_4.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.848 ; gain = 79.996 ; free physical = 203 ; free virtual = 19635
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_4' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_xbar_4/synth/design_1_xbar_4.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_crossbar' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' (3#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx_2017.1/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [/opt/Xilinx_2017.1/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' (5#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' (6#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor' (8#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (8#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' (8#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_splitter' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_splitter' (9#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_router' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' (9#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' (10#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_router' (11#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized0' (11#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized1' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized1' (11#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' (11#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0' (11#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (11#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' (12#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (14#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (14#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (14#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (14#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (15#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (16#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized2' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized2' (16#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' (16#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1' (16#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' (16#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' (17#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (17#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (17#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' (18#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_crossbar' (19#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' (20#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_4' (21#1) [/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/ip/design_1_xbar_4/synth/design_1_xbar_4.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.348 ; gain = 204.496 ; free physical = 502 ; free virtual = 19156
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.348 ; gain = 204.496 ; free physical = 611 ; free virtual = 19266
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1666.441 ; gain = 0.000 ; free physical = 164 ; free virtual = 18099
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 406 ; free virtual = 18357
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 406 ; free virtual = 18357
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 399 ; free virtual = 18351
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 379 ; free virtual = 18331
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 229 ; free virtual = 18183
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 236 ; free virtual = 16994
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 279 ; free virtual = 16986
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 297 ; free virtual = 17007
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 299 ; free virtual = 17012
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 299 ; free virtual = 17012
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 300 ; free virtual = 17013
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 300 ; free virtual = 17013
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 300 ; free virtual = 17013
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 308 ; free virtual = 17022

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     7|
|2     |LUT2    |   148|
|3     |LUT3    |    66|
|4     |LUT4    |    32|
|5     |LUT5    |    37|
|6     |LUT6    |    72|
|7     |SRLC32E |     3|
|8     |FDRE    |   280|
|9     |FDSE    |    12|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1666.441 ; gain = 532.590 ; free physical = 305 ; free virtual = 17018
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:22 . Memory (MB): peak = 1674.449 ; gain = 553.184 ; free physical = 629 ; free virtual = 17053
write_verilog: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.461 ; gain = 0.000 ; free physical = 569 ; free virtual = 17048
