

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 15:59:49 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73|  0.730 us|  0.730 us|   74|   74|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.97>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 75 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %p_read" [dfg_199.c:26]   --->   Operation 76 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i64 %sext_ln26" [dfg_199.c:26]   --->   Operation 77 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [5/5] (6.97ns)   --->   "%mul_ln26_1 = mul i129 %zext_ln26_1, i129 25665035232987202249" [dfg_199.c:26]   --->   Operation 78 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 79 [4/5] (6.97ns)   --->   "%mul_ln26_1 = mul i129 %zext_ln26_1, i129 25665035232987202249" [dfg_199.c:26]   --->   Operation 79 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 80 [3/5] (6.97ns)   --->   "%mul_ln26_1 = mul i129 %zext_ln26_1, i129 25665035232987202249" [dfg_199.c:26]   --->   Operation 80 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 81 [2/5] (6.97ns)   --->   "%mul_ln26_1 = mul i129 %zext_ln26_1, i129 25665035232987202249" [dfg_199.c:26]   --->   Operation 81 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 82 [1/5] (6.97ns)   --->   "%mul_ln26_1 = mul i129 %zext_ln26_1, i129 25665035232987202249" [dfg_199.c:26]   --->   Operation 82 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln26_1, i32 70, i32 128" [dfg_199.c:28]   --->   Operation 83 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.81>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %p_read" [dfg_199.c:28]   --->   Operation 84 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.91ns)   --->   "%sub_ln28 = sub i10 974, i10 %zext_ln28" [dfg_199.c:28]   --->   Operation 85 'sub' 'sub_ln28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %sub_ln28" [dfg_199.c:27]   --->   Operation 86 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [63/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 87 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.90>
ST_7 : Operation 88 [62/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 88 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.90>
ST_8 : Operation 89 [61/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 89 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.90>
ST_9 : Operation 90 [60/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 90 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.90>
ST_10 : Operation 91 [59/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 91 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.90>
ST_11 : Operation 92 [58/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 92 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.90>
ST_12 : Operation 93 [57/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 93 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.90>
ST_13 : Operation 94 [56/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 94 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.90>
ST_14 : Operation 95 [55/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 95 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.90>
ST_15 : Operation 96 [54/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 96 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.90>
ST_16 : Operation 97 [53/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 97 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.90>
ST_17 : Operation 98 [52/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 98 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.90>
ST_18 : Operation 99 [51/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 99 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.90>
ST_19 : Operation 100 [50/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 100 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.90>
ST_20 : Operation 101 [49/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 101 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.90>
ST_21 : Operation 102 [48/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 102 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.90>
ST_22 : Operation 103 [47/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 103 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.90>
ST_23 : Operation 104 [46/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 104 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.90>
ST_24 : Operation 105 [45/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 105 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.90>
ST_25 : Operation 106 [44/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 106 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.90>
ST_26 : Operation 107 [43/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 107 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.90>
ST_27 : Operation 108 [42/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 108 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.90>
ST_28 : Operation 109 [41/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 109 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.90>
ST_29 : Operation 110 [40/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 110 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.90>
ST_30 : Operation 111 [39/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 111 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.90>
ST_31 : Operation 112 [38/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 112 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.90>
ST_32 : Operation 113 [37/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 113 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.90>
ST_33 : Operation 114 [36/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 114 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.90>
ST_34 : Operation 115 [35/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 115 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.90>
ST_35 : Operation 116 [34/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 116 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.90>
ST_36 : Operation 117 [33/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 117 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.90>
ST_37 : Operation 118 [32/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 118 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.90>
ST_38 : Operation 119 [31/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 119 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.90>
ST_39 : Operation 120 [30/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 120 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.90>
ST_40 : Operation 121 [29/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 121 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.90>
ST_41 : Operation 122 [28/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 122 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.90>
ST_42 : Operation 123 [27/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 123 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.90>
ST_43 : Operation 124 [26/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 124 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.90>
ST_44 : Operation 125 [25/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 125 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.90>
ST_45 : Operation 126 [24/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 126 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.90>
ST_46 : Operation 127 [23/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 127 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.90>
ST_47 : Operation 128 [22/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 128 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.90>
ST_48 : Operation 129 [21/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 129 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.90>
ST_49 : Operation 130 [20/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 130 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.90>
ST_50 : Operation 131 [19/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 131 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.90>
ST_51 : Operation 132 [18/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 132 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.90>
ST_52 : Operation 133 [17/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 133 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.90>
ST_53 : Operation 134 [16/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 134 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.90>
ST_54 : Operation 135 [15/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 135 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.90>
ST_55 : Operation 136 [14/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 136 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.90>
ST_56 : Operation 137 [13/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 137 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.90>
ST_57 : Operation 138 [12/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 138 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.90>
ST_58 : Operation 139 [11/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 139 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.90>
ST_59 : Operation 140 [10/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 140 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.90>
ST_60 : Operation 141 [9/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 141 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.90>
ST_61 : Operation 142 [8/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 142 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.90>
ST_62 : Operation 143 [7/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 143 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.90>
ST_63 : Operation 144 [6/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 144 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.90>
ST_64 : Operation 145 [5/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 145 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.90>
ST_65 : Operation 146 [4/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 146 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.90>
ST_66 : Operation 147 [3/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 147 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.90>
ST_67 : Operation 148 [2/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 148 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.90>
ST_68 : Operation 149 [1/63] (4.90ns)   --->   "%udiv_ln27 = udiv i59 %trunc_ln, i59 %zext_ln27" [dfg_199.c:27]   --->   Operation 149 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 4.90> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 62> <II = 59> <Delay = 4.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.37>
ST_69 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i59 %udiv_ln27" [dfg_199.c:26]   --->   Operation 150 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 151 [5/5] (6.37ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 24938" [dfg_199.c:26]   --->   Operation 151 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.37>
ST_70 : Operation 152 [4/5] (6.37ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 24938" [dfg_199.c:26]   --->   Operation 152 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.37>
ST_71 : Operation 153 [3/5] (6.37ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 24938" [dfg_199.c:26]   --->   Operation 153 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.37>
ST_72 : Operation 154 [2/5] (6.37ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 24938" [dfg_199.c:26]   --->   Operation 154 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.37>
ST_73 : Operation 155 [1/5] (6.37ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 24938" [dfg_199.c:26]   --->   Operation 155 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.52>
ST_74 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 157 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 157 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 162 [1/1] (3.52ns)   --->   "%result = add i64 %mul_ln26, i64 36" [dfg_199.c:25]   --->   Operation 162 'add' 'result' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i64 %result" [dfg_199.c:29]   --->   Operation 163 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read            (read         ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000]
sext_ln26         (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26_1       (zext         ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln26_1        (mul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln          (partselect   ) [ 000000111111111111111111111111111111111111111111111111111111111111111000000]
zext_ln28         (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln28          (sub          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27         (zext         ) [ 000000011111111111111111111111111111111111111111111111111111111111111000000]
udiv_ln27         (udiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000]
zext_ln26         (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000011110]
mul_ln26          (mul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln29          (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sext_ln26_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="zext_ln26_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="66" slack="0"/>
<pin id="53" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="59" slack="0"/>
<pin id="58" dir="0" index="1" bw="129" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="0" index="3" bw="9" slack="0"/>
<pin id="61" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln28_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="5"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/6 "/>
</bind>
</comp>

<comp id="69" class="1004" name="sub_ln28_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="zext_ln27_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="59" slack="1"/>
<pin id="81" dir="0" index="1" bw="10" slack="0"/>
<pin id="82" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln27/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln26_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="59" slack="1"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/69 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="59" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/69 "/>
</bind>
</comp>

<comp id="93" class="1004" name="result_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="0" index="1" bw="7" slack="0"/>
<pin id="96" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/74 "/>
</bind>
</comp>

<comp id="98" class="1005" name="p_read_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="5"/>
<pin id="100" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="103" class="1005" name="zext_ln26_1_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="129" slack="1"/>
<pin id="105" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="trunc_ln_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="59" slack="1"/>
<pin id="110" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="113" class="1005" name="zext_ln27_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="59" slack="1"/>
<pin id="115" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="118" class="1005" name="udiv_ln27_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="59" slack="1"/>
<pin id="120" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln27 "/>
</bind>
</comp>

<comp id="123" class="1005" name="zext_ln26_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="128" class="1005" name="mul_ln26_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="36" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="66" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="78"><net_src comp="69" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="75" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="101"><net_src comp="36" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="106"><net_src comp="46" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="111"><net_src comp="56" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="116"><net_src comp="75" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="121"><net_src comp="79" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="126"><net_src comp="84" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="131"><net_src comp="87" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
  - Chain level:
	State 1
		zext_ln26_1 : 1
		mul_ln26_1 : 2
	State 2
	State 3
	State 4
	State 5
		trunc_ln : 1
	State 6
		sub_ln28 : 1
		zext_ln27 : 2
		udiv_ln27 : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		mul_ln26 : 1
	State 70
	State 71
	State 72
	State 73
	State 74
		ret_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_50     |    4    |   441   |   256   |
|          |     grp_fu_87     |    2    |   403   |   247   |
|----------|-------------------|---------|---------|---------|
|   udiv   |     grp_fu_79     |    0    |   719   |   432   |
|----------|-------------------|---------|---------|---------|
|    add   |    result_fu_93   |    0    |    0    |    71   |
|----------|-------------------|---------|---------|---------|
|    sub   |   sub_ln28_fu_69  |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|   read   | p_read_read_fu_36 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   |  sext_ln26_fu_42  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | zext_ln26_1_fu_46 |    0    |    0    |    0    |
|   zext   |  zext_ln28_fu_66  |    0    |    0    |    0    |
|          |  zext_ln27_fu_75  |    0    |    0    |    0    |
|          |  zext_ln26_fu_84  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_56  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    6    |   1563  |   1021  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  mul_ln26_reg_128 |   64   |
|   p_read_reg_98   |    8   |
|  trunc_ln_reg_108 |   59   |
| udiv_ln27_reg_118 |   59   |
|zext_ln26_1_reg_103|   129  |
| zext_ln26_reg_123 |   64   |
| zext_ln27_reg_113 |   59   |
+-------------------+--------+
|       Total       |   442  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_50 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_79 |  p1  |   2  |  10  |   20   ||    9    |
| grp_fu_87 |  p0  |   2  |  59  |   118  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   266  ||  4.764  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  1563  |  1021  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   442  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |  2005  |  1048  |
+-----------+--------+--------+--------+--------+
