/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [4:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [25:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 10'h000;
    else _00_ <= in_data[179:170];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[191:151], celloutsig_1_4z, _02_ } && { in_data[186:143], celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_3z[4:1], celloutsig_0_0z, celloutsig_0_0z } && in_data[26:21];
  assign celloutsig_1_8z = celloutsig_1_5z[14:2] && { celloutsig_1_5z[16:9], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_2z[2], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_1z } >> { _00_[8:3], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_5z[16:7], celloutsig_1_10z } >> { in_data[130:129], celloutsig_1_14z };
  assign celloutsig_0_3z = in_data[83:76] >> in_data[67:60];
  assign celloutsig_1_9z = { celloutsig_1_5z[2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } >> in_data[180:177];
  assign celloutsig_0_10z = celloutsig_0_8z[6:0] <<< celloutsig_0_3z[6:0];
  assign celloutsig_0_11z = { celloutsig_0_8z[25:19], celloutsig_0_4z, celloutsig_0_1z } <<< { in_data[20], celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[183:179], celloutsig_1_1z, celloutsig_1_1z } <<< { in_data[180:176], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z } - { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_8z = { in_data[78:65], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } - { in_data[22:8], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[54:52], celloutsig_0_6z, celloutsig_0_2z } - { celloutsig_0_3z[2:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_14z = { _01_[3:0], celloutsig_0_11z } - in_data[60:48];
  assign celloutsig_1_5z = { in_data[113:96], celloutsig_1_2z } - { in_data[146:123], celloutsig_1_0z };
  assign celloutsig_0_0z = ~((in_data[47] & in_data[55]) | in_data[29]);
  assign celloutsig_1_19z = ~((_00_[5] & celloutsig_1_11z[0]) | celloutsig_1_16z[5]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_2z) | celloutsig_0_5z);
  assign celloutsig_0_1z = ~((in_data[1] & in_data[48]) | in_data[63]);
  assign celloutsig_1_0z = ~((in_data[111] & in_data[99]) | in_data[117]);
  assign celloutsig_1_1z = ~((in_data[106] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[5] & celloutsig_1_2z[3]) | celloutsig_1_2z[6]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z[2] & celloutsig_1_0z) | celloutsig_1_5z[0]);
  assign celloutsig_1_13z = ~((celloutsig_1_8z & celloutsig_1_7z) | (in_data[96] & celloutsig_1_7z));
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_5z[8]) | (celloutsig_1_5z[6] & celloutsig_1_13z));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[1] & in_data[38]) | (in_data[30] & celloutsig_0_2z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z & celloutsig_0_3z[2]) | (celloutsig_0_1z & celloutsig_0_9z[0]));
  assign celloutsig_0_13z = ~((celloutsig_0_1z & celloutsig_0_5z) | (celloutsig_0_2z & celloutsig_0_10z[5]));
  assign celloutsig_0_15z = ~((celloutsig_0_12z & celloutsig_0_1z) | (celloutsig_0_13z & in_data[35]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[95]));
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
