{"gems":{"name":"rggen","downloads":92217,"version":"0.33.2","version_created_at":"2024-06-11T15:05:35.169Z","version_downloads":25,"platform":"ruby","authors":"Taichi Ishitani","info":"RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers.\nIt will automatically generate source code related to control and status registers (CSR),\ne.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"ac21fb7c91d72aa56ba837c6ddce54ca4c8e3a6ae6a23d76d6c6fd00ecd592a8","spec_sha":"1a9ae1992f6b2176dea8d1e5124d69b38e00544a75aa56aa0ab8d1eb509affec","project_uri":"https://rubygems.org/gems/rggen","gem_uri":"https://rubygems.org/gems/rggen-0.33.2.gem","homepage_uri":"https://github.com/rggen/rggen","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[{"name":"rggen-c-header","requirements":"~> 0.5.0"},{"name":"rggen-core","requirements":"~> 0.33.0"},{"name":"rggen-default-register-map","requirements":"~> 0.33.1"},{"name":"rggen-markdown","requirements":"~> 0.26.0"},{"name":"rggen-spreadsheet-loader","requirements":"~> 0.25.3"},{"name":"rggen-systemverilog","requirements":"~> 0.33.0"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen"}