INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_10/project_10.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
