TimeQuest Timing Analyzer report for vgaDriver
Sun Dec 10 12:48:11 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50to25:clk50to25|clk_out'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk50to25:clk50to25|clk_out'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; vgaDriver                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; clk                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                         ;
; clk50to25:clk50to25|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50to25:clk50to25|clk_out } ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                ;
+------------+-----------------+-----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note ;
+------------+-----------------+-----------------------------+------+
; 327.87 MHz ; 327.87 MHz      ; clk50to25:clk50to25|clk_out ;      ;
+------------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk50to25:clk50to25|clk_out ; -2.050 ; -39.391       ;
; clk                         ; -0.875 ; -0.875        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clk50to25:clk50to25|clk_out ; 0.501 ; 0.000         ;
; clk                         ; 0.665 ; 0.000         ;
+-----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.000 ; -4.487        ;
; clk50to25:clk50to25|clk_out ; -1.487 ; -35.688       ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50to25:clk50to25|clk_out'                                                                                                      ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -2.050 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.978      ;
; -1.998 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.909      ;
; -1.981 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.892      ;
; -1.973 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.884      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.903 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.831      ;
; -1.901 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.812      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.893 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.821      ;
; -1.888 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.799      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.834 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.762      ;
; -1.803 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.714      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.767 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.695      ;
; -1.674 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.594      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.671 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.591      ;
; -1.655 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.566      ;
; -1.642 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.082     ; 2.561      ;
; -1.640 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.082     ; 2.559      ;
; -1.606 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.090     ; 2.517      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.594 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.514      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
; -1.565 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.081     ; 2.485      ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.875 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 0.500        ; 1.829      ; 3.456      ;
; -0.332 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 1.000        ; 1.829      ; 3.413      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50to25:clk50to25|clk_out'                                                                                                      ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.501 ; vgaSync:vgaSync|pxl_en  ; vgaPxlGen:vgaPxlGen|r   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 0.794      ;
; 0.668 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 0.961      ;
; 0.745 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.038      ;
; 0.749 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.041      ;
; 0.753 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.047      ;
; 0.756 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.048      ;
; 0.764 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.058      ;
; 0.770 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.775 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.068      ;
; 0.780 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.074      ;
; 0.783 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.076      ;
; 0.791 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.083      ;
; 0.797 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.090      ;
; 0.820 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.112      ;
; 0.823 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.115      ;
; 0.901 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.193      ;
; 0.904 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.196      ;
; 0.923 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.216      ;
; 0.988 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.280      ;
; 1.070 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.079      ; 1.361      ;
; 1.100 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.393      ;
; 1.108 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.402      ;
; 1.117 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.428      ;
; 1.143 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.437      ;
; 1.145 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.438      ;
; 1.152 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.445      ;
; 1.163 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.456      ;
; 1.164 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.457      ;
; 1.173 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.465      ;
; 1.231 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.524      ;
; 1.239 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.533      ;
; 1.248 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.540      ;
; 1.250 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.542      ;
; 1.257 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.549      ;
; 1.259 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.551      ;
; 1.265 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.559      ;
; 1.274 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.569      ;
; 1.283 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.576      ;
; 1.284 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.577      ;
; 1.292 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.585      ;
; 1.343 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.635      ;
; 1.371 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.663      ;
; 1.372 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.664      ;
; 1.373 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.079      ; 1.664      ;
; 1.379 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.672      ;
; 1.380 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.672      ;
; 1.381 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.673      ;
; 1.388 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.680      ;
; 1.390 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.682      ;
; 1.395 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.687      ;
; 1.397 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.689      ;
; 1.397 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.689      ;
; 1.399 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.691      ;
; 1.405 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 1.698      ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.665 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 0.000        ; 1.897      ; 3.065      ;
; 1.244 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; -0.500       ; 1.897      ; 3.144      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                 ;
+------------+-----------------+-----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note ;
+------------+-----------------+-----------------------------+------+
; 349.41 MHz ; 349.41 MHz      ; clk50to25:clk50to25|clk_out ;      ;
+------------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk50to25:clk50to25|clk_out ; -1.862 ; -35.046       ;
; clk                         ; -0.776 ; -0.776        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clk50to25:clk50to25|clk_out ; 0.471 ; 0.000         ;
; clk                         ; 0.610 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.000 ; -4.487        ;
; clk50to25:clk50to25|clk_out ; -1.487 ; -35.688       ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'                                                                                                       ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.862 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.798      ;
; -1.822 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.745      ;
; -1.812 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.735      ;
; -1.807 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.730      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.747 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.683      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.731 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.667      ;
; -1.686 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.609      ;
; -1.684 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.607      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.677 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.613      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.667 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.597      ;
; -1.639 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.562      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.611 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.066     ; 2.547      ;
; -1.542 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.472      ;
; -1.504 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.427      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.471 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.401      ;
; -1.470 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.399      ;
; -1.469 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 2.398      ;
; -1.455 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 2.378      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.377 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.307      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
; -1.357 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.072     ; 2.287      ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                       ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.776 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 0.500        ; 1.707      ; 3.215      ;
; -0.219 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 1.000        ; 1.707      ; 3.158      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'                                                                                                       ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.471 ; vgaSync:vgaSync|pxl_en  ; vgaPxlGen:vgaPxlGen|r   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.738      ;
; 0.619 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.886      ;
; 0.691 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.961      ;
; 0.698 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.965      ;
; 0.702 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.970      ;
; 0.705 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.973      ;
; 0.714 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.720 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.988      ;
; 0.726 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.994      ;
; 0.727 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.995      ;
; 0.735 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.002      ;
; 0.738 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.005      ;
; 0.744 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.011      ;
; 0.759 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.026      ;
; 0.762 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.029      ;
; 0.829 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.096      ;
; 0.837 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.104      ;
; 0.866 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.133      ;
; 0.899 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.166      ;
; 0.965 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.071      ; 1.231      ;
; 1.013 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.280      ;
; 1.016 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.284      ;
; 1.022 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.289      ;
; 1.024 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.292      ;
; 1.029 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.299      ;
; 1.034 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.302      ;
; 1.036 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.303      ;
; 1.037 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.304      ;
; 1.039 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.306      ;
; 1.039 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.306      ;
; 1.047 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.314      ;
; 1.049 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.317      ;
; 1.051 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.318      ;
; 1.053 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.321      ;
; 1.054 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.321      ;
; 1.062 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.329      ;
; 1.084 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.351      ;
; 1.087 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.354      ;
; 1.100 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.367      ;
; 1.108 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.375      ;
; 1.112 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.379      ;
; 1.123 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.390      ;
; 1.128 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.395      ;
; 1.132 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.399      ;
; 1.135 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.402      ;
; 1.138 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.406      ;
; 1.144 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.411      ;
; 1.150 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.421      ;
; 1.156 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.423      ;
; 1.157 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.424      ;
; 1.158 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.425      ;
; 1.159 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.426      ;
; 1.161 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.428      ;
; 1.161 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.428      ;
; 1.169 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.436      ;
; 1.171 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.438      ;
; 1.172 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.439      ;
; 1.176 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.443      ;
; 1.184 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.451      ;
; 1.186 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.453      ;
; 1.225 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.071      ; 1.491      ;
; 1.230 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.497      ;
; 1.234 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.501      ;
; 1.250 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.517      ;
; 1.254 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.521      ;
; 1.255 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.522      ;
; 1.257 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.524      ;
; 1.260 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.527      ;
; 1.260 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.527      ;
; 1.261 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.528      ;
; 1.263 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.530      ;
; 1.266 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.533      ;
; 1.272 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.539      ;
; 1.274 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.541      ;
; 1.275 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.542      ;
; 1.276 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.543      ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                       ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.610 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 0.000        ; 1.767      ; 2.842      ;
; 1.190 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; -0.500       ; 1.767      ; 2.922      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk50to25:clk50to25|clk_out ; -0.331 ; -3.834        ;
; clk                         ; -0.032 ; -0.032        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clk50to25:clk50to25|clk_out ; 0.193 ; 0.000         ;
; clk                         ; 0.218 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.000 ; -4.043        ;
; clk50to25:clk50to25|clk_out ; -1.000 ; -24.000       ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'                                                                                                       ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.331 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.273      ;
; -0.329 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.271      ;
; -0.322 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.264      ;
; -0.316 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.258      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.314 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.272      ;
; -0.311 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.253      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.273 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.231      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.266 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.224      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.260 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.218      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.243 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.029     ; 1.201      ;
; -0.242 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.184      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.214 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.177 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.119      ;
; -0.175 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.126      ;
; -0.170 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.112      ;
; -0.124 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.038     ; 1.073      ;
; -0.119 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.038     ; 1.068      ;
; -0.108 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 1.050      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.096 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.047      ;
; -0.095 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.046      ;
; -0.091 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.042      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.086 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.037      ;
; -0.084 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.035      ;
; -0.084 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.035      ;
; -0.083 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.034      ;
; -0.079 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.030      ;
; -0.074 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.025      ;
; -0.074 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.036     ; 1.025      ;
+--------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                       ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.032 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 0.500        ; 0.801      ; 1.415      ;
; 0.459  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 1.000        ; 0.801      ; 1.424      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'                                                                                                       ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.193 ; vgaSync:vgaSync|pxl_en  ; vgaPxlGen:vgaPxlGen|r   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.314      ;
; 0.274 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.394      ;
; 0.297 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.309 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.440      ;
; 0.323 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.443      ;
; 0.337 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.457      ;
; 0.338 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.458      ;
; 0.349 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.469      ;
; 0.362 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.482      ;
; 0.372 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.492      ;
; 0.383 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.503      ;
; 0.425 ; vgaSync:vgaSync|hpos[9] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.035      ; 0.544      ;
; 0.446 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.566      ;
; 0.448 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.573      ;
; 0.457 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vgaSync:vgaSync|vpos[8] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.591      ;
; 0.473 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; vgaSync:vgaSync|hpos[8] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.597      ;
; 0.501 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.621      ;
; 0.509 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.629      ;
; 0.511 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; vgaSync:vgaSync|vpos[7] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.636      ;
; 0.519 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; vgaSync:vgaSync|vpos[1] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; vgaSync:vgaSync|hpos[0] ; vgaSync:vgaSync|hpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; vgaSync:vgaSync|hpos[2] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; vgaSync:vgaSync|vpos[3] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; vgaSync:vgaSync|hpos[4] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; vgaSync:vgaSync|hpos[6] ; vgaSync:vgaSync|hpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; vgaSync:vgaSync|vpos[6] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; vgaSync:vgaSync|vpos[2] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; vgaSync:vgaSync|vpos[0] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.660      ;
; 0.543 ; vgaSync:vgaSync|vpos[4] ; vgaSync:vgaSync|vpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.663      ;
; 0.545 ; vgaSync:vgaSync|hpos[7] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.035      ; 0.664      ;
; 0.550 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|hsync   ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.670      ;
; 0.572 ; vgaSync:vgaSync|hpos[5] ; vgaSync:vgaSync|pxl_en  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.035      ; 0.691      ;
; 0.575 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.695      ;
; 0.577 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[7] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.697      ;
; 0.578 ; vgaSync:vgaSync|hpos[1] ; vgaSync:vgaSync|hpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.698      ;
; 0.580 ; vgaSync:vgaSync|hpos[3] ; vgaSync:vgaSync|hpos[8] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.700      ;
; 0.582 ; vgaSync:vgaSync|vpos[5] ; vgaSync:vgaSync|vpos[9] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.702      ;
; 0.585 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[5] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; vgaSync:vgaSync|vpos[9] ; vgaSync:vgaSync|vpos[6] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.036      ; 0.705      ;
+-------+-------------------------+-------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                       ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.218 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; 0.000        ; 0.832      ; 1.269      ;
; 0.731 ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; clk         ; -0.500       ; 0.832      ; 1.282      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+------------------------------+---------+-------+----------+---------+---------------------+
; Clock                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack             ; -2.050  ; 0.193 ; N/A      ; N/A     ; -3.000              ;
;  clk                         ; -0.875  ; 0.218 ; N/A      ; N/A     ; -3.000              ;
;  clk50to25:clk50to25|clk_out ; -2.050  ; 0.193 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS              ; -40.266 ; 0.0   ; 0.0      ; 0.0     ; -40.175             ;
;  clk                         ; -0.875  ; 0.000 ; N/A      ; N/A     ; -4.487              ;
;  clk50to25:clk50to25|clk_out ; -39.391 ; 0.000 ; N/A      ; N/A     ; -35.688             ;
+------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; r[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; r[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; r[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; r[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk50to25:clk50to25|clk_out ; clk                         ; 1        ; 1        ; 0        ; 0        ;
; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 332      ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk50to25:clk50to25|clk_out ; clk                         ; 1        ; 1        ; 0        ; 0        ;
; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 332      ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+-----------------------------+-----------------------------+------+-------------+
; Target                      ; Clock                       ; Type ; Status      ;
+-----------------------------+-----------------------------+------+-------------+
; clk                         ; clk                         ; Base ; Constrained ;
; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; Base ; Constrained ;
+-----------------------------+-----------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 10 12:48:07 2017
Info: Command: quartus_sta vgaDriver -c vgaDriver
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgaDriver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50to25:clk50to25|clk_out clk50to25:clk50to25|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.050             -39.391 clk50to25:clk50to25|clk_out 
    Info (332119):    -0.875              -0.875 clk 
Info (332146): Worst-case hold slack is 0.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.501               0.000 clk50to25:clk50to25|clk_out 
    Info (332119):     0.665               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):    -1.487             -35.688 clk50to25:clk50to25|clk_out 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.862             -35.046 clk50to25:clk50to25|clk_out 
    Info (332119):    -0.776              -0.776 clk 
Info (332146): Worst-case hold slack is 0.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.471               0.000 clk50to25:clk50to25|clk_out 
    Info (332119):     0.610               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):    -1.487             -35.688 clk50to25:clk50to25|clk_out 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.331              -3.834 clk50to25:clk50to25|clk_out 
    Info (332119):    -0.032              -0.032 clk 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 clk50to25:clk50to25|clk_out 
    Info (332119):     0.218               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.043 clk 
    Info (332119):    -1.000             -24.000 clk50to25:clk50to25|clk_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 644 megabytes
    Info: Processing ended: Sun Dec 10 12:48:11 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


