#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026f181b53f0 .scope module, "tb_latch" "tb_latch" 2 1;
 .timescale 0 0;
v0000026f182ebce0_0 .var "d", 0 0;
v0000026f182ebd80_0 .var "delay", 2 0;
v0000026f181a6b30_0 .var "delay2", 1 0;
v0000026f181a6bd0_0 .var "en", 0 0;
v0000026f181a6c70_0 .var/i "i", 31 0;
v0000026f181a6d10_0 .net "q", 0 0, v0000026f181b5710_0;  1 drivers
v0000026f181a6db0_0 .var "rstn", 0 0;
S_0000026f181b5580 .scope module, "dl0" "d_latch" 2 11, 3 2 0, S_0000026f181b53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /OUTPUT 1 "q";
v0000026f18182b70_0 .net "d", 0 0, v0000026f182ebce0_0;  1 drivers
v0000026f18182910_0 .net "en", 0 0, v0000026f181a6bd0_0;  1 drivers
v0000026f181b5710_0 .var "q", 0 0;
v0000026f181b57b0_0 .net "rstn", 0 0, v0000026f181a6db0_0;  1 drivers
E_0000026f182e9700 .event anyedge, v0000026f18182b70_0, v0000026f181b57b0_0, v0000026f18182910_0;
    .scope S_0000026f181b5580;
T_0 ;
    %wait E_0000026f182e9700;
    %load/vec4 v0000026f181b57b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f181b5710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026f18182910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026f18182b70_0;
    %assign/vec4 v0000026f181b5710_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026f181b53f0;
T_1 ;
    %vpi_call 2 18 "$monitor", "[%0t] en=%0b d=%0b q=%0b", $time, v0000026f181a6bd0_0, v0000026f182ebce0_0, v0000026f181a6d10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f182ebce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f181a6bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f181a6db0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f181a6db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f181a6c70_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000026f181a6c70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 30 "$random" 32 {0 0 0};
    %pad/s 3;
    %store/vec4 v0000026f182ebd80_0, 0, 3;
    %vpi_func 2 31 "$random" 32 {0 0 0};
    %pad/s 2;
    %store/vec4 v0000026f181a6b30_0, 0, 2;
    %load/vec4 v0000026f181a6b30_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000026f181a6bd0_0;
    %inv;
    %assign/vec4 v0000026f181a6bd0_0, 0;
    %load/vec4 v0000026f182ebd80_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000026f181a6c70_0;
    %pad/s 1;
    %assign/vec4 v0000026f182ebce0_0, 0;
    %load/vec4 v0000026f181a6c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f181a6c70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0000026f181b53f0;
T_2 ;
    %vpi_call 2 38 "$dumpfile", "C:/Users/stark/Desktop/backbone/programs/Git_projects/OpenVerilog/src/main/resources/bin/datadump/dump.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026f181b53f0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\stark\Desktop\backbone\programs\VerilogDev\ones\tb.v";
    "C:\Users\stark\Desktop\backbone\programs\VerilogDev\ones\counter.v";
