// Seed: 2793300538
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wire id_3
);
  wire id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  module_3 modCall_1 ();
  input wire id_1;
  parameter id_3 = -1;
endmodule
module module_3 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  output wor id_1;
  module_3 modCall_1 ();
  assign id_1 = -1;
  assign id_2[-1] = id_3;
endmodule
