// Seed: 3379405696
module module_0 (
    input id_0,
    output wor id_1,
    output id_2,
    input id_3
);
  assign id_2 = id_3;
  logic id_4;
  type_0 id_5 (
      .id_0(1'b0),
      .id_1(1)
  );
  assign id_1[1] = id_5;
endmodule
