#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sun Dec 29 13:36:49 2024
# Process ID: 34768
# Current directory: C:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.runs/design_1_eFPGA_FILTER_Core1_0_0_synth_1
# Command line: vivado.exe -log design_1_eFPGA_FILTER_Core1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eFPGA_FILTER_Core1_0_0.tcl
# Log file: C:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.runs/design_1_eFPGA_FILTER_Core1_0_0_synth_1/design_1_eFPGA_FILTER_Core1_0_0.vds
# Journal file: C:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.runs/design_1_eFPGA_FILTER_Core1_0_0_synth_1\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1195G7 @ 2.90GHz
# CPU Frequency     :2918 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16867 MB
# Swap memory       :11654 MB
# Total Virtual     :28522 MB
# Available Virtual :7656 MB
#-----------------------------------------------------------
source design_1_eFPGA_FILTER_Core1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 489.289 ; gain = 146.488
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/EOS/EOS_HDMI-UDP_Game/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/colorFilterV3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_eFPGA_FILTER_Core1_0_0
Command: synth_design -top design_1_eFPGA_FILTER_Core1_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1393.230 ; gain = 445.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_eFPGA_FILTER_Core1_0_0' [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ip/design_1_eFPGA_FILTER_Core1_0_0/synth/design_1_eFPGA_FILTER_Core1_0_0.vhd:69]
INFO: [Synth 8-3491] module 'eFPGA_FILTER_Core1' declared at 'c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1.vhd:5' bound to instance 'U0' of component 'eFPGA_FILTER_Core1' [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ip/design_1_eFPGA_FILTER_Core1_0_0/synth/design_1_eFPGA_FILTER_Core1_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'eFPGA_FILTER_Core1' [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1.vhd:23]
INFO: [Synth 8-638] synthesizing module 'eFPGA_FILTER_Core1_slave_stream_v2_0_S00_AXIS' [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1_slave_stream_v2_0_S00_AXIS.vhd:23]
WARNING: [Synth 8-614] signal 'ARESETN' is read in the process but is not in the sensitivity list [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1_slave_stream_v2_0_S00_AXIS.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'eFPGA_FILTER_Core1_slave_stream_v2_0_S00_AXIS' (0#1) [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1_slave_stream_v2_0_S00_AXIS.vhd:23]
INFO: [Synth 8-638] synthesizing module 'eFPGA_FILTER_Core1_master_stream_v2_0_M00_AXIS' [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1_master_stream_v2_0_M00_AXIS.vhd:23]
WARNING: [Synth 8-614] signal 'ARESETN' is read in the process but is not in the sensitivity list [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1_master_stream_v2_0_M00_AXIS.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'eFPGA_FILTER_Core1_master_stream_v2_0_M00_AXIS' (0#1) [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1_master_stream_v2_0_M00_AXIS.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'eFPGA_FILTER_Core1' (0#1) [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ipshared/7d84/eFPGA_FILTER_Core1_2_0/hdl/eFPGA_FILTER_Core1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_eFPGA_FILTER_Core1_0_0' (0#1) [c:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.gen/sources_1/bd/design_1/ip/design_1_eFPGA_FILTER_Core1_0_0/synth/design_1_eFPGA_FILTER_Core1_0_0.vhd:69]
WARNING: [Synth 8-7129] Port M_AXIS_TREADY in module eFPGA_FILTER_Core1_slave_stream_v2_0_S00_AXIS is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.137 ; gain = 561.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.137 ; gain = 561.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.137 ; gain = 561.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1547.629 ; gain = 1.836
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_eFPGA_FILTER_Core1_0_0 has port S_AXIS_TREADY driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     4|
|6     |FDCE |    50|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1547.629 ; gain = 561.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.629 ; gain = 600.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1547.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 654d885f
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 1547.629 ; gain = 1030.391
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.runs/design_1_eFPGA_FILTER_Core1_0_0_synth_1/design_1_eFPGA_FILTER_Core1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_eFPGA_FILTER_Core1_0_0, cache-ID = a95ca10070729c77
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EOS/EOS_HDMI-UDP_Game/Ex2_Src/BlockDesign_HDMI_With-filter/PogingZes/HdmiPogingDrie/HdmiPogingDrie.runs/design_1_eFPGA_FILTER_Core1_0_0_synth_1/design_1_eFPGA_FILTER_Core1_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_eFPGA_FILTER_Core1_0_0_utilization_synth.rpt -pb design_1_eFPGA_FILTER_Core1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 13:37:37 2024...
