`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/23/2026 05:47:47 PM
// Design Name: 
// Module Name: ALUDecoder
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ALUDecoder(input  logic       opb5, 
              input  logic [2:0] funct3, 
              input  logic       funct7b5,  
              input  logic [1:0] ALUOp, 
              output logic [2:0] ALUControl
 );
 
  logic  RtypeSub; 
  assign RtypeSub = funct7b5 & opb5;  // TRUE for R-type subtract instruction 
 
   always_comb 
    case(ALUOp) 
      2'b00:                ALUControl = 3'b010; // addition 
      2'b01:                ALUControl = 3'b110; // subtraction 
      default: case(funct3) // R-type or I-type ALU 
                 3'b000:  if (RtypeSub)  
                            ALUControl = 3'b110; // sub 
                          else           
                            ALUControl = 3'b010; // add, addi 
                 3'b010:    ALUControl = 3'b111; // slt, slti 
                 3'b110:    ALUControl = 3'b001; // or, ori 
                 3'b111:    ALUControl = 3'b000; // and, andi 
                 default:   ALUControl = 3'bxxx; // ??? 
               endcase 
    endcase 
endmodule
