// Seed: 402479738
macromodule module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign id_3 = 1;
  module_2 modCall_1 (id_3);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wire id_5
    , id_12,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9,
    output uwire id_10
);
  assign id_12 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_7
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  always #(1)
    if (id_1) begin : LABEL_0
      disable id_2;
    end
  assign module_0.id_0 = 0;
endmodule
