-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resample_for_conv2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    square_image_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_0_V_ce0 : OUT STD_LOGIC;
    square_image_0_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    square_image_0_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_0_V_ce1 : OUT STD_LOGIC;
    square_image_0_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    square_image_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_1_V_ce0 : OUT STD_LOGIC;
    square_image_1_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_1_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_1_V_ce1 : OUT STD_LOGIC;
    square_image_1_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_2_V_ce0 : OUT STD_LOGIC;
    square_image_2_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_2_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_2_V_ce1 : OUT STD_LOGIC;
    square_image_2_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_3_V_ce0 : OUT STD_LOGIC;
    square_image_3_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_3_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_3_V_ce1 : OUT STD_LOGIC;
    square_image_3_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_4_V_ce0 : OUT STD_LOGIC;
    square_image_4_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_4_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_4_V_ce1 : OUT STD_LOGIC;
    square_image_4_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_5_V_ce0 : OUT STD_LOGIC;
    square_image_5_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_5_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_5_V_ce1 : OUT STD_LOGIC;
    square_image_5_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_6_V_ce0 : OUT STD_LOGIC;
    square_image_6_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_6_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_6_V_ce1 : OUT STD_LOGIC;
    square_image_6_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_7_V_ce0 : OUT STD_LOGIC;
    square_image_7_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_7_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_7_V_ce1 : OUT STD_LOGIC;
    square_image_7_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_8_V_ce0 : OUT STD_LOGIC;
    square_image_8_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_8_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_8_V_ce1 : OUT STD_LOGIC;
    square_image_8_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_9_V_ce0 : OUT STD_LOGIC;
    square_image_9_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_9_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_9_V_ce1 : OUT STD_LOGIC;
    square_image_9_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_10_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_10_V_ce0 : OUT STD_LOGIC;
    square_image_10_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_10_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_10_V_ce1 : OUT STD_LOGIC;
    square_image_10_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_11_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_11_V_ce0 : OUT STD_LOGIC;
    square_image_11_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_11_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_11_V_ce1 : OUT STD_LOGIC;
    square_image_11_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_12_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_12_V_ce0 : OUT STD_LOGIC;
    square_image_12_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_12_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_12_V_ce1 : OUT STD_LOGIC;
    square_image_12_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_13_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_13_V_ce0 : OUT STD_LOGIC;
    square_image_13_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_13_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_13_V_ce1 : OUT STD_LOGIC;
    square_image_13_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_14_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_14_V_ce0 : OUT STD_LOGIC;
    square_image_14_V_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_14_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_14_V_ce1 : OUT STD_LOGIC;
    square_image_14_V_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    square_image_15_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_15_V_ce0 : OUT STD_LOGIC;
    square_image_15_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    square_image_15_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    square_image_15_V_ce1 : OUT STD_LOGIC;
    square_image_15_V_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    resampled_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_0_V_ce0 : OUT STD_LOGIC;
    resampled_0_V_we0 : OUT STD_LOGIC;
    resampled_0_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    resampled_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_0_V_ce1 : OUT STD_LOGIC;
    resampled_0_V_we1 : OUT STD_LOGIC;
    resampled_0_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
    resampled_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_1_V_ce0 : OUT STD_LOGIC;
    resampled_1_V_we0 : OUT STD_LOGIC;
    resampled_1_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    resampled_1_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_1_V_ce1 : OUT STD_LOGIC;
    resampled_1_V_we1 : OUT STD_LOGIC;
    resampled_1_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
    resampled_2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_2_V_ce0 : OUT STD_LOGIC;
    resampled_2_V_we0 : OUT STD_LOGIC;
    resampled_2_V_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    resampled_2_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    resampled_2_V_ce1 : OUT STD_LOGIC;
    resampled_2_V_we1 : OUT STD_LOGIC;
    resampled_2_V_d1 : OUT STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of resample_for_conv2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_C3 : STD_LOGIC_VECTOR (7 downto 0) := "11000011";
    constant ap_const_lv9_C4 : STD_LOGIC_VECTOR (8 downto 0) := "011000100";
    constant ap_const_lv10_188 : STD_LOGIC_VECTOR (9 downto 0) := "0110001000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal exitcond_flatten_reg_1912 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_6_reg_733 : STD_LOGIC_VECTOR (0 downto 0);
    signal j4_reg_748 : STD_LOGIC_VECTOR (3 downto 0);
    signal i2_reg_762 : STD_LOGIC_VECTOR (3 downto 0);
    signal l_s_reg_776 : STD_LOGIC_VECTOR (7 downto 0);
    signal l3_reg_790 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten1_reg_804 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal i_mid2_reg_1618 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_mid2_fu_1418_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_mid2_reg_1613 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_mid2_fu_1426_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_fu_1454_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_1693 : STD_LOGIC_VECTOR (3 downto 0);
    signal l_1_mid2_fu_1486_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal l_1_mid2_reg_1789 : STD_LOGIC_VECTOR (7 downto 0);
    signal l_mid2_fu_1494_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal l_mid2_reg_1797 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_next_fu_1502_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_next_reg_1802 : STD_LOGIC_VECTOR (7 downto 0);
    signal extLd_fu_1508_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal extLd1_fu_1512_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal extLd3_fu_1541_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal extLd4_fu_1545_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_s_fu_1549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1907 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal extLd2_fu_1582_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal extLd5_fu_1586_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_3_fu_1590_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_1926 : STD_LOGIC_VECTOR (7 downto 0);
    signal rewind_ap_ready : STD_LOGIC;
    signal rewind_ap_ready_reg : STD_LOGIC := '0';
    signal rewind_enable : STD_LOGIC;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_mux_tmp_6_phi_fu_737_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_j4_phi_fu_752_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_i2_phi_fu_766_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_l_s_phi_fu_780_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_mux_l3_phi_fu_794_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_indvar_flatten1_phi_fu_808_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_9_fu_1434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_0_1_fu_1460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_0_2_fu_1521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_1560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_cast_fu_1575_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_cast_fu_1604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_1412_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal l_2_dup_fu_1480_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_0_2_fu_1516_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_cast_fu_1566_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1569_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_cast7_fu_1595_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_1598_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_584 : BOOLEAN;
    signal ap_condition_598 : BOOLEAN;
    signal ap_condition_350 : BOOLEAN;
    signal ap_condition_267 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= rewind_enable;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    rewind_ap_ready_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                rewind_ap_ready_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
                    rewind_ap_ready_reg <= rewind_ap_ready;
                else 
                    rewind_ap_ready_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_13_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_12_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_11_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_10_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_9_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_8_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_7_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_6_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_5_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_4_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_3_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_2_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= square_image_1_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= extLd1_fu_1512_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 <= ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D)))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_13_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_12_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_11_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_10_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_9_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_8_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_7_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_6_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_5_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_4_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_3_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_2_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= square_image_1_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= extLd2_fu_1582_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 <= ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_14_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_13_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_12_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_11_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_10_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_9_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_8_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_7_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_6_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_5_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_4_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_3_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_2_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= square_image_1_V_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 <= ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_14_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_13_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_12_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_11_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_10_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_9_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_8_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_7_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_6_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_5_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_4_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_3_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_2_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= square_image_1_V_q1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 <= ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D)))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_14_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_13_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_12_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_11_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_10_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_9_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_8_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_7_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_6_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_5_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_4_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_3_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_2_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= square_image_1_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 <= ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= extLd3_fu_1541_p1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_14_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_13_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_12_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_11_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_10_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_9_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_8_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_7_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_6_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_5_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_4_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_3_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= square_image_2_V_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 <= ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= extLd4_fu_1545_p1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_14_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_13_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_12_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_11_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_10_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_9_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_8_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_7_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_6_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_5_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_4_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_3_V_q1;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= square_image_2_V_q1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 <= ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D)))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= extLd5_fu_1586_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_14_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_13_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_12_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_11_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_10_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_9_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_8_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_7_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_6_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_5_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_4_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_3_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_reg_1618 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= square_image_2_V_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 <= ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_13_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_C)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_12_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_B)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_11_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_A)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_10_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_9)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_9_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_8_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_7_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_6_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_5_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_4_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_3_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_2_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= square_image_1_V_q0;
                elsif ((i_mid2_reg_1618 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= extLd_fu_1508_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 <= ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818;
                end if;
            end if; 
        end if;
    end process;

    i2_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1912 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i2_reg_762 <= i_mid2_reg_1618;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                i2_reg_762 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_804_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1912 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                indvar_flatten1_reg_804 <= indvar_flatten_next_reg_1802;
            elsif ((((exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                indvar_flatten1_reg_804 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j4_reg_748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1912 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j4_reg_748 <= j_reg_1693;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                j4_reg_748 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    l3_reg_790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1912 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l3_reg_790 <= l_mid2_reg_1797;
            elsif ((((exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                l3_reg_790 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    l_s_reg_776_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1912 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l_s_reg_776 <= tmp_3_reg_1926;
            elsif ((((exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                l_s_reg_776 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    tmp_6_reg_733_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1912 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_6_reg_733 <= tmp_s_reg_1907;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                tmp_6_reg_733 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exitcond_flatten_reg_1912 <= exitcond_flatten_fu_1554_p2;
                l_1_mid2_reg_1789 <= l_1_mid2_fu_1486_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                i_mid2_reg_1618 <= i_mid2_fu_1426_p3;
                j_reg_1693 <= j_fu_1454_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                indvar_flatten_next_reg_1802 <= indvar_flatten_next_fu_1502_p2;
                l_mid2_reg_1797 <= l_mid2_fu_1494_p3;
                tmp_s_reg_1907 <= tmp_s_fu_1549_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                j_mid2_reg_1613 <= j_mid2_fu_1418_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_3_reg_1926 <= tmp_3_fu_1590_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_267_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
                ap_condition_267 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_350_assign_proc : process(i_mid2_reg_1618)
    begin
                ap_condition_350 <= ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D));
    end process;


    ap_condition_584_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_584 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_598_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_598 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond_flatten_reg_1912, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, rewind_enable, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= rewind_enable;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i2_phi_fu_766_p6_assign_proc : process(exitcond_flatten_reg_1912, i2_reg_762, i_mid2_reg_1618, ap_condition_584)
    begin
        if ((ap_const_boolean_1 = ap_condition_584)) then
            if ((exitcond_flatten_reg_1912 = ap_const_lv1_1)) then 
                ap_phi_mux_i2_phi_fu_766_p6 <= ap_const_lv4_0;
            elsif ((exitcond_flatten_reg_1912 = ap_const_lv1_0)) then 
                ap_phi_mux_i2_phi_fu_766_p6 <= i_mid2_reg_1618;
            else 
                ap_phi_mux_i2_phi_fu_766_p6 <= i2_reg_762;
            end if;
        else 
            ap_phi_mux_i2_phi_fu_766_p6 <= i2_reg_762;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten1_phi_fu_808_p6_assign_proc : process(exitcond_flatten_reg_1912, indvar_flatten1_reg_804, indvar_flatten_next_reg_1802, ap_condition_598)
    begin
        if ((ap_const_boolean_1 = ap_condition_598)) then
            if ((exitcond_flatten_reg_1912 = ap_const_lv1_1)) then 
                ap_phi_mux_indvar_flatten1_phi_fu_808_p6 <= ap_const_lv8_0;
            elsif ((exitcond_flatten_reg_1912 = ap_const_lv1_0)) then 
                ap_phi_mux_indvar_flatten1_phi_fu_808_p6 <= indvar_flatten_next_reg_1802;
            else 
                ap_phi_mux_indvar_flatten1_phi_fu_808_p6 <= indvar_flatten1_reg_804;
            end if;
        else 
            ap_phi_mux_indvar_flatten1_phi_fu_808_p6 <= indvar_flatten1_reg_804;
        end if; 
    end process;


    ap_phi_mux_j4_phi_fu_752_p6_assign_proc : process(exitcond_flatten_reg_1912, j4_reg_748, j_reg_1693, ap_condition_584)
    begin
        if ((ap_const_boolean_1 = ap_condition_584)) then
            if ((exitcond_flatten_reg_1912 = ap_const_lv1_1)) then 
                ap_phi_mux_j4_phi_fu_752_p6 <= ap_const_lv4_0;
            elsif ((exitcond_flatten_reg_1912 = ap_const_lv1_0)) then 
                ap_phi_mux_j4_phi_fu_752_p6 <= j_reg_1693;
            else 
                ap_phi_mux_j4_phi_fu_752_p6 <= j4_reg_748;
            end if;
        else 
            ap_phi_mux_j4_phi_fu_752_p6 <= j4_reg_748;
        end if; 
    end process;


    ap_phi_mux_l3_phi_fu_794_p6_assign_proc : process(exitcond_flatten_reg_1912, l3_reg_790, l_mid2_reg_1797, ap_condition_598)
    begin
        if ((ap_const_boolean_1 = ap_condition_598)) then
            if ((exitcond_flatten_reg_1912 = ap_const_lv1_1)) then 
                ap_phi_mux_l3_phi_fu_794_p6 <= ap_const_lv8_0;
            elsif ((exitcond_flatten_reg_1912 = ap_const_lv1_0)) then 
                ap_phi_mux_l3_phi_fu_794_p6 <= l_mid2_reg_1797;
            else 
                ap_phi_mux_l3_phi_fu_794_p6 <= l3_reg_790;
            end if;
        else 
            ap_phi_mux_l3_phi_fu_794_p6 <= l3_reg_790;
        end if; 
    end process;


    ap_phi_mux_l_s_phi_fu_780_p6_assign_proc : process(exitcond_flatten_reg_1912, l_s_reg_776, tmp_3_reg_1926, ap_condition_598)
    begin
        if ((ap_const_boolean_1 = ap_condition_598)) then
            if ((exitcond_flatten_reg_1912 = ap_const_lv1_1)) then 
                ap_phi_mux_l_s_phi_fu_780_p6 <= ap_const_lv8_0;
            elsif ((exitcond_flatten_reg_1912 = ap_const_lv1_0)) then 
                ap_phi_mux_l_s_phi_fu_780_p6 <= tmp_3_reg_1926;
            else 
                ap_phi_mux_l_s_phi_fu_780_p6 <= l_s_reg_776;
            end if;
        else 
            ap_phi_mux_l_s_phi_fu_780_p6 <= l_s_reg_776;
        end if; 
    end process;


    ap_phi_mux_tmp_6_phi_fu_737_p6_assign_proc : process(exitcond_flatten_reg_1912, tmp_6_reg_733, tmp_s_reg_1907, ap_condition_584)
    begin
        if ((ap_const_boolean_1 = ap_condition_584)) then
            if ((exitcond_flatten_reg_1912 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_6_phi_fu_737_p6 <= ap_const_lv1_0;
            elsif ((exitcond_flatten_reg_1912 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_6_phi_fu_737_p6 <= tmp_s_reg_1907;
            else 
                ap_phi_mux_tmp_6_phi_fu_737_p6 <= tmp_6_reg_733;
            end if;
        else 
            ap_phi_mux_tmp_6_phi_fu_737_p6 <= tmp_6_reg_733;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_1554_p2 <= "1" when (ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = ap_const_lv8_C3) else "0";
    extLd1_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(square_image_0_V_q1),25));
    extLd2_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(square_image_0_V_q0),25));
    extLd3_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(square_image_15_V_q0),25));
    extLd4_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(square_image_15_V_q1),25));
    extLd5_fu_1586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(square_image_15_V_q0),25));
    extLd_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(square_image_0_V_q0),25));
    i_fu_1412_p2 <= std_logic_vector(unsigned(ap_phi_mux_i2_phi_fu_766_p6) + unsigned(ap_const_lv4_1));
    i_mid2_fu_1426_p3 <= 
        i_fu_1412_p2 when (ap_phi_mux_tmp_6_phi_fu_737_p6(0) = '1') else 
        ap_phi_mux_i2_phi_fu_766_p6;
    indvar_flatten_next_fu_1502_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten1_phi_fu_808_p6) + unsigned(ap_const_lv8_1));

    internal_ap_ready_assign_proc : process(exitcond_flatten_reg_1912, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1912 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_1454_p2 <= std_logic_vector(unsigned(j_mid2_fu_1418_p3) + unsigned(ap_const_lv4_1));
    j_mid2_fu_1418_p3 <= 
        ap_const_lv4_0 when (ap_phi_mux_tmp_6_phi_fu_737_p6(0) = '1') else 
        ap_phi_mux_j4_phi_fu_752_p6;
    l_1_mid2_fu_1486_p3 <= 
        l_2_dup_fu_1480_p2 when (tmp_6_reg_733(0) = '1') else 
        ap_phi_mux_l_s_phi_fu_780_p6;
    l_2_dup_fu_1480_p2 <= std_logic_vector(unsigned(ap_phi_mux_l3_phi_fu_794_p6) + unsigned(ap_const_lv8_E));
    l_mid2_fu_1494_p3 <= 
        l_2_dup_fu_1480_p2 when (tmp_6_reg_733(0) = '1') else 
        ap_phi_mux_l3_phi_fu_794_p6;

    resampled_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_1_fu_1560_p1, tmp_2_cast_fu_1604_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                resampled_0_V_address0 <= tmp_2_cast_fu_1604_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                resampled_0_V_address0 <= tmp_1_fu_1560_p1(10 - 1 downto 0);
            else 
                resampled_0_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            resampled_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    resampled_0_V_address1 <= tmp_cast_fu_1575_p1(10 - 1 downto 0);

    resampled_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            resampled_0_V_ce0 <= ap_const_logic_1;
        else 
            resampled_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_0_V_ce1 <= ap_const_logic_1;
        else 
            resampled_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_0_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818, ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                resampled_0_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                resampled_0_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818;
            else 
                resampled_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            resampled_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    resampled_0_V_d1 <= ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852;

    resampled_0_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            resampled_0_V_we0 <= ap_const_logic_1;
        else 
            resampled_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_0_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_0_V_we1 <= ap_const_logic_1;
        else 
            resampled_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_1_fu_1560_p1, tmp_2_cast_fu_1604_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                resampled_1_V_address0 <= tmp_2_cast_fu_1604_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                resampled_1_V_address0 <= tmp_1_fu_1560_p1(10 - 1 downto 0);
            else 
                resampled_1_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            resampled_1_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    resampled_1_V_address1 <= tmp_cast_fu_1575_p1(10 - 1 downto 0);

    resampled_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            resampled_1_V_ce0 <= ap_const_logic_1;
        else 
            resampled_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_1_V_ce1 <= ap_const_logic_1;
        else 
            resampled_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_1_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886, ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                resampled_1_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                resampled_1_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886;
            else 
                resampled_1_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            resampled_1_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    resampled_1_V_d1 <= ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920;

    resampled_1_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            resampled_1_V_we0 <= ap_const_logic_1;
        else 
            resampled_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_1_V_we1 <= ap_const_logic_1;
        else 
            resampled_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_1_fu_1560_p1, tmp_2_cast_fu_1604_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                resampled_2_V_address0 <= tmp_2_cast_fu_1604_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                resampled_2_V_address0 <= tmp_1_fu_1560_p1(10 - 1 downto 0);
            else 
                resampled_2_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            resampled_2_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    resampled_2_V_address1 <= tmp_cast_fu_1575_p1(10 - 1 downto 0);

    resampled_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            resampled_2_V_ce0 <= ap_const_logic_1;
        else 
            resampled_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_2_V_ce1 <= ap_const_logic_1;
        else 
            resampled_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_2_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954, ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                resampled_2_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                resampled_2_V_d0 <= ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954;
            else 
                resampled_2_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            resampled_2_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    resampled_2_V_d1 <= ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988;

    resampled_2_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            resampled_2_V_we0 <= ap_const_logic_1;
        else 
            resampled_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    resampled_2_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            resampled_2_V_we1 <= ap_const_logic_1;
        else 
            resampled_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    rewind_ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, exitcond_flatten_fu_1554_p2, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_1) or ((exitcond_flatten_fu_1554_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            rewind_ap_ready <= ap_const_logic_1;
        else 
            rewind_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    rewind_enable_assign_proc : process(ap_start, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
            rewind_enable <= ap_const_logic_1;
        else 
            rewind_enable <= ap_const_logic_0;
        end if; 
    end process;


    square_image_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_0_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                square_image_0_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
            else 
                square_image_0_V_address0 <= "XXXX";
            end if;
        else 
            square_image_0_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_0_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_0_V_ce0 <= ap_const_logic_1;
        else 
            square_image_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_0_V_ce1 <= ap_const_logic_1;
        else 
            square_image_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_10_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_10_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_10_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_10_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_10_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_10_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_10_V_ce0 <= ap_const_logic_1;
        else 
            square_image_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_10_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_10_V_ce1 <= ap_const_logic_1;
        else 
            square_image_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_11_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_11_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_11_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_11_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_11_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_11_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_11_V_ce0 <= ap_const_logic_1;
        else 
            square_image_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_11_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_11_V_ce1 <= ap_const_logic_1;
        else 
            square_image_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_12_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_12_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_12_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_12_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_12_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_12_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_12_V_ce0 <= ap_const_logic_1;
        else 
            square_image_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_12_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_12_V_ce1 <= ap_const_logic_1;
        else 
            square_image_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_13_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_13_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((i_mid2_fu_1426_p3 = ap_const_lv4_F) or (i_mid2_fu_1426_p3 = ap_const_lv4_E) or (i_mid2_fu_1426_p3 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_13_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_13_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_13_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_13_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((i_mid2_fu_1426_p3 = ap_const_lv4_F) or (i_mid2_fu_1426_p3 = ap_const_lv4_E) or (i_mid2_fu_1426_p3 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D))) or ((i_mid2_reg_1618 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_13_V_ce0 <= ap_const_logic_1;
        else 
            square_image_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_13_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((i_mid2_fu_1426_p3 = ap_const_lv4_F) or (i_mid2_fu_1426_p3 = ap_const_lv4_E) or (i_mid2_fu_1426_p3 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_13_V_ce1 <= ap_const_logic_1;
        else 
            square_image_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_14_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_14_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((i_mid2_fu_1426_p3 = ap_const_lv4_F) or (i_mid2_fu_1426_p3 = ap_const_lv4_E) or (i_mid2_fu_1426_p3 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_14_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_14_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_14_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_14_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((i_mid2_fu_1426_p3 = ap_const_lv4_F) or (i_mid2_fu_1426_p3 = ap_const_lv4_E) or (i_mid2_fu_1426_p3 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and ((i_mid2_reg_1618 = ap_const_lv4_F) or (i_mid2_reg_1618 = ap_const_lv4_E) or (i_mid2_reg_1618 = ap_const_lv4_D))) or ((i_mid2_reg_1618 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_14_V_ce0 <= ap_const_logic_1;
        else 
            square_image_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_14_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((i_mid2_fu_1426_p3 = ap_const_lv4_F) or (i_mid2_fu_1426_p3 = ap_const_lv4_E) or (i_mid2_fu_1426_p3 = ap_const_lv4_D))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_14_V_ce1 <= ap_const_logic_1;
        else 
            square_image_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_15_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                square_image_15_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                square_image_15_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
            else 
                square_image_15_V_address0 <= "XXXX";
            end if;
        else 
            square_image_15_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_15_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_15_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_15_V_ce0 <= ap_const_logic_1;
        else 
            square_image_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_15_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            square_image_15_V_ce1 <= ap_const_logic_1;
        else 
            square_image_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_1_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_1_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_1_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_1_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_1_V_ce0 <= ap_const_logic_1;
        else 
            square_image_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_1_V_ce1 <= ap_const_logic_1;
        else 
            square_image_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_2_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_2_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_2_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_2_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_2_V_ce0 <= ap_const_logic_1;
        else 
            square_image_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_2_V_ce1 <= ap_const_logic_1;
        else 
            square_image_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_3_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_3_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_3_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_3_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_3_V_ce0 <= ap_const_logic_1;
        else 
            square_image_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_3_V_ce1 <= ap_const_logic_1;
        else 
            square_image_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_4_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_4_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_4_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_4_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_4_V_ce0 <= ap_const_logic_1;
        else 
            square_image_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_4_V_ce1 <= ap_const_logic_1;
        else 
            square_image_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_5_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_5_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_5_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_5_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_5_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_5_V_ce0 <= ap_const_logic_1;
        else 
            square_image_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_5_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_5_V_ce1 <= ap_const_logic_1;
        else 
            square_image_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_6_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_6_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_6_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_6_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_6_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_6_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_6_V_ce0 <= ap_const_logic_1;
        else 
            square_image_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_6_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_6_V_ce1 <= ap_const_logic_1;
        else 
            square_image_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_7_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_7_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_7_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_7_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_7_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_7_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_7_V_ce0 <= ap_const_logic_1;
        else 
            square_image_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_7_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_7_V_ce1 <= ap_const_logic_1;
        else 
            square_image_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_8_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_8_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_8_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_8_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_8_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_8_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_8_V_ce0 <= ap_const_logic_1;
        else 
            square_image_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_8_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_8_V_ce1 <= ap_const_logic_1;
        else 
            square_image_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_9_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, i_mid2_reg_1618, i_mid2_fu_1426_p3, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_9_fu_1434_p1, tmp_9_0_2_fu_1521_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (i_mid2_reg_1618 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_9_V_address0 <= tmp_9_0_2_fu_1521_p1(4 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_9_V_address0 <= tmp_9_fu_1434_p1(4 - 1 downto 0);
        else 
            square_image_9_V_address0 <= "XXXX";
        end if; 
    end process;

    square_image_9_V_address1 <= tmp_9_0_1_fu_1460_p1(4 - 1 downto 0);

    square_image_9_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, i_mid2_reg_1618, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((i_mid2_reg_1618 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((i_mid2_reg_1618 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            square_image_9_V_ce0 <= ap_const_logic_1;
        else 
            square_image_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    square_image_9_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, i_mid2_fu_1426_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (i_mid2_fu_1426_p3 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            square_image_9_V_ce1 <= ap_const_logic_1;
        else 
            square_image_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_cast7_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_1_mid2_reg_1789),10));
    tmp_1_cast_fu_1566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_1_mid2_reg_1789),9));
    tmp_1_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_1_mid2_reg_1789),64));
    tmp_2_cast_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1598_p2),64));
    tmp_2_fu_1598_p2 <= std_logic_vector(unsigned(tmp_1_cast7_fu_1595_p1) + unsigned(ap_const_lv10_188));
    tmp_3_fu_1590_p2 <= std_logic_vector(unsigned(l_1_mid2_reg_1789) + unsigned(ap_const_lv8_1));
    tmp_8_0_2_fu_1516_p2 <= std_logic_vector(unsigned(j_mid2_reg_1613) + unsigned(ap_const_lv4_2));
    tmp_9_0_1_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_1454_p2),64));
    tmp_9_0_2_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_0_2_fu_1516_p2),64));
    tmp_9_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_fu_1418_p3),64));
    tmp_cast_fu_1575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1569_p2),64));
    tmp_fu_1569_p2 <= std_logic_vector(unsigned(tmp_1_cast_fu_1566_p1) + unsigned(ap_const_lv9_C4));
    tmp_s_fu_1549_p2 <= "1" when (j_reg_1693 = ap_const_lv4_E) else "0";
end behav;
