{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651817799546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651817799547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 00:16:39 2022 " "Processing started: Fri May 06 00:16:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651817799547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651817799547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador_pipeline -c procesador_pipeline --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador_pipeline -c procesador_pipeline --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651817799547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1651817799812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador_pipeline/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651817805833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651817805833 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem_ram.sv(17) " "Verilog HDL information at dmem_ram.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "dmem_ram.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_ram.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1651817805834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651817805834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651817805834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651817805835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651817805835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess " "Found entity 1: memoryAccess" {  } { { "memoryAccess.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651817805836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651817805836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_rom " "Found entity 1: dmem_rom" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651817805837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651817805837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess_tb " "Found entity 1: memoryAccess_tb" {  } { { "memoryAccess_tb.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651817805838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651817805838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoryAccess_tb " "Elaborating entity \"memoryAccess_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651817805861 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk memoryAccess_tb.sv(57) " "Verilog HDL warning at memoryAccess_tb.sv(57): assignments to clk create a combinational loop" {  } { { "memoryAccess_tb.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 57 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1651817805862 "|memoryAccess_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAccess memoryAccess:memory " "Elaborating entity \"memoryAccess\" for hierarchy \"memoryAccess:memory\"" {  } { { "memoryAccess_tb.sv" "memory" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651817805862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryController memoryAccess:memory\|memoryController:memoryControllerUnit " "Elaborating entity \"memoryController\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\"" {  } { { "memoryAccess.sv" "memoryControllerUnit" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651817805863 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[0\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[0\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805866 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[1\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[1\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805866 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[2\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[2\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805866 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[3\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[3\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[4\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[4\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[5\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[5\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[6\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[6\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[7\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[7\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[8\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[8\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[9\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[9\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[10\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[10\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[11\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[11\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[12\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[12\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[13\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[13\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[14\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[14\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[15\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[15\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[16\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[16\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[17\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[17\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[18\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[18\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[19\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[19\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[20\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[20\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[21\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[21\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805867 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[22\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[22\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[23\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[23\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[24\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[24\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[25\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[25\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[26\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[26\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[27\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[27\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[28\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[28\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[29\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[29\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[30\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[30\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[31\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[31\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[0\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[0\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[1\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[1\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[2\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[2\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[3\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[3\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[4\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[4\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[5\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[5\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[6\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[6\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[7\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[7\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[8\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[8\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[9\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[9\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805868 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[10\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[10\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[11\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[11\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[12\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[12\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[13\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[13\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[14\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[14\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[15\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[15\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[16\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[16\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[17\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[17\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[18\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[18\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[19\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[19\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[20\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[20\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[21\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[21\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[22\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[22\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[23\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[23\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[24\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[24\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[25\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[25\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[26\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[26\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[27\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[27\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805869 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[28\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[28\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[29\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[29\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[30\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[30\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[31\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[31\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] memoryController.sv(16) " "Inferred latch for \"instruction\[0\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] memoryController.sv(16) " "Inferred latch for \"instruction\[1\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] memoryController.sv(16) " "Inferred latch for \"instruction\[2\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] memoryController.sv(16) " "Inferred latch for \"instruction\[3\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] memoryController.sv(16) " "Inferred latch for \"instruction\[4\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] memoryController.sv(16) " "Inferred latch for \"instruction\[5\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] memoryController.sv(16) " "Inferred latch for \"instruction\[6\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] memoryController.sv(16) " "Inferred latch for \"instruction\[7\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] memoryController.sv(16) " "Inferred latch for \"instruction\[8\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] memoryController.sv(16) " "Inferred latch for \"instruction\[9\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] memoryController.sv(16) " "Inferred latch for \"instruction\[10\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] memoryController.sv(16) " "Inferred latch for \"instruction\[11\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] memoryController.sv(16) " "Inferred latch for \"instruction\[12\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] memoryController.sv(16) " "Inferred latch for \"instruction\[13\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] memoryController.sv(16) " "Inferred latch for \"instruction\[14\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] memoryController.sv(16) " "Inferred latch for \"instruction\[15\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805870 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] memoryController.sv(16) " "Inferred latch for \"instruction\[16\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] memoryController.sv(16) " "Inferred latch for \"instruction\[17\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] memoryController.sv(16) " "Inferred latch for \"instruction\[18\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] memoryController.sv(16) " "Inferred latch for \"instruction\[19\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] memoryController.sv(16) " "Inferred latch for \"instruction\[20\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] memoryController.sv(16) " "Inferred latch for \"instruction\[21\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] memoryController.sv(16) " "Inferred latch for \"instruction\[22\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] memoryController.sv(16) " "Inferred latch for \"instruction\[23\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] memoryController.sv(16) " "Inferred latch for \"instruction\[24\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] memoryController.sv(16) " "Inferred latch for \"instruction\[25\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] memoryController.sv(16) " "Inferred latch for \"instruction\[26\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] memoryController.sv(16) " "Inferred latch for \"instruction\[27\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] memoryController.sv(16) " "Inferred latch for \"instruction\[28\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] memoryController.sv(16) " "Inferred latch for \"instruction\[29\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] memoryController.sv(16) " "Inferred latch for \"instruction\[30\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] memoryController.sv(16) " "Inferred latch for \"instruction\[31\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[0\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[0\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[1\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[1\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[2\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[2\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[3\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[3\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[4\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[4\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805871 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[5\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[5\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[6\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[6\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[7\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[7\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[8\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[8\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[9\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[9\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[10\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[10\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[11\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[11\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[12\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[12\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[13\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[13\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[14\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[14\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[15\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[15\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[16\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[16\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[17\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[17\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[18\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[18\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[19\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[19\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[20\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[20\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[21\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[21\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[22\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[22\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[23\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[23\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[24\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[24\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805872 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[25\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[25\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805873 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[26\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[26\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805873 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[27\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[27\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805873 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[28\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[28\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805873 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[29\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[29\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805873 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[30\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[30\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805873 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[31\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[31\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651817805873 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_ram memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram " "Elaborating entity \"dmem_ram\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram\"" {  } { { "memoryController.sv" "ram" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651817805892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 dmem_ram.sv(11) " "Verilog HDL assignment warning at dmem_ram.sv(11): truncated value with size 63 to match size of target (32)" {  } { { "dmem_ram.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_ram.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651817806969 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dmem_ram.sv(24) " "Verilog HDL warning at dmem_ram.sv(24): ignoring unsupported system task" {  } { { "dmem_ram.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_ram.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1651817806969 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_rom memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom " "Elaborating entity \"dmem_rom\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom\"" {  } { { "memoryController.sv" "rom" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651817808602 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 8099 dmem_rom.sv(9) " "Verilog HDL warning at dmem_rom.sv(9): number of words (4) in memory file does not match the number of elements in the address range \[0:8099\]" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1651817808603 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.data_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.data_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651817808603 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.waddr_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.waddr_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651817808603 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.we_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.we_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651817808603 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom " "Elaborating entity \"imem\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom\"" {  } { { "memoryController.sv" "imem_rom" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651817808604 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 399 imem.sv(9) " "Verilog HDL warning at imem.sv(9): number of words (4) in memory file does not match the number of elements in the address range \[0:399\]" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador_pipeline/imem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1651817808604 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.data_a 0 imem.sv(4) " "Net \"imem_ROM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador_pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651817808604 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.waddr_a 0 imem.sv(4) " "Net \"imem_ROM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador_pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651817808604 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.we_a 0 imem.sv(4) " "Net \"imem_ROM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador_pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651817808604 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "memoryAccess_tb.sv" "clk" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1651817808628 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1651817808628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.1/procesador_pipeline/output_files/procesador_pipeline.map.smsg " "Generated suppressed messages file C:/altera/14.1/procesador_pipeline/output_files/procesador_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1651817808682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5409 " "Peak virtual memory: 5409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651817808699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 00:16:48 2022 " "Processing ended: Fri May 06 00:16:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651817808699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651817808699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651817808699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651817808699 ""}
